Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov  4 01:35:19 2022
| Host         : DESKTOP-NCGT06D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_riscv_timing_summary_routed.rpt -pb top_riscv_timing_summary_routed.pb -rpx top_riscv_timing_summary_routed.rpx -warn_on_violation
| Design       : top_riscv
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2368 register/latch pins with no clock driven by root clock pin: test (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: rv/dp/pc_inst/PC_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: rv/dp/pc_inst/PC_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rv/dp/pc_inst/PC_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: rv/dp/pc_inst/PC_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: rv/dp/pc_inst/PC_reg[6]/Q (HIGH)

 There are 2368 register/latch pins with no clock driven by root clock pin: s1/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.099        0.000                      0                  143        0.254        0.000                      0                  143        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.099        0.000                      0                  143        0.254        0.000                      0                  143        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/displayed_number_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.014ns (18.232%)  route 4.548ns (81.768%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.569     5.090    s4/CLK
    SLICE_X52Y40         FDCE                                         r  s4/one_second_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  s4/one_second_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.428    s4/one_second_counter_reg[4]
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.552 f  s4/displayed_number[31]_i_8/O
                         net (fo=1, routed)           0.433     6.984    s4/displayed_number[31]_i_8_n_2
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  s4/displayed_number[31]_i_6/O
                         net (fo=2, routed)           0.581     7.689    s4/displayed_number[31]_i_6_n_2
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.813 f  s4/displayed_number[31]_i_5/O
                         net (fo=1, routed)           0.481     8.294    s4/displayed_number[31]_i_5_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  s4/displayed_number[31]_i_1/O
                         net (fo=32, routed)          2.234    10.652    s4/one_second_enable
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    s4/CLK
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[12]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_CE)      -0.169    14.751    s4/displayed_number_reg[12]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/displayed_number_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.014ns (18.232%)  route 4.548ns (81.768%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.569     5.090    s4/CLK
    SLICE_X52Y40         FDCE                                         r  s4/one_second_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  s4/one_second_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.428    s4/one_second_counter_reg[4]
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.552 f  s4/displayed_number[31]_i_8/O
                         net (fo=1, routed)           0.433     6.984    s4/displayed_number[31]_i_8_n_2
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  s4/displayed_number[31]_i_6/O
                         net (fo=2, routed)           0.581     7.689    s4/displayed_number[31]_i_6_n_2
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.813 f  s4/displayed_number[31]_i_5/O
                         net (fo=1, routed)           0.481     8.294    s4/displayed_number[31]_i_5_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  s4/displayed_number[31]_i_1/O
                         net (fo=32, routed)          2.234    10.652    s4/one_second_enable
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    s4/CLK
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[13]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_CE)      -0.169    14.751    s4/displayed_number_reg[13]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/displayed_number_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.014ns (18.232%)  route 4.548ns (81.768%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.569     5.090    s4/CLK
    SLICE_X52Y40         FDCE                                         r  s4/one_second_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  s4/one_second_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.428    s4/one_second_counter_reg[4]
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.552 f  s4/displayed_number[31]_i_8/O
                         net (fo=1, routed)           0.433     6.984    s4/displayed_number[31]_i_8_n_2
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  s4/displayed_number[31]_i_6/O
                         net (fo=2, routed)           0.581     7.689    s4/displayed_number[31]_i_6_n_2
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.813 f  s4/displayed_number[31]_i_5/O
                         net (fo=1, routed)           0.481     8.294    s4/displayed_number[31]_i_5_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  s4/displayed_number[31]_i_1/O
                         net (fo=32, routed)          2.234    10.652    s4/one_second_enable
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    s4/CLK
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[14]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_CE)      -0.169    14.751    s4/displayed_number_reg[14]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/displayed_number_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.014ns (18.232%)  route 4.548ns (81.768%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.569     5.090    s4/CLK
    SLICE_X52Y40         FDCE                                         r  s4/one_second_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  s4/one_second_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.428    s4/one_second_counter_reg[4]
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.552 f  s4/displayed_number[31]_i_8/O
                         net (fo=1, routed)           0.433     6.984    s4/displayed_number[31]_i_8_n_2
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  s4/displayed_number[31]_i_6/O
                         net (fo=2, routed)           0.581     7.689    s4/displayed_number[31]_i_6_n_2
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.813 f  s4/displayed_number[31]_i_5/O
                         net (fo=1, routed)           0.481     8.294    s4/displayed_number[31]_i_5_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  s4/displayed_number[31]_i_1/O
                         net (fo=32, routed)          2.234    10.652    s4/one_second_enable
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.435    14.776    s4/CLK
    SLICE_X34Y51         FDCE                                         r  s4/displayed_number_reg[15]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_CE)      -0.169    14.751    s4/displayed_number_reg[15]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/displayed_number_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.014ns (18.751%)  route 4.394ns (81.249%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.569     5.090    s4/CLK
    SLICE_X52Y40         FDCE                                         r  s4/one_second_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  s4/one_second_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.428    s4/one_second_counter_reg[4]
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.552 f  s4/displayed_number[31]_i_8/O
                         net (fo=1, routed)           0.433     6.984    s4/displayed_number[31]_i_8_n_2
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  s4/displayed_number[31]_i_6/O
                         net (fo=2, routed)           0.581     7.689    s4/displayed_number[31]_i_6_n_2
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.813 f  s4/displayed_number[31]_i_5/O
                         net (fo=1, routed)           0.481     8.294    s4/displayed_number[31]_i_5_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  s4/displayed_number[31]_i_1/O
                         net (fo=32, routed)          2.080    10.498    s4/one_second_enable
    SLICE_X37Y51         FDCE                                         r  s4/displayed_number_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436    14.777    s4/CLK
    SLICE_X37Y51         FDCE                                         r  s4/displayed_number_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.716    s4/displayed_number_reg[24]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/one_second_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 2.435ns (41.995%)  route 3.363ns (58.005%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.571     5.092    s4/CLK
    SLICE_X52Y43         FDCE                                         r  s4/one_second_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  s4/one_second_counter_reg[16]/Q
                         net (fo=2, routed)           0.823     6.434    s4/one_second_counter_reg[16]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  s4/displayed_number[31]_i_4/O
                         net (fo=2, routed)           1.012     7.569    s4/displayed_number[31]_i_4_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  s4/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.425     8.119    s4/one_second_counter[0]_i_8_n_2
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  s4/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          1.103     9.346    s4/one_second_counter[0]_i_7_n_2
    SLICE_X52Y39         LUT3 (Prop_lut3_I1_O)        0.124     9.470 r  s4/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.470    s4/one_second_counter[0]_i_6_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.983 r  s4/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    s4/one_second_counter_reg[0]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  s4/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    s4/one_second_counter_reg[4]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.217 r  s4/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    s4/one_second_counter_reg[8]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.334 r  s4/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.334    s4/one_second_counter_reg[12]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.451 r  s4/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    s4/one_second_counter_reg[16]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.568 r  s4/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    s4/one_second_counter_reg[20]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.891 r  s4/one_second_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.891    s4/one_second_counter_reg[24]_i_1_n_8
    SLICE_X52Y45         FDCE                                         r  s4/one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.452    14.793    s4/CLK
    SLICE_X52Y45         FDCE                                         r  s4/one_second_counter_reg[25]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)        0.109    15.141    s4/one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/one_second_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.351ns (41.142%)  route 3.363ns (58.858%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.571     5.092    s4/CLK
    SLICE_X52Y43         FDCE                                         r  s4/one_second_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  s4/one_second_counter_reg[16]/Q
                         net (fo=2, routed)           0.823     6.434    s4/one_second_counter_reg[16]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  s4/displayed_number[31]_i_4/O
                         net (fo=2, routed)           1.012     7.569    s4/displayed_number[31]_i_4_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  s4/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.425     8.119    s4/one_second_counter[0]_i_8_n_2
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  s4/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          1.103     9.346    s4/one_second_counter[0]_i_7_n_2
    SLICE_X52Y39         LUT3 (Prop_lut3_I1_O)        0.124     9.470 r  s4/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.470    s4/one_second_counter[0]_i_6_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.983 r  s4/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    s4/one_second_counter_reg[0]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  s4/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    s4/one_second_counter_reg[4]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.217 r  s4/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    s4/one_second_counter_reg[8]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.334 r  s4/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.334    s4/one_second_counter_reg[12]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.451 r  s4/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    s4/one_second_counter_reg[16]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.568 r  s4/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    s4/one_second_counter_reg[20]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.807 r  s4/one_second_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.807    s4/one_second_counter_reg[24]_i_1_n_7
    SLICE_X52Y45         FDCE                                         r  s4/one_second_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.452    14.793    s4/CLK
    SLICE_X52Y45         FDCE                                         r  s4/one_second_counter_reg[26]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)        0.109    15.141    s4/one_second_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/one_second_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 2.331ns (40.935%)  route 3.363ns (59.065%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.571     5.092    s4/CLK
    SLICE_X52Y43         FDCE                                         r  s4/one_second_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  s4/one_second_counter_reg[16]/Q
                         net (fo=2, routed)           0.823     6.434    s4/one_second_counter_reg[16]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  s4/displayed_number[31]_i_4/O
                         net (fo=2, routed)           1.012     7.569    s4/displayed_number[31]_i_4_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  s4/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.425     8.119    s4/one_second_counter[0]_i_8_n_2
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  s4/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          1.103     9.346    s4/one_second_counter[0]_i_7_n_2
    SLICE_X52Y39         LUT3 (Prop_lut3_I1_O)        0.124     9.470 r  s4/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.470    s4/one_second_counter[0]_i_6_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.983 r  s4/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    s4/one_second_counter_reg[0]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  s4/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    s4/one_second_counter_reg[4]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.217 r  s4/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    s4/one_second_counter_reg[8]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.334 r  s4/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.334    s4/one_second_counter_reg[12]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.451 r  s4/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    s4/one_second_counter_reg[16]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.568 r  s4/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.568    s4/one_second_counter_reg[20]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.787 r  s4/one_second_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.787    s4/one_second_counter_reg[24]_i_1_n_9
    SLICE_X52Y45         FDCE                                         r  s4/one_second_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.452    14.793    s4/CLK
    SLICE_X52Y45         FDCE                                         r  s4/one_second_counter_reg[24]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)        0.109    15.141    s4/one_second_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/one_second_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 2.318ns (40.800%)  route 3.363ns (59.200%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.571     5.092    s4/CLK
    SLICE_X52Y43         FDCE                                         r  s4/one_second_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  s4/one_second_counter_reg[16]/Q
                         net (fo=2, routed)           0.823     6.434    s4/one_second_counter_reg[16]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  s4/displayed_number[31]_i_4/O
                         net (fo=2, routed)           1.012     7.569    s4/displayed_number[31]_i_4_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  s4/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.425     8.119    s4/one_second_counter[0]_i_8_n_2
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  s4/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          1.103     9.346    s4/one_second_counter[0]_i_7_n_2
    SLICE_X52Y39         LUT3 (Prop_lut3_I1_O)        0.124     9.470 r  s4/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.470    s4/one_second_counter[0]_i_6_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.983 r  s4/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    s4/one_second_counter_reg[0]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  s4/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    s4/one_second_counter_reg[4]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.217 r  s4/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    s4/one_second_counter_reg[8]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.334 r  s4/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.334    s4/one_second_counter_reg[12]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.451 r  s4/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    s4/one_second_counter_reg[16]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.774 r  s4/one_second_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.774    s4/one_second_counter_reg[20]_i_1_n_8
    SLICE_X52Y44         FDCE                                         r  s4/one_second_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.452    14.793    s4/CLK
    SLICE_X52Y44         FDCE                                         r  s4/one_second_counter_reg[21]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y44         FDCE (Setup_fdce_C_D)        0.109    15.141    s4/one_second_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 s4/one_second_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/displayed_number_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.014ns (19.285%)  route 4.244ns (80.715%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.569     5.090    s4/CLK
    SLICE_X52Y40         FDCE                                         r  s4/one_second_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  s4/one_second_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.428    s4/one_second_counter_reg[4]
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.552 f  s4/displayed_number[31]_i_8/O
                         net (fo=1, routed)           0.433     6.984    s4/displayed_number[31]_i_8_n_2
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  s4/displayed_number[31]_i_6/O
                         net (fo=2, routed)           0.581     7.689    s4/displayed_number[31]_i_6_n_2
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.813 f  s4/displayed_number[31]_i_5/O
                         net (fo=1, routed)           0.481     8.294    s4/displayed_number[31]_i_5_n_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  s4/displayed_number[31]_i_1/O
                         net (fo=32, routed)          1.930    10.348    s4/one_second_enable
    SLICE_X37Y52         FDCE                                         r  s4/displayed_number_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436    14.777    s4/CLK
    SLICE_X37Y52         FDCE                                         r  s4/displayed_number_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.716    s4/displayed_number_reg[22]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  4.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 s4/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.445    s4/CLK
    SLICE_X30Y40         FDCE                                         r  s4/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  s4/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    s4/refresh_counter_reg_n_2_[14]
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  s4/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    s4/refresh_counter_reg[12]_i_1_n_7
    SLICE_X30Y40         FDCE                                         r  s4/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.831     1.958    s4/CLK
    SLICE_X30Y40         FDCE                                         r  s4/refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.134     1.579    s4/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 s4/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.444    s4/CLK
    SLICE_X30Y39         FDCE                                         r  s4/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  s4/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.723    s4/refresh_counter_reg_n_2_[10]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  s4/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    s4/refresh_counter_reg[8]_i_1_n_7
    SLICE_X30Y39         FDCE                                         r  s4/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.957    s4/CLK
    SLICE_X30Y39         FDCE                                         r  s4/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.134     1.578    s4/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 s4/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.444    s4/CLK
    SLICE_X30Y38         FDCE                                         r  s4/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  s4/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.723    s4/refresh_counter_reg_n_2_[6]
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  s4/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    s4/refresh_counter_reg[4]_i_1_n_7
    SLICE_X30Y38         FDCE                                         r  s4/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.957    s4/CLK
    SLICE_X30Y38         FDCE                                         r  s4/refresh_counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y38         FDCE (Hold_fdce_C_D)         0.134     1.578    s4/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 s1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     1.441    s1/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  s1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  s1/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.731    s1/counter[11]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  s1/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.841    s1/data0[11]
    SLICE_X34Y35         FDRE                                         r  s1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     1.953    s1/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  s1/counter_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.134     1.575    s1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 s1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.560     1.443    s1/clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  s1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  s1/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.733    s1/counter[23]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  s1/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.843    s1/data0[23]
    SLICE_X34Y38         FDRE                                         r  s1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.956    s1/clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  s1/counter_reg[23]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134     1.577    s1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 s1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.560     1.443    s1/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  s1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  s1/counter_reg[27]/Q
                         net (fo=3, routed)           0.127     1.734    s1/counter[27]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  s1/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.844    s1/data0[27]
    SLICE_X34Y39         FDRE                                         r  s1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.956    s1/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  s1/counter_reg[27]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.134     1.577    s1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 s1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.444    s1/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  s1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  s1/counter_reg[31]/Q
                         net (fo=3, routed)           0.127     1.735    s1/counter[31]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  s1/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.845    s1/data0[31]
    SLICE_X34Y40         FDRE                                         r  s1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.957    s1/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  s1/counter_reg[31]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134     1.578    s1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 s1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     1.441    s1/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  s1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  s1/counter_reg[7]/Q
                         net (fo=3, routed)           0.127     1.732    s1/counter[7]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  s1/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.842    s1/data0[7]
    SLICE_X34Y34         FDRE                                         r  s1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.825     1.952    s1/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  s1/counter_reg[7]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134     1.575    s1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 s1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     1.441    s1/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  s1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  s1/counter_reg[15]/Q
                         net (fo=3, routed)           0.137     1.742    s1/counter[15]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  s1/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.852    s1/data0[15]
    SLICE_X34Y36         FDRE                                         r  s1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     1.953    s1/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  s1/counter_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.134     1.575    s1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 s4/one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/one_second_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.449    s4/CLK
    SLICE_X52Y44         FDCE                                         r  s4/one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  s4/one_second_counter_reg[23]/Q
                         net (fo=2, routed)           0.148     1.761    s4/one_second_counter_reg[23]
    SLICE_X52Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.806 r  s4/one_second_counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.806    s4/one_second_counter[20]_i_2_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  s4/one_second_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    s4/one_second_counter_reg[20]_i_1_n_6
    SLICE_X52Y44         FDCE                                         r  s4/one_second_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     1.964    s4/CLK
    SLICE_X52Y44         FDCE                                         r  s4/one_second_counter_reg[23]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X52Y44         FDCE (Hold_fdce_C_D)         0.134     1.583    s4/one_second_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y50   s4/displayed_number_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   s4/displayed_number_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   s4/displayed_number_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y51   s4/displayed_number_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y51   s4/displayed_number_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y51   s4/displayed_number_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y51   s4/displayed_number_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y50   s4/displayed_number_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   s4/displayed_number_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   s4/displayed_number_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   s1/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   s1/counter_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   s4/displayed_number_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   s4/displayed_number_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   s4/displayed_number_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   s4/displayed_number_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   s4/displayed_number_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   s4/displayed_number_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   s4/displayed_number_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   s4/displayed_number_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   s4/displayed_number_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   s4/displayed_number_reg[26]/C



