-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
-- Date        : Mon Mar  1 14:16:35 2021
-- Host        : finn_dev_grgov running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_k865pjso/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_sim_netlist.vhdl
-- Design      : StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_6_V_1_fu_1130_reg_11_sp_1 : in STD_LOGIC;
    accu_0_6_V_1_fu_1130_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[99]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[99]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_fu_9556_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[107]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[111]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[111]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0 is
  signal \accu_0_6_V_1_fu_1130[0]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_14_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_15_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_16_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_17_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_18_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_20_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_21_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_22_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_23_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_24_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_25_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[4]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[8]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal accu_0_6_V_1_fu_1130_reg_11_sn_1 : STD_LOGIC;
  signal \ireg[103]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[103]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[103]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[103]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[107]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[107]_i_9_n_1\ : STD_LOGIC;
  signal \ireg[99]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[99]_i_4_n_1\ : STD_LOGIC;
  signal \ireg_reg[103]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[103]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[103]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[103]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[107]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[107]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[107]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[107]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[111]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[111]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[111]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[99]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[99]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[99]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[99]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln1352_6_fu_9726_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_accu_0_6_V_1_fu_1130_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_0_6_V_1_fu_1130_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_0_6_V_1_fu_1130_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[111]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_0_6_V_1_fu_1130_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_6_V_1_fu_1130_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_6_V_1_fu_1130_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_6_V_1_fu_1130_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ireg_reg[103]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[107]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[111]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[99]_i_1\ : label is 35;
begin
  accu_0_6_V_1_fu_1130_reg_11_sn_1 <= accu_0_6_V_1_fu_1130_reg_11_sp_1;
\accu_0_6_V_1_fu_1130[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130[0]_i_9_n_1\,
      O => \accu_0_6_V_1_fu_1130[0]_i_10_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I1 => Q(3),
      O => \accu_0_6_V_1_fu_1130[0]_i_11_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130[0]_i_9_n_1\,
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_19_n_1\,
      I2 => Q(3),
      I3 => \accu_0_6_V_1_fu_1130[0]_i_20_n_1\,
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3),
      I5 => \accu_0_6_V_1_fu_1130[0]_i_21_n_1\,
      O => \accu_0_6_V_1_fu_1130[0]_i_12_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130[0]_i_9_n_1\,
      I1 => Q(3),
      I2 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      O => \accu_0_6_V_1_fu_1130[0]_i_13_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I2 => \accu_0_6_V_1_fu_1130[0]_i_22_n_1\,
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3),
      I4 => \accu_0_6_V_1_fu_1130[0]_i_23_n_1\,
      O => \accu_0_6_V_1_fu_1130[0]_i_14_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I4 => Q(1),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      O => \accu_0_6_V_1_fu_1130[0]_i_15_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      O => \accu_0_6_V_1_fu_1130[0]_i_16_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      O => \accu_0_6_V_1_fu_1130[0]_i_17_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3),
      I2 => Q(1),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      O => \accu_0_6_V_1_fu_1130[0]_i_18_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_6_V_1_fu_1130[0]_i_20_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      O => \accu_0_6_V_1_fu_1130[0]_i_21_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      O => \accu_0_6_V_1_fu_1130[0]_i_22_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      O => \accu_0_6_V_1_fu_1130[0]_i_23_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_6_V_1_fu_1130[0]_i_24_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      O => \accu_0_6_V_1_fu_1130[0]_i_25_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(3),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(1),
      O => \accu_0_6_V_1_fu_1130[0]_i_5_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(2),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(0),
      O => \accu_0_6_V_1_fu_1130[0]_i_6_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130[0]_i_16_n_1\,
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3),
      I2 => \accu_0_6_V_1_fu_1130[0]_i_17_n_1\,
      I3 => \accu_0_6_V_1_fu_1130[0]_i_18_n_1\,
      O => \accu_0_6_V_1_fu_1130[0]_i_9_n_1\
    );
\accu_0_6_V_1_fu_1130[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(13),
      O => \accu_0_6_V_1_fu_1130[12]_i_2_n_1\
    );
\accu_0_6_V_1_fu_1130[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(12),
      O => \accu_0_6_V_1_fu_1130[12]_i_3_n_1\
    );
\accu_0_6_V_1_fu_1130[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(11),
      O => \accu_0_6_V_1_fu_1130[12]_i_4_n_1\
    );
\accu_0_6_V_1_fu_1130[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(10),
      O => \accu_0_6_V_1_fu_1130[12]_i_5_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I4 => Q(2),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      O => \accu_0_6_V_1_fu_1130[4]_i_10_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      O => \accu_0_6_V_1_fu_1130[4]_i_11_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      O => \accu_0_6_V_1_fu_1130[4]_i_12_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_6_V_1_fu_1130[4]_i_13_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(5),
      O => \accu_0_6_V_1_fu_1130[4]_i_3_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(6),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(4),
      O => \accu_0_6_V_1_fu_1130[4]_i_4_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(5),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(3),
      O => \accu_0_6_V_1_fu_1130[4]_i_5_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(4),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(2),
      O => \accu_0_6_V_1_fu_1130[4]_i_6_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130[4]_i_9_n_1\,
      I1 => \accu_0_6_V_1_fu_1130[4]_i_10_n_1\,
      I2 => Q(3),
      I3 => \accu_0_6_V_1_fu_1130[4]_i_11_n_1\,
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3),
      I5 => \accu_0_6_V_1_fu_1130[4]_i_12_n_1\,
      O => \accu_0_6_V_1_fu_1130[4]_i_7_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \accu_0_6_V_1_fu_1130[4]_i_7_n_1\,
      I1 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3),
      I2 => \accu_0_6_V_1_fu_1130[4]_i_13_n_1\,
      I3 => Q(3),
      O => \accu_0_6_V_1_fu_1130[4]_i_8_n_1\
    );
\accu_0_6_V_1_fu_1130[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(1),
      I3 => Q(1),
      I4 => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(2),
      O => \accu_0_6_V_1_fu_1130[4]_i_9_n_1\
    );
\accu_0_6_V_1_fu_1130[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(9),
      O => \accu_0_6_V_1_fu_1130[8]_i_2_n_1\
    );
\accu_0_6_V_1_fu_1130[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(8),
      O => \accu_0_6_V_1_fu_1130[8]_i_3_n_1\
    );
\accu_0_6_V_1_fu_1130[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(7),
      O => \accu_0_6_V_1_fu_1130[8]_i_4_n_1\
    );
\accu_0_6_V_1_fu_1130[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(6),
      O => \accu_0_6_V_1_fu_1130[8]_i_5_n_1\
    );
\accu_0_6_V_1_fu_1130_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_1\,
      CO(2) => \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_2\,
      CO(1) => \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_3\,
      CO(0) => \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_6_fu_9726_p2(3 downto 2),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu_0_6_V_1_fu_1130[0]_i_5_n_1\,
      S(2) => \accu_0_6_V_1_fu_1130[0]_i_6_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\accu_0_6_V_1_fu_1130_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_0_6_V_1_fu_1130[0]_i_24_n_1\,
      I1 => \accu_0_6_V_1_fu_1130[0]_i_25_n_1\,
      O => \accu_0_6_V_1_fu_1130_reg[0]_i_19_n_1\,
      S => \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3)
    );
\accu_0_6_V_1_fu_1130_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_1\,
      CO(2) => \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_2\,
      CO(1) => \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_3\,
      CO(0) => \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \accu_0_6_V_1_fu_1130[0]_i_9_n_1\,
      DI(2) => \accu_0_6_V_1_fu_1130[0]_i_10_n_1\,
      DI(1) => \accu_0_6_V_1_fu_1130[0]_i_11_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_6_fu_9726_p2(5 downto 2),
      S(3) => \accu_0_6_V_1_fu_1130[0]_i_12_n_1\,
      S(2) => \accu_0_6_V_1_fu_1130[0]_i_13_n_1\,
      S(1) => \accu_0_6_V_1_fu_1130[0]_i_14_n_1\,
      S(0) => \accu_0_6_V_1_fu_1130[0]_i_15_n_1\
    );
\accu_0_6_V_1_fu_1130_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_0_6_V_1_fu_1130_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_0_6_V_1_fu_1130_reg[12]_i_1_n_2\,
      CO(1) => \accu_0_6_V_1_fu_1130_reg[12]_i_1_n_3\,
      CO(0) => \accu_0_6_V_1_fu_1130_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln1352_6_fu_9726_p2(7),
      DI(1) => mul_ln1352_6_fu_9726_p2(7),
      DI(0) => mul_ln1352_6_fu_9726_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      S(3) => \accu_0_6_V_1_fu_1130[12]_i_2_n_1\,
      S(2) => \accu_0_6_V_1_fu_1130[12]_i_3_n_1\,
      S(1) => \accu_0_6_V_1_fu_1130[12]_i_4_n_1\,
      S(0) => \accu_0_6_V_1_fu_1130[12]_i_5_n_1\
    );
\accu_0_6_V_1_fu_1130_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_6_V_1_fu_1130_reg[0]_i_1_n_1\,
      CO(3) => \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_1\,
      CO(2) => \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_2\,
      CO(1) => \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_3\,
      CO(0) => \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_6_fu_9726_p2(7 downto 4),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      S(3) => \accu_0_6_V_1_fu_1130[4]_i_3_n_1\,
      S(2) => \accu_0_6_V_1_fu_1130[4]_i_4_n_1\,
      S(1) => \accu_0_6_V_1_fu_1130[4]_i_5_n_1\,
      S(0) => \accu_0_6_V_1_fu_1130[4]_i_6_n_1\
    );
\accu_0_6_V_1_fu_1130_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_6_V_1_fu_1130_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_accu_0_6_V_1_fu_1130_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_0_6_V_1_fu_1130_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_0_6_V_1_fu_1130[4]_i_7_n_1\,
      O(3 downto 2) => \NLW_accu_0_6_V_1_fu_1130_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_6_fu_9726_p2(7 downto 6),
      S(3 downto 1) => B"001",
      S(0) => \accu_0_6_V_1_fu_1130[4]_i_8_n_1\
    );
\accu_0_6_V_1_fu_1130_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_6_V_1_fu_1130_reg[4]_i_1_n_1\,
      CO(3) => \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_1\,
      CO(2) => \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_2\,
      CO(1) => \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_3\,
      CO(0) => \accu_0_6_V_1_fu_1130_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => mul_ln1352_6_fu_9726_p2(7),
      DI(2) => mul_ln1352_6_fu_9726_p2(7),
      DI(1) => mul_ln1352_6_fu_9726_p2(7),
      DI(0) => mul_ln1352_6_fu_9726_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      S(3) => \accu_0_6_V_1_fu_1130[8]_i_2_n_1\,
      S(2) => \accu_0_6_V_1_fu_1130[8]_i_3_n_1\,
      S(1) => \accu_0_6_V_1_fu_1130[8]_i_4_n_1\,
      S(0) => \accu_0_6_V_1_fu_1130[8]_i_5_n_1\
    );
\ireg[103]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(5),
      O => \ireg[103]_i_2_n_1\
    );
\ireg[103]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I1 => accu_0_6_V_1_fu_1130_reg(4),
      I2 => mul_ln1352_6_fu_9726_p2(6),
      O => \ireg[103]_i_3_n_1\
    );
\ireg[103]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I1 => accu_0_6_V_1_fu_1130_reg(3),
      I2 => mul_ln1352_6_fu_9726_p2(5),
      O => \ireg[103]_i_4_n_1\
    );
\ireg[103]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I1 => accu_0_6_V_1_fu_1130_reg(2),
      I2 => mul_ln1352_6_fu_9726_p2(4),
      O => \ireg[103]_i_5_n_1\
    );
\ireg[107]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      O => \ireg[107]_i_5_n_1\
    );
\ireg[107]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_6_fu_9726_p2(7),
      I1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I2 => accu_0_6_V_1_fu_1130_reg(6),
      O => \ireg[107]_i_9_n_1\
    );
\ireg[99]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I1 => accu_0_6_V_1_fu_1130_reg(1),
      I2 => mul_ln1352_6_fu_9726_p2(3),
      O => \ireg[99]_i_3_n_1\
    );
\ireg[99]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      I1 => accu_0_6_V_1_fu_1130_reg(0),
      I2 => mul_ln1352_6_fu_9726_p2(2),
      O => \ireg[99]_i_4_n_1\
    );
\ireg_reg[103]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[99]_i_1_n_1\,
      CO(3) => \ireg_reg[103]_i_1_n_1\,
      CO(2) => \ireg_reg[103]_i_1_n_2\,
      CO(1) => \ireg_reg[103]_i_1_n_3\,
      CO(0) => \ireg_reg[103]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_6_fu_9726_p2(7 downto 4),
      O(3 downto 0) => out_V_V_TDATA(7 downto 4),
      S(3) => \ireg[103]_i_2_n_1\,
      S(2) => \ireg[103]_i_3_n_1\,
      S(1) => \ireg[103]_i_4_n_1\,
      S(0) => \ireg[103]_i_5_n_1\
    );
\ireg_reg[107]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[103]_i_1_n_1\,
      CO(3) => \ireg_reg[107]_i_1_n_1\,
      CO(2) => \ireg_reg[107]_i_1_n_2\,
      CO(1) => \ireg_reg[107]_i_1_n_3\,
      CO(0) => \ireg_reg[107]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => select_ln271_fu_9556_p3(2 downto 0),
      DI(0) => \ireg[107]_i_5_n_1\,
      O(3 downto 0) => out_V_V_TDATA(11 downto 8),
      S(3 downto 1) => \ireg_reg[107]\(2 downto 0),
      S(0) => \ireg[107]_i_9_n_1\
    );
\ireg_reg[111]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[107]_i_1_n_1\,
      CO(3) => \NLW_ireg_reg[111]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ireg_reg[111]_i_1_n_2\,
      CO(1) => \ireg_reg[111]_i_1_n_3\,
      CO(0) => \ireg_reg[111]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ireg_reg[111]\(0),
      DI(1 downto 0) => select_ln271_fu_9556_p3(4 downto 3),
      O(3 downto 0) => out_V_V_TDATA(15 downto 12),
      S(3 downto 0) => \ireg_reg[111]_0\(3 downto 0)
    );
\ireg_reg[99]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[99]_i_1_n_1\,
      CO(2) => \ireg_reg[99]_i_1_n_2\,
      CO(1) => \ireg_reg[99]_i_1_n_3\,
      CO(0) => \ireg_reg[99]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_6_fu_9726_p2(3 downto 2),
      DI(1) => DI(1),
      DI(0) => \ireg_reg[99]\(0),
      O(3 downto 0) => out_V_V_TDATA(3 downto 0),
      S(3) => \ireg[99]_i_3_n_1\,
      S(2) => \ireg[99]_i_4_n_1\,
      S(1 downto 0) => \ireg_reg[99]_0\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_10 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[27]\ : in STD_LOGIC;
    accu_0_1_V_1_fu_1110_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_5_fu_9591_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_10 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_10;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_10 is
  signal \accu_0_1_V_1_fu_1110[0]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_14_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_15_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_16_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_17_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_18_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_20_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_21_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_22_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_23_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_24_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_25_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[4]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[8]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ireg[19]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[19]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[23]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[23]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[23]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[23]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[27]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[27]_i_9_n_1\ : STD_LOGIC;
  signal \ireg_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln1352_1_fu_9631_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_accu_0_1_V_1_fu_1110_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_0_1_V_1_fu_1110_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_0_1_V_1_fu_1110_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_0_1_V_1_fu_1110_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_1_V_1_fu_1110_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_1_V_1_fu_1110_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_1_V_1_fu_1110_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ireg_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[31]_i_1\ : label is 35;
begin
\accu_0_1_V_1_fu_1110[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110[0]_i_9_n_1\,
      O => \accu_0_1_V_1_fu_1110[0]_i_10_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I1 => Q(3),
      O => \accu_0_1_V_1_fu_1110[0]_i_11_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110[0]_i_9_n_1\,
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_19_n_1\,
      I2 => Q(3),
      I3 => \accu_0_1_V_1_fu_1110[0]_i_20_n_1\,
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3),
      I5 => \accu_0_1_V_1_fu_1110[0]_i_21_n_1\,
      O => \accu_0_1_V_1_fu_1110[0]_i_12_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110[0]_i_9_n_1\,
      I1 => Q(3),
      I2 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      O => \accu_0_1_V_1_fu_1110[0]_i_13_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I2 => \accu_0_1_V_1_fu_1110[0]_i_22_n_1\,
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3),
      I4 => \accu_0_1_V_1_fu_1110[0]_i_23_n_1\,
      O => \accu_0_1_V_1_fu_1110[0]_i_14_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I4 => Q(1),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      O => \accu_0_1_V_1_fu_1110[0]_i_15_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      O => \accu_0_1_V_1_fu_1110[0]_i_16_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      O => \accu_0_1_V_1_fu_1110[0]_i_17_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3),
      I2 => Q(1),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      O => \accu_0_1_V_1_fu_1110[0]_i_18_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_1_V_1_fu_1110[0]_i_20_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      O => \accu_0_1_V_1_fu_1110[0]_i_21_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      O => \accu_0_1_V_1_fu_1110[0]_i_22_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      O => \accu_0_1_V_1_fu_1110[0]_i_23_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_1_V_1_fu_1110[0]_i_24_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      O => \accu_0_1_V_1_fu_1110[0]_i_25_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(3),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(1),
      O => \accu_0_1_V_1_fu_1110[0]_i_5_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(2),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(0),
      O => \accu_0_1_V_1_fu_1110[0]_i_6_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110[0]_i_16_n_1\,
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3),
      I2 => \accu_0_1_V_1_fu_1110[0]_i_17_n_1\,
      I3 => \accu_0_1_V_1_fu_1110[0]_i_18_n_1\,
      O => \accu_0_1_V_1_fu_1110[0]_i_9_n_1\
    );
\accu_0_1_V_1_fu_1110[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(13),
      O => \accu_0_1_V_1_fu_1110[12]_i_2_n_1\
    );
\accu_0_1_V_1_fu_1110[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(12),
      O => \accu_0_1_V_1_fu_1110[12]_i_3_n_1\
    );
\accu_0_1_V_1_fu_1110[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(11),
      O => \accu_0_1_V_1_fu_1110[12]_i_4_n_1\
    );
\accu_0_1_V_1_fu_1110[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(10),
      O => \accu_0_1_V_1_fu_1110[12]_i_5_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I4 => Q(2),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      O => \accu_0_1_V_1_fu_1110[4]_i_10_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      O => \accu_0_1_V_1_fu_1110[4]_i_11_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      O => \accu_0_1_V_1_fu_1110[4]_i_12_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_1_V_1_fu_1110[4]_i_13_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(5),
      O => \accu_0_1_V_1_fu_1110[4]_i_3_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(6),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(4),
      O => \accu_0_1_V_1_fu_1110[4]_i_4_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(5),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(3),
      O => \accu_0_1_V_1_fu_1110[4]_i_5_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(4),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(2),
      O => \accu_0_1_V_1_fu_1110[4]_i_6_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110[4]_i_9_n_1\,
      I1 => \accu_0_1_V_1_fu_1110[4]_i_10_n_1\,
      I2 => Q(3),
      I3 => \accu_0_1_V_1_fu_1110[4]_i_11_n_1\,
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3),
      I5 => \accu_0_1_V_1_fu_1110[4]_i_12_n_1\,
      O => \accu_0_1_V_1_fu_1110[4]_i_7_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \accu_0_1_V_1_fu_1110[4]_i_7_n_1\,
      I1 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3),
      I2 => \accu_0_1_V_1_fu_1110[4]_i_13_n_1\,
      I3 => Q(3),
      O => \accu_0_1_V_1_fu_1110[4]_i_8_n_1\
    );
\accu_0_1_V_1_fu_1110[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(1),
      I3 => Q(1),
      I4 => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(2),
      O => \accu_0_1_V_1_fu_1110[4]_i_9_n_1\
    );
\accu_0_1_V_1_fu_1110[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(9),
      O => \accu_0_1_V_1_fu_1110[8]_i_2_n_1\
    );
\accu_0_1_V_1_fu_1110[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(8),
      O => \accu_0_1_V_1_fu_1110[8]_i_3_n_1\
    );
\accu_0_1_V_1_fu_1110[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(7),
      O => \accu_0_1_V_1_fu_1110[8]_i_4_n_1\
    );
\accu_0_1_V_1_fu_1110[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(6),
      O => \accu_0_1_V_1_fu_1110[8]_i_5_n_1\
    );
\accu_0_1_V_1_fu_1110_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_1\,
      CO(2) => \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_2\,
      CO(1) => \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_3\,
      CO(0) => \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_1_fu_9631_p2(3 downto 2),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu_0_1_V_1_fu_1110[0]_i_5_n_1\,
      S(2) => \accu_0_1_V_1_fu_1110[0]_i_6_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\accu_0_1_V_1_fu_1110_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_0_1_V_1_fu_1110[0]_i_24_n_1\,
      I1 => \accu_0_1_V_1_fu_1110[0]_i_25_n_1\,
      O => \accu_0_1_V_1_fu_1110_reg[0]_i_19_n_1\,
      S => \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3)
    );
\accu_0_1_V_1_fu_1110_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_1\,
      CO(2) => \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_2\,
      CO(1) => \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_3\,
      CO(0) => \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \accu_0_1_V_1_fu_1110[0]_i_9_n_1\,
      DI(2) => \accu_0_1_V_1_fu_1110[0]_i_10_n_1\,
      DI(1) => \accu_0_1_V_1_fu_1110[0]_i_11_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_1_fu_9631_p2(5 downto 2),
      S(3) => \accu_0_1_V_1_fu_1110[0]_i_12_n_1\,
      S(2) => \accu_0_1_V_1_fu_1110[0]_i_13_n_1\,
      S(1) => \accu_0_1_V_1_fu_1110[0]_i_14_n_1\,
      S(0) => \accu_0_1_V_1_fu_1110[0]_i_15_n_1\
    );
\accu_0_1_V_1_fu_1110_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_0_1_V_1_fu_1110_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_0_1_V_1_fu_1110_reg[12]_i_1_n_2\,
      CO(1) => \accu_0_1_V_1_fu_1110_reg[12]_i_1_n_3\,
      CO(0) => \accu_0_1_V_1_fu_1110_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln1352_1_fu_9631_p2(7),
      DI(1) => mul_ln1352_1_fu_9631_p2(7),
      DI(0) => mul_ln1352_1_fu_9631_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0),
      S(3) => \accu_0_1_V_1_fu_1110[12]_i_2_n_1\,
      S(2) => \accu_0_1_V_1_fu_1110[12]_i_3_n_1\,
      S(1) => \accu_0_1_V_1_fu_1110[12]_i_4_n_1\,
      S(0) => \accu_0_1_V_1_fu_1110[12]_i_5_n_1\
    );
\accu_0_1_V_1_fu_1110_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_1_V_1_fu_1110_reg[0]_i_1_n_1\,
      CO(3) => \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_1\,
      CO(2) => \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_2\,
      CO(1) => \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_3\,
      CO(0) => \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_1_fu_9631_p2(7 downto 4),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0),
      S(3) => \accu_0_1_V_1_fu_1110[4]_i_3_n_1\,
      S(2) => \accu_0_1_V_1_fu_1110[4]_i_4_n_1\,
      S(1) => \accu_0_1_V_1_fu_1110[4]_i_5_n_1\,
      S(0) => \accu_0_1_V_1_fu_1110[4]_i_6_n_1\
    );
\accu_0_1_V_1_fu_1110_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_1_V_1_fu_1110_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_accu_0_1_V_1_fu_1110_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_0_1_V_1_fu_1110_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_0_1_V_1_fu_1110[4]_i_7_n_1\,
      O(3 downto 2) => \NLW_accu_0_1_V_1_fu_1110_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_1_fu_9631_p2(7 downto 6),
      S(3 downto 1) => B"001",
      S(0) => \accu_0_1_V_1_fu_1110[4]_i_8_n_1\
    );
\accu_0_1_V_1_fu_1110_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_1_V_1_fu_1110_reg[4]_i_1_n_1\,
      CO(3) => \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_1\,
      CO(2) => \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_2\,
      CO(1) => \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_3\,
      CO(0) => \accu_0_1_V_1_fu_1110_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => mul_ln1352_1_fu_9631_p2(7),
      DI(2) => mul_ln1352_1_fu_9631_p2(7),
      DI(1) => mul_ln1352_1_fu_9631_p2(7),
      DI(0) => mul_ln1352_1_fu_9631_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0),
      S(3) => \accu_0_1_V_1_fu_1110[8]_i_2_n_1\,
      S(2) => \accu_0_1_V_1_fu_1110[8]_i_3_n_1\,
      S(1) => \accu_0_1_V_1_fu_1110[8]_i_4_n_1\,
      S(0) => \accu_0_1_V_1_fu_1110[8]_i_5_n_1\
    );
\ireg[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[27]\,
      I1 => accu_0_1_V_1_fu_1110_reg(1),
      I2 => mul_ln1352_1_fu_9631_p2(3),
      O => \ireg[19]_i_3_n_1\
    );
\ireg[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[27]\,
      I1 => accu_0_1_V_1_fu_1110_reg(0),
      I2 => mul_ln1352_1_fu_9631_p2(2),
      O => \ireg[19]_i_4_n_1\
    );
\ireg[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(5),
      O => \ireg[23]_i_2_n_1\
    );
\ireg[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[27]\,
      I1 => accu_0_1_V_1_fu_1110_reg(4),
      I2 => mul_ln1352_1_fu_9631_p2(6),
      O => \ireg[23]_i_3_n_1\
    );
\ireg[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[27]\,
      I1 => accu_0_1_V_1_fu_1110_reg(3),
      I2 => mul_ln1352_1_fu_9631_p2(5),
      O => \ireg[23]_i_4_n_1\
    );
\ireg[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[27]\,
      I1 => accu_0_1_V_1_fu_1110_reg(2),
      I2 => mul_ln1352_1_fu_9631_p2(4),
      O => \ireg[23]_i_5_n_1\
    );
\ireg[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      O => \ireg[27]_i_5_n_1\
    );
\ireg[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_1_fu_9631_p2(7),
      I1 => \ireg_reg[27]\,
      I2 => accu_0_1_V_1_fu_1110_reg(6),
      O => \ireg[27]_i_9_n_1\
    );
\ireg_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[19]_i_1_n_1\,
      CO(2) => \ireg_reg[19]_i_1_n_2\,
      CO(1) => \ireg_reg[19]_i_1_n_3\,
      CO(0) => \ireg_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_1_fu_9631_p2(3 downto 2),
      DI(1) => DI(1),
      DI(0) => \ireg_reg[19]\(0),
      O(3 downto 0) => out_V_V_TDATA(3 downto 0),
      S(3) => \ireg[19]_i_3_n_1\,
      S(2) => \ireg[19]_i_4_n_1\,
      S(1 downto 0) => \ireg_reg[19]_0\(1 downto 0)
    );
\ireg_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[19]_i_1_n_1\,
      CO(3) => \ireg_reg[23]_i_1_n_1\,
      CO(2) => \ireg_reg[23]_i_1_n_2\,
      CO(1) => \ireg_reg[23]_i_1_n_3\,
      CO(0) => \ireg_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_1_fu_9631_p2(7 downto 4),
      O(3 downto 0) => out_V_V_TDATA(7 downto 4),
      S(3) => \ireg[23]_i_2_n_1\,
      S(2) => \ireg[23]_i_3_n_1\,
      S(1) => \ireg[23]_i_4_n_1\,
      S(0) => \ireg[23]_i_5_n_1\
    );
\ireg_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[23]_i_1_n_1\,
      CO(3) => \ireg_reg[27]_i_1_n_1\,
      CO(2) => \ireg_reg[27]_i_1_n_2\,
      CO(1) => \ireg_reg[27]_i_1_n_3\,
      CO(0) => \ireg_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => select_ln271_5_fu_9591_p3(2 downto 0),
      DI(0) => \ireg[27]_i_5_n_1\,
      O(3 downto 0) => out_V_V_TDATA(11 downto 8),
      S(3 downto 1) => \ireg_reg[27]_0\(2 downto 0),
      S(0) => \ireg[27]_i_9_n_1\
    );
\ireg_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[27]_i_1_n_1\,
      CO(3) => \NLW_ireg_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ireg_reg[31]_i_1_n_2\,
      CO(1) => \ireg_reg[31]_i_1_n_3\,
      CO(0) => \ireg_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ireg_reg[31]\(0),
      DI(1 downto 0) => select_ln271_5_fu_9591_p3(4 downto 3),
      O(3 downto 0) => out_V_V_TDATA(15 downto 12),
      S(3 downto 0) => \ireg_reg[31]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_11 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[11]\ : in STD_LOGIC;
    accu_0_0_V_1_fu_1106_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_6_fu_9598_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_11 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_11;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_11 is
  signal \accu_0_0_V_1_fu_1106[0]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_14_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_15_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_16_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_17_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_18_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_19_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_21_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_22_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_23_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_24_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_25_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_26_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[4]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[8]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ireg[11]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[11]_i_9_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_5_n_1\ : STD_LOGIC;
  signal \ireg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln1352_fu_9612_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_accu_0_0_V_1_fu_1106_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_0_0_V_1_fu_1106_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_0_0_V_1_fu_1106_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_0_0_V_1_fu_1106_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_0_V_1_fu_1106_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_0_V_1_fu_1106_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_0_V_1_fu_1106_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ireg_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[7]_i_1\ : label is 35;
begin
\accu_0_0_V_1_fu_1106[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106[0]_i_17_n_1\,
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3),
      I2 => \accu_0_0_V_1_fu_1106[0]_i_18_n_1\,
      I3 => \accu_0_0_V_1_fu_1106[0]_i_19_n_1\,
      O => \accu_0_0_V_1_fu_1106[0]_i_10_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106[0]_i_10_n_1\,
      O => \accu_0_0_V_1_fu_1106[0]_i_11_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I1 => Q(3),
      O => \accu_0_0_V_1_fu_1106[0]_i_12_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106[0]_i_10_n_1\,
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_20_n_1\,
      I2 => Q(3),
      I3 => \accu_0_0_V_1_fu_1106[0]_i_21_n_1\,
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3),
      I5 => \accu_0_0_V_1_fu_1106[0]_i_22_n_1\,
      O => \accu_0_0_V_1_fu_1106[0]_i_13_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106[0]_i_10_n_1\,
      I1 => Q(3),
      I2 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      O => \accu_0_0_V_1_fu_1106[0]_i_14_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I2 => \accu_0_0_V_1_fu_1106[0]_i_23_n_1\,
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3),
      I4 => \accu_0_0_V_1_fu_1106[0]_i_24_n_1\,
      O => \accu_0_0_V_1_fu_1106[0]_i_15_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I4 => Q(1),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      O => \accu_0_0_V_1_fu_1106[0]_i_16_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      O => \accu_0_0_V_1_fu_1106[0]_i_17_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      O => \accu_0_0_V_1_fu_1106[0]_i_18_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3),
      I2 => Q(1),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I4 => Q(2),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      O => \accu_0_0_V_1_fu_1106[0]_i_19_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I2 => Q(1),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I5 => Q(2),
      O => \accu_0_0_V_1_fu_1106[0]_i_21_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I4 => Q(1),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      O => \accu_0_0_V_1_fu_1106[0]_i_22_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I2 => Q(1),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I4 => Q(2),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      O => \accu_0_0_V_1_fu_1106[0]_i_23_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I2 => Q(1),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I4 => Q(2),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      O => \accu_0_0_V_1_fu_1106[0]_i_24_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I2 => Q(1),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I5 => Q(2),
      O => \accu_0_0_V_1_fu_1106[0]_i_25_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I4 => Q(1),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      O => \accu_0_0_V_1_fu_1106[0]_i_26_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(3),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(1),
      O => \accu_0_0_V_1_fu_1106[0]_i_6_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(2),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(0),
      O => \accu_0_0_V_1_fu_1106[0]_i_7_n_1\
    );
\accu_0_0_V_1_fu_1106[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(13),
      O => \accu_0_0_V_1_fu_1106[12]_i_2_n_1\
    );
\accu_0_0_V_1_fu_1106[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(12),
      O => \accu_0_0_V_1_fu_1106[12]_i_3_n_1\
    );
\accu_0_0_V_1_fu_1106[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(11),
      O => \accu_0_0_V_1_fu_1106[12]_i_4_n_1\
    );
\accu_0_0_V_1_fu_1106[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(10),
      O => \accu_0_0_V_1_fu_1106[12]_i_5_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I4 => Q(2),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      O => \accu_0_0_V_1_fu_1106[4]_i_10_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I4 => Q(1),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      O => \accu_0_0_V_1_fu_1106[4]_i_11_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I2 => Q(1),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I4 => Q(2),
      I5 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      O => \accu_0_0_V_1_fu_1106[4]_i_12_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I5 => Q(2),
      O => \accu_0_0_V_1_fu_1106[4]_i_13_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(5),
      O => \accu_0_0_V_1_fu_1106[4]_i_3_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(6),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(4),
      O => \accu_0_0_V_1_fu_1106[4]_i_4_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(5),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(3),
      O => \accu_0_0_V_1_fu_1106[4]_i_5_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(4),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(2),
      O => \accu_0_0_V_1_fu_1106[4]_i_6_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106[4]_i_9_n_1\,
      I1 => \accu_0_0_V_1_fu_1106[4]_i_10_n_1\,
      I2 => Q(3),
      I3 => \accu_0_0_V_1_fu_1106[4]_i_11_n_1\,
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3),
      I5 => \accu_0_0_V_1_fu_1106[4]_i_12_n_1\,
      O => \accu_0_0_V_1_fu_1106[4]_i_7_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \accu_0_0_V_1_fu_1106[4]_i_7_n_1\,
      I1 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3),
      I2 => \accu_0_0_V_1_fu_1106[4]_i_13_n_1\,
      I3 => Q(3),
      O => \accu_0_0_V_1_fu_1106[4]_i_8_n_1\
    );
\accu_0_0_V_1_fu_1106[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(1),
      I3 => Q(1),
      I4 => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(2),
      O => \accu_0_0_V_1_fu_1106[4]_i_9_n_1\
    );
\accu_0_0_V_1_fu_1106[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(9),
      O => \accu_0_0_V_1_fu_1106[8]_i_2_n_1\
    );
\accu_0_0_V_1_fu_1106[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(8),
      O => \accu_0_0_V_1_fu_1106[8]_i_3_n_1\
    );
\accu_0_0_V_1_fu_1106[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(7),
      O => \accu_0_0_V_1_fu_1106[8]_i_4_n_1\
    );
\accu_0_0_V_1_fu_1106[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(6),
      O => \accu_0_0_V_1_fu_1106[8]_i_5_n_1\
    );
\accu_0_0_V_1_fu_1106_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_1\,
      CO(2) => \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_2\,
      CO(1) => \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_3\,
      CO(0) => \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_fu_9612_p2(3 downto 2),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu_0_0_V_1_fu_1106[0]_i_6_n_1\,
      S(2) => \accu_0_0_V_1_fu_1106[0]_i_7_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\accu_0_0_V_1_fu_1106_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_0_0_V_1_fu_1106[0]_i_25_n_1\,
      I1 => \accu_0_0_V_1_fu_1106[0]_i_26_n_1\,
      O => \accu_0_0_V_1_fu_1106_reg[0]_i_20_n_1\,
      S => \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3)
    );
\accu_0_0_V_1_fu_1106_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_1\,
      CO(2) => \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_2\,
      CO(1) => \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_3\,
      CO(0) => \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \accu_0_0_V_1_fu_1106[0]_i_10_n_1\,
      DI(2) => \accu_0_0_V_1_fu_1106[0]_i_11_n_1\,
      DI(1) => \accu_0_0_V_1_fu_1106[0]_i_12_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_fu_9612_p2(5 downto 2),
      S(3) => \accu_0_0_V_1_fu_1106[0]_i_13_n_1\,
      S(2) => \accu_0_0_V_1_fu_1106[0]_i_14_n_1\,
      S(1) => \accu_0_0_V_1_fu_1106[0]_i_15_n_1\,
      S(0) => \accu_0_0_V_1_fu_1106[0]_i_16_n_1\
    );
\accu_0_0_V_1_fu_1106_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_0_0_V_1_fu_1106_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_0_0_V_1_fu_1106_reg[12]_i_1_n_2\,
      CO(1) => \accu_0_0_V_1_fu_1106_reg[12]_i_1_n_3\,
      CO(0) => \accu_0_0_V_1_fu_1106_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln1352_fu_9612_p2(7),
      DI(1) => mul_ln1352_fu_9612_p2(7),
      DI(0) => mul_ln1352_fu_9612_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0),
      S(3) => \accu_0_0_V_1_fu_1106[12]_i_2_n_1\,
      S(2) => \accu_0_0_V_1_fu_1106[12]_i_3_n_1\,
      S(1) => \accu_0_0_V_1_fu_1106[12]_i_4_n_1\,
      S(0) => \accu_0_0_V_1_fu_1106[12]_i_5_n_1\
    );
\accu_0_0_V_1_fu_1106_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_0_V_1_fu_1106_reg[0]_i_2_n_1\,
      CO(3) => \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_1\,
      CO(2) => \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_2\,
      CO(1) => \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_3\,
      CO(0) => \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_fu_9612_p2(7 downto 4),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0),
      S(3) => \accu_0_0_V_1_fu_1106[4]_i_3_n_1\,
      S(2) => \accu_0_0_V_1_fu_1106[4]_i_4_n_1\,
      S(1) => \accu_0_0_V_1_fu_1106[4]_i_5_n_1\,
      S(0) => \accu_0_0_V_1_fu_1106[4]_i_6_n_1\
    );
\accu_0_0_V_1_fu_1106_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_0_V_1_fu_1106_reg[0]_i_3_n_1\,
      CO(3 downto 1) => \NLW_accu_0_0_V_1_fu_1106_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_0_0_V_1_fu_1106_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_0_0_V_1_fu_1106[4]_i_7_n_1\,
      O(3 downto 2) => \NLW_accu_0_0_V_1_fu_1106_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_fu_9612_p2(7 downto 6),
      S(3 downto 1) => B"001",
      S(0) => \accu_0_0_V_1_fu_1106[4]_i_8_n_1\
    );
\accu_0_0_V_1_fu_1106_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_0_V_1_fu_1106_reg[4]_i_1_n_1\,
      CO(3) => \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_1\,
      CO(2) => \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_2\,
      CO(1) => \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_3\,
      CO(0) => \accu_0_0_V_1_fu_1106_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => mul_ln1352_fu_9612_p2(7),
      DI(2) => mul_ln1352_fu_9612_p2(7),
      DI(1) => mul_ln1352_fu_9612_p2(7),
      DI(0) => mul_ln1352_fu_9612_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0),
      S(3) => \accu_0_0_V_1_fu_1106[8]_i_2_n_1\,
      S(2) => \accu_0_0_V_1_fu_1106[8]_i_3_n_1\,
      S(1) => \accu_0_0_V_1_fu_1106[8]_i_4_n_1\,
      S(0) => \accu_0_0_V_1_fu_1106[8]_i_5_n_1\
    );
\ireg[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      O => \ireg[11]_i_5_n_1\
    );
\ireg[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(6),
      O => \ireg[11]_i_9_n_1\
    );
\ireg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[11]\,
      I1 => accu_0_0_V_1_fu_1106_reg(1),
      I2 => mul_ln1352_fu_9612_p2(3),
      O => \ireg[3]_i_3_n_1\
    );
\ireg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[11]\,
      I1 => accu_0_0_V_1_fu_1106_reg(0),
      I2 => mul_ln1352_fu_9612_p2(2),
      O => \ireg[3]_i_4_n_1\
    );
\ireg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_fu_9612_p2(7),
      I1 => \ireg_reg[11]\,
      I2 => accu_0_0_V_1_fu_1106_reg(5),
      O => \ireg[7]_i_2_n_1\
    );
\ireg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[11]\,
      I1 => accu_0_0_V_1_fu_1106_reg(4),
      I2 => mul_ln1352_fu_9612_p2(6),
      O => \ireg[7]_i_3_n_1\
    );
\ireg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[11]\,
      I1 => accu_0_0_V_1_fu_1106_reg(3),
      I2 => mul_ln1352_fu_9612_p2(5),
      O => \ireg[7]_i_4_n_1\
    );
\ireg[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[11]\,
      I1 => accu_0_0_V_1_fu_1106_reg(2),
      I2 => mul_ln1352_fu_9612_p2(4),
      O => \ireg[7]_i_5_n_1\
    );
\ireg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[7]_i_1_n_1\,
      CO(3) => \ireg_reg[11]_i_1_n_1\,
      CO(2) => \ireg_reg[11]_i_1_n_2\,
      CO(1) => \ireg_reg[11]_i_1_n_3\,
      CO(0) => \ireg_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => select_ln271_6_fu_9598_p3(2 downto 0),
      DI(0) => \ireg[11]_i_5_n_1\,
      O(3 downto 0) => out_V_V_TDATA(11 downto 8),
      S(3 downto 1) => \ireg_reg[11]_0\(2 downto 0),
      S(0) => \ireg[11]_i_9_n_1\
    );
\ireg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[11]_i_1_n_1\,
      CO(3) => \NLW_ireg_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ireg_reg[15]_i_1_n_2\,
      CO(1) => \ireg_reg[15]_i_1_n_3\,
      CO(0) => \ireg_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ireg_reg[15]\(0),
      DI(1 downto 0) => select_ln271_6_fu_9598_p3(4 downto 3),
      O(3 downto 0) => out_V_V_TDATA(15 downto 12),
      S(3 downto 0) => \ireg_reg[15]_0\(3 downto 0)
    );
\ireg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[3]_i_1_n_1\,
      CO(2) => \ireg_reg[3]_i_1_n_2\,
      CO(1) => \ireg_reg[3]_i_1_n_3\,
      CO(0) => \ireg_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_fu_9612_p2(3 downto 2),
      DI(1) => DI(1),
      DI(0) => \ireg_reg[3]\(0),
      O(3 downto 0) => out_V_V_TDATA(3 downto 0),
      S(3) => \ireg[3]_i_3_n_1\,
      S(2) => \ireg[3]_i_4_n_1\,
      S(1 downto 0) => \ireg_reg[3]_0\(1 downto 0)
    );
\ireg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[3]_i_1_n_1\,
      CO(3) => \ireg_reg[7]_i_1_n_1\,
      CO(2) => \ireg_reg[7]_i_1_n_2\,
      CO(1) => \ireg_reg[7]_i_1_n_3\,
      CO(0) => \ireg_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_fu_9612_p2(7 downto 4),
      O(3 downto 0) => out_V_V_TDATA(7 downto 4),
      S(3) => \ireg[7]_i_2_n_1\,
      S(2) => \ireg[7]_i_3_n_1\,
      S(1) => \ireg[7]_i_4_n_1\,
      S(0) => \ireg[7]_i_5_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_6 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_5_V_1_fu_1126_reg_11_sp_1 : in STD_LOGIC;
    accu_0_5_V_1_fu_1126_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[83]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[83]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_1_fu_9563_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[91]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[95]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[95]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_6 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_6;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_6 is
  signal \accu_0_5_V_1_fu_1126[0]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_14_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_15_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_16_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_17_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_18_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_20_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_21_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_22_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_23_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_24_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_25_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[4]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[8]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal accu_0_5_V_1_fu_1126_reg_11_sn_1 : STD_LOGIC;
  signal \ireg[83]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[83]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[87]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[87]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[87]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[87]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[91]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[91]_i_9_n_1\ : STD_LOGIC;
  signal \ireg_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[83]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[87]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[87]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[87]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[87]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[91]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[91]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[91]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[91]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[95]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[95]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[95]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln1352_5_fu_9707_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_accu_0_5_V_1_fu_1126_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_0_5_V_1_fu_1126_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_0_5_V_1_fu_1126_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[95]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_0_5_V_1_fu_1126_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_5_V_1_fu_1126_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_5_V_1_fu_1126_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_5_V_1_fu_1126_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ireg_reg[83]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[87]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[91]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[95]_i_1\ : label is 35;
begin
  accu_0_5_V_1_fu_1126_reg_11_sn_1 <= accu_0_5_V_1_fu_1126_reg_11_sp_1;
\accu_0_5_V_1_fu_1126[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126[0]_i_9_n_1\,
      O => \accu_0_5_V_1_fu_1126[0]_i_10_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I1 => Q(3),
      O => \accu_0_5_V_1_fu_1126[0]_i_11_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126[0]_i_9_n_1\,
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_19_n_1\,
      I2 => Q(3),
      I3 => \accu_0_5_V_1_fu_1126[0]_i_20_n_1\,
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3),
      I5 => \accu_0_5_V_1_fu_1126[0]_i_21_n_1\,
      O => \accu_0_5_V_1_fu_1126[0]_i_12_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126[0]_i_9_n_1\,
      I1 => Q(3),
      I2 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      O => \accu_0_5_V_1_fu_1126[0]_i_13_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I2 => \accu_0_5_V_1_fu_1126[0]_i_22_n_1\,
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3),
      I4 => \accu_0_5_V_1_fu_1126[0]_i_23_n_1\,
      O => \accu_0_5_V_1_fu_1126[0]_i_14_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I4 => Q(1),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      O => \accu_0_5_V_1_fu_1126[0]_i_15_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      O => \accu_0_5_V_1_fu_1126[0]_i_16_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      O => \accu_0_5_V_1_fu_1126[0]_i_17_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3),
      I2 => Q(1),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      O => \accu_0_5_V_1_fu_1126[0]_i_18_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_5_V_1_fu_1126[0]_i_20_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      O => \accu_0_5_V_1_fu_1126[0]_i_21_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      O => \accu_0_5_V_1_fu_1126[0]_i_22_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      O => \accu_0_5_V_1_fu_1126[0]_i_23_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_5_V_1_fu_1126[0]_i_24_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      O => \accu_0_5_V_1_fu_1126[0]_i_25_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(3),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(1),
      O => \accu_0_5_V_1_fu_1126[0]_i_5_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(2),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(0),
      O => \accu_0_5_V_1_fu_1126[0]_i_6_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126[0]_i_16_n_1\,
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3),
      I2 => \accu_0_5_V_1_fu_1126[0]_i_17_n_1\,
      I3 => \accu_0_5_V_1_fu_1126[0]_i_18_n_1\,
      O => \accu_0_5_V_1_fu_1126[0]_i_9_n_1\
    );
\accu_0_5_V_1_fu_1126[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(13),
      O => \accu_0_5_V_1_fu_1126[12]_i_2_n_1\
    );
\accu_0_5_V_1_fu_1126[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(12),
      O => \accu_0_5_V_1_fu_1126[12]_i_3_n_1\
    );
\accu_0_5_V_1_fu_1126[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(11),
      O => \accu_0_5_V_1_fu_1126[12]_i_4_n_1\
    );
\accu_0_5_V_1_fu_1126[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(10),
      O => \accu_0_5_V_1_fu_1126[12]_i_5_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I4 => Q(2),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      O => \accu_0_5_V_1_fu_1126[4]_i_10_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      O => \accu_0_5_V_1_fu_1126[4]_i_11_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      O => \accu_0_5_V_1_fu_1126[4]_i_12_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_5_V_1_fu_1126[4]_i_13_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(5),
      O => \accu_0_5_V_1_fu_1126[4]_i_3_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(6),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(4),
      O => \accu_0_5_V_1_fu_1126[4]_i_4_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(5),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(3),
      O => \accu_0_5_V_1_fu_1126[4]_i_5_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(4),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(2),
      O => \accu_0_5_V_1_fu_1126[4]_i_6_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126[4]_i_9_n_1\,
      I1 => \accu_0_5_V_1_fu_1126[4]_i_10_n_1\,
      I2 => Q(3),
      I3 => \accu_0_5_V_1_fu_1126[4]_i_11_n_1\,
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3),
      I5 => \accu_0_5_V_1_fu_1126[4]_i_12_n_1\,
      O => \accu_0_5_V_1_fu_1126[4]_i_7_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \accu_0_5_V_1_fu_1126[4]_i_7_n_1\,
      I1 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3),
      I2 => \accu_0_5_V_1_fu_1126[4]_i_13_n_1\,
      I3 => Q(3),
      O => \accu_0_5_V_1_fu_1126[4]_i_8_n_1\
    );
\accu_0_5_V_1_fu_1126[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(1),
      I3 => Q(1),
      I4 => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(2),
      O => \accu_0_5_V_1_fu_1126[4]_i_9_n_1\
    );
\accu_0_5_V_1_fu_1126[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(9),
      O => \accu_0_5_V_1_fu_1126[8]_i_2_n_1\
    );
\accu_0_5_V_1_fu_1126[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(8),
      O => \accu_0_5_V_1_fu_1126[8]_i_3_n_1\
    );
\accu_0_5_V_1_fu_1126[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(7),
      O => \accu_0_5_V_1_fu_1126[8]_i_4_n_1\
    );
\accu_0_5_V_1_fu_1126[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(6),
      O => \accu_0_5_V_1_fu_1126[8]_i_5_n_1\
    );
\accu_0_5_V_1_fu_1126_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_1\,
      CO(2) => \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_2\,
      CO(1) => \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_3\,
      CO(0) => \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_5_fu_9707_p2(3 downto 2),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu_0_5_V_1_fu_1126[0]_i_5_n_1\,
      S(2) => \accu_0_5_V_1_fu_1126[0]_i_6_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\accu_0_5_V_1_fu_1126_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_0_5_V_1_fu_1126[0]_i_24_n_1\,
      I1 => \accu_0_5_V_1_fu_1126[0]_i_25_n_1\,
      O => \accu_0_5_V_1_fu_1126_reg[0]_i_19_n_1\,
      S => \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3)
    );
\accu_0_5_V_1_fu_1126_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_1\,
      CO(2) => \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_2\,
      CO(1) => \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_3\,
      CO(0) => \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \accu_0_5_V_1_fu_1126[0]_i_9_n_1\,
      DI(2) => \accu_0_5_V_1_fu_1126[0]_i_10_n_1\,
      DI(1) => \accu_0_5_V_1_fu_1126[0]_i_11_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_5_fu_9707_p2(5 downto 2),
      S(3) => \accu_0_5_V_1_fu_1126[0]_i_12_n_1\,
      S(2) => \accu_0_5_V_1_fu_1126[0]_i_13_n_1\,
      S(1) => \accu_0_5_V_1_fu_1126[0]_i_14_n_1\,
      S(0) => \accu_0_5_V_1_fu_1126[0]_i_15_n_1\
    );
\accu_0_5_V_1_fu_1126_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_0_5_V_1_fu_1126_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_0_5_V_1_fu_1126_reg[12]_i_1_n_2\,
      CO(1) => \accu_0_5_V_1_fu_1126_reg[12]_i_1_n_3\,
      CO(0) => \accu_0_5_V_1_fu_1126_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln1352_5_fu_9707_p2(7),
      DI(1) => mul_ln1352_5_fu_9707_p2(7),
      DI(0) => mul_ln1352_5_fu_9707_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      S(3) => \accu_0_5_V_1_fu_1126[12]_i_2_n_1\,
      S(2) => \accu_0_5_V_1_fu_1126[12]_i_3_n_1\,
      S(1) => \accu_0_5_V_1_fu_1126[12]_i_4_n_1\,
      S(0) => \accu_0_5_V_1_fu_1126[12]_i_5_n_1\
    );
\accu_0_5_V_1_fu_1126_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_5_V_1_fu_1126_reg[0]_i_1_n_1\,
      CO(3) => \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_1\,
      CO(2) => \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_2\,
      CO(1) => \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_3\,
      CO(0) => \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_5_fu_9707_p2(7 downto 4),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      S(3) => \accu_0_5_V_1_fu_1126[4]_i_3_n_1\,
      S(2) => \accu_0_5_V_1_fu_1126[4]_i_4_n_1\,
      S(1) => \accu_0_5_V_1_fu_1126[4]_i_5_n_1\,
      S(0) => \accu_0_5_V_1_fu_1126[4]_i_6_n_1\
    );
\accu_0_5_V_1_fu_1126_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_5_V_1_fu_1126_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_accu_0_5_V_1_fu_1126_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_0_5_V_1_fu_1126_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_0_5_V_1_fu_1126[4]_i_7_n_1\,
      O(3 downto 2) => \NLW_accu_0_5_V_1_fu_1126_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_5_fu_9707_p2(7 downto 6),
      S(3 downto 1) => B"001",
      S(0) => \accu_0_5_V_1_fu_1126[4]_i_8_n_1\
    );
\accu_0_5_V_1_fu_1126_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_5_V_1_fu_1126_reg[4]_i_1_n_1\,
      CO(3) => \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_1\,
      CO(2) => \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_2\,
      CO(1) => \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_3\,
      CO(0) => \accu_0_5_V_1_fu_1126_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => mul_ln1352_5_fu_9707_p2(7),
      DI(2) => mul_ln1352_5_fu_9707_p2(7),
      DI(1) => mul_ln1352_5_fu_9707_p2(7),
      DI(0) => mul_ln1352_5_fu_9707_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      S(3) => \accu_0_5_V_1_fu_1126[8]_i_2_n_1\,
      S(2) => \accu_0_5_V_1_fu_1126[8]_i_3_n_1\,
      S(1) => \accu_0_5_V_1_fu_1126[8]_i_4_n_1\,
      S(0) => \accu_0_5_V_1_fu_1126[8]_i_5_n_1\
    );
\ireg[83]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I1 => accu_0_5_V_1_fu_1126_reg(1),
      I2 => mul_ln1352_5_fu_9707_p2(3),
      O => \ireg[83]_i_3_n_1\
    );
\ireg[83]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I1 => accu_0_5_V_1_fu_1126_reg(0),
      I2 => mul_ln1352_5_fu_9707_p2(2),
      O => \ireg[83]_i_4_n_1\
    );
\ireg[87]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(5),
      O => \ireg[87]_i_2_n_1\
    );
\ireg[87]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I1 => accu_0_5_V_1_fu_1126_reg(4),
      I2 => mul_ln1352_5_fu_9707_p2(6),
      O => \ireg[87]_i_3_n_1\
    );
\ireg[87]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I1 => accu_0_5_V_1_fu_1126_reg(3),
      I2 => mul_ln1352_5_fu_9707_p2(5),
      O => \ireg[87]_i_4_n_1\
    );
\ireg[87]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I1 => accu_0_5_V_1_fu_1126_reg(2),
      I2 => mul_ln1352_5_fu_9707_p2(4),
      O => \ireg[87]_i_5_n_1\
    );
\ireg[91]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      O => \ireg[91]_i_5_n_1\
    );
\ireg[91]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_5_fu_9707_p2(7),
      I1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      I2 => accu_0_5_V_1_fu_1126_reg(6),
      O => \ireg[91]_i_9_n_1\
    );
\ireg_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[83]_i_1_n_1\,
      CO(2) => \ireg_reg[83]_i_1_n_2\,
      CO(1) => \ireg_reg[83]_i_1_n_3\,
      CO(0) => \ireg_reg[83]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_5_fu_9707_p2(3 downto 2),
      DI(1) => DI(1),
      DI(0) => \ireg_reg[83]\(0),
      O(3 downto 0) => out_V_V_TDATA(3 downto 0),
      S(3) => \ireg[83]_i_3_n_1\,
      S(2) => \ireg[83]_i_4_n_1\,
      S(1 downto 0) => \ireg_reg[83]_0\(1 downto 0)
    );
\ireg_reg[87]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[83]_i_1_n_1\,
      CO(3) => \ireg_reg[87]_i_1_n_1\,
      CO(2) => \ireg_reg[87]_i_1_n_2\,
      CO(1) => \ireg_reg[87]_i_1_n_3\,
      CO(0) => \ireg_reg[87]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_5_fu_9707_p2(7 downto 4),
      O(3 downto 0) => out_V_V_TDATA(7 downto 4),
      S(3) => \ireg[87]_i_2_n_1\,
      S(2) => \ireg[87]_i_3_n_1\,
      S(1) => \ireg[87]_i_4_n_1\,
      S(0) => \ireg[87]_i_5_n_1\
    );
\ireg_reg[91]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[87]_i_1_n_1\,
      CO(3) => \ireg_reg[91]_i_1_n_1\,
      CO(2) => \ireg_reg[91]_i_1_n_2\,
      CO(1) => \ireg_reg[91]_i_1_n_3\,
      CO(0) => \ireg_reg[91]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => select_ln271_1_fu_9563_p3(2 downto 0),
      DI(0) => \ireg[91]_i_5_n_1\,
      O(3 downto 0) => out_V_V_TDATA(11 downto 8),
      S(3 downto 1) => \ireg_reg[91]\(2 downto 0),
      S(0) => \ireg[91]_i_9_n_1\
    );
\ireg_reg[95]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[91]_i_1_n_1\,
      CO(3) => \NLW_ireg_reg[95]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ireg_reg[95]_i_1_n_2\,
      CO(1) => \ireg_reg[95]_i_1_n_3\,
      CO(0) => \ireg_reg[95]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ireg_reg[95]\(0),
      DI(1 downto 0) => select_ln271_1_fu_9563_p3(4 downto 3),
      O(3 downto 0) => out_V_V_TDATA(15 downto 12),
      S(3 downto 0) => \ireg_reg[95]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_7 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_4_V_1_fu_1122_reg_11_sp_1 : in STD_LOGIC;
    accu_0_4_V_1_fu_1122_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[67]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[67]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_2_fu_9570_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[75]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[79]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[79]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_7 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_7;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_7 is
  signal \accu_0_4_V_1_fu_1122[0]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_14_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_15_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_16_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_17_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_18_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_20_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_21_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_22_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_23_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_24_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_25_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[4]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[8]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal accu_0_4_V_1_fu_1122_reg_11_sn_1 : STD_LOGIC;
  signal \ireg[67]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[67]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[71]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[71]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[71]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[71]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[75]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[75]_i_9_n_1\ : STD_LOGIC;
  signal \ireg_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[71]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[75]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[79]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln1352_4_fu_9688_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_accu_0_4_V_1_fu_1122_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_0_4_V_1_fu_1122_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_0_4_V_1_fu_1122_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[79]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_0_4_V_1_fu_1122_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_4_V_1_fu_1122_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_4_V_1_fu_1122_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_4_V_1_fu_1122_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ireg_reg[67]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[71]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[75]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[79]_i_1\ : label is 35;
begin
  accu_0_4_V_1_fu_1122_reg_11_sn_1 <= accu_0_4_V_1_fu_1122_reg_11_sp_1;
\accu_0_4_V_1_fu_1122[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122[0]_i_9_n_1\,
      O => \accu_0_4_V_1_fu_1122[0]_i_10_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I1 => Q(3),
      O => \accu_0_4_V_1_fu_1122[0]_i_11_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122[0]_i_9_n_1\,
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_19_n_1\,
      I2 => Q(3),
      I3 => \accu_0_4_V_1_fu_1122[0]_i_20_n_1\,
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3),
      I5 => \accu_0_4_V_1_fu_1122[0]_i_21_n_1\,
      O => \accu_0_4_V_1_fu_1122[0]_i_12_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122[0]_i_9_n_1\,
      I1 => Q(3),
      I2 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      O => \accu_0_4_V_1_fu_1122[0]_i_13_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I2 => \accu_0_4_V_1_fu_1122[0]_i_22_n_1\,
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3),
      I4 => \accu_0_4_V_1_fu_1122[0]_i_23_n_1\,
      O => \accu_0_4_V_1_fu_1122[0]_i_14_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I4 => Q(1),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      O => \accu_0_4_V_1_fu_1122[0]_i_15_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      O => \accu_0_4_V_1_fu_1122[0]_i_16_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      O => \accu_0_4_V_1_fu_1122[0]_i_17_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3),
      I2 => Q(1),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      O => \accu_0_4_V_1_fu_1122[0]_i_18_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_4_V_1_fu_1122[0]_i_20_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      O => \accu_0_4_V_1_fu_1122[0]_i_21_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      O => \accu_0_4_V_1_fu_1122[0]_i_22_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      O => \accu_0_4_V_1_fu_1122[0]_i_23_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_4_V_1_fu_1122[0]_i_24_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      O => \accu_0_4_V_1_fu_1122[0]_i_25_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(3),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(1),
      O => \accu_0_4_V_1_fu_1122[0]_i_5_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(2),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(0),
      O => \accu_0_4_V_1_fu_1122[0]_i_6_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122[0]_i_16_n_1\,
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3),
      I2 => \accu_0_4_V_1_fu_1122[0]_i_17_n_1\,
      I3 => \accu_0_4_V_1_fu_1122[0]_i_18_n_1\,
      O => \accu_0_4_V_1_fu_1122[0]_i_9_n_1\
    );
\accu_0_4_V_1_fu_1122[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(13),
      O => \accu_0_4_V_1_fu_1122[12]_i_2_n_1\
    );
\accu_0_4_V_1_fu_1122[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(12),
      O => \accu_0_4_V_1_fu_1122[12]_i_3_n_1\
    );
\accu_0_4_V_1_fu_1122[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(11),
      O => \accu_0_4_V_1_fu_1122[12]_i_4_n_1\
    );
\accu_0_4_V_1_fu_1122[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(10),
      O => \accu_0_4_V_1_fu_1122[12]_i_5_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I4 => Q(2),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      O => \accu_0_4_V_1_fu_1122[4]_i_10_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      O => \accu_0_4_V_1_fu_1122[4]_i_11_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      O => \accu_0_4_V_1_fu_1122[4]_i_12_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_4_V_1_fu_1122[4]_i_13_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(5),
      O => \accu_0_4_V_1_fu_1122[4]_i_3_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(6),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(4),
      O => \accu_0_4_V_1_fu_1122[4]_i_4_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(5),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(3),
      O => \accu_0_4_V_1_fu_1122[4]_i_5_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(4),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(2),
      O => \accu_0_4_V_1_fu_1122[4]_i_6_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122[4]_i_9_n_1\,
      I1 => \accu_0_4_V_1_fu_1122[4]_i_10_n_1\,
      I2 => Q(3),
      I3 => \accu_0_4_V_1_fu_1122[4]_i_11_n_1\,
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3),
      I5 => \accu_0_4_V_1_fu_1122[4]_i_12_n_1\,
      O => \accu_0_4_V_1_fu_1122[4]_i_7_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \accu_0_4_V_1_fu_1122[4]_i_7_n_1\,
      I1 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3),
      I2 => \accu_0_4_V_1_fu_1122[4]_i_13_n_1\,
      I3 => Q(3),
      O => \accu_0_4_V_1_fu_1122[4]_i_8_n_1\
    );
\accu_0_4_V_1_fu_1122[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(1),
      I3 => Q(1),
      I4 => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(2),
      O => \accu_0_4_V_1_fu_1122[4]_i_9_n_1\
    );
\accu_0_4_V_1_fu_1122[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(9),
      O => \accu_0_4_V_1_fu_1122[8]_i_2_n_1\
    );
\accu_0_4_V_1_fu_1122[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(8),
      O => \accu_0_4_V_1_fu_1122[8]_i_3_n_1\
    );
\accu_0_4_V_1_fu_1122[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(7),
      O => \accu_0_4_V_1_fu_1122[8]_i_4_n_1\
    );
\accu_0_4_V_1_fu_1122[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(6),
      O => \accu_0_4_V_1_fu_1122[8]_i_5_n_1\
    );
\accu_0_4_V_1_fu_1122_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_1\,
      CO(2) => \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_2\,
      CO(1) => \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_3\,
      CO(0) => \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_4_fu_9688_p2(3 downto 2),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu_0_4_V_1_fu_1122[0]_i_5_n_1\,
      S(2) => \accu_0_4_V_1_fu_1122[0]_i_6_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\accu_0_4_V_1_fu_1122_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_0_4_V_1_fu_1122[0]_i_24_n_1\,
      I1 => \accu_0_4_V_1_fu_1122[0]_i_25_n_1\,
      O => \accu_0_4_V_1_fu_1122_reg[0]_i_19_n_1\,
      S => \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3)
    );
\accu_0_4_V_1_fu_1122_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_1\,
      CO(2) => \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_2\,
      CO(1) => \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_3\,
      CO(0) => \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \accu_0_4_V_1_fu_1122[0]_i_9_n_1\,
      DI(2) => \accu_0_4_V_1_fu_1122[0]_i_10_n_1\,
      DI(1) => \accu_0_4_V_1_fu_1122[0]_i_11_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_4_fu_9688_p2(5 downto 2),
      S(3) => \accu_0_4_V_1_fu_1122[0]_i_12_n_1\,
      S(2) => \accu_0_4_V_1_fu_1122[0]_i_13_n_1\,
      S(1) => \accu_0_4_V_1_fu_1122[0]_i_14_n_1\,
      S(0) => \accu_0_4_V_1_fu_1122[0]_i_15_n_1\
    );
\accu_0_4_V_1_fu_1122_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_0_4_V_1_fu_1122_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_0_4_V_1_fu_1122_reg[12]_i_1_n_2\,
      CO(1) => \accu_0_4_V_1_fu_1122_reg[12]_i_1_n_3\,
      CO(0) => \accu_0_4_V_1_fu_1122_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln1352_4_fu_9688_p2(7),
      DI(1) => mul_ln1352_4_fu_9688_p2(7),
      DI(0) => mul_ln1352_4_fu_9688_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      S(3) => \accu_0_4_V_1_fu_1122[12]_i_2_n_1\,
      S(2) => \accu_0_4_V_1_fu_1122[12]_i_3_n_1\,
      S(1) => \accu_0_4_V_1_fu_1122[12]_i_4_n_1\,
      S(0) => \accu_0_4_V_1_fu_1122[12]_i_5_n_1\
    );
\accu_0_4_V_1_fu_1122_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_4_V_1_fu_1122_reg[0]_i_1_n_1\,
      CO(3) => \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_1\,
      CO(2) => \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_2\,
      CO(1) => \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_3\,
      CO(0) => \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_4_fu_9688_p2(7 downto 4),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      S(3) => \accu_0_4_V_1_fu_1122[4]_i_3_n_1\,
      S(2) => \accu_0_4_V_1_fu_1122[4]_i_4_n_1\,
      S(1) => \accu_0_4_V_1_fu_1122[4]_i_5_n_1\,
      S(0) => \accu_0_4_V_1_fu_1122[4]_i_6_n_1\
    );
\accu_0_4_V_1_fu_1122_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_4_V_1_fu_1122_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_accu_0_4_V_1_fu_1122_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_0_4_V_1_fu_1122_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_0_4_V_1_fu_1122[4]_i_7_n_1\,
      O(3 downto 2) => \NLW_accu_0_4_V_1_fu_1122_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_4_fu_9688_p2(7 downto 6),
      S(3 downto 1) => B"001",
      S(0) => \accu_0_4_V_1_fu_1122[4]_i_8_n_1\
    );
\accu_0_4_V_1_fu_1122_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_4_V_1_fu_1122_reg[4]_i_1_n_1\,
      CO(3) => \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_1\,
      CO(2) => \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_2\,
      CO(1) => \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_3\,
      CO(0) => \accu_0_4_V_1_fu_1122_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => mul_ln1352_4_fu_9688_p2(7),
      DI(2) => mul_ln1352_4_fu_9688_p2(7),
      DI(1) => mul_ln1352_4_fu_9688_p2(7),
      DI(0) => mul_ln1352_4_fu_9688_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      S(3) => \accu_0_4_V_1_fu_1122[8]_i_2_n_1\,
      S(2) => \accu_0_4_V_1_fu_1122[8]_i_3_n_1\,
      S(1) => \accu_0_4_V_1_fu_1122[8]_i_4_n_1\,
      S(0) => \accu_0_4_V_1_fu_1122[8]_i_5_n_1\
    );
\ireg[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I1 => accu_0_4_V_1_fu_1122_reg(1),
      I2 => mul_ln1352_4_fu_9688_p2(3),
      O => \ireg[67]_i_3_n_1\
    );
\ireg[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I1 => accu_0_4_V_1_fu_1122_reg(0),
      I2 => mul_ln1352_4_fu_9688_p2(2),
      O => \ireg[67]_i_4_n_1\
    );
\ireg[71]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(5),
      O => \ireg[71]_i_2_n_1\
    );
\ireg[71]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I1 => accu_0_4_V_1_fu_1122_reg(4),
      I2 => mul_ln1352_4_fu_9688_p2(6),
      O => \ireg[71]_i_3_n_1\
    );
\ireg[71]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I1 => accu_0_4_V_1_fu_1122_reg(3),
      I2 => mul_ln1352_4_fu_9688_p2(5),
      O => \ireg[71]_i_4_n_1\
    );
\ireg[71]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I1 => accu_0_4_V_1_fu_1122_reg(2),
      I2 => mul_ln1352_4_fu_9688_p2(4),
      O => \ireg[71]_i_5_n_1\
    );
\ireg[75]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      O => \ireg[75]_i_5_n_1\
    );
\ireg[75]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_4_fu_9688_p2(7),
      I1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      I2 => accu_0_4_V_1_fu_1122_reg(6),
      O => \ireg[75]_i_9_n_1\
    );
\ireg_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[67]_i_1_n_1\,
      CO(2) => \ireg_reg[67]_i_1_n_2\,
      CO(1) => \ireg_reg[67]_i_1_n_3\,
      CO(0) => \ireg_reg[67]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_4_fu_9688_p2(3 downto 2),
      DI(1) => DI(1),
      DI(0) => \ireg_reg[67]\(0),
      O(3 downto 0) => out_V_V_TDATA(3 downto 0),
      S(3) => \ireg[67]_i_3_n_1\,
      S(2) => \ireg[67]_i_4_n_1\,
      S(1 downto 0) => \ireg_reg[67]_0\(1 downto 0)
    );
\ireg_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[67]_i_1_n_1\,
      CO(3) => \ireg_reg[71]_i_1_n_1\,
      CO(2) => \ireg_reg[71]_i_1_n_2\,
      CO(1) => \ireg_reg[71]_i_1_n_3\,
      CO(0) => \ireg_reg[71]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_4_fu_9688_p2(7 downto 4),
      O(3 downto 0) => out_V_V_TDATA(7 downto 4),
      S(3) => \ireg[71]_i_2_n_1\,
      S(2) => \ireg[71]_i_3_n_1\,
      S(1) => \ireg[71]_i_4_n_1\,
      S(0) => \ireg[71]_i_5_n_1\
    );
\ireg_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[71]_i_1_n_1\,
      CO(3) => \ireg_reg[75]_i_1_n_1\,
      CO(2) => \ireg_reg[75]_i_1_n_2\,
      CO(1) => \ireg_reg[75]_i_1_n_3\,
      CO(0) => \ireg_reg[75]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => select_ln271_2_fu_9570_p3(2 downto 0),
      DI(0) => \ireg[75]_i_5_n_1\,
      O(3 downto 0) => out_V_V_TDATA(11 downto 8),
      S(3 downto 1) => \ireg_reg[75]\(2 downto 0),
      S(0) => \ireg[75]_i_9_n_1\
    );
\ireg_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[75]_i_1_n_1\,
      CO(3) => \NLW_ireg_reg[79]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ireg_reg[79]_i_1_n_2\,
      CO(1) => \ireg_reg[79]_i_1_n_3\,
      CO(0) => \ireg_reg[79]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ireg_reg[79]\(0),
      DI(1 downto 0) => select_ln271_2_fu_9570_p3(4 downto 3),
      O(3 downto 0) => out_V_V_TDATA(15 downto 12),
      S(3 downto 0) => \ireg_reg[79]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_8 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_1_fu_1118_reg_11_sp_1 : in STD_LOGIC;
    accu_0_3_V_1_fu_1118_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[51]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[51]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_3_fu_9577_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[59]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_8 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_8;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_8 is
  signal \accu_0_3_V_1_fu_1118[0]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_14_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_15_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_16_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_17_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_18_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_20_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_21_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_22_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_23_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_24_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_25_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[4]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[8]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal accu_0_3_V_1_fu_1118_reg_11_sn_1 : STD_LOGIC;
  signal \ireg[51]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[51]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[55]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[55]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[55]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[55]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[59]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[59]_i_9_n_1\ : STD_LOGIC;
  signal \ireg_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln1352_3_fu_9669_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_accu_0_3_V_1_fu_1118_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_0_3_V_1_fu_1118_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_0_3_V_1_fu_1118_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_0_3_V_1_fu_1118_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_3_V_1_fu_1118_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_3_V_1_fu_1118_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_3_V_1_fu_1118_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ireg_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[63]_i_1\ : label is 35;
begin
  accu_0_3_V_1_fu_1118_reg_11_sn_1 <= accu_0_3_V_1_fu_1118_reg_11_sp_1;
\accu_0_3_V_1_fu_1118[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118[0]_i_9_n_1\,
      O => \accu_0_3_V_1_fu_1118[0]_i_10_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I1 => Q(3),
      O => \accu_0_3_V_1_fu_1118[0]_i_11_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118[0]_i_9_n_1\,
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_19_n_1\,
      I2 => Q(3),
      I3 => \accu_0_3_V_1_fu_1118[0]_i_20_n_1\,
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3),
      I5 => \accu_0_3_V_1_fu_1118[0]_i_21_n_1\,
      O => \accu_0_3_V_1_fu_1118[0]_i_12_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118[0]_i_9_n_1\,
      I1 => Q(3),
      I2 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      O => \accu_0_3_V_1_fu_1118[0]_i_13_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I2 => \accu_0_3_V_1_fu_1118[0]_i_22_n_1\,
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3),
      I4 => \accu_0_3_V_1_fu_1118[0]_i_23_n_1\,
      O => \accu_0_3_V_1_fu_1118[0]_i_14_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I4 => Q(1),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      O => \accu_0_3_V_1_fu_1118[0]_i_15_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      O => \accu_0_3_V_1_fu_1118[0]_i_16_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      O => \accu_0_3_V_1_fu_1118[0]_i_17_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3),
      I2 => Q(1),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      O => \accu_0_3_V_1_fu_1118[0]_i_18_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_3_V_1_fu_1118[0]_i_20_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      O => \accu_0_3_V_1_fu_1118[0]_i_21_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      O => \accu_0_3_V_1_fu_1118[0]_i_22_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      O => \accu_0_3_V_1_fu_1118[0]_i_23_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_3_V_1_fu_1118[0]_i_24_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      O => \accu_0_3_V_1_fu_1118[0]_i_25_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(3),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(1),
      O => \accu_0_3_V_1_fu_1118[0]_i_5_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(2),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(0),
      O => \accu_0_3_V_1_fu_1118[0]_i_6_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118[0]_i_16_n_1\,
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3),
      I2 => \accu_0_3_V_1_fu_1118[0]_i_17_n_1\,
      I3 => \accu_0_3_V_1_fu_1118[0]_i_18_n_1\,
      O => \accu_0_3_V_1_fu_1118[0]_i_9_n_1\
    );
\accu_0_3_V_1_fu_1118[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(13),
      O => \accu_0_3_V_1_fu_1118[12]_i_2_n_1\
    );
\accu_0_3_V_1_fu_1118[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(12),
      O => \accu_0_3_V_1_fu_1118[12]_i_3_n_1\
    );
\accu_0_3_V_1_fu_1118[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(11),
      O => \accu_0_3_V_1_fu_1118[12]_i_4_n_1\
    );
\accu_0_3_V_1_fu_1118[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(10),
      O => \accu_0_3_V_1_fu_1118[12]_i_5_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I4 => Q(2),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      O => \accu_0_3_V_1_fu_1118[4]_i_10_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      O => \accu_0_3_V_1_fu_1118[4]_i_11_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      O => \accu_0_3_V_1_fu_1118[4]_i_12_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_3_V_1_fu_1118[4]_i_13_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(5),
      O => \accu_0_3_V_1_fu_1118[4]_i_3_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(6),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(4),
      O => \accu_0_3_V_1_fu_1118[4]_i_4_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(5),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(3),
      O => \accu_0_3_V_1_fu_1118[4]_i_5_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(4),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(2),
      O => \accu_0_3_V_1_fu_1118[4]_i_6_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118[4]_i_9_n_1\,
      I1 => \accu_0_3_V_1_fu_1118[4]_i_10_n_1\,
      I2 => Q(3),
      I3 => \accu_0_3_V_1_fu_1118[4]_i_11_n_1\,
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3),
      I5 => \accu_0_3_V_1_fu_1118[4]_i_12_n_1\,
      O => \accu_0_3_V_1_fu_1118[4]_i_7_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \accu_0_3_V_1_fu_1118[4]_i_7_n_1\,
      I1 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3),
      I2 => \accu_0_3_V_1_fu_1118[4]_i_13_n_1\,
      I3 => Q(3),
      O => \accu_0_3_V_1_fu_1118[4]_i_8_n_1\
    );
\accu_0_3_V_1_fu_1118[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(1),
      I3 => Q(1),
      I4 => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(2),
      O => \accu_0_3_V_1_fu_1118[4]_i_9_n_1\
    );
\accu_0_3_V_1_fu_1118[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(9),
      O => \accu_0_3_V_1_fu_1118[8]_i_2_n_1\
    );
\accu_0_3_V_1_fu_1118[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(8),
      O => \accu_0_3_V_1_fu_1118[8]_i_3_n_1\
    );
\accu_0_3_V_1_fu_1118[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(7),
      O => \accu_0_3_V_1_fu_1118[8]_i_4_n_1\
    );
\accu_0_3_V_1_fu_1118[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(6),
      O => \accu_0_3_V_1_fu_1118[8]_i_5_n_1\
    );
\accu_0_3_V_1_fu_1118_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_1\,
      CO(2) => \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_2\,
      CO(1) => \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_3\,
      CO(0) => \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_3_fu_9669_p2(3 downto 2),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu_0_3_V_1_fu_1118[0]_i_5_n_1\,
      S(2) => \accu_0_3_V_1_fu_1118[0]_i_6_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\accu_0_3_V_1_fu_1118_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_0_3_V_1_fu_1118[0]_i_24_n_1\,
      I1 => \accu_0_3_V_1_fu_1118[0]_i_25_n_1\,
      O => \accu_0_3_V_1_fu_1118_reg[0]_i_19_n_1\,
      S => \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3)
    );
\accu_0_3_V_1_fu_1118_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_1\,
      CO(2) => \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_2\,
      CO(1) => \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_3\,
      CO(0) => \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \accu_0_3_V_1_fu_1118[0]_i_9_n_1\,
      DI(2) => \accu_0_3_V_1_fu_1118[0]_i_10_n_1\,
      DI(1) => \accu_0_3_V_1_fu_1118[0]_i_11_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_3_fu_9669_p2(5 downto 2),
      S(3) => \accu_0_3_V_1_fu_1118[0]_i_12_n_1\,
      S(2) => \accu_0_3_V_1_fu_1118[0]_i_13_n_1\,
      S(1) => \accu_0_3_V_1_fu_1118[0]_i_14_n_1\,
      S(0) => \accu_0_3_V_1_fu_1118[0]_i_15_n_1\
    );
\accu_0_3_V_1_fu_1118_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_0_3_V_1_fu_1118_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_0_3_V_1_fu_1118_reg[12]_i_1_n_2\,
      CO(1) => \accu_0_3_V_1_fu_1118_reg[12]_i_1_n_3\,
      CO(0) => \accu_0_3_V_1_fu_1118_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln1352_3_fu_9669_p2(7),
      DI(1) => mul_ln1352_3_fu_9669_p2(7),
      DI(0) => mul_ln1352_3_fu_9669_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      S(3) => \accu_0_3_V_1_fu_1118[12]_i_2_n_1\,
      S(2) => \accu_0_3_V_1_fu_1118[12]_i_3_n_1\,
      S(1) => \accu_0_3_V_1_fu_1118[12]_i_4_n_1\,
      S(0) => \accu_0_3_V_1_fu_1118[12]_i_5_n_1\
    );
\accu_0_3_V_1_fu_1118_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_3_V_1_fu_1118_reg[0]_i_1_n_1\,
      CO(3) => \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_1\,
      CO(2) => \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_2\,
      CO(1) => \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_3\,
      CO(0) => \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_3_fu_9669_p2(7 downto 4),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      S(3) => \accu_0_3_V_1_fu_1118[4]_i_3_n_1\,
      S(2) => \accu_0_3_V_1_fu_1118[4]_i_4_n_1\,
      S(1) => \accu_0_3_V_1_fu_1118[4]_i_5_n_1\,
      S(0) => \accu_0_3_V_1_fu_1118[4]_i_6_n_1\
    );
\accu_0_3_V_1_fu_1118_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_3_V_1_fu_1118_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_accu_0_3_V_1_fu_1118_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_0_3_V_1_fu_1118_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_0_3_V_1_fu_1118[4]_i_7_n_1\,
      O(3 downto 2) => \NLW_accu_0_3_V_1_fu_1118_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_3_fu_9669_p2(7 downto 6),
      S(3 downto 1) => B"001",
      S(0) => \accu_0_3_V_1_fu_1118[4]_i_8_n_1\
    );
\accu_0_3_V_1_fu_1118_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_3_V_1_fu_1118_reg[4]_i_1_n_1\,
      CO(3) => \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_1\,
      CO(2) => \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_2\,
      CO(1) => \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_3\,
      CO(0) => \accu_0_3_V_1_fu_1118_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => mul_ln1352_3_fu_9669_p2(7),
      DI(2) => mul_ln1352_3_fu_9669_p2(7),
      DI(1) => mul_ln1352_3_fu_9669_p2(7),
      DI(0) => mul_ln1352_3_fu_9669_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      S(3) => \accu_0_3_V_1_fu_1118[8]_i_2_n_1\,
      S(2) => \accu_0_3_V_1_fu_1118[8]_i_3_n_1\,
      S(1) => \accu_0_3_V_1_fu_1118[8]_i_4_n_1\,
      S(0) => \accu_0_3_V_1_fu_1118[8]_i_5_n_1\
    );
\ireg[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I1 => accu_0_3_V_1_fu_1118_reg(1),
      I2 => mul_ln1352_3_fu_9669_p2(3),
      O => \ireg[51]_i_3_n_1\
    );
\ireg[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I1 => accu_0_3_V_1_fu_1118_reg(0),
      I2 => mul_ln1352_3_fu_9669_p2(2),
      O => \ireg[51]_i_4_n_1\
    );
\ireg[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(5),
      O => \ireg[55]_i_2_n_1\
    );
\ireg[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I1 => accu_0_3_V_1_fu_1118_reg(4),
      I2 => mul_ln1352_3_fu_9669_p2(6),
      O => \ireg[55]_i_3_n_1\
    );
\ireg[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I1 => accu_0_3_V_1_fu_1118_reg(3),
      I2 => mul_ln1352_3_fu_9669_p2(5),
      O => \ireg[55]_i_4_n_1\
    );
\ireg[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I1 => accu_0_3_V_1_fu_1118_reg(2),
      I2 => mul_ln1352_3_fu_9669_p2(4),
      O => \ireg[55]_i_5_n_1\
    );
\ireg[59]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      O => \ireg[59]_i_5_n_1\
    );
\ireg[59]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_3_fu_9669_p2(7),
      I1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      I2 => accu_0_3_V_1_fu_1118_reg(6),
      O => \ireg[59]_i_9_n_1\
    );
\ireg_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[51]_i_1_n_1\,
      CO(2) => \ireg_reg[51]_i_1_n_2\,
      CO(1) => \ireg_reg[51]_i_1_n_3\,
      CO(0) => \ireg_reg[51]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_3_fu_9669_p2(3 downto 2),
      DI(1) => DI(1),
      DI(0) => \ireg_reg[51]\(0),
      O(3 downto 0) => out_V_V_TDATA(3 downto 0),
      S(3) => \ireg[51]_i_3_n_1\,
      S(2) => \ireg[51]_i_4_n_1\,
      S(1 downto 0) => \ireg_reg[51]_0\(1 downto 0)
    );
\ireg_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[51]_i_1_n_1\,
      CO(3) => \ireg_reg[55]_i_1_n_1\,
      CO(2) => \ireg_reg[55]_i_1_n_2\,
      CO(1) => \ireg_reg[55]_i_1_n_3\,
      CO(0) => \ireg_reg[55]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_3_fu_9669_p2(7 downto 4),
      O(3 downto 0) => out_V_V_TDATA(7 downto 4),
      S(3) => \ireg[55]_i_2_n_1\,
      S(2) => \ireg[55]_i_3_n_1\,
      S(1) => \ireg[55]_i_4_n_1\,
      S(0) => \ireg[55]_i_5_n_1\
    );
\ireg_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[55]_i_1_n_1\,
      CO(3) => \ireg_reg[59]_i_1_n_1\,
      CO(2) => \ireg_reg[59]_i_1_n_2\,
      CO(1) => \ireg_reg[59]_i_1_n_3\,
      CO(0) => \ireg_reg[59]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => select_ln271_3_fu_9577_p3(2 downto 0),
      DI(0) => \ireg[59]_i_5_n_1\,
      O(3 downto 0) => out_V_V_TDATA(11 downto 8),
      S(3 downto 1) => \ireg_reg[59]\(2 downto 0),
      S(0) => \ireg[59]_i_9_n_1\
    );
\ireg_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[59]_i_1_n_1\,
      CO(3) => \NLW_ireg_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ireg_reg[63]_i_1_n_2\,
      CO(1) => \ireg_reg[63]_i_1_n_3\,
      CO(0) => \ireg_reg[63]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ireg_reg[63]\(0),
      DI(1 downto 0) => select_ln271_3_fu_9577_p3(4 downto 3),
      O(3 downto 0) => out_V_V_TDATA(15 downto 12),
      S(3 downto 0) => \ireg_reg[63]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_9 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[43]\ : in STD_LOGIC;
    accu_0_2_V_1_fu_1114_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[35]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_4_fu_9584_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[43]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[47]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_9 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_9;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_9 is
  signal \accu_0_2_V_1_fu_1114[0]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_14_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_15_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_16_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_17_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_18_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_20_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_21_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_22_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_23_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_24_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_25_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_10_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_11_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_12_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_13_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_6_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[4]_i_9_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[8]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ireg[35]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[35]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[39]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[39]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[39]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[39]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[43]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[43]_i_9_n_1\ : STD_LOGIC;
  signal \ireg_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \ireg_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \ireg_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \ireg_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln1352_2_fu_9650_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_accu_0_2_V_1_fu_1114_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_0_2_V_1_fu_1114_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_0_2_V_1_fu_1114_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ireg_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_0_2_V_1_fu_1114_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_2_V_1_fu_1114_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_2_V_1_fu_1114_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_0_2_V_1_fu_1114_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ireg_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ireg_reg[47]_i_1\ : label is 35;
begin
\accu_0_2_V_1_fu_1114[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114[0]_i_9_n_1\,
      O => \accu_0_2_V_1_fu_1114[0]_i_10_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I1 => Q(3),
      O => \accu_0_2_V_1_fu_1114[0]_i_11_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114[0]_i_9_n_1\,
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_19_n_1\,
      I2 => Q(3),
      I3 => \accu_0_2_V_1_fu_1114[0]_i_20_n_1\,
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3),
      I5 => \accu_0_2_V_1_fu_1114[0]_i_21_n_1\,
      O => \accu_0_2_V_1_fu_1114[0]_i_12_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114[0]_i_9_n_1\,
      I1 => Q(3),
      I2 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      O => \accu_0_2_V_1_fu_1114[0]_i_13_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I2 => \accu_0_2_V_1_fu_1114[0]_i_22_n_1\,
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3),
      I4 => \accu_0_2_V_1_fu_1114[0]_i_23_n_1\,
      O => \accu_0_2_V_1_fu_1114[0]_i_14_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I4 => Q(1),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      O => \accu_0_2_V_1_fu_1114[0]_i_15_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      O => \accu_0_2_V_1_fu_1114[0]_i_16_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      O => \accu_0_2_V_1_fu_1114[0]_i_17_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3),
      I2 => Q(1),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      O => \accu_0_2_V_1_fu_1114[0]_i_18_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_2_V_1_fu_1114[0]_i_20_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      O => \accu_0_2_V_1_fu_1114[0]_i_21_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      O => \accu_0_2_V_1_fu_1114[0]_i_22_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I2 => Q(1),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I4 => Q(2),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      O => \accu_0_2_V_1_fu_1114[0]_i_23_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_2_V_1_fu_1114[0]_i_24_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      O => \accu_0_2_V_1_fu_1114[0]_i_25_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(3),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(1),
      O => \accu_0_2_V_1_fu_1114[0]_i_5_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(2),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(0),
      O => \accu_0_2_V_1_fu_1114[0]_i_6_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114[0]_i_16_n_1\,
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3),
      I2 => \accu_0_2_V_1_fu_1114[0]_i_17_n_1\,
      I3 => \accu_0_2_V_1_fu_1114[0]_i_18_n_1\,
      O => \accu_0_2_V_1_fu_1114[0]_i_9_n_1\
    );
\accu_0_2_V_1_fu_1114[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(13),
      O => \accu_0_2_V_1_fu_1114[12]_i_2_n_1\
    );
\accu_0_2_V_1_fu_1114[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(12),
      O => \accu_0_2_V_1_fu_1114[12]_i_3_n_1\
    );
\accu_0_2_V_1_fu_1114[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(11),
      O => \accu_0_2_V_1_fu_1114[12]_i_4_n_1\
    );
\accu_0_2_V_1_fu_1114[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(10),
      O => \accu_0_2_V_1_fu_1114[12]_i_5_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I4 => Q(2),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      O => \accu_0_2_V_1_fu_1114[4]_i_10_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      O => \accu_0_2_V_1_fu_1114[4]_i_11_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I2 => Q(1),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I4 => Q(2),
      I5 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      O => \accu_0_2_V_1_fu_1114[4]_i_12_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I5 => Q(2),
      O => \accu_0_2_V_1_fu_1114[4]_i_13_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(5),
      O => \accu_0_2_V_1_fu_1114[4]_i_3_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(6),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(4),
      O => \accu_0_2_V_1_fu_1114[4]_i_4_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(5),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(3),
      O => \accu_0_2_V_1_fu_1114[4]_i_5_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(4),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(2),
      O => \accu_0_2_V_1_fu_1114[4]_i_6_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114[4]_i_9_n_1\,
      I1 => \accu_0_2_V_1_fu_1114[4]_i_10_n_1\,
      I2 => Q(3),
      I3 => \accu_0_2_V_1_fu_1114[4]_i_11_n_1\,
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3),
      I5 => \accu_0_2_V_1_fu_1114[4]_i_12_n_1\,
      O => \accu_0_2_V_1_fu_1114[4]_i_7_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \accu_0_2_V_1_fu_1114[4]_i_7_n_1\,
      I1 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3),
      I2 => \accu_0_2_V_1_fu_1114[4]_i_13_n_1\,
      I3 => Q(3),
      O => \accu_0_2_V_1_fu_1114[4]_i_8_n_1\
    );
\accu_0_2_V_1_fu_1114[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(1),
      I3 => Q(1),
      I4 => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(2),
      O => \accu_0_2_V_1_fu_1114[4]_i_9_n_1\
    );
\accu_0_2_V_1_fu_1114[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(9),
      O => \accu_0_2_V_1_fu_1114[8]_i_2_n_1\
    );
\accu_0_2_V_1_fu_1114[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(8),
      O => \accu_0_2_V_1_fu_1114[8]_i_3_n_1\
    );
\accu_0_2_V_1_fu_1114[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(7),
      O => \accu_0_2_V_1_fu_1114[8]_i_4_n_1\
    );
\accu_0_2_V_1_fu_1114[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(6),
      O => \accu_0_2_V_1_fu_1114[8]_i_5_n_1\
    );
\accu_0_2_V_1_fu_1114_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_1\,
      CO(2) => \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_2\,
      CO(1) => \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_3\,
      CO(0) => \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_2_fu_9650_p2(3 downto 2),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu_0_2_V_1_fu_1114[0]_i_5_n_1\,
      S(2) => \accu_0_2_V_1_fu_1114[0]_i_6_n_1\,
      S(1 downto 0) => S(1 downto 0)
    );
\accu_0_2_V_1_fu_1114_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_0_2_V_1_fu_1114[0]_i_24_n_1\,
      I1 => \accu_0_2_V_1_fu_1114[0]_i_25_n_1\,
      O => \accu_0_2_V_1_fu_1114_reg[0]_i_19_n_1\,
      S => \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3)
    );
\accu_0_2_V_1_fu_1114_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_1\,
      CO(2) => \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_2\,
      CO(1) => \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_3\,
      CO(0) => \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \accu_0_2_V_1_fu_1114[0]_i_9_n_1\,
      DI(2) => \accu_0_2_V_1_fu_1114[0]_i_10_n_1\,
      DI(1) => \accu_0_2_V_1_fu_1114[0]_i_11_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_2_fu_9650_p2(5 downto 2),
      S(3) => \accu_0_2_V_1_fu_1114[0]_i_12_n_1\,
      S(2) => \accu_0_2_V_1_fu_1114[0]_i_13_n_1\,
      S(1) => \accu_0_2_V_1_fu_1114[0]_i_14_n_1\,
      S(0) => \accu_0_2_V_1_fu_1114[0]_i_15_n_1\
    );
\accu_0_2_V_1_fu_1114_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_0_2_V_1_fu_1114_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_0_2_V_1_fu_1114_reg[12]_i_1_n_2\,
      CO(1) => \accu_0_2_V_1_fu_1114_reg[12]_i_1_n_3\,
      CO(0) => \accu_0_2_V_1_fu_1114_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln1352_2_fu_9650_p2(7),
      DI(1) => mul_ln1352_2_fu_9650_p2(7),
      DI(0) => mul_ln1352_2_fu_9650_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0),
      S(3) => \accu_0_2_V_1_fu_1114[12]_i_2_n_1\,
      S(2) => \accu_0_2_V_1_fu_1114[12]_i_3_n_1\,
      S(1) => \accu_0_2_V_1_fu_1114[12]_i_4_n_1\,
      S(0) => \accu_0_2_V_1_fu_1114[12]_i_5_n_1\
    );
\accu_0_2_V_1_fu_1114_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_2_V_1_fu_1114_reg[0]_i_1_n_1\,
      CO(3) => \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_1\,
      CO(2) => \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_2\,
      CO(1) => \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_3\,
      CO(0) => \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_2_fu_9650_p2(7 downto 4),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0),
      S(3) => \accu_0_2_V_1_fu_1114[4]_i_3_n_1\,
      S(2) => \accu_0_2_V_1_fu_1114[4]_i_4_n_1\,
      S(1) => \accu_0_2_V_1_fu_1114[4]_i_5_n_1\,
      S(0) => \accu_0_2_V_1_fu_1114[4]_i_6_n_1\
    );
\accu_0_2_V_1_fu_1114_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_2_V_1_fu_1114_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_accu_0_2_V_1_fu_1114_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu_0_2_V_1_fu_1114_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_0_2_V_1_fu_1114[4]_i_7_n_1\,
      O(3 downto 2) => \NLW_accu_0_2_V_1_fu_1114_reg[4]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_2_fu_9650_p2(7 downto 6),
      S(3 downto 1) => B"001",
      S(0) => \accu_0_2_V_1_fu_1114[4]_i_8_n_1\
    );
\accu_0_2_V_1_fu_1114_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_0_2_V_1_fu_1114_reg[4]_i_1_n_1\,
      CO(3) => \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_1\,
      CO(2) => \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_2\,
      CO(1) => \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_3\,
      CO(0) => \accu_0_2_V_1_fu_1114_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => mul_ln1352_2_fu_9650_p2(7),
      DI(2) => mul_ln1352_2_fu_9650_p2(7),
      DI(1) => mul_ln1352_2_fu_9650_p2(7),
      DI(0) => mul_ln1352_2_fu_9650_p2(7),
      O(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0),
      S(3) => \accu_0_2_V_1_fu_1114[8]_i_2_n_1\,
      S(2) => \accu_0_2_V_1_fu_1114[8]_i_3_n_1\,
      S(1) => \accu_0_2_V_1_fu_1114[8]_i_4_n_1\,
      S(0) => \accu_0_2_V_1_fu_1114[8]_i_5_n_1\
    );
\ireg[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[43]\,
      I1 => accu_0_2_V_1_fu_1114_reg(1),
      I2 => mul_ln1352_2_fu_9650_p2(3),
      O => \ireg[35]_i_3_n_1\
    );
\ireg[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[43]\,
      I1 => accu_0_2_V_1_fu_1114_reg(0),
      I2 => mul_ln1352_2_fu_9650_p2(2),
      O => \ireg[35]_i_4_n_1\
    );
\ireg[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(5),
      O => \ireg[39]_i_2_n_1\
    );
\ireg[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[43]\,
      I1 => accu_0_2_V_1_fu_1114_reg(4),
      I2 => mul_ln1352_2_fu_9650_p2(6),
      O => \ireg[39]_i_3_n_1\
    );
\ireg[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[43]\,
      I1 => accu_0_2_V_1_fu_1114_reg(3),
      I2 => mul_ln1352_2_fu_9650_p2(5),
      O => \ireg[39]_i_4_n_1\
    );
\ireg[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ireg_reg[43]\,
      I1 => accu_0_2_V_1_fu_1114_reg(2),
      I2 => mul_ln1352_2_fu_9650_p2(4),
      O => \ireg[39]_i_5_n_1\
    );
\ireg[43]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      O => \ireg[43]_i_5_n_1\
    );
\ireg[43]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mul_ln1352_2_fu_9650_p2(7),
      I1 => \ireg_reg[43]\,
      I2 => accu_0_2_V_1_fu_1114_reg(6),
      O => \ireg[43]_i_9_n_1\
    );
\ireg_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ireg_reg[35]_i_1_n_1\,
      CO(2) => \ireg_reg[35]_i_1_n_2\,
      CO(1) => \ireg_reg[35]_i_1_n_3\,
      CO(0) => \ireg_reg[35]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => mul_ln1352_2_fu_9650_p2(3 downto 2),
      DI(1) => DI(1),
      DI(0) => \ireg_reg[35]\(0),
      O(3 downto 0) => out_V_V_TDATA(3 downto 0),
      S(3) => \ireg[35]_i_3_n_1\,
      S(2) => \ireg[35]_i_4_n_1\,
      S(1 downto 0) => \ireg_reg[35]_0\(1 downto 0)
    );
\ireg_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[35]_i_1_n_1\,
      CO(3) => \ireg_reg[39]_i_1_n_1\,
      CO(2) => \ireg_reg[39]_i_1_n_2\,
      CO(1) => \ireg_reg[39]_i_1_n_3\,
      CO(0) => \ireg_reg[39]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_2_fu_9650_p2(7 downto 4),
      O(3 downto 0) => out_V_V_TDATA(7 downto 4),
      S(3) => \ireg[39]_i_2_n_1\,
      S(2) => \ireg[39]_i_3_n_1\,
      S(1) => \ireg[39]_i_4_n_1\,
      S(0) => \ireg[39]_i_5_n_1\
    );
\ireg_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[39]_i_1_n_1\,
      CO(3) => \ireg_reg[43]_i_1_n_1\,
      CO(2) => \ireg_reg[43]_i_1_n_2\,
      CO(1) => \ireg_reg[43]_i_1_n_3\,
      CO(0) => \ireg_reg[43]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => select_ln271_4_fu_9584_p3(2 downto 0),
      DI(0) => \ireg[43]_i_5_n_1\,
      O(3 downto 0) => out_V_V_TDATA(11 downto 8),
      S(3 downto 1) => \ireg_reg[43]_0\(2 downto 0),
      S(0) => \ireg[43]_i_9_n_1\
    );
\ireg_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ireg_reg[43]_i_1_n_1\,
      CO(3) => \NLW_ireg_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ireg_reg[47]_i_1_n_2\,
      CO(1) => \ireg_reg[47]_i_1_n_3\,
      CO(0) => \ireg_reg[47]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ireg_reg[47]\(0),
      DI(1 downto 0) => select_ln271_4_fu_9584_p3(4 downto 3),
      O(3 downto 0) => out_V_V_TDATA(15 downto 12),
      S(3 downto 0) => \ireg_reg[47]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf is
  port (
    in0_V_V_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_V_TVALID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \in0_V_V_TDATA[3]\ : out STD_LOGIC;
    \in0_V_V_TDATA[3]_0\ : out STD_LOGIC;
    \in0_V_V_TDATA[3]_1\ : out STD_LOGIC;
    \in0_V_V_TDATA[3]_2\ : out STD_LOGIC;
    \in0_V_V_TDATA[3]_3\ : out STD_LOGIC;
    \in0_V_V_TDATA[3]_4\ : out STD_LOGIC;
    \in0_V_V_TDATA[3]_5\ : out STD_LOGIC;
    \ireg_reg[2]_0\ : out STD_LOGIC;
    \ireg_reg[2]_1\ : out STD_LOGIC;
    \ireg_reg[2]_2\ : out STD_LOGIC;
    \ireg_reg[2]_3\ : out STD_LOGIC;
    \ireg_reg[2]_4\ : out STD_LOGIC;
    \ireg_reg[2]_5\ : out STD_LOGIC;
    \ireg_reg[2]_6\ : out STD_LOGIC;
    \ireg_reg[8]_0\ : out STD_LOGIC;
    \ireg_reg[8]_1\ : out STD_LOGIC;
    \ireg_reg[8]_2\ : out STD_LOGIC;
    \ireg_reg[8]_3\ : out STD_LOGIC;
    \ireg_reg[8]_4\ : out STD_LOGIC;
    \ireg_reg[8]_5\ : out STD_LOGIC;
    \ireg_reg[8]_6\ : out STD_LOGIC;
    \in0_V_V_TDATA[0]\ : out STD_LOGIC;
    \in0_V_V_TDATA[0]_0\ : out STD_LOGIC;
    \in0_V_V_TDATA[0]_1\ : out STD_LOGIC;
    \in0_V_V_TDATA[0]_2\ : out STD_LOGIC;
    \in0_V_V_TDATA[0]_3\ : out STD_LOGIC;
    \in0_V_V_TDATA[0]_4\ : out STD_LOGIC;
    \in0_V_V_TDATA[0]_5\ : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf : entity is "ibuf";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in0_V_V_TREADY_INST_0 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[8]_i_2\ : label is "soft_lutpair51";
begin
  Q(0) <= \^q\(0);
in0_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => D(4),
      I2 => \^q\(0),
      O => in0_V_V_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => in0_V_V_TVALID(0)
    );
\odata[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => \in0_V_V_TDATA[0]\
    );
\odata[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => \in0_V_V_TDATA[0]_0\
    );
\odata[0]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => \in0_V_V_TDATA[0]_1\
    );
\odata[0]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => \in0_V_V_TDATA[0]_2\
    );
\odata[0]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => \in0_V_V_TDATA[0]_3\
    );
\odata[0]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => \in0_V_V_TDATA[0]_4\
    );
\odata[0]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => \in0_V_V_TDATA[0]_5\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => in0_V_V_TVALID(1)
    );
\odata[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => \ireg_reg[8]_0\
    );
\odata[1]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => \ireg_reg[8]_1\
    );
\odata[1]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => \ireg_reg[8]_2\
    );
\odata[1]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => \ireg_reg[8]_3\
    );
\odata[1]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => \ireg_reg[8]_4\
    );
\odata[1]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => \ireg_reg[8]_5\
    );
\odata[1]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => \ireg_reg[8]_6\
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => in0_V_V_TVALID(2)
    );
\odata[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[2]_0\
    );
\odata[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[2]_1\
    );
\odata[2]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[2]_2\
    );
\odata[2]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[2]_3\
    );
\odata[2]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[2]_4\
    );
\odata[2]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[2]_5\
    );
\odata[2]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[2]_6\
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => in0_V_V_TVALID(3)
    );
\odata[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => \in0_V_V_TDATA[3]\
    );
\odata[3]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => \in0_V_V_TDATA[3]_0\
    );
\odata[3]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => \in0_V_V_TDATA[3]_1\
    );
\odata[3]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => \in0_V_V_TDATA[3]_2\
    );
\odata[3]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => \in0_V_V_TDATA[3]_3\
    );
\odata[3]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => \in0_V_V_TDATA[3]_4\
    );
\odata[3]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => D(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => \in0_V_V_TDATA[3]_5\
    );
\odata[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(4),
      I1 => \^q\(0),
      O => in0_V_V_TVALID(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized0\ is
  port (
    weights_V_V_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_V_TVALID : out STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized0\ : entity is "ibuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[1]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[2]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[32]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[3]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of weights_V_V_TREADY_INST_0 : label is "soft_lutpair128";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => weights_V_V_TVALID(0)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(10),
      I2 => \ireg_reg_n_1_[10]\,
      O => weights_V_V_TVALID(10)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(11),
      I2 => \ireg_reg_n_1_[11]\,
      O => weights_V_V_TVALID(11)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(12),
      I2 => \ireg_reg_n_1_[12]\,
      O => weights_V_V_TVALID(12)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(13),
      I2 => \ireg_reg_n_1_[13]\,
      O => weights_V_V_TVALID(13)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(14),
      I2 => \ireg_reg_n_1_[14]\,
      O => weights_V_V_TVALID(14)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(15),
      I2 => \ireg_reg_n_1_[15]\,
      O => weights_V_V_TVALID(15)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(16),
      I2 => \ireg_reg_n_1_[16]\,
      O => weights_V_V_TVALID(16)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(17),
      I2 => \ireg_reg_n_1_[17]\,
      O => weights_V_V_TVALID(17)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(18),
      I2 => \ireg_reg_n_1_[18]\,
      O => weights_V_V_TVALID(18)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(19),
      I2 => \ireg_reg_n_1_[19]\,
      O => weights_V_V_TVALID(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(1),
      I2 => \ireg_reg_n_1_[1]\,
      O => weights_V_V_TVALID(1)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(20),
      I2 => \ireg_reg_n_1_[20]\,
      O => weights_V_V_TVALID(20)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(21),
      I2 => \ireg_reg_n_1_[21]\,
      O => weights_V_V_TVALID(21)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(22),
      I2 => \ireg_reg_n_1_[22]\,
      O => weights_V_V_TVALID(22)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(23),
      I2 => \ireg_reg_n_1_[23]\,
      O => weights_V_V_TVALID(23)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(24),
      I2 => \ireg_reg_n_1_[24]\,
      O => weights_V_V_TVALID(24)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(25),
      I2 => \ireg_reg_n_1_[25]\,
      O => weights_V_V_TVALID(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(26),
      I2 => \ireg_reg_n_1_[26]\,
      O => weights_V_V_TVALID(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(27),
      I2 => \ireg_reg_n_1_[27]\,
      O => weights_V_V_TVALID(27)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(2),
      I2 => \ireg_reg_n_1_[2]\,
      O => weights_V_V_TVALID(2)
    );
\odata[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(28),
      I1 => \^q\(0),
      O => weights_V_V_TVALID(28)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(3),
      I2 => \ireg_reg_n_1_[3]\,
      O => weights_V_V_TVALID(3)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      I2 => \ireg_reg_n_1_[4]\,
      O => weights_V_V_TVALID(4)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(5),
      I2 => \ireg_reg_n_1_[5]\,
      O => weights_V_V_TVALID(5)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(6),
      I2 => \ireg_reg_n_1_[6]\,
      O => weights_V_V_TVALID(6)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(7),
      I2 => \ireg_reg_n_1_[7]\,
      O => weights_V_V_TVALID(7)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(8),
      I2 => \ireg_reg_n_1_[8]\,
      O => weights_V_V_TVALID(8)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(9),
      I2 => \ireg_reg_n_1_[9]\,
      O => weights_V_V_TVALID(9)
    );
weights_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => D(28),
      I2 => \^q\(0),
      O => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 111 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[112]_0\ : in STD_LOGIC_VECTOR ( 112 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized1\ : entity is "ibuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[100]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[101]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[102]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[103]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[104]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[105]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[106]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[107]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[108]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[109]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[110]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[111]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[41]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[42]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[43]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[44]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[45]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[46]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[47]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[48]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[49]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[50]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[51]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[52]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[53]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[54]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[55]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[56]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[57]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[58]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[59]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[60]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[61]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[62]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[63]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[64]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[65]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[66]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[67]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[68]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[69]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[70]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[71]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[72]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[73]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[74]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[75]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[76]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[77]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[78]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[79]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[80]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[81]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[82]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[83]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[84]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[85]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[86]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[87]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[88]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[89]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[90]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[91]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[92]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[93]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[94]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[95]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[96]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[97]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[98]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[99]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \odata[100]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[101]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[102]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \odata[103]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[104]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[105]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[106]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[107]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[108]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[109]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata[10]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[110]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[111]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[11]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[12]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[13]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[14]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[15]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[16]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \odata[17]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[18]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[19]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[1]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[20]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[21]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[22]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[23]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[24]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[25]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[26]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[27]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[2]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[32]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[33]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[34]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[35]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[36]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[37]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[38]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[39]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[3]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[40]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[41]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[42]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[43]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[44]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[45]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[46]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[47]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[48]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[49]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[4]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[50]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[51]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[52]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[53]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \odata[54]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[55]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[56]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[57]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[58]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[59]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[5]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[60]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[61]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[62]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[63]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[64]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[65]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[66]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[67]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[68]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[69]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \odata[6]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[70]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[71]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[72]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[73]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[74]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[75]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \odata[76]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[77]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[78]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[79]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[7]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \odata[80]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[81]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[82]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[83]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[84]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[85]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[86]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[87]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[88]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[89]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[8]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[90]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[91]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \odata[92]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[93]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata[94]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[95]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[96]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[97]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[98]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[99]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[9]_i_1__0\ : label is "soft_lutpair72";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(100),
      Q => \ireg_reg_n_1_[100]\,
      R => SR(0)
    );
\ireg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(101),
      Q => \ireg_reg_n_1_[101]\,
      R => SR(0)
    );
\ireg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(102),
      Q => \ireg_reg_n_1_[102]\,
      R => SR(0)
    );
\ireg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(103),
      Q => \ireg_reg_n_1_[103]\,
      R => SR(0)
    );
\ireg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(104),
      Q => \ireg_reg_n_1_[104]\,
      R => SR(0)
    );
\ireg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(105),
      Q => \ireg_reg_n_1_[105]\,
      R => SR(0)
    );
\ireg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(106),
      Q => \ireg_reg_n_1_[106]\,
      R => SR(0)
    );
\ireg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(107),
      Q => \ireg_reg_n_1_[107]\,
      R => SR(0)
    );
\ireg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(108),
      Q => \ireg_reg_n_1_[108]\,
      R => SR(0)
    );
\ireg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(109),
      Q => \ireg_reg_n_1_[109]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(110),
      Q => \ireg_reg_n_1_[110]\,
      R => SR(0)
    );
\ireg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(111),
      Q => \ireg_reg_n_1_[111]\,
      R => SR(0)
    );
\ireg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(112),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(32),
      Q => \ireg_reg_n_1_[32]\,
      R => SR(0)
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(33),
      Q => \ireg_reg_n_1_[33]\,
      R => SR(0)
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(34),
      Q => \ireg_reg_n_1_[34]\,
      R => SR(0)
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(35),
      Q => \ireg_reg_n_1_[35]\,
      R => SR(0)
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(36),
      Q => \ireg_reg_n_1_[36]\,
      R => SR(0)
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(37),
      Q => \ireg_reg_n_1_[37]\,
      R => SR(0)
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(38),
      Q => \ireg_reg_n_1_[38]\,
      R => SR(0)
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(39),
      Q => \ireg_reg_n_1_[39]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(40),
      Q => \ireg_reg_n_1_[40]\,
      R => SR(0)
    );
\ireg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(41),
      Q => \ireg_reg_n_1_[41]\,
      R => SR(0)
    );
\ireg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(42),
      Q => \ireg_reg_n_1_[42]\,
      R => SR(0)
    );
\ireg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(43),
      Q => \ireg_reg_n_1_[43]\,
      R => SR(0)
    );
\ireg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(44),
      Q => \ireg_reg_n_1_[44]\,
      R => SR(0)
    );
\ireg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(45),
      Q => \ireg_reg_n_1_[45]\,
      R => SR(0)
    );
\ireg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(46),
      Q => \ireg_reg_n_1_[46]\,
      R => SR(0)
    );
\ireg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(47),
      Q => \ireg_reg_n_1_[47]\,
      R => SR(0)
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(48),
      Q => \ireg_reg_n_1_[48]\,
      R => SR(0)
    );
\ireg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(49),
      Q => \ireg_reg_n_1_[49]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(50),
      Q => \ireg_reg_n_1_[50]\,
      R => SR(0)
    );
\ireg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(51),
      Q => \ireg_reg_n_1_[51]\,
      R => SR(0)
    );
\ireg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(52),
      Q => \ireg_reg_n_1_[52]\,
      R => SR(0)
    );
\ireg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(53),
      Q => \ireg_reg_n_1_[53]\,
      R => SR(0)
    );
\ireg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(54),
      Q => \ireg_reg_n_1_[54]\,
      R => SR(0)
    );
\ireg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(55),
      Q => \ireg_reg_n_1_[55]\,
      R => SR(0)
    );
\ireg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(56),
      Q => \ireg_reg_n_1_[56]\,
      R => SR(0)
    );
\ireg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(57),
      Q => \ireg_reg_n_1_[57]\,
      R => SR(0)
    );
\ireg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(58),
      Q => \ireg_reg_n_1_[58]\,
      R => SR(0)
    );
\ireg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(59),
      Q => \ireg_reg_n_1_[59]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(60),
      Q => \ireg_reg_n_1_[60]\,
      R => SR(0)
    );
\ireg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(61),
      Q => \ireg_reg_n_1_[61]\,
      R => SR(0)
    );
\ireg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(62),
      Q => \ireg_reg_n_1_[62]\,
      R => SR(0)
    );
\ireg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(63),
      Q => \ireg_reg_n_1_[63]\,
      R => SR(0)
    );
\ireg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(64),
      Q => \ireg_reg_n_1_[64]\,
      R => SR(0)
    );
\ireg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(65),
      Q => \ireg_reg_n_1_[65]\,
      R => SR(0)
    );
\ireg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(66),
      Q => \ireg_reg_n_1_[66]\,
      R => SR(0)
    );
\ireg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(67),
      Q => \ireg_reg_n_1_[67]\,
      R => SR(0)
    );
\ireg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(68),
      Q => \ireg_reg_n_1_[68]\,
      R => SR(0)
    );
\ireg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(69),
      Q => \ireg_reg_n_1_[69]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(70),
      Q => \ireg_reg_n_1_[70]\,
      R => SR(0)
    );
\ireg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(71),
      Q => \ireg_reg_n_1_[71]\,
      R => SR(0)
    );
\ireg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(72),
      Q => \ireg_reg_n_1_[72]\,
      R => SR(0)
    );
\ireg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(73),
      Q => \ireg_reg_n_1_[73]\,
      R => SR(0)
    );
\ireg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(74),
      Q => \ireg_reg_n_1_[74]\,
      R => SR(0)
    );
\ireg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(75),
      Q => \ireg_reg_n_1_[75]\,
      R => SR(0)
    );
\ireg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(76),
      Q => \ireg_reg_n_1_[76]\,
      R => SR(0)
    );
\ireg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(77),
      Q => \ireg_reg_n_1_[77]\,
      R => SR(0)
    );
\ireg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(78),
      Q => \ireg_reg_n_1_[78]\,
      R => SR(0)
    );
\ireg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(79),
      Q => \ireg_reg_n_1_[79]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(80),
      Q => \ireg_reg_n_1_[80]\,
      R => SR(0)
    );
\ireg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(81),
      Q => \ireg_reg_n_1_[81]\,
      R => SR(0)
    );
\ireg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(82),
      Q => \ireg_reg_n_1_[82]\,
      R => SR(0)
    );
\ireg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(83),
      Q => \ireg_reg_n_1_[83]\,
      R => SR(0)
    );
\ireg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(84),
      Q => \ireg_reg_n_1_[84]\,
      R => SR(0)
    );
\ireg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(85),
      Q => \ireg_reg_n_1_[85]\,
      R => SR(0)
    );
\ireg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(86),
      Q => \ireg_reg_n_1_[86]\,
      R => SR(0)
    );
\ireg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(87),
      Q => \ireg_reg_n_1_[87]\,
      R => SR(0)
    );
\ireg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(88),
      Q => \ireg_reg_n_1_[88]\,
      R => SR(0)
    );
\ireg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(89),
      Q => \ireg_reg_n_1_[89]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(90),
      Q => \ireg_reg_n_1_[90]\,
      R => SR(0)
    );
\ireg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(91),
      Q => \ireg_reg_n_1_[91]\,
      R => SR(0)
    );
\ireg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(92),
      Q => \ireg_reg_n_1_[92]\,
      R => SR(0)
    );
\ireg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(93),
      Q => \ireg_reg_n_1_[93]\,
      R => SR(0)
    );
\ireg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(94),
      Q => \ireg_reg_n_1_[94]\,
      R => SR(0)
    );
\ireg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(95),
      Q => \ireg_reg_n_1_[95]\,
      R => SR(0)
    );
\ireg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(96),
      Q => \ireg_reg_n_1_[96]\,
      R => SR(0)
    );
\ireg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(97),
      Q => \ireg_reg_n_1_[97]\,
      R => SR(0)
    );
\ireg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(98),
      Q => \ireg_reg_n_1_[98]\,
      R => SR(0)
    );
\ireg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(99),
      Q => \ireg_reg_n_1_[99]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[112]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[0]\,
      O => D(0)
    );
\odata[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(100),
      I2 => \ireg_reg_n_1_[100]\,
      O => D(100)
    );
\odata[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(101),
      I2 => \ireg_reg_n_1_[101]\,
      O => D(101)
    );
\odata[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(102),
      I2 => \ireg_reg_n_1_[102]\,
      O => D(102)
    );
\odata[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(103),
      I2 => \ireg_reg_n_1_[103]\,
      O => D(103)
    );
\odata[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(104),
      I2 => \ireg_reg_n_1_[104]\,
      O => D(104)
    );
\odata[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(105),
      I2 => \ireg_reg_n_1_[105]\,
      O => D(105)
    );
\odata[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(106),
      I2 => \ireg_reg_n_1_[106]\,
      O => D(106)
    );
\odata[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(107),
      I2 => \ireg_reg_n_1_[107]\,
      O => D(107)
    );
\odata[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(108),
      I2 => \ireg_reg_n_1_[108]\,
      O => D(108)
    );
\odata[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(109),
      I2 => \ireg_reg_n_1_[109]\,
      O => D(109)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(10),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[10]\,
      O => D(10)
    );
\odata[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(110),
      I2 => \ireg_reg_n_1_[110]\,
      O => D(110)
    );
\odata[111]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(111),
      I2 => \ireg_reg_n_1_[111]\,
      O => D(111)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(11),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[11]\,
      O => D(11)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(12),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[12]\,
      O => D(12)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(13),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[13]\,
      O => D(13)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(14),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[14]\,
      O => D(14)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(15),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[15]\,
      O => D(15)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(16),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[16]\,
      O => D(16)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(17),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[17]\,
      O => D(17)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(18),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[18]\,
      O => D(18)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(19),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[19]\,
      O => D(19)
    );
\odata[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(1),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[1]\,
      O => D(1)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(20),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[20]\,
      O => D(20)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(21),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[21]\,
      O => D(21)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(22),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[22]\,
      O => D(22)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(23),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[23]\,
      O => D(23)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(24),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[24]\,
      O => D(24)
    );
\odata[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(25),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[25]\,
      O => D(25)
    );
\odata[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(26),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[26]\,
      O => D(26)
    );
\odata[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(27),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[27]\,
      O => D(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(28),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[28]\,
      O => D(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(29),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[29]\,
      O => D(29)
    );
\odata[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(2),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[2]\,
      O => D(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(30),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[30]\,
      O => D(30)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(31),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[31]\,
      O => D(31)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(32),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[32]\,
      O => D(32)
    );
\odata[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(33),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[33]\,
      O => D(33)
    );
\odata[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(34),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[34]\,
      O => D(34)
    );
\odata[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(35),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[35]\,
      O => D(35)
    );
\odata[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(36),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[36]\,
      O => D(36)
    );
\odata[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(37),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[37]\,
      O => D(37)
    );
\odata[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(38),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[38]\,
      O => D(38)
    );
\odata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(39),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[39]\,
      O => D(39)
    );
\odata[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(3),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[3]\,
      O => D(3)
    );
\odata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(40),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[40]\,
      O => D(40)
    );
\odata[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(41),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[41]\,
      O => D(41)
    );
\odata[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(42),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[42]\,
      O => D(42)
    );
\odata[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(43),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[43]\,
      O => D(43)
    );
\odata[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(44),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[44]\,
      O => D(44)
    );
\odata[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(45),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[45]\,
      O => D(45)
    );
\odata[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(46),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[46]\,
      O => D(46)
    );
\odata[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(47),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[47]\,
      O => D(47)
    );
\odata[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(48),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[48]\,
      O => D(48)
    );
\odata[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(49),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[49]\,
      O => D(49)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(4),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[4]\,
      O => D(4)
    );
\odata[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(50),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[50]\,
      O => D(50)
    );
\odata[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(51),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[51]\,
      O => D(51)
    );
\odata[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(52),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[52]\,
      O => D(52)
    );
\odata[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(53),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[53]\,
      O => D(53)
    );
\odata[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(54),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[54]\,
      O => D(54)
    );
\odata[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(55),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[55]\,
      O => D(55)
    );
\odata[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(56),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[56]\,
      O => D(56)
    );
\odata[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(57),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[57]\,
      O => D(57)
    );
\odata[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(58),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[58]\,
      O => D(58)
    );
\odata[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(59),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[59]\,
      O => D(59)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(5),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[5]\,
      O => D(5)
    );
\odata[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(60),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[60]\,
      O => D(60)
    );
\odata[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(61),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[61]\,
      O => D(61)
    );
\odata[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(62),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[62]\,
      O => D(62)
    );
\odata[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(63),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[63]\,
      O => D(63)
    );
\odata[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(64),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[64]\,
      O => D(64)
    );
\odata[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(65),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[65]\,
      O => D(65)
    );
\odata[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(66),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[66]\,
      O => D(66)
    );
\odata[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(67),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[67]\,
      O => D(67)
    );
\odata[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(68),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[68]\,
      O => D(68)
    );
\odata[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(69),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[69]\,
      O => D(69)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(6),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[6]\,
      O => D(6)
    );
\odata[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(70),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[70]\,
      O => D(70)
    );
\odata[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(71),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[71]\,
      O => D(71)
    );
\odata[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(72),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[72]\,
      O => D(72)
    );
\odata[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(73),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[73]\,
      O => D(73)
    );
\odata[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(74),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[74]\,
      O => D(74)
    );
\odata[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(75),
      I2 => \ireg_reg_n_1_[75]\,
      O => D(75)
    );
\odata[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(76),
      I2 => \ireg_reg_n_1_[76]\,
      O => D(76)
    );
\odata[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(77),
      I2 => \ireg_reg_n_1_[77]\,
      O => D(77)
    );
\odata[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(78),
      I2 => \ireg_reg_n_1_[78]\,
      O => D(78)
    );
\odata[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(79),
      I2 => \ireg_reg_n_1_[79]\,
      O => D(79)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(7),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[7]\,
      O => D(7)
    );
\odata[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(80),
      I2 => \ireg_reg_n_1_[80]\,
      O => D(80)
    );
\odata[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(81),
      I2 => \ireg_reg_n_1_[81]\,
      O => D(81)
    );
\odata[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(82),
      I2 => \ireg_reg_n_1_[82]\,
      O => D(82)
    );
\odata[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(83),
      I2 => \ireg_reg_n_1_[83]\,
      O => D(83)
    );
\odata[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(84),
      I2 => \ireg_reg_n_1_[84]\,
      O => D(84)
    );
\odata[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(85),
      I2 => \ireg_reg_n_1_[85]\,
      O => D(85)
    );
\odata[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(86),
      I2 => \ireg_reg_n_1_[86]\,
      O => D(86)
    );
\odata[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(87),
      I2 => \ireg_reg_n_1_[87]\,
      O => D(87)
    );
\odata[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(88),
      I2 => \ireg_reg_n_1_[88]\,
      O => D(88)
    );
\odata[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(89),
      I2 => \ireg_reg_n_1_[89]\,
      O => D(89)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(8),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[8]\,
      O => D(8)
    );
\odata[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(90),
      I2 => \ireg_reg_n_1_[90]\,
      O => D(90)
    );
\odata[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(91),
      I2 => \ireg_reg_n_1_[91]\,
      O => D(91)
    );
\odata[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(92),
      I2 => \ireg_reg_n_1_[92]\,
      O => D(92)
    );
\odata[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(93),
      I2 => \ireg_reg_n_1_[93]\,
      O => D(93)
    );
\odata[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(94),
      I2 => \ireg_reg_n_1_[94]\,
      O => D(94)
    );
\odata[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(95),
      I2 => \ireg_reg_n_1_[95]\,
      O => D(95)
    );
\odata[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(96),
      I2 => \ireg_reg_n_1_[96]\,
      O => D(96)
    );
\odata[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(97),
      I2 => \ireg_reg_n_1_[97]\,
      O => D(97)
    );
\odata[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(98),
      I2 => \ireg_reg_n_1_[98]\,
      O => D(98)
    );
\odata[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg_reg[112]_0\(99),
      I2 => \ireg_reg_n_1_[99]\,
      O => D(99)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[112]_0\(9),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_1_[9]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[3]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__2_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__3_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__4_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY : in STD_LOGIC;
    \odata_reg[0]_rep__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    \odata_reg[3]_rep_1\ : in STD_LOGIC;
    \odata_reg[3]_rep__0_1\ : in STD_LOGIC;
    \odata_reg[3]_rep__1_1\ : in STD_LOGIC;
    \odata_reg[3]_rep__2_1\ : in STD_LOGIC;
    \odata_reg[3]_rep__3_1\ : in STD_LOGIC;
    \odata_reg[3]_rep__4_1\ : in STD_LOGIC;
    \odata_reg[3]_rep__5_1\ : in STD_LOGIC;
    \odata_reg[2]_rep_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__3_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__4_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__5_0\ : in STD_LOGIC;
    \odata_reg[1]_rep_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__3_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__4_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__5_0\ : in STD_LOGIC;
    \odata_reg[0]_rep_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__3_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__4_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf : entity is "obuf";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ireg[8]_i_2\ : label is "soft_lutpair54";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \odata_reg[0]\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__0\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__1\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__2\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__3\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__4\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__5\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[1]\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__0\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__1\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__2\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__3\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__4\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__5\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[2]\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__0\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__1\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__2\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__3\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__4\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__5\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[3]\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__0\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__1\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__2\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__3\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__4\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__5\ : label is "odata_reg[3]";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\ireg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D500FFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY,
      I2 => \odata_reg[0]_rep__5_0\(0),
      I3 => \ireg_reg[8]\(0),
      I4 => ap_rst_n,
      O => SR(0)
    );
\ireg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY,
      I1 => \odata_reg[0]_rep__5_0\(0),
      I2 => \^q\(4),
      I3 => \ireg_reg[8]\(0),
      O => E(0)
    );
\odata[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^q\(4),
      I1 => grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY,
      I2 => \odata_reg[0]_rep__5_0\(0),
      O => p_0_in
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep_0\,
      Q => \odata_reg[3]_rep_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__0_0\,
      Q => \odata_reg[3]_rep__0_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__1_0\,
      Q => \odata_reg[3]_rep__1_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__2_0\,
      Q => \odata_reg[3]_rep__2_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__3_0\,
      Q => \odata_reg[3]_rep__3_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__4_0\,
      Q => \odata_reg[3]_rep__4_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__5_1\,
      Q => \odata_reg[3]_rep__5_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep_0\,
      Q => \odata_reg[3]_rep_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__0_0\,
      Q => \odata_reg[3]_rep__0_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__1_0\,
      Q => \odata_reg[3]_rep__1_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__2_0\,
      Q => \odata_reg[3]_rep__2_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__3_0\,
      Q => \odata_reg[3]_rep__3_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__4_0\,
      Q => \odata_reg[3]_rep__4_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__5_0\,
      Q => \odata_reg[3]_rep__5_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep_0\,
      Q => \odata_reg[3]_rep_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__0_0\,
      Q => \odata_reg[3]_rep__0_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__1_0\,
      Q => \odata_reg[3]_rep__1_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__2_0\,
      Q => \odata_reg[3]_rep__2_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__3_0\,
      Q => \odata_reg[3]_rep__3_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[2]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__4_0\,
      Q => \odata_reg[3]_rep__4_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[2]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__5_0\,
      Q => \odata_reg[3]_rep__5_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep_1\,
      Q => \odata_reg[3]_rep_0\(3),
      R => ap_rst_n_inv
    );
\odata_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__0_1\,
      Q => \odata_reg[3]_rep__0_0\(3),
      R => ap_rst_n_inv
    );
\odata_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__1_1\,
      Q => \odata_reg[3]_rep__1_0\(3),
      R => ap_rst_n_inv
    );
\odata_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__2_1\,
      Q => \odata_reg[3]_rep__2_0\(3),
      R => ap_rst_n_inv
    );
\odata_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__3_1\,
      Q => \odata_reg[3]_rep__3_0\(3),
      R => ap_rst_n_inv
    );
\odata_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__4_1\,
      Q => \odata_reg[3]_rep__4_0\(3),
      R => ap_rst_n_inv
    );
\odata_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__5_1\,
      Q => \odata_reg[3]_rep__5_0\(3),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized0\ : entity is "obuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \odata[32]_i_1__0_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ireg[32]_i_2\ : label is "soft_lutpair129";
begin
  Q(28 downto 0) <= \^q\(28 downto 0);
\ireg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D500FFFF"
    )
        port map (
      I0 => \^q\(28),
      I1 => grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY,
      I2 => \ireg_reg[32]\(0),
      I3 => \ireg_reg[32]_0\(0),
      I4 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY,
      I1 => \ireg_reg[32]\(0),
      I2 => \^q\(28),
      I3 => \ireg_reg[32]_0\(0),
      O => E(0)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^q\(28),
      I1 => grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => \odata[32]_i_1__0_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1__0_n_1\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 112 downto 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[112]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 112 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized1\ : entity is "obuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 112 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[111]_i_2_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[112]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ireg[112]_i_2\ : label is "soft_lutpair111";
begin
  Q(112 downto 0) <= \^q\(112 downto 0);
  ap_rst_n_0(0) <= \^ap_rst_n_0\(0);
\ireg[112]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^q\(112),
      I1 => out_V_V_TREADY,
      I2 => \ireg_reg[112]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[112]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(112),
      I1 => out_V_V_TREADY,
      I2 => \ireg_reg[112]\(0),
      O => E(0)
    );
\odata[111]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\(0)
    );
\odata[111]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(112),
      I1 => out_V_V_TREADY,
      O => \odata[111]_i_2_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(100),
      Q => \^q\(100),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(101),
      Q => \^q\(101),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(102),
      Q => \^q\(102),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(103),
      Q => \^q\(103),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(104),
      Q => \^q\(104),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(105),
      Q => \^q\(105),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(106),
      Q => \^q\(106),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(107),
      Q => \^q\(107),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(108),
      Q => \^q\(108),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(109),
      Q => \^q\(109),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(10),
      Q => \^q\(10),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(110),
      Q => \^q\(110),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(111),
      Q => \^q\(111),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(112),
      Q => \^q\(112),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(11),
      Q => \^q\(11),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(12),
      Q => \^q\(12),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(13),
      Q => \^q\(13),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(14),
      Q => \^q\(14),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(15),
      Q => \^q\(15),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(16),
      Q => \^q\(16),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(17),
      Q => \^q\(17),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(18),
      Q => \^q\(18),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(19),
      Q => \^q\(19),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(20),
      Q => \^q\(20),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(21),
      Q => \^q\(21),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(22),
      Q => \^q\(22),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(23),
      Q => \^q\(23),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(24),
      Q => \^q\(24),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(25),
      Q => \^q\(25),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(26),
      Q => \^q\(26),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(27),
      Q => \^q\(27),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(28),
      Q => \^q\(28),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(29),
      Q => \^q\(29),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(30),
      Q => \^q\(30),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(31),
      Q => \^q\(31),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(32),
      Q => \^q\(32),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(33),
      Q => \^q\(33),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(34),
      Q => \^q\(34),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(35),
      Q => \^q\(35),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(36),
      Q => \^q\(36),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(37),
      Q => \^q\(37),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(38),
      Q => \^q\(38),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(39),
      Q => \^q\(39),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(40),
      Q => \^q\(40),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(41),
      Q => \^q\(41),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(42),
      Q => \^q\(42),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(43),
      Q => \^q\(43),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(44),
      Q => \^q\(44),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(45),
      Q => \^q\(45),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(46),
      Q => \^q\(46),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(47),
      Q => \^q\(47),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(48),
      Q => \^q\(48),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(49),
      Q => \^q\(49),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(50),
      Q => \^q\(50),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(51),
      Q => \^q\(51),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(52),
      Q => \^q\(52),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(53),
      Q => \^q\(53),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(54),
      Q => \^q\(54),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(55),
      Q => \^q\(55),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(56),
      Q => \^q\(56),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(57),
      Q => \^q\(57),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(58),
      Q => \^q\(58),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(59),
      Q => \^q\(59),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(60),
      Q => \^q\(60),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(61),
      Q => \^q\(61),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(62),
      Q => \^q\(62),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(63),
      Q => \^q\(63),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(64),
      Q => \^q\(64),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(65),
      Q => \^q\(65),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(66),
      Q => \^q\(66),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(67),
      Q => \^q\(67),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(68),
      Q => \^q\(68),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(69),
      Q => \^q\(69),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(70),
      Q => \^q\(70),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(71),
      Q => \^q\(71),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(72),
      Q => \^q\(72),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(73),
      Q => \^q\(73),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(74),
      Q => \^q\(74),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(75),
      Q => \^q\(75),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(76),
      Q => \^q\(76),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(77),
      Q => \^q\(77),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(78),
      Q => \^q\(78),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(79),
      Q => \^q\(79),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(80),
      Q => \^q\(80),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(81),
      Q => \^q\(81),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(82),
      Q => \^q\(82),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(83),
      Q => \^q\(83),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(84),
      Q => \^q\(84),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(85),
      Q => \^q\(85),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(86),
      Q => \^q\(86),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(87),
      Q => \^q\(87),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(88),
      Q => \^q\(88),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(89),
      Q => \^q\(89),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(90),
      Q => \^q\(90),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(91),
      Q => \^q\(91),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(92),
      Q => \^q\(92),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(93),
      Q => \^q\(93),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(94),
      Q => \^q\(94),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(95),
      Q => \^q\(95),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(96),
      Q => \^q\(96),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(97),
      Q => \^q\(97),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(98),
      Q => \^q\(98),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(99),
      Q => \^q\(99),
      R => \^ap_rst_n_0\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[111]_i_2_n_1\,
      D => D(9),
      Q => \^q\(9),
      R => \^ap_rst_n_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_0_V_1_fu_1106_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[11]\ : in STD_LOGIC;
    accu_0_0_V_1_fu_1106_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_6_fu_9598_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud is
begin
StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_11
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_0_V_1_fu_1106_reg(13 downto 0) => accu_0_0_V_1_fu_1106_reg(13 downto 0),
      \accu_0_0_V_1_fu_1106_reg[0]_i_3_0\(3 downto 0) => \accu_0_0_V_1_fu_1106_reg[0]_i_3\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0),
      \ireg_reg[11]\ => \ireg_reg[11]\,
      \ireg_reg[11]_0\(2 downto 0) => \ireg_reg[11]_0\(2 downto 0),
      \ireg_reg[15]\(0) => \ireg_reg[15]\(0),
      \ireg_reg[15]_0\(3 downto 0) => \ireg_reg[15]_0\(3 downto 0),
      \ireg_reg[3]\(0) => \ireg_reg[3]\(0),
      \ireg_reg[3]_0\(1 downto 0) => \ireg_reg[3]_0\(1 downto 0),
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_6_fu_9598_p3(4 downto 0) => select_ln271_6_fu_9598_p3(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_0 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_1_V_1_fu_1110_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[27]\ : in STD_LOGIC;
    accu_0_1_V_1_fu_1110_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_5_fu_9591_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_0 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_0;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_0 is
begin
StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_10
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_1_fu_1110_reg(13 downto 0) => accu_0_1_V_1_fu_1110_reg(13 downto 0),
      \accu_0_1_V_1_fu_1110_reg[0]_i_2_0\(3 downto 0) => \accu_0_1_V_1_fu_1110_reg[0]_i_2\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0),
      \ireg_reg[19]\(0) => \ireg_reg[19]\(0),
      \ireg_reg[19]_0\(1 downto 0) => \ireg_reg[19]_0\(1 downto 0),
      \ireg_reg[27]\ => \ireg_reg[27]\,
      \ireg_reg[27]_0\(2 downto 0) => \ireg_reg[27]_0\(2 downto 0),
      \ireg_reg[31]\(0) => \ireg_reg[31]\(0),
      \ireg_reg[31]_0\(3 downto 0) => \ireg_reg[31]_0\(3 downto 0),
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_5_fu_9591_p3(4 downto 0) => select_ln271_5_fu_9591_p3(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_rep_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_2_V_1_fu_1114_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ireg_reg[43]\ : in STD_LOGIC;
    accu_0_2_V_1_fu_1114_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[35]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_4_fu_9584_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[43]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[47]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_1 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_1;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_1 is
begin
StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_9
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_2_V_1_fu_1114_reg(13 downto 0) => accu_0_2_V_1_fu_1114_reg(13 downto 0),
      \accu_0_2_V_1_fu_1114_reg[0]_i_2_0\(3 downto 0) => \accu_0_2_V_1_fu_1114_reg[0]_i_2\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_0\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_rep_1\(3 downto 0),
      \ireg_reg[35]\(0) => \ireg_reg[35]\(0),
      \ireg_reg[35]_0\(1 downto 0) => \ireg_reg[35]_0\(1 downto 0),
      \ireg_reg[43]\ => \ireg_reg[43]\,
      \ireg_reg[43]_0\(2 downto 0) => \ireg_reg[43]_0\(2 downto 0),
      \ireg_reg[47]\(0) => \ireg_reg[47]\(0),
      \ireg_reg[47]_0\(3 downto 0) => \ireg_reg[47]_0\(3 downto 0),
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_4_fu_9584_p3(4 downto 0) => select_ln271_4_fu_9584_p3(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_2 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[51]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_3_V_1_fu_1118_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_3_V_1_fu_1118_reg_11_sp_1 : in STD_LOGIC;
    accu_0_3_V_1_fu_1118_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[51]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_3_fu_9577_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[59]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_2 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_2;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_2 is
  signal accu_0_3_V_1_fu_1118_reg_11_sn_1 : STD_LOGIC;
begin
  accu_0_3_V_1_fu_1118_reg_11_sn_1 <= accu_0_3_V_1_fu_1118_reg_11_sp_1;
StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_8
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_3_V_1_fu_1118_reg(13 downto 0) => accu_0_3_V_1_fu_1118_reg(13 downto 0),
      \accu_0_3_V_1_fu_1118_reg[0]_i_2_0\(3 downto 0) => \accu_0_3_V_1_fu_1118_reg[0]_i_2\(3 downto 0),
      accu_0_3_V_1_fu_1118_reg_11_sp_1 => accu_0_3_V_1_fu_1118_reg_11_sn_1,
      \icmp_ln271_reg_13499_reg[0]\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      \ireg_reg[51]\(0) => \ireg_reg[51]\(0),
      \ireg_reg[51]_0\(1 downto 0) => \ireg_reg[51]_0\(1 downto 0),
      \ireg_reg[59]\(2 downto 0) => \ireg_reg[59]\(2 downto 0),
      \ireg_reg[63]\(0) => \ireg_reg[63]\(0),
      \ireg_reg[63]_0\(3 downto 0) => \ireg_reg[63]_0\(3 downto 0),
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_3_fu_9577_p3(4 downto 0) => select_ln271_3_fu_9577_p3(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_3 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[67]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_4_V_1_fu_1122_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_4_V_1_fu_1122_reg_11_sp_1 : in STD_LOGIC;
    accu_0_4_V_1_fu_1122_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[67]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_2_fu_9570_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[75]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[79]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[79]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_3 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_3;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_3 is
  signal accu_0_4_V_1_fu_1122_reg_11_sn_1 : STD_LOGIC;
begin
  accu_0_4_V_1_fu_1122_reg_11_sn_1 <= accu_0_4_V_1_fu_1122_reg_11_sp_1;
StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_7
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_4_V_1_fu_1122_reg(13 downto 0) => accu_0_4_V_1_fu_1122_reg(13 downto 0),
      \accu_0_4_V_1_fu_1122_reg[0]_i_2_0\(3 downto 0) => \accu_0_4_V_1_fu_1122_reg[0]_i_2\(3 downto 0),
      accu_0_4_V_1_fu_1122_reg_11_sp_1 => accu_0_4_V_1_fu_1122_reg_11_sn_1,
      \icmp_ln271_reg_13499_reg[0]\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      \ireg_reg[67]\(0) => \ireg_reg[67]\(0),
      \ireg_reg[67]_0\(1 downto 0) => \ireg_reg[67]_0\(1 downto 0),
      \ireg_reg[75]\(2 downto 0) => \ireg_reg[75]\(2 downto 0),
      \ireg_reg[79]\(0) => \ireg_reg[79]\(0),
      \ireg_reg[79]_0\(3 downto 0) => \ireg_reg[79]_0\(3 downto 0),
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_2_fu_9570_p3(4 downto 0) => select_ln271_2_fu_9570_p3(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_4 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[83]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_5_V_1_fu_1126_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_5_V_1_fu_1126_reg_11_sp_1 : in STD_LOGIC;
    accu_0_5_V_1_fu_1126_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[83]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_1_fu_9563_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[91]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[95]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[95]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_4 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_4;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_4 is
  signal accu_0_5_V_1_fu_1126_reg_11_sn_1 : STD_LOGIC;
begin
  accu_0_5_V_1_fu_1126_reg_11_sn_1 <= accu_0_5_V_1_fu_1126_reg_11_sp_1;
StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_6
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_5_V_1_fu_1126_reg(13 downto 0) => accu_0_5_V_1_fu_1126_reg(13 downto 0),
      \accu_0_5_V_1_fu_1126_reg[0]_i_2_0\(3 downto 0) => \accu_0_5_V_1_fu_1126_reg[0]_i_2\(3 downto 0),
      accu_0_5_V_1_fu_1126_reg_11_sp_1 => accu_0_5_V_1_fu_1126_reg_11_sn_1,
      \icmp_ln271_reg_13499_reg[0]\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      \ireg_reg[83]\(0) => \ireg_reg[83]\(0),
      \ireg_reg[83]_0\(1 downto 0) => \ireg_reg[83]_0\(1 downto 0),
      \ireg_reg[91]\(2 downto 0) => \ireg_reg[91]\(2 downto 0),
      \ireg_reg[95]\(0) => \ireg_reg[95]\(0),
      \ireg_reg[95]_0\(3 downto 0) => \ireg_reg[95]_0\(3 downto 0),
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_1_fu_9563_p3(4 downto 0) => select_ln271_1_fu_9563_p3(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_5 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln271_reg_13499_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[99]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_0_6_V_1_fu_1130_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    accu_0_6_V_1_fu_1130_reg_11_sp_1 : in STD_LOGIC;
    accu_0_6_V_1_fu_1130_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[99]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln271_fu_9556_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[107]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ireg_reg[111]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[111]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_5 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_cud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_5;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_5 is
  signal accu_0_6_V_1_fu_1130_reg_11_sn_1 : STD_LOGIC;
begin
  accu_0_6_V_1_fu_1130_reg_11_sn_1 <= accu_0_6_V_1_fu_1130_reg_11_sp_1;
StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_Mul_LUT_0
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_6_V_1_fu_1130_reg(13 downto 0) => accu_0_6_V_1_fu_1130_reg(13 downto 0),
      \accu_0_6_V_1_fu_1130_reg[0]_i_2_0\(3 downto 0) => \accu_0_6_V_1_fu_1130_reg[0]_i_2\(3 downto 0),
      accu_0_6_V_1_fu_1130_reg_11_sp_1 => accu_0_6_V_1_fu_1130_reg_11_sn_1,
      \icmp_ln271_reg_13499_reg[0]\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_0\(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0) => \icmp_ln271_reg_13499_reg[0]_1\(3 downto 0),
      \ireg_reg[107]\(2 downto 0) => \ireg_reg[107]\(2 downto 0),
      \ireg_reg[111]\(0) => \ireg_reg[111]\(0),
      \ireg_reg[111]_0\(3 downto 0) => \ireg_reg[111]_0\(3 downto 0),
      \ireg_reg[99]\(0) => \ireg_reg[99]\(0),
      \ireg_reg[99]_0\(1 downto 0) => \ireg_reg[99]_0\(1 downto 0),
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_fu_9556_p3(4 downto 0) => select_ln271_fu_9556_p3(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0_V_V_TREADY : out STD_LOGIC;
    \odata_reg[3]_rep\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \odata_reg[3]_rep__5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY : in STD_LOGIC;
    \odata_reg[0]_rep__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both : entity is "regslice_both";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both is
  signal cdata : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in0_V_V_TDATA[0]\ => ibuf_inst_n_29,
      \in0_V_V_TDATA[0]_0\ => ibuf_inst_n_30,
      \in0_V_V_TDATA[0]_1\ => ibuf_inst_n_31,
      \in0_V_V_TDATA[0]_2\ => ibuf_inst_n_32,
      \in0_V_V_TDATA[0]_3\ => ibuf_inst_n_33,
      \in0_V_V_TDATA[0]_4\ => ibuf_inst_n_34,
      \in0_V_V_TDATA[0]_5\ => ibuf_inst_n_35,
      \in0_V_V_TDATA[3]\ => ibuf_inst_n_8,
      \in0_V_V_TDATA[3]_0\ => ibuf_inst_n_9,
      \in0_V_V_TDATA[3]_1\ => ibuf_inst_n_10,
      \in0_V_V_TDATA[3]_2\ => ibuf_inst_n_11,
      \in0_V_V_TDATA[3]_3\ => ibuf_inst_n_12,
      \in0_V_V_TDATA[3]_4\ => ibuf_inst_n_13,
      \in0_V_V_TDATA[3]_5\ => ibuf_inst_n_14,
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID(4) => cdata(8),
      in0_V_V_TVALID(3 downto 0) => cdata(3 downto 0),
      \ireg_reg[2]_0\ => ibuf_inst_n_15,
      \ireg_reg[2]_1\ => ibuf_inst_n_16,
      \ireg_reg[2]_2\ => ibuf_inst_n_17,
      \ireg_reg[2]_3\ => ibuf_inst_n_18,
      \ireg_reg[2]_4\ => ibuf_inst_n_19,
      \ireg_reg[2]_5\ => ibuf_inst_n_20,
      \ireg_reg[2]_6\ => ibuf_inst_n_21,
      \ireg_reg[8]_0\ => ibuf_inst_n_22,
      \ireg_reg[8]_1\ => ibuf_inst_n_23,
      \ireg_reg[8]_2\ => ibuf_inst_n_24,
      \ireg_reg[8]_3\ => ibuf_inst_n_25,
      \ireg_reg[8]_4\ => ibuf_inst_n_26,
      \ireg_reg[8]_5\ => ibuf_inst_n_27,
      \ireg_reg[8]_6\ => ibuf_inst_n_28
    );
obuf_inst: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf
     port map (
      D(4) => cdata(8),
      D(3 downto 0) => cdata(3 downto 0),
      E(0) => ireg01_out,
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY => grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY,
      \ireg_reg[8]\(0) => p_0_in,
      \odata_reg[0]_rep_0\ => ibuf_inst_n_29,
      \odata_reg[0]_rep__0_0\ => ibuf_inst_n_30,
      \odata_reg[0]_rep__1_0\ => ibuf_inst_n_31,
      \odata_reg[0]_rep__2_0\ => ibuf_inst_n_32,
      \odata_reg[0]_rep__3_0\ => ibuf_inst_n_33,
      \odata_reg[0]_rep__4_0\ => ibuf_inst_n_34,
      \odata_reg[0]_rep__5_0\(0) => \odata_reg[0]_rep__5\(0),
      \odata_reg[0]_rep__5_1\ => ibuf_inst_n_35,
      \odata_reg[1]_rep_0\ => ibuf_inst_n_22,
      \odata_reg[1]_rep__0_0\ => ibuf_inst_n_23,
      \odata_reg[1]_rep__1_0\ => ibuf_inst_n_24,
      \odata_reg[1]_rep__2_0\ => ibuf_inst_n_25,
      \odata_reg[1]_rep__3_0\ => ibuf_inst_n_26,
      \odata_reg[1]_rep__4_0\ => ibuf_inst_n_27,
      \odata_reg[1]_rep__5_0\ => ibuf_inst_n_28,
      \odata_reg[2]_rep_0\ => ibuf_inst_n_15,
      \odata_reg[2]_rep__0_0\ => ibuf_inst_n_16,
      \odata_reg[2]_rep__1_0\ => ibuf_inst_n_17,
      \odata_reg[2]_rep__2_0\ => ibuf_inst_n_18,
      \odata_reg[2]_rep__3_0\ => ibuf_inst_n_19,
      \odata_reg[2]_rep__4_0\ => ibuf_inst_n_20,
      \odata_reg[2]_rep__5_0\ => ibuf_inst_n_21,
      \odata_reg[3]_rep_0\(3 downto 0) => \odata_reg[3]_rep\(3 downto 0),
      \odata_reg[3]_rep_1\ => ibuf_inst_n_8,
      \odata_reg[3]_rep__0_0\(3 downto 0) => \odata_reg[3]_rep__0\(3 downto 0),
      \odata_reg[3]_rep__0_1\ => ibuf_inst_n_9,
      \odata_reg[3]_rep__1_0\(3 downto 0) => \odata_reg[3]_rep__1\(3 downto 0),
      \odata_reg[3]_rep__1_1\ => ibuf_inst_n_10,
      \odata_reg[3]_rep__2_0\(3 downto 0) => \odata_reg[3]_rep__2\(3 downto 0),
      \odata_reg[3]_rep__2_1\ => ibuf_inst_n_11,
      \odata_reg[3]_rep__3_0\(3 downto 0) => \odata_reg[3]_rep__3\(3 downto 0),
      \odata_reg[3]_rep__3_1\ => ibuf_inst_n_12,
      \odata_reg[3]_rep__4_0\(3 downto 0) => \odata_reg[3]_rep__4\(3 downto 0),
      \odata_reg[3]_rep__4_1\ => ibuf_inst_n_13,
      \odata_reg[3]_rep__5_0\(3 downto 0) => \odata_reg[3]_rep__5\(3 downto 0),
      \odata_reg[3]_rep__5_1\ => ibuf_inst_n_14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    weights_V_V_TREADY : out STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized0\ : entity is "regslice_both";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized0\ is
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized0\
     port map (
      D(28 downto 0) => D(28 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      weights_V_V_TREADY => weights_V_V_TREADY,
      weights_V_V_TVALID(28) => ibuf_inst_n_3,
      weights_V_V_TVALID(27) => ibuf_inst_n_4,
      weights_V_V_TVALID(26) => ibuf_inst_n_5,
      weights_V_V_TVALID(25) => ibuf_inst_n_6,
      weights_V_V_TVALID(24) => ibuf_inst_n_7,
      weights_V_V_TVALID(23) => ibuf_inst_n_8,
      weights_V_V_TVALID(22) => ibuf_inst_n_9,
      weights_V_V_TVALID(21) => ibuf_inst_n_10,
      weights_V_V_TVALID(20) => ibuf_inst_n_11,
      weights_V_V_TVALID(19) => ibuf_inst_n_12,
      weights_V_V_TVALID(18) => ibuf_inst_n_13,
      weights_V_V_TVALID(17) => ibuf_inst_n_14,
      weights_V_V_TVALID(16) => ibuf_inst_n_15,
      weights_V_V_TVALID(15) => ibuf_inst_n_16,
      weights_V_V_TVALID(14) => ibuf_inst_n_17,
      weights_V_V_TVALID(13) => ibuf_inst_n_18,
      weights_V_V_TVALID(12) => ibuf_inst_n_19,
      weights_V_V_TVALID(11) => ibuf_inst_n_20,
      weights_V_V_TVALID(10) => ibuf_inst_n_21,
      weights_V_V_TVALID(9) => ibuf_inst_n_22,
      weights_V_V_TVALID(8) => ibuf_inst_n_23,
      weights_V_V_TVALID(7) => ibuf_inst_n_24,
      weights_V_V_TVALID(6) => ibuf_inst_n_25,
      weights_V_V_TVALID(5) => ibuf_inst_n_26,
      weights_V_V_TVALID(4) => ibuf_inst_n_27,
      weights_V_V_TVALID(3) => ibuf_inst_n_28,
      weights_V_V_TVALID(2) => ibuf_inst_n_29,
      weights_V_V_TVALID(1) => ibuf_inst_n_30,
      weights_V_V_TVALID(0) => ibuf_inst_n_31
    );
obuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized0\
     port map (
      D(28) => ibuf_inst_n_3,
      D(27) => ibuf_inst_n_4,
      D(26) => ibuf_inst_n_5,
      D(25) => ibuf_inst_n_6,
      D(24) => ibuf_inst_n_7,
      D(23) => ibuf_inst_n_8,
      D(22) => ibuf_inst_n_9,
      D(21) => ibuf_inst_n_10,
      D(20) => ibuf_inst_n_11,
      D(19) => ibuf_inst_n_12,
      D(18) => ibuf_inst_n_13,
      D(17) => ibuf_inst_n_14,
      D(16) => ibuf_inst_n_15,
      D(15) => ibuf_inst_n_16,
      D(14) => ibuf_inst_n_17,
      D(13) => ibuf_inst_n_18,
      D(12) => ibuf_inst_n_19,
      D(11) => ibuf_inst_n_20,
      D(10) => ibuf_inst_n_21,
      D(9) => ibuf_inst_n_22,
      D(8) => ibuf_inst_n_23,
      D(7) => ibuf_inst_n_24,
      D(6) => ibuf_inst_n_25,
      D(5) => ibuf_inst_n_26,
      D(4) => ibuf_inst_n_27,
      D(3) => ibuf_inst_n_28,
      D(2) => ibuf_inst_n_29,
      D(1) => ibuf_inst_n_30,
      D(0) => ibuf_inst_n_31,
      E(0) => ireg01_out,
      Q(28 downto 0) => Q(28 downto 0),
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY => grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY,
      \ireg_reg[32]\(0) => \ireg_reg[32]\(0),
      \ireg_reg[32]_0\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized1\ is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 112 downto 0 );
    \ireg_reg[112]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY_0 : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 112 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[112]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized1\ : entity is "regslice_both";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized1\ is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \count[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ibuf_inst_n_1 : STD_LOGIC;
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_100 : STD_LOGIC;
  signal ibuf_inst_n_101 : STD_LOGIC;
  signal ibuf_inst_n_102 : STD_LOGIC;
  signal ibuf_inst_n_103 : STD_LOGIC;
  signal ibuf_inst_n_104 : STD_LOGIC;
  signal ibuf_inst_n_105 : STD_LOGIC;
  signal ibuf_inst_n_106 : STD_LOGIC;
  signal ibuf_inst_n_107 : STD_LOGIC;
  signal ibuf_inst_n_108 : STD_LOGIC;
  signal ibuf_inst_n_109 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_110 : STD_LOGIC;
  signal ibuf_inst_n_111 : STD_LOGIC;
  signal ibuf_inst_n_112 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_45 : STD_LOGIC;
  signal ibuf_inst_n_46 : STD_LOGIC;
  signal ibuf_inst_n_47 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal ibuf_inst_n_49 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_50 : STD_LOGIC;
  signal ibuf_inst_n_51 : STD_LOGIC;
  signal ibuf_inst_n_52 : STD_LOGIC;
  signal ibuf_inst_n_53 : STD_LOGIC;
  signal ibuf_inst_n_54 : STD_LOGIC;
  signal ibuf_inst_n_55 : STD_LOGIC;
  signal ibuf_inst_n_56 : STD_LOGIC;
  signal ibuf_inst_n_57 : STD_LOGIC;
  signal ibuf_inst_n_58 : STD_LOGIC;
  signal ibuf_inst_n_59 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_60 : STD_LOGIC;
  signal ibuf_inst_n_61 : STD_LOGIC;
  signal ibuf_inst_n_62 : STD_LOGIC;
  signal ibuf_inst_n_63 : STD_LOGIC;
  signal ibuf_inst_n_64 : STD_LOGIC;
  signal ibuf_inst_n_65 : STD_LOGIC;
  signal ibuf_inst_n_66 : STD_LOGIC;
  signal ibuf_inst_n_67 : STD_LOGIC;
  signal ibuf_inst_n_68 : STD_LOGIC;
  signal ibuf_inst_n_69 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_70 : STD_LOGIC;
  signal ibuf_inst_n_71 : STD_LOGIC;
  signal ibuf_inst_n_72 : STD_LOGIC;
  signal ibuf_inst_n_73 : STD_LOGIC;
  signal ibuf_inst_n_74 : STD_LOGIC;
  signal ibuf_inst_n_75 : STD_LOGIC;
  signal ibuf_inst_n_76 : STD_LOGIC;
  signal ibuf_inst_n_77 : STD_LOGIC;
  signal ibuf_inst_n_78 : STD_LOGIC;
  signal ibuf_inst_n_79 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_80 : STD_LOGIC;
  signal ibuf_inst_n_81 : STD_LOGIC;
  signal ibuf_inst_n_82 : STD_LOGIC;
  signal ibuf_inst_n_83 : STD_LOGIC;
  signal ibuf_inst_n_84 : STD_LOGIC;
  signal ibuf_inst_n_85 : STD_LOGIC;
  signal ibuf_inst_n_86 : STD_LOGIC;
  signal ibuf_inst_n_87 : STD_LOGIC;
  signal ibuf_inst_n_88 : STD_LOGIC;
  signal ibuf_inst_n_89 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ibuf_inst_n_90 : STD_LOGIC;
  signal ibuf_inst_n_91 : STD_LOGIC;
  signal ibuf_inst_n_92 : STD_LOGIC;
  signal ibuf_inst_n_93 : STD_LOGIC;
  signal ibuf_inst_n_94 : STD_LOGIC;
  signal ibuf_inst_n_95 : STD_LOGIC;
  signal ibuf_inst_n_96 : STD_LOGIC;
  signal ibuf_inst_n_97 : STD_LOGIC;
  signal ibuf_inst_n_98 : STD_LOGIC;
  signal ibuf_inst_n_99 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[112]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair113";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \ireg_reg[112]\(0) <= \^ireg_reg[112]\(0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_V_V_TREADY,
      I3 => \ap_CS_fsm_reg[0]\(0),
      O => \count_reg[0]_0\(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg_n_1_[1]\,
      I2 => \count_reg_n_1_[0]\,
      O => out_V_V_TREADY_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2A0000"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_V_V_TREADY,
      I3 => D(112),
      I4 => ap_rst_n,
      O => \count[0]_i_1_n_1\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F3"
    )
        port map (
      I0 => D(112),
      I1 => \count_reg_n_1_[0]\,
      I2 => out_V_V_TREADY,
      I3 => \count_reg_n_1_[1]\,
      O => count(1)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => count(1),
      Q => \count_reg_n_1_[1]\,
      R => \^ap_rst_n_inv\
    );
ibuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_ibuf__parameterized1\
     port map (
      D(111) => ibuf_inst_n_1,
      D(110) => ibuf_inst_n_2,
      D(109) => ibuf_inst_n_3,
      D(108) => ibuf_inst_n_4,
      D(107) => ibuf_inst_n_5,
      D(106) => ibuf_inst_n_6,
      D(105) => ibuf_inst_n_7,
      D(104) => ibuf_inst_n_8,
      D(103) => ibuf_inst_n_9,
      D(102) => ibuf_inst_n_10,
      D(101) => ibuf_inst_n_11,
      D(100) => ibuf_inst_n_12,
      D(99) => ibuf_inst_n_13,
      D(98) => ibuf_inst_n_14,
      D(97) => ibuf_inst_n_15,
      D(96) => ibuf_inst_n_16,
      D(95) => ibuf_inst_n_17,
      D(94) => ibuf_inst_n_18,
      D(93) => ibuf_inst_n_19,
      D(92) => ibuf_inst_n_20,
      D(91) => ibuf_inst_n_21,
      D(90) => ibuf_inst_n_22,
      D(89) => ibuf_inst_n_23,
      D(88) => ibuf_inst_n_24,
      D(87) => ibuf_inst_n_25,
      D(86) => ibuf_inst_n_26,
      D(85) => ibuf_inst_n_27,
      D(84) => ibuf_inst_n_28,
      D(83) => ibuf_inst_n_29,
      D(82) => ibuf_inst_n_30,
      D(81) => ibuf_inst_n_31,
      D(80) => ibuf_inst_n_32,
      D(79) => ibuf_inst_n_33,
      D(78) => ibuf_inst_n_34,
      D(77) => ibuf_inst_n_35,
      D(76) => ibuf_inst_n_36,
      D(75) => ibuf_inst_n_37,
      D(74) => ibuf_inst_n_38,
      D(73) => ibuf_inst_n_39,
      D(72) => ibuf_inst_n_40,
      D(71) => ibuf_inst_n_41,
      D(70) => ibuf_inst_n_42,
      D(69) => ibuf_inst_n_43,
      D(68) => ibuf_inst_n_44,
      D(67) => ibuf_inst_n_45,
      D(66) => ibuf_inst_n_46,
      D(65) => ibuf_inst_n_47,
      D(64) => ibuf_inst_n_48,
      D(63) => ibuf_inst_n_49,
      D(62) => ibuf_inst_n_50,
      D(61) => ibuf_inst_n_51,
      D(60) => ibuf_inst_n_52,
      D(59) => ibuf_inst_n_53,
      D(58) => ibuf_inst_n_54,
      D(57) => ibuf_inst_n_55,
      D(56) => ibuf_inst_n_56,
      D(55) => ibuf_inst_n_57,
      D(54) => ibuf_inst_n_58,
      D(53) => ibuf_inst_n_59,
      D(52) => ibuf_inst_n_60,
      D(51) => ibuf_inst_n_61,
      D(50) => ibuf_inst_n_62,
      D(49) => ibuf_inst_n_63,
      D(48) => ibuf_inst_n_64,
      D(47) => ibuf_inst_n_65,
      D(46) => ibuf_inst_n_66,
      D(45) => ibuf_inst_n_67,
      D(44) => ibuf_inst_n_68,
      D(43) => ibuf_inst_n_69,
      D(42) => ibuf_inst_n_70,
      D(41) => ibuf_inst_n_71,
      D(40) => ibuf_inst_n_72,
      D(39) => ibuf_inst_n_73,
      D(38) => ibuf_inst_n_74,
      D(37) => ibuf_inst_n_75,
      D(36) => ibuf_inst_n_76,
      D(35) => ibuf_inst_n_77,
      D(34) => ibuf_inst_n_78,
      D(33) => ibuf_inst_n_79,
      D(32) => ibuf_inst_n_80,
      D(31) => ibuf_inst_n_81,
      D(30) => ibuf_inst_n_82,
      D(29) => ibuf_inst_n_83,
      D(28) => ibuf_inst_n_84,
      D(27) => ibuf_inst_n_85,
      D(26) => ibuf_inst_n_86,
      D(25) => ibuf_inst_n_87,
      D(24) => ibuf_inst_n_88,
      D(23) => ibuf_inst_n_89,
      D(22) => ibuf_inst_n_90,
      D(21) => ibuf_inst_n_91,
      D(20) => ibuf_inst_n_92,
      D(19) => ibuf_inst_n_93,
      D(18) => ibuf_inst_n_94,
      D(17) => ibuf_inst_n_95,
      D(16) => ibuf_inst_n_96,
      D(15) => ibuf_inst_n_97,
      D(14) => ibuf_inst_n_98,
      D(13) => ibuf_inst_n_99,
      D(12) => ibuf_inst_n_100,
      D(11) => ibuf_inst_n_101,
      D(10) => ibuf_inst_n_102,
      D(9) => ibuf_inst_n_103,
      D(8) => ibuf_inst_n_104,
      D(7) => ibuf_inst_n_105,
      D(6) => ibuf_inst_n_106,
      D(5) => ibuf_inst_n_107,
      D(4) => ibuf_inst_n_108,
      D(3) => ibuf_inst_n_109,
      D(2) => ibuf_inst_n_110,
      D(1) => ibuf_inst_n_111,
      D(0) => ibuf_inst_n_112,
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[112]\(0),
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[112]_0\(112 downto 0) => D(112 downto 0)
    );
obuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_obuf__parameterized1\
     port map (
      D(112) => \odata_reg[112]\(0),
      D(111) => ibuf_inst_n_1,
      D(110) => ibuf_inst_n_2,
      D(109) => ibuf_inst_n_3,
      D(108) => ibuf_inst_n_4,
      D(107) => ibuf_inst_n_5,
      D(106) => ibuf_inst_n_6,
      D(105) => ibuf_inst_n_7,
      D(104) => ibuf_inst_n_8,
      D(103) => ibuf_inst_n_9,
      D(102) => ibuf_inst_n_10,
      D(101) => ibuf_inst_n_11,
      D(100) => ibuf_inst_n_12,
      D(99) => ibuf_inst_n_13,
      D(98) => ibuf_inst_n_14,
      D(97) => ibuf_inst_n_15,
      D(96) => ibuf_inst_n_16,
      D(95) => ibuf_inst_n_17,
      D(94) => ibuf_inst_n_18,
      D(93) => ibuf_inst_n_19,
      D(92) => ibuf_inst_n_20,
      D(91) => ibuf_inst_n_21,
      D(90) => ibuf_inst_n_22,
      D(89) => ibuf_inst_n_23,
      D(88) => ibuf_inst_n_24,
      D(87) => ibuf_inst_n_25,
      D(86) => ibuf_inst_n_26,
      D(85) => ibuf_inst_n_27,
      D(84) => ibuf_inst_n_28,
      D(83) => ibuf_inst_n_29,
      D(82) => ibuf_inst_n_30,
      D(81) => ibuf_inst_n_31,
      D(80) => ibuf_inst_n_32,
      D(79) => ibuf_inst_n_33,
      D(78) => ibuf_inst_n_34,
      D(77) => ibuf_inst_n_35,
      D(76) => ibuf_inst_n_36,
      D(75) => ibuf_inst_n_37,
      D(74) => ibuf_inst_n_38,
      D(73) => ibuf_inst_n_39,
      D(72) => ibuf_inst_n_40,
      D(71) => ibuf_inst_n_41,
      D(70) => ibuf_inst_n_42,
      D(69) => ibuf_inst_n_43,
      D(68) => ibuf_inst_n_44,
      D(67) => ibuf_inst_n_45,
      D(66) => ibuf_inst_n_46,
      D(65) => ibuf_inst_n_47,
      D(64) => ibuf_inst_n_48,
      D(63) => ibuf_inst_n_49,
      D(62) => ibuf_inst_n_50,
      D(61) => ibuf_inst_n_51,
      D(60) => ibuf_inst_n_52,
      D(59) => ibuf_inst_n_53,
      D(58) => ibuf_inst_n_54,
      D(57) => ibuf_inst_n_55,
      D(56) => ibuf_inst_n_56,
      D(55) => ibuf_inst_n_57,
      D(54) => ibuf_inst_n_58,
      D(53) => ibuf_inst_n_59,
      D(52) => ibuf_inst_n_60,
      D(51) => ibuf_inst_n_61,
      D(50) => ibuf_inst_n_62,
      D(49) => ibuf_inst_n_63,
      D(48) => ibuf_inst_n_64,
      D(47) => ibuf_inst_n_65,
      D(46) => ibuf_inst_n_66,
      D(45) => ibuf_inst_n_67,
      D(44) => ibuf_inst_n_68,
      D(43) => ibuf_inst_n_69,
      D(42) => ibuf_inst_n_70,
      D(41) => ibuf_inst_n_71,
      D(40) => ibuf_inst_n_72,
      D(39) => ibuf_inst_n_73,
      D(38) => ibuf_inst_n_74,
      D(37) => ibuf_inst_n_75,
      D(36) => ibuf_inst_n_76,
      D(35) => ibuf_inst_n_77,
      D(34) => ibuf_inst_n_78,
      D(33) => ibuf_inst_n_79,
      D(32) => ibuf_inst_n_80,
      D(31) => ibuf_inst_n_81,
      D(30) => ibuf_inst_n_82,
      D(29) => ibuf_inst_n_83,
      D(28) => ibuf_inst_n_84,
      D(27) => ibuf_inst_n_85,
      D(26) => ibuf_inst_n_86,
      D(25) => ibuf_inst_n_87,
      D(24) => ibuf_inst_n_88,
      D(23) => ibuf_inst_n_89,
      D(22) => ibuf_inst_n_90,
      D(21) => ibuf_inst_n_91,
      D(20) => ibuf_inst_n_92,
      D(19) => ibuf_inst_n_93,
      D(18) => ibuf_inst_n_94,
      D(17) => ibuf_inst_n_95,
      D(16) => ibuf_inst_n_96,
      D(15) => ibuf_inst_n_97,
      D(14) => ibuf_inst_n_98,
      D(13) => ibuf_inst_n_99,
      D(12) => ibuf_inst_n_100,
      D(11) => ibuf_inst_n_101,
      D(10) => ibuf_inst_n_102,
      D(9) => ibuf_inst_n_103,
      D(8) => ibuf_inst_n_104,
      D(7) => ibuf_inst_n_105,
      D(6) => ibuf_inst_n_106,
      D(5) => ibuf_inst_n_107,
      D(4) => ibuf_inst_n_108,
      D(3) => ibuf_inst_n_109,
      D(2) => ibuf_inst_n_110,
      D(1) => ibuf_inst_n_111,
      D(0) => ibuf_inst_n_112,
      E(0) => ireg01_out,
      Q(112 downto 0) => Q(112 downto 0),
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \^ap_rst_n_inv\,
      \ireg_reg[112]\(0) => \^ireg_reg[112]\(0),
      out_V_V_TREADY => out_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_Matrix_Vector_Activa is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[112]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activa_fu_28_out_V_V_TVALID : out STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY : out STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 111 downto 0 );
    grp_Matrix_Vector_Activa_fu_28_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \odata_reg[112]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \inputBuf_511_V_426_fu_2842_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \inputBuf_511_V_426_fu_2842_reg[0]_1\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \inputBuf_511_V_126_fu_1642_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inputBuf_511_V_190_fu_1898_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inputBuf_511_V_254_fu_2154_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inputBuf_511_V_318_fu_2410_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inputBuf_511_V_382_fu_2666_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inputBuf_511_V_446_fu_2922_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inputBuf_511_V_510_fu_3178_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_Matrix_Vector_Activa : entity is "StreamingFCLayer_Batch_8_Matrix_Vector_Activa";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_Matrix_Vector_Activa;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_Matrix_Vector_Activa is
  signal \StreamingFCLayer_bkb_U1/mux_2_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_100\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_101\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_102\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_103\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_104\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_105\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_106\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_107\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_108\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_109\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_110\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_111\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_112\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_113\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_114\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_115\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_116\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_117\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_118\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_119\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_120\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_121\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_122\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_123\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_124\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_125\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_126\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_127\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_21\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_22\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_23\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_25\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_26\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_28\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_29\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_30\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_31\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_32\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_33\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_34\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_35\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_36\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_37\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_38\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_39\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_40\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_41\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_42\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_43\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_44\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_45\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_46\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_47\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_48\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_49\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_50\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_51\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_52\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_53\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_54\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_55\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_56\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_57\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_58\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_59\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_60\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_61\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_62\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_63\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_64\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_65\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_66\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_67\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_68\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_69\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_70\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_71\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_72\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_73\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_74\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_75\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_76\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_77\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_78\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_79\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_80\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_81\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_82\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_83\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_84\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_85\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_86\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_87\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_88\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_89\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_90\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_91\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_92\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_93\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_94\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_95\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_96\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_97\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_98\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_2_99\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_21\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_22\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_23\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_25\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_26\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_28\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_29\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_30\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_31\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_32\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_33\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_34\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_35\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_36\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_37\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_38\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_39\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_40\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_41\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_42\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_43\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_44\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_45\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_46\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_47\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_48\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_49\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_50\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_51\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_52\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_53\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_54\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_55\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_56\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_57\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_58\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_59\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_60\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_61\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_62\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_63\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_3_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_21\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_22\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_23\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_25\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_26\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_28\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_29\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_30\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_31\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_4_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_6_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_7_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_7_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_7_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_7_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_8_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \StreamingFCLayer_bkb_U1/mux_8_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal StreamingFCLayer_cud_U2_n_1 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_10 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_11 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_12 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_13 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_14 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_15 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_16 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_2 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_3 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_4 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_5 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_6 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_7 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_8 : STD_LOGIC;
  signal StreamingFCLayer_cud_U2_n_9 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_1 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_10 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_11 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_12 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_13 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_14 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_15 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_16 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_2 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_3 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_4 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_5 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_6 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_7 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_8 : STD_LOGIC;
  signal StreamingFCLayer_cud_U3_n_9 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_1 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_10 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_11 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_12 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_13 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_14 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_15 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_16 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_2 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_3 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_4 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_5 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_6 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_7 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_8 : STD_LOGIC;
  signal StreamingFCLayer_cud_U4_n_9 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_1 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_10 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_11 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_12 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_13 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_14 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_15 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_16 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_2 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_3 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_4 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_5 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_6 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_7 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_8 : STD_LOGIC;
  signal StreamingFCLayer_cud_U5_n_9 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_1 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_10 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_11 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_12 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_13 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_14 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_15 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_16 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_2 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_3 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_4 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_5 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_6 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_7 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_8 : STD_LOGIC;
  signal StreamingFCLayer_cud_U6_n_9 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_1 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_10 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_11 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_12 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_13 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_14 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_15 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_16 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_2 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_3 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_4 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_5 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_6 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_7 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_8 : STD_LOGIC;
  signal StreamingFCLayer_cud_U7_n_9 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_1 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_10 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_11 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_12 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_13 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_14 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_15 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_16 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_2 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_3 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_4 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_5 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_6 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_7 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_8 : STD_LOGIC;
  signal StreamingFCLayer_cud_U8_n_9 : STD_LOGIC;
  signal accu_0_0_V_1_fu_11060 : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_8_n_1\ : STD_LOGIC;
  signal \accu_0_0_V_1_fu_1106[0]_i_9_n_1\ : STD_LOGIC;
  signal accu_0_0_V_1_fu_1106_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_0_1_V_1_fu_1110[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_1_V_1_fu_1110[0]_i_8_n_1\ : STD_LOGIC;
  signal accu_0_1_V_1_fu_1110_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_0_2_V_1_fu_1114[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_2_V_1_fu_1114[0]_i_8_n_1\ : STD_LOGIC;
  signal accu_0_2_V_1_fu_1114_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_0_3_V_1_fu_1118[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_3_V_1_fu_1118[0]_i_8_n_1\ : STD_LOGIC;
  signal accu_0_3_V_1_fu_1118_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_0_4_V_1_fu_1122[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_4_V_1_fu_1122[0]_i_8_n_1\ : STD_LOGIC;
  signal accu_0_4_V_1_fu_1122_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_0_5_V_1_fu_1126[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_5_V_1_fu_1126[0]_i_8_n_1\ : STD_LOGIC;
  signal accu_0_5_V_1_fu_1126_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_0_6_V_1_fu_1130[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_7_n_1\ : STD_LOGIC;
  signal \accu_0_6_V_1_fu_1130[0]_i_8_n_1\ : STD_LOGIC;
  signal accu_0_6_V_1_fu_1130_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_CS_fsm[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_NS_fsm11408_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_3_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322010 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220101 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220102 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220103 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220104 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220105 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220106 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220107 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220108 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220109 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322011 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220110 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220111 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220112 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220113228_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220114231_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220115233_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220116236_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220117238_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220118241_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220119244_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322012 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220120247_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220121250_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220122253_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220123255_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220124257_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220125260_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220126262_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220127265_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220128267_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220129270_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322013 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220130272_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220131275_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220132277_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220134282_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220135285_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220136287_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220137290_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220138292_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220139295_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322014 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220140297_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220141300_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220142302_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220143305_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220144307_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220145310_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220146312_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220147315_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220148317_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220149320_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322015 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220152327_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220153330_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220155335_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220156337_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220157340_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220158343_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322016 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220161352_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220162355_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220163358_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220164361_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220165364_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220166367_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220167370_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220168373_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220169376_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322017 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220170379_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220171382_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220172385_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220173388_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220174391_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220175394_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220176397_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220178403_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220179406_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322018 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220180409_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220181412_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220182415_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220183418_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220184421_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220185424_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220186427_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220187430_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220188433_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220189436_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322019 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220190439_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220191442_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220192445_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220193448_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220196457_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220197460_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220199466_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32202 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322020 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220200469_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220201472_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220202475_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220205484_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220206487_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220208493_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220209496_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322021 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220210499_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220211502_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220212505_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220213508_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220214511_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220215514_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220216517_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220217520_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220218523_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220219526_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322022 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220220529_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220222535_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220223538_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220224541_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220225544_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220226547_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220227550_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220228553_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220229556_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322023 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220230559_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220231562_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220232565_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220233568_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220234571_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220235574_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220236577_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220237580_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220238583_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220239586_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322024 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220240589_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220241592_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220243598_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220244601_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220245604_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220246607_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220247610_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220248613_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220249616_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322025 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220250619_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220251622_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220252625_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220253628_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220254631_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220255634_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220256637_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220257640_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220258643_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220259646_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322026 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220260649_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220262655_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220263658_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220264661_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220265664_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220266667_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220267670_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220268673_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220269676_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322027 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220270679_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220271682_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220272685_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220275694_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220277700_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220278703_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220279706_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322028 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220280709_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220281712_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220283718_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220284721_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220285724_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220286727_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220287730_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220288733_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322029 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220290739_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220291742_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220292745_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220293748_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220294751_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220296757_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220297760_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220298763_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220299766_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322030 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220300769_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220301772_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220302775_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220303778_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220304781_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220305784_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220306787_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220307790_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322031 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220310799_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220311802_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220312805_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220313808_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220314811_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220315814_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220316817_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220317820_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220318823_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220319826_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322032 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220320829_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220321832_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220322835_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220323838_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220324841_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220325844_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220326847_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220327850_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220328853_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220329856_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322033 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220330859_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220331862_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220332865_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220333868_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220334871_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220335874_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220336877_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220337880_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220338883_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220339886_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322034 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220340889_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220341892_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220342895_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220343898_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220345904_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220346907_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220347910_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220348913_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322035 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220350919_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220351922_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220352925_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220353928_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220354931_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220355934_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220356937_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220357940_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220358943_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220359946_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322036 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220360949_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220361952_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220362955_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220363958_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220364961_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220365964_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220366967_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220367970_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220368973_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220369976_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322037 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220370979_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220371982_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220373988_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220374991_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220375994_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203771000_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203781003_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203791006_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322038 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203801009_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203811012_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203821015_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203831018_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203841021_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203851024_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203861027_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203871030_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203881033_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203891036_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322039 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203901039_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203911042_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203921045_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203931048_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203941051_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203951054_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203961057_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203971060_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203981063_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203991066_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322040 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204001069_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204011072_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204021075_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204031078_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204041081_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204051084_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204061087_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204071090_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204081093_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204091096_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322041 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204101099_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204111102_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204121105_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204131108_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204141111_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204151114_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204161117_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204171120_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204181123_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204191126_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322042 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204201129_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204211132_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204221135_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204231138_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204241141_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204251144_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204261147_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204271150_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204281153_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204291156_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322043 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204301159_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204311162_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204321165_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204331168_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204341171_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204361177_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204371180_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204381183_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204391186_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322044 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204401189_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204421195_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204431198_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204441201_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204451204_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204461207_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204471210_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204481213_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322045 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204501219_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204511222_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204521225_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204531228_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204541231_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204551234_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204561237_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204571240_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204581243_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204591246_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322046 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204601249_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204611252_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204621255_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204631258_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204641261_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204651264_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204661267_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204671270_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204681273_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204691276_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322047 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204701279_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204711282_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204721285_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204741291_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204751294_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204761297_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204771300_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204781303_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204791306_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322048 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204801309_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204821315_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204841321_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204851324_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204861327_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204871330_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204881333_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204891336_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322049 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204901339_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204921345_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204931348_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204941351_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204951354_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204961357_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204971360_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204981363_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204991366_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322050 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205001369_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205011372_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205021375_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205031378_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205041381_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205051384_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205061387_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205081393_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322051 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322052 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322053 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322054 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322055 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322056 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322057 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322058 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322059 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32206 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322060 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322061 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322062 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322063 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322064 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322065 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322066 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322067 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322068 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322069 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32207 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322070 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322071 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322072 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322073 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322074 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322075 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322076 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322077 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322078 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322079 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32208 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322080 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322081 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322082 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322083 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322084 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322085 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322086 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322087 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322088 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322089 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_32209 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322090 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322091 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322092 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322093 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322094 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322095 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322096 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322097 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322098 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_322099 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_10_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_2_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_7_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_8_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_9_n_1\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_ap_done : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_ap_ready : STD_LOGIC;
  signal \^grp_matrix_vector_activa_fu_28_in_v_v_tready\ : STD_LOGIC;
  signal \^grp_matrix_vector_activa_fu_28_out_v_v_tvalid\ : STD_LOGIC;
  signal \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\ : STD_LOGIC;
  signal i_0_reg_3209 : STD_LOGIC;
  signal \i_0_reg_3209[9]_i_3_n_1\ : STD_LOGIC;
  signal i_0_reg_3209_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_fu_4267_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \icmp_ln271_reg_13499[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499[0]_rep_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499_reg[0]_rep_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_13499_reg_n_1_[0]\ : STD_LOGIC;
  signal icmp_ln289_fu_9502_p2 : STD_LOGIC;
  signal icmp_ln289_reg_13510 : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_23_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_24_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_25_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_26_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_27_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_28_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_29_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_30_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_31_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_32_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_13510_reg[0]_i_33_n_4\ : STD_LOGIC;
  signal inputBuf_511_V_100_fu_1538 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_101_fu_1542 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_102_fu_1546 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_103_fu_1550 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_104_fu_1554 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_105_fu_1558 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_106_fu_1562 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_107_fu_1566 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_108_fu_1570 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_109_fu_1574 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_10_fu_1178 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_110_fu_1578 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_111_fu_1582 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_112_fu_1586 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_113_fu_1590 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_114_fu_1594 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_115_fu_1598 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_116_fu_1602 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_117_fu_1606 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_118_fu_1610 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_119_fu_1614 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_11_fu_1182 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_120_fu_1618 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_121_fu_1622 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_122_fu_1626 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_123_fu_1630 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_124_fu_1634 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_125_fu_1638 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_126_fu_1642 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_127_fu_1646 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_128_fu_1650 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_129_fu_1654 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_129_fu_1654[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_12_fu_1186 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_12_fu_1186[3]_i_3_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_130_fu_1658 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_131_fu_1662 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_132_fu_1666 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_133_fu_1670 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_134_fu_1674 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_135_fu_1678 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_136_fu_1682 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_137_fu_1686 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_137_fu_1686[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_138_fu_1690 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_139_fu_1694 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_13_fu_1190 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_140_fu_1698 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_141_fu_1702 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_142_fu_1706 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_143_fu_1710 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_143_fu_1710[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_144_fu_1714 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_145_fu_1718 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_145_fu_1718[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_146_fu_1722 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_147_fu_1726 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_148_fu_1730 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_149_fu_1734 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_14_fu_1194 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_150_fu_1738 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_151_fu_1742 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_151_fu_1742[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_152_fu_1746 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_153_fu_1750 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_154_fu_1754 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_155_fu_1758 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_156_fu_1762 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_157_fu_1766 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_158_fu_1770 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_159_fu_1774 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_15_fu_1198 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_160_fu_1778 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_161_fu_1782 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_161_fu_1782[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_162_fu_1786 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_163_fu_1790 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_164_fu_1794 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_165_fu_1798 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_166_fu_1802 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_167_fu_1806 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_168_fu_1810 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_169_fu_1814 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_16_fu_1202 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_170_fu_1818 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_171_fu_1822 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_172_fu_1826 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_173_fu_1830 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_174_fu_1834 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_175_fu_1838 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_175_fu_1838[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_176_fu_1842 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_177_fu_1846 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_177_fu_1846[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_178_fu_1850 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_179_fu_1854 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_17_fu_1206 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_17_fu_1206[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_180_fu_1858 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_181_fu_1862 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_182_fu_1866 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_183_fu_1870 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_183_fu_1870[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_184_fu_1874 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_185_fu_1878 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_185_fu_1878[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_186_fu_1882 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_187_fu_1886 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_188_fu_1890 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_189_fu_1894 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_18_fu_1210 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_190_fu_1898 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_191_fu_1902 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_192_fu_1906 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_193_fu_1910 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_193_fu_1910[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_194_fu_1914 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_195_fu_1918 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_196_fu_1922 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_197_fu_1926 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_198_fu_1930 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_199_fu_1934 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_19_fu_1214 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_1_fu_1142 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_1_fu_1142[3]_i_3_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_200_fu_1938 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_201_fu_1942 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_202_fu_1946 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_203_fu_1950 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_204_fu_1954 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_205_fu_1958 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_206_fu_1962 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_207_fu_1966 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_208_fu_1970 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_209_fu_1974 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_209_fu_1974[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_20_fu_1218 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_210_fu_1978 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_211_fu_1982 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_211_fu_1982[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_212_fu_1986 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_212_fu_1986[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_213_fu_1990 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_213_fu_1990[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_214_fu_1994 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_214_fu_1994[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_215_fu_1998 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_215_fu_1998[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_216_fu_2002 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_217_fu_2006 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_218_fu_2010 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_219_fu_2014 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_21_fu_1222 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_220_fu_2018 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_221_fu_2022 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_222_fu_2026 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_223_fu_2030 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_224_fu_2034 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_225_fu_2038 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_225_fu_2038[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_226_fu_2042 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_227_fu_2046 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_228_fu_2050 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_229_fu_2054 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_22_fu_1226 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_230_fu_2058 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_231_fu_2062 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_232_fu_2066 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_233_fu_2070 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_234_fu_2074 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_235_fu_2078 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_236_fu_2082 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_237_fu_2086 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_238_fu_2090 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_239_fu_2094 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_23_fu_1230 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_240_fu_2098 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_241_fu_2102 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_241_fu_2102[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_242_fu_2106 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_243_fu_2110 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_244_fu_2114 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_245_fu_2118 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_246_fu_2122 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_247_fu_2126 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_248_fu_2130 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_249_fu_2134 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_24_fu_1234 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_250_fu_2138 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_251_fu_2142 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_252_fu_2146 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_253_fu_2150 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_254_fu_2154 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_255_fu_2158 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_256_fu_2162 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_257_fu_2166 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_258_fu_2170 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_259_fu_2174 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_25_fu_1238 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_260_fu_2178 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_261_fu_2182 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_262_fu_2186 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_263_fu_2190 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_264_fu_2194 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_265_fu_2198 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_266_fu_2202 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_267_fu_2206 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_268_fu_2210 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_269_fu_2214 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_26_fu_1242 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_270_fu_2218 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_271_fu_2222 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_272_fu_2226 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_273_fu_2230 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_274_fu_2234 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_275_fu_2238 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_276_fu_2242 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_277_fu_2246 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_278_fu_2250 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_279_fu_2254 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_27_fu_1246 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_280_fu_2258 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_281_fu_2262 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_282_fu_2266 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_283_fu_2270 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_284_fu_2274 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_285_fu_2278 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_286_fu_2282 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_287_fu_2286 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_288_fu_2290 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_289_fu_2294 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_289_fu_2294[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_28_fu_1250 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_290_fu_2298 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_291_fu_2302 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_292_fu_2306 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_293_fu_2310 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_294_fu_2314 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_295_fu_2318 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_296_fu_2322 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_297_fu_2326 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_298_fu_2330 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_299_fu_2334 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_29_fu_1254 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_2_fu_1146 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_300_fu_2338 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_301_fu_2342 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_302_fu_2346 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_303_fu_2350 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_304_fu_2354 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_305_fu_2358 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_306_fu_2362 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_307_fu_2366 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_308_fu_2370 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_309_fu_2374 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_30_fu_1258 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_310_fu_2378 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_311_fu_2382 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_312_fu_2386 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_313_fu_2390 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_314_fu_2394 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_314_fu_2394[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_315_fu_2398 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_316_fu_2402 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_317_fu_2406 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_318_fu_2410 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_319_fu_2414 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_31_fu_1262 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_320_fu_2418 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_321_fu_2422 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_322_fu_2426 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_323_fu_2430 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_324_fu_2434 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_325_fu_2438 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_326_fu_2442 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_327_fu_2446 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_328_fu_2450 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_329_fu_2454 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_32_fu_1266 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_330_fu_2458 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_331_fu_2462 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_332_fu_2466 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_333_fu_2470 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_334_fu_2474 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_335_fu_2478 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_336_fu_2482 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_337_fu_2486 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_338_fu_2490 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_339_fu_2494 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_33_fu_1270 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_340_fu_2498 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_341_fu_2502 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_342_fu_2506 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_343_fu_2510 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_343_fu_2510[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_344_fu_2514 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_345_fu_2518 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_346_fu_2522 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_347_fu_2526 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_348_fu_2530 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_349_fu_2534 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_34_fu_1274 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_350_fu_2538 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_351_fu_2542 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_352_fu_2546 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_353_fu_2550 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_353_fu_2550[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_354_fu_2554 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_355_fu_2558 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_356_fu_2562 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_357_fu_2566 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_358_fu_2570 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_358_fu_2570[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_359_fu_2574 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_359_fu_2574[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_35_fu_1278 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_360_fu_2578 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_361_fu_2582 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_362_fu_2586 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_362_fu_2586[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_363_fu_2590 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_364_fu_2594 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_365_fu_2598 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_366_fu_2602 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_366_fu_2602[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_367_fu_2606 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_367_fu_2606[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_368_fu_2610 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_369_fu_2614 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_369_fu_2614[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_36_fu_1282 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_370_fu_2618 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_371_fu_2622 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_372_fu_2626 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_373_fu_2630 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_374_fu_2634 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_375_fu_2638 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_376_fu_2642 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_377_fu_2646 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_378_fu_2650 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_379_fu_2654 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_37_fu_1286 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_380_fu_2658 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_381_fu_2662 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_382_fu_2666 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_383_fu_2670 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_383_fu_2670[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_384_fu_2674 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_384_fu_2674[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_385_fu_2678 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_386_fu_2682 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_387_fu_2686 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_388_fu_2690 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_389_fu_2694 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_38_fu_1290 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_390_fu_2698 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_391_fu_2702 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_392_fu_2706 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_393_fu_2710 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_394_fu_2714 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_395_fu_2718 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_396_fu_2722 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_397_fu_2726 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_398_fu_2730 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_398_fu_2730[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_399_fu_2734 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_399_fu_2734[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_39_fu_1294 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_3_fu_1150 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_400_fu_2738 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_401_fu_2742 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_402_fu_2746 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_402_fu_2746[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_403_fu_2750 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_404_fu_2754 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_405_fu_2758 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_406_fu_2762 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_406_fu_2762[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_407_fu_2766 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_407_fu_2766[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_408_fu_2770 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_409_fu_2774 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_40_fu_1298 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_410_fu_2778 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_410_fu_2778[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_411_fu_2782 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_412_fu_2786 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_413_fu_2790 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_414_fu_2794 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_414_fu_2794[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_415_fu_2798 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_416_fu_2802 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_417_fu_2806 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_417_fu_2806[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_418_fu_2810 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_419_fu_2814 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_41_fu_1302 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_420_fu_2818 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_421_fu_2822 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_422_fu_2826 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_423_fu_2830 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_423_fu_2830[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_424_fu_2834 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_425_fu_2838 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_426_fu_2842 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_427_fu_2846 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_428_fu_2850 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_429_fu_2854 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_429_fu_2854[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_42_fu_1306 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_430_fu_2858 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_431_fu_2862 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_432_fu_2866 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_433_fu_2870 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_434_fu_2874 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_435_fu_2878 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_436_fu_2882 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_437_fu_2886 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_438_fu_2890 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_439_fu_2894 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_43_fu_1310 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_440_fu_2898 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_441_fu_2902 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_442_fu_2906 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_442_fu_2906[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_443_fu_2910 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_444_fu_2914 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_445_fu_2918 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_446_fu_2922 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_447_fu_2926 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_448_fu_2930 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_449_fu_2934 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_449_fu_2934[3]_i_2_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_449_fu_2934[3]_i_3_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_44_fu_1314 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_450_fu_2938 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_451_fu_2942 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_452_fu_2946 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_453_fu_2950 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_454_fu_2954 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_455_fu_2958 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_456_fu_2962 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_457_fu_2966 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_458_fu_2970 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_459_fu_2974 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_459_fu_2974[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_45_fu_1318 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_460_fu_2978 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_461_fu_2982 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_462_fu_2986 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_463_fu_2990 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_464_fu_2994 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_465_fu_2998 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_465_fu_2998[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_466_fu_3002 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_467_fu_3006 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_468_fu_3010 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_469_fu_3014 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_46_fu_1322 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_46_fu_1322[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_470_fu_3018 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_470_fu_3018[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_471_fu_3022 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_471_fu_3022[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_472_fu_3026 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_473_fu_3030 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_473_fu_3030[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_474_fu_3034 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_475_fu_3038 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_476_fu_3042 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_477_fu_3046 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_478_fu_3050 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_478_fu_3050[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_479_fu_3054 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_47_fu_1326 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_480_fu_3058 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_481_fu_3062 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_482_fu_3066 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_483_fu_3070 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_484_fu_3074 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_485_fu_3078 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_486_fu_3082 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_487_fu_3086 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_488_fu_3090 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_489_fu_3094 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_48_fu_1330 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_490_fu_3098 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_490_fu_3098[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_491_fu_3102 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_492_fu_3106 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_493_fu_3110 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_494_fu_3114 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_495_fu_3118 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_496_fu_3122 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_497_fu_3126 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_498_fu_3130 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_499_fu_3134 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_49_fu_1334 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_4_fu_1154 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_500_fu_3138 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_501_fu_3142 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_502_fu_3146 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_502_fu_3146[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_503_fu_3150 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_503_fu_3150[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_504_fu_3154 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_505_fu_3158 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_506_fu_3162 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_507_fu_3166 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_508_fu_3170 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_509_fu_3174 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_50_fu_1338 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_510_fu_3178 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_511_fu_3182 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_511_fu_3182[3]_i_100_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_101_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_102_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_103_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_104_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_105_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_106_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_107_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_108_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_109_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_10_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_110_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_111_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_112_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_113_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_114_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_115_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_116_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_117_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_118_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_119_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_11_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_120_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_121_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_122_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_123_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_124_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_125_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_126_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_127_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_128_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_129_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_12_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_130_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_131_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_132_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_133_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_134_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_135_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_136_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_137_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_138_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_139_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_13_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_140_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_141_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_142_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_143_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_144_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_145_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_146_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_147_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_148_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_149_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_14_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_150_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_151_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_152_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_153_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_154_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_155_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_156_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_157_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_158_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_159_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_15_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_160_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_161_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_162_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_163_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_164_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_165_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_166_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_167_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_168_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_169_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_16_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_170_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_171_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_172_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_17_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_18_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_19_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_20_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_21_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_22_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_23_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_24_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_25_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_26_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_27_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_28_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_29_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_2_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_30_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_31_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_32_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_33_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_34_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_35_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_37_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_38_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_39_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_3_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_40_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_41_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_42_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_43_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_44_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_45_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_46_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_47_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_48_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_49_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_4_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_50_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_51_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_52_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_53_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_54_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_55_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_56_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_57_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_58_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_59_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_5_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_60_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_61_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_62_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_63_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_64_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_66_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_67_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_68_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_69_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_6_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_70_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_71_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_72_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_73_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_74_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_75_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_76_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_77_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_78_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_79_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_7_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_80_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_81_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_82_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_83_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_84_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_85_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_86_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_87_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_88_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_89_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_8_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_90_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_91_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_92_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_93_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_94_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_95_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_96_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_97_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_98_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_99_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_511_fu_3182[3]_i_9_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_51_fu_1342 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_51_fu_1342[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_52_fu_1346 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_53_fu_1350 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_54_fu_1354 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_55_fu_1358 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_56_fu_1362 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_57_fu_1366 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_58_fu_1370 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_59_fu_1374 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_5_fu_1158 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_60_fu_1378 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_61_fu_1382 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_62_fu_1386 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_63_fu_1390 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_64_fu_1394 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_65_fu_1398 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_66_fu_1402 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_67_fu_1406 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_68_fu_1410 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_69_fu_1414 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_6_fu_1162 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_70_fu_1418 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_71_fu_1422 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_72_fu_1426 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_73_fu_1430 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_74_fu_1434 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_74_fu_1434[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_75_fu_1438 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_76_fu_1442 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_77_fu_1446 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_78_fu_1450 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_78_fu_1450[3]_i_1_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_79_fu_1454 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_7_fu_1166 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_80_fu_1458 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_81_fu_1462 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_81_fu_1462[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_82_fu_1466 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_83_fu_1470 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_84_fu_1474 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_85_fu_1478 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_86_fu_1482 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_87_fu_1486 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_88_fu_1490 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_89_fu_1494 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_8_fu_1170 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_90_fu_1498 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_91_fu_1502 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_92_fu_1506 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_93_fu_1510 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_94_fu_1514 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_95_fu_1518 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_96_fu_1522 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_97_fu_1526 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_97_fu_1526[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_98_fu_1530 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\ : STD_LOGIC;
  signal inputBuf_511_V_99_fu_1534 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_9_fu_1174 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_511_V_fu_1138 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inputBuf_511_V_fu_1138[3]_i_2_n_1\ : STD_LOGIC;
  signal \inputBuf_511_V_fu_1138[3]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[107]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[107]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[107]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[111]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[111]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[111]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[111]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[111]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[11]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[11]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[11]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[15]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[19]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[19]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[27]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[27]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[27]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[31]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[31]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[31]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[31]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[31]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[35]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[35]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[43]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[43]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[43]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[47]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[47]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[47]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[47]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[47]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[51]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[51]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[59]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[59]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[59]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[63]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[63]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[63]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[63]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[63]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[67]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[67]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[75]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[75]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[75]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[79]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[79]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[79]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[79]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[79]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[83]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[83]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[91]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[91]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[91]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[95]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[95]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[95]_i_6_n_1\ : STD_LOGIC;
  signal \ireg[95]_i_7_n_1\ : STD_LOGIC;
  signal \ireg[95]_i_8_n_1\ : STD_LOGIC;
  signal \ireg[99]_i_5_n_1\ : STD_LOGIC;
  signal \ireg[99]_i_6_n_1\ : STD_LOGIC;
  signal mul_ln1352_1_fu_9631_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_ln1352_2_fu_9650_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_ln1352_3_fu_9669_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_ln1352_4_fu_9688_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_ln1352_5_fu_9707_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_ln1352_6_fu_9726_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_ln1352_fu_9612_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nf_0_fu_3186 : STD_LOGIC;
  signal nf_0_fu_31860 : STD_LOGIC;
  signal \nf_0_fu_3186[0]_i_4_n_1\ : STD_LOGIC;
  signal nf_0_fu_3186_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_0_fu_3186_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \nf_0_fu_3186_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal select_ln271_1_fu_9563_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal select_ln271_2_fu_9570_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal select_ln271_3_fu_9577_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal select_ln271_4_fu_9584_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal select_ln271_5_fu_9591_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal select_ln271_6_fu_9598_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal select_ln271_fu_9556_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal sf_1_fu_1134 : STD_LOGIC;
  signal sf_1_fu_11340 : STD_LOGIC;
  signal sf_1_fu_1134_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sf_1_fu_1134_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[1]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[1]_rep__1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[1]_rep__2_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[1]_rep__3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[1]_rep__4_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[1]_rep__5_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[1]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[2]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[2]_rep__1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[2]_rep__2_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[2]_rep__3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[2]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[3]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_1134_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal sf_fu_9496_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln647_reg_13464 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_m_weights_1_V_reg_13469 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_m_weights_2_V_reg_13474 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_m_weights_3_V_reg_13479 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_m_weights_4_V_reg_13484 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_m_weights_5_V_reg_13489 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_m_weights_6_V_reg_13494 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln289_reg_13510_reg[0]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln289_reg_13510_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nf_0_fu_3186_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_1_fu_1134_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair36";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_10\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activa_fu_28_ap_start_reg_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \i_0_reg_3209[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i_0_reg_3209[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i_0_reg_3209[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_0_reg_3209[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_0_reg_3209[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_0_reg_3209[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_0_reg_3209[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_0_reg_3209[9]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \icmp_ln271_reg_13499[0]_i_1\ : label is "soft_lutpair43";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \icmp_ln271_reg_13499_reg[0]\ : label is "icmp_ln271_reg_13499_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln271_reg_13499_reg[0]_rep\ : label is "icmp_ln271_reg_13499_reg[0]";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_13510[0]_i_24\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_13510[0]_i_26\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_13510[0]_i_28\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_13510[0]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_13510[0]_i_30\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_13510[0]_i_32\ : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_13510_reg[0]_i_33\ : label is 35;
  attribute SOFT_HLUTNM of \inputBuf_511_V_129_fu_1654[3]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \inputBuf_511_V_145_fu_1718[3]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_511_V_161_fu_1782[3]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \inputBuf_511_V_16_fu_1202[3]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \inputBuf_511_V_16_fu_1202[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \inputBuf_511_V_177_fu_1846[3]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \inputBuf_511_V_1_fu_1142[3]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \inputBuf_511_V_225_fu_2038[3]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \inputBuf_511_V_241_fu_2102[3]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \inputBuf_511_V_289_fu_2294[3]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \inputBuf_511_V_2_fu_1146[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \inputBuf_511_V_32_fu_1266[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \inputBuf_511_V_353_fu_2550[3]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \inputBuf_511_V_369_fu_2614[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \inputBuf_511_V_384_fu_2674[3]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \inputBuf_511_V_414_fu_2794[3]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \inputBuf_511_V_417_fu_2806[3]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \inputBuf_511_V_429_fu_2854[3]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \inputBuf_511_V_449_fu_2934[3]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \inputBuf_511_V_465_fu_2998[3]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_108\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_109\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_111\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_112\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_113\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_114\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_115\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_116\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_120\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_121\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_123\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_126\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_127\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_128\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_130\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_131\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_132\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_134\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_135\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_136\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_139\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_140\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_143\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_145\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_149\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_151\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_153\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_155\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_158\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_161\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_162\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_163\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_167\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_168\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_169\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_170\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_171\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_172\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_36\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_39\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_45\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_46\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_47\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_50\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_52\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_64\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_65\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_68\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_72\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_73\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \inputBuf_511_V_511_fu_3182[3]_i_74\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \inputBuf_511_V_65_fu_1398[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \inputBuf_511_V_67_fu_1406[3]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \inputBuf_511_V_81_fu_1462[3]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \inputBuf_511_V_97_fu_1526[3]_i_2\ : label is "soft_lutpair25";
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_0_fu_3186_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[16]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]\ : label is "sf_1_fu_1134_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]_rep\ : label is "sf_1_fu_1134_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]_rep__0\ : label is "sf_1_fu_1134_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]_rep__1\ : label is "sf_1_fu_1134_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]_rep__2\ : label is "sf_1_fu_1134_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]_rep__3\ : label is "sf_1_fu_1134_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]_rep__4\ : label is "sf_1_fu_1134_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[1]_rep__5\ : label is "sf_1_fu_1134_reg[1]";
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[28]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[2]\ : label is "sf_1_fu_1134_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[2]_rep\ : label is "sf_1_fu_1134_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[2]_rep__0\ : label is "sf_1_fu_1134_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[2]_rep__1\ : label is "sf_1_fu_1134_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[2]_rep__2\ : label is "sf_1_fu_1134_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[2]_rep__3\ : label is "sf_1_fu_1134_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[3]\ : label is "sf_1_fu_1134_reg[3]";
  attribute ORIG_CELL_NAME of \sf_1_fu_1134_reg[3]_rep\ : label is "sf_1_fu_1134_reg[3]";
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_1134_reg[8]_i_1\ : label is 11;
begin
  grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY <= \^grp_matrix_vector_activa_fu_28_in_v_v_tready\;
  grp_Matrix_Vector_Activa_fu_28_out_V_V_TVALID <= \^grp_matrix_vector_activa_fu_28_out_v_v_tvalid\;
  grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY <= \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\;
StreamingFCLayer_cud_U2: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud
     port map (
      DI(1) => mul_ln1352_fu_9612_p2(1),
      DI(0) => \accu_0_0_V_1_fu_1106[0]_i_5_n_1\,
      O(3) => StreamingFCLayer_cud_U2_n_1,
      O(2) => StreamingFCLayer_cud_U2_n_2,
      O(1) => StreamingFCLayer_cud_U2_n_3,
      O(0) => StreamingFCLayer_cud_U2_n_4,
      Q(3 downto 0) => trunc_ln647_reg_13464(3 downto 0),
      S(1) => \accu_0_0_V_1_fu_1106[0]_i_8_n_1\,
      S(0) => \accu_0_0_V_1_fu_1106[0]_i_9_n_1\,
      accu_0_0_V_1_fu_1106_reg(13 downto 0) => accu_0_0_V_1_fu_1106_reg(15 downto 2),
      \accu_0_0_V_1_fu_1106_reg[0]_i_3\(3 downto 0) => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep\(3) => StreamingFCLayer_cud_U2_n_5,
      \icmp_ln271_reg_13499_reg[0]_rep\(2) => StreamingFCLayer_cud_U2_n_6,
      \icmp_ln271_reg_13499_reg[0]_rep\(1) => StreamingFCLayer_cud_U2_n_7,
      \icmp_ln271_reg_13499_reg[0]_rep\(0) => StreamingFCLayer_cud_U2_n_8,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(3) => StreamingFCLayer_cud_U2_n_9,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(2) => StreamingFCLayer_cud_U2_n_10,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(1) => StreamingFCLayer_cud_U2_n_11,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(0) => StreamingFCLayer_cud_U2_n_12,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(3) => StreamingFCLayer_cud_U2_n_13,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(2) => StreamingFCLayer_cud_U2_n_14,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(1) => StreamingFCLayer_cud_U2_n_15,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(0) => StreamingFCLayer_cud_U2_n_16,
      \ireg_reg[11]\ => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      \ireg_reg[11]_0\(2) => \ireg[11]_i_6_n_1\,
      \ireg_reg[11]_0\(1) => \ireg[11]_i_7_n_1\,
      \ireg_reg[11]_0\(0) => \ireg[11]_i_8_n_1\,
      \ireg_reg[15]\(0) => \ireg[15]_i_2_n_1\,
      \ireg_reg[15]_0\(3) => \ireg[15]_i_5_n_1\,
      \ireg_reg[15]_0\(2) => \ireg[15]_i_6_n_1\,
      \ireg_reg[15]_0\(1) => \ireg[15]_i_7_n_1\,
      \ireg_reg[15]_0\(0) => \ireg[15]_i_8_n_1\,
      \ireg_reg[3]\(0) => mul_ln1352_fu_9612_p2(0),
      \ireg_reg[3]_0\(1) => \ireg[3]_i_5_n_1\,
      \ireg_reg[3]_0\(0) => \ireg[3]_i_6_n_1\,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(15 downto 0),
      select_ln271_6_fu_9598_p3(4 downto 0) => select_ln271_6_fu_9598_p3(12 downto 8)
    );
StreamingFCLayer_cud_U3: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_0
     port map (
      DI(1) => mul_ln1352_1_fu_9631_p2(1),
      DI(0) => \accu_0_1_V_1_fu_1110[0]_i_4_n_1\,
      O(3) => StreamingFCLayer_cud_U3_n_1,
      O(2) => StreamingFCLayer_cud_U3_n_2,
      O(1) => StreamingFCLayer_cud_U3_n_3,
      O(0) => StreamingFCLayer_cud_U3_n_4,
      Q(3 downto 0) => w_m_weights_1_V_reg_13469(3 downto 0),
      S(1) => \accu_0_1_V_1_fu_1110[0]_i_7_n_1\,
      S(0) => \accu_0_1_V_1_fu_1110[0]_i_8_n_1\,
      accu_0_1_V_1_fu_1110_reg(13 downto 0) => accu_0_1_V_1_fu_1110_reg(15 downto 2),
      \accu_0_1_V_1_fu_1110_reg[0]_i_2\(3 downto 0) => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep\(3) => StreamingFCLayer_cud_U3_n_5,
      \icmp_ln271_reg_13499_reg[0]_rep\(2) => StreamingFCLayer_cud_U3_n_6,
      \icmp_ln271_reg_13499_reg[0]_rep\(1) => StreamingFCLayer_cud_U3_n_7,
      \icmp_ln271_reg_13499_reg[0]_rep\(0) => StreamingFCLayer_cud_U3_n_8,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(3) => StreamingFCLayer_cud_U3_n_9,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(2) => StreamingFCLayer_cud_U3_n_10,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(1) => StreamingFCLayer_cud_U3_n_11,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(0) => StreamingFCLayer_cud_U3_n_12,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(3) => StreamingFCLayer_cud_U3_n_13,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(2) => StreamingFCLayer_cud_U3_n_14,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(1) => StreamingFCLayer_cud_U3_n_15,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(0) => StreamingFCLayer_cud_U3_n_16,
      \ireg_reg[19]\(0) => mul_ln1352_1_fu_9631_p2(0),
      \ireg_reg[19]_0\(1) => \ireg[19]_i_5_n_1\,
      \ireg_reg[19]_0\(0) => \ireg[19]_i_6_n_1\,
      \ireg_reg[27]\ => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      \ireg_reg[27]_0\(2) => \ireg[27]_i_6_n_1\,
      \ireg_reg[27]_0\(1) => \ireg[27]_i_7_n_1\,
      \ireg_reg[27]_0\(0) => \ireg[27]_i_8_n_1\,
      \ireg_reg[31]\(0) => \ireg[31]_i_2_n_1\,
      \ireg_reg[31]_0\(3) => \ireg[31]_i_5_n_1\,
      \ireg_reg[31]_0\(2) => \ireg[31]_i_6_n_1\,
      \ireg_reg[31]_0\(1) => \ireg[31]_i_7_n_1\,
      \ireg_reg[31]_0\(0) => \ireg[31]_i_8_n_1\,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(31 downto 16),
      select_ln271_5_fu_9591_p3(4 downto 0) => select_ln271_5_fu_9591_p3(12 downto 8)
    );
StreamingFCLayer_cud_U4: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_1
     port map (
      DI(1) => mul_ln1352_2_fu_9650_p2(1),
      DI(0) => \accu_0_2_V_1_fu_1114[0]_i_4_n_1\,
      O(3) => StreamingFCLayer_cud_U4_n_1,
      O(2) => StreamingFCLayer_cud_U4_n_2,
      O(1) => StreamingFCLayer_cud_U4_n_3,
      O(0) => StreamingFCLayer_cud_U4_n_4,
      Q(3 downto 0) => w_m_weights_2_V_reg_13474(3 downto 0),
      S(1) => \accu_0_2_V_1_fu_1114[0]_i_7_n_1\,
      S(0) => \accu_0_2_V_1_fu_1114[0]_i_8_n_1\,
      accu_0_2_V_1_fu_1114_reg(13 downto 0) => accu_0_2_V_1_fu_1114_reg(15 downto 2),
      \accu_0_2_V_1_fu_1114_reg[0]_i_2\(3 downto 0) => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3 downto 0),
      \icmp_ln271_reg_13499_reg[0]_rep\(3) => StreamingFCLayer_cud_U4_n_5,
      \icmp_ln271_reg_13499_reg[0]_rep\(2) => StreamingFCLayer_cud_U4_n_6,
      \icmp_ln271_reg_13499_reg[0]_rep\(1) => StreamingFCLayer_cud_U4_n_7,
      \icmp_ln271_reg_13499_reg[0]_rep\(0) => StreamingFCLayer_cud_U4_n_8,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(3) => StreamingFCLayer_cud_U4_n_9,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(2) => StreamingFCLayer_cud_U4_n_10,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(1) => StreamingFCLayer_cud_U4_n_11,
      \icmp_ln271_reg_13499_reg[0]_rep_0\(0) => StreamingFCLayer_cud_U4_n_12,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(3) => StreamingFCLayer_cud_U4_n_13,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(2) => StreamingFCLayer_cud_U4_n_14,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(1) => StreamingFCLayer_cud_U4_n_15,
      \icmp_ln271_reg_13499_reg[0]_rep_1\(0) => StreamingFCLayer_cud_U4_n_16,
      \ireg_reg[35]\(0) => mul_ln1352_2_fu_9650_p2(0),
      \ireg_reg[35]_0\(1) => \ireg[35]_i_5_n_1\,
      \ireg_reg[35]_0\(0) => \ireg[35]_i_6_n_1\,
      \ireg_reg[43]\ => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      \ireg_reg[43]_0\(2) => \ireg[43]_i_6_n_1\,
      \ireg_reg[43]_0\(1) => \ireg[43]_i_7_n_1\,
      \ireg_reg[43]_0\(0) => \ireg[43]_i_8_n_1\,
      \ireg_reg[47]\(0) => \ireg[47]_i_2_n_1\,
      \ireg_reg[47]_0\(3) => \ireg[47]_i_5_n_1\,
      \ireg_reg[47]_0\(2) => \ireg[47]_i_6_n_1\,
      \ireg_reg[47]_0\(1) => \ireg[47]_i_7_n_1\,
      \ireg_reg[47]_0\(0) => \ireg[47]_i_8_n_1\,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(47 downto 32),
      select_ln271_4_fu_9584_p3(4 downto 0) => select_ln271_4_fu_9584_p3(12 downto 8)
    );
StreamingFCLayer_cud_U5: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_2
     port map (
      DI(1) => mul_ln1352_3_fu_9669_p2(1),
      DI(0) => \accu_0_3_V_1_fu_1118[0]_i_4_n_1\,
      O(3) => StreamingFCLayer_cud_U5_n_1,
      O(2) => StreamingFCLayer_cud_U5_n_2,
      O(1) => StreamingFCLayer_cud_U5_n_3,
      O(0) => StreamingFCLayer_cud_U5_n_4,
      Q(3 downto 0) => w_m_weights_3_V_reg_13479(3 downto 0),
      S(1) => \accu_0_3_V_1_fu_1118[0]_i_7_n_1\,
      S(0) => \accu_0_3_V_1_fu_1118[0]_i_8_n_1\,
      accu_0_3_V_1_fu_1118_reg(13 downto 0) => accu_0_3_V_1_fu_1118_reg(15 downto 2),
      \accu_0_3_V_1_fu_1118_reg[0]_i_2\(3 downto 0) => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3 downto 0),
      accu_0_3_V_1_fu_1118_reg_11_sp_1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      \icmp_ln271_reg_13499_reg[0]\(3) => StreamingFCLayer_cud_U5_n_5,
      \icmp_ln271_reg_13499_reg[0]\(2) => StreamingFCLayer_cud_U5_n_6,
      \icmp_ln271_reg_13499_reg[0]\(1) => StreamingFCLayer_cud_U5_n_7,
      \icmp_ln271_reg_13499_reg[0]\(0) => StreamingFCLayer_cud_U5_n_8,
      \icmp_ln271_reg_13499_reg[0]_0\(3) => StreamingFCLayer_cud_U5_n_9,
      \icmp_ln271_reg_13499_reg[0]_0\(2) => StreamingFCLayer_cud_U5_n_10,
      \icmp_ln271_reg_13499_reg[0]_0\(1) => StreamingFCLayer_cud_U5_n_11,
      \icmp_ln271_reg_13499_reg[0]_0\(0) => StreamingFCLayer_cud_U5_n_12,
      \icmp_ln271_reg_13499_reg[0]_1\(3) => StreamingFCLayer_cud_U5_n_13,
      \icmp_ln271_reg_13499_reg[0]_1\(2) => StreamingFCLayer_cud_U5_n_14,
      \icmp_ln271_reg_13499_reg[0]_1\(1) => StreamingFCLayer_cud_U5_n_15,
      \icmp_ln271_reg_13499_reg[0]_1\(0) => StreamingFCLayer_cud_U5_n_16,
      \ireg_reg[51]\(0) => mul_ln1352_3_fu_9669_p2(0),
      \ireg_reg[51]_0\(1) => \ireg[51]_i_5_n_1\,
      \ireg_reg[51]_0\(0) => \ireg[51]_i_6_n_1\,
      \ireg_reg[59]\(2) => \ireg[59]_i_6_n_1\,
      \ireg_reg[59]\(1) => \ireg[59]_i_7_n_1\,
      \ireg_reg[59]\(0) => \ireg[59]_i_8_n_1\,
      \ireg_reg[63]\(0) => \ireg[63]_i_2_n_1\,
      \ireg_reg[63]_0\(3) => \ireg[63]_i_5_n_1\,
      \ireg_reg[63]_0\(2) => \ireg[63]_i_6_n_1\,
      \ireg_reg[63]_0\(1) => \ireg[63]_i_7_n_1\,
      \ireg_reg[63]_0\(0) => \ireg[63]_i_8_n_1\,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(63 downto 48),
      select_ln271_3_fu_9577_p3(4 downto 0) => select_ln271_3_fu_9577_p3(12 downto 8)
    );
StreamingFCLayer_cud_U6: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_3
     port map (
      DI(1) => mul_ln1352_4_fu_9688_p2(1),
      DI(0) => \accu_0_4_V_1_fu_1122[0]_i_4_n_1\,
      O(3) => StreamingFCLayer_cud_U6_n_1,
      O(2) => StreamingFCLayer_cud_U6_n_2,
      O(1) => StreamingFCLayer_cud_U6_n_3,
      O(0) => StreamingFCLayer_cud_U6_n_4,
      Q(3 downto 0) => w_m_weights_4_V_reg_13484(3 downto 0),
      S(1) => \accu_0_4_V_1_fu_1122[0]_i_7_n_1\,
      S(0) => \accu_0_4_V_1_fu_1122[0]_i_8_n_1\,
      accu_0_4_V_1_fu_1122_reg(13 downto 0) => accu_0_4_V_1_fu_1122_reg(15 downto 2),
      \accu_0_4_V_1_fu_1122_reg[0]_i_2\(3 downto 0) => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3 downto 0),
      accu_0_4_V_1_fu_1122_reg_11_sp_1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      \icmp_ln271_reg_13499_reg[0]\(3) => StreamingFCLayer_cud_U6_n_5,
      \icmp_ln271_reg_13499_reg[0]\(2) => StreamingFCLayer_cud_U6_n_6,
      \icmp_ln271_reg_13499_reg[0]\(1) => StreamingFCLayer_cud_U6_n_7,
      \icmp_ln271_reg_13499_reg[0]\(0) => StreamingFCLayer_cud_U6_n_8,
      \icmp_ln271_reg_13499_reg[0]_0\(3) => StreamingFCLayer_cud_U6_n_9,
      \icmp_ln271_reg_13499_reg[0]_0\(2) => StreamingFCLayer_cud_U6_n_10,
      \icmp_ln271_reg_13499_reg[0]_0\(1) => StreamingFCLayer_cud_U6_n_11,
      \icmp_ln271_reg_13499_reg[0]_0\(0) => StreamingFCLayer_cud_U6_n_12,
      \icmp_ln271_reg_13499_reg[0]_1\(3) => StreamingFCLayer_cud_U6_n_13,
      \icmp_ln271_reg_13499_reg[0]_1\(2) => StreamingFCLayer_cud_U6_n_14,
      \icmp_ln271_reg_13499_reg[0]_1\(1) => StreamingFCLayer_cud_U6_n_15,
      \icmp_ln271_reg_13499_reg[0]_1\(0) => StreamingFCLayer_cud_U6_n_16,
      \ireg_reg[67]\(0) => mul_ln1352_4_fu_9688_p2(0),
      \ireg_reg[67]_0\(1) => \ireg[67]_i_5_n_1\,
      \ireg_reg[67]_0\(0) => \ireg[67]_i_6_n_1\,
      \ireg_reg[75]\(2) => \ireg[75]_i_6_n_1\,
      \ireg_reg[75]\(1) => \ireg[75]_i_7_n_1\,
      \ireg_reg[75]\(0) => \ireg[75]_i_8_n_1\,
      \ireg_reg[79]\(0) => \ireg[79]_i_2_n_1\,
      \ireg_reg[79]_0\(3) => \ireg[79]_i_5_n_1\,
      \ireg_reg[79]_0\(2) => \ireg[79]_i_6_n_1\,
      \ireg_reg[79]_0\(1) => \ireg[79]_i_7_n_1\,
      \ireg_reg[79]_0\(0) => \ireg[79]_i_8_n_1\,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(79 downto 64),
      select_ln271_2_fu_9570_p3(4 downto 0) => select_ln271_2_fu_9570_p3(12 downto 8)
    );
StreamingFCLayer_cud_U7: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_4
     port map (
      DI(1) => mul_ln1352_5_fu_9707_p2(1),
      DI(0) => \accu_0_5_V_1_fu_1126[0]_i_4_n_1\,
      O(3) => StreamingFCLayer_cud_U7_n_1,
      O(2) => StreamingFCLayer_cud_U7_n_2,
      O(1) => StreamingFCLayer_cud_U7_n_3,
      O(0) => StreamingFCLayer_cud_U7_n_4,
      Q(3 downto 0) => w_m_weights_5_V_reg_13489(3 downto 0),
      S(1) => \accu_0_5_V_1_fu_1126[0]_i_7_n_1\,
      S(0) => \accu_0_5_V_1_fu_1126[0]_i_8_n_1\,
      accu_0_5_V_1_fu_1126_reg(13 downto 0) => accu_0_5_V_1_fu_1126_reg(15 downto 2),
      \accu_0_5_V_1_fu_1126_reg[0]_i_2\(3 downto 0) => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3 downto 0),
      accu_0_5_V_1_fu_1126_reg_11_sp_1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      \icmp_ln271_reg_13499_reg[0]\(3) => StreamingFCLayer_cud_U7_n_5,
      \icmp_ln271_reg_13499_reg[0]\(2) => StreamingFCLayer_cud_U7_n_6,
      \icmp_ln271_reg_13499_reg[0]\(1) => StreamingFCLayer_cud_U7_n_7,
      \icmp_ln271_reg_13499_reg[0]\(0) => StreamingFCLayer_cud_U7_n_8,
      \icmp_ln271_reg_13499_reg[0]_0\(3) => StreamingFCLayer_cud_U7_n_9,
      \icmp_ln271_reg_13499_reg[0]_0\(2) => StreamingFCLayer_cud_U7_n_10,
      \icmp_ln271_reg_13499_reg[0]_0\(1) => StreamingFCLayer_cud_U7_n_11,
      \icmp_ln271_reg_13499_reg[0]_0\(0) => StreamingFCLayer_cud_U7_n_12,
      \icmp_ln271_reg_13499_reg[0]_1\(3) => StreamingFCLayer_cud_U7_n_13,
      \icmp_ln271_reg_13499_reg[0]_1\(2) => StreamingFCLayer_cud_U7_n_14,
      \icmp_ln271_reg_13499_reg[0]_1\(1) => StreamingFCLayer_cud_U7_n_15,
      \icmp_ln271_reg_13499_reg[0]_1\(0) => StreamingFCLayer_cud_U7_n_16,
      \ireg_reg[83]\(0) => mul_ln1352_5_fu_9707_p2(0),
      \ireg_reg[83]_0\(1) => \ireg[83]_i_5_n_1\,
      \ireg_reg[83]_0\(0) => \ireg[83]_i_6_n_1\,
      \ireg_reg[91]\(2) => \ireg[91]_i_6_n_1\,
      \ireg_reg[91]\(1) => \ireg[91]_i_7_n_1\,
      \ireg_reg[91]\(0) => \ireg[91]_i_8_n_1\,
      \ireg_reg[95]\(0) => \ireg[95]_i_2_n_1\,
      \ireg_reg[95]_0\(3) => \ireg[95]_i_5_n_1\,
      \ireg_reg[95]_0\(2) => \ireg[95]_i_6_n_1\,
      \ireg_reg[95]_0\(1) => \ireg[95]_i_7_n_1\,
      \ireg_reg[95]_0\(0) => \ireg[95]_i_8_n_1\,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(95 downto 80),
      select_ln271_1_fu_9563_p3(4 downto 0) => select_ln271_1_fu_9563_p3(12 downto 8)
    );
StreamingFCLayer_cud_U8: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_cud_5
     port map (
      DI(1) => mul_ln1352_6_fu_9726_p2(1),
      DI(0) => \accu_0_6_V_1_fu_1130[0]_i_4_n_1\,
      O(3) => StreamingFCLayer_cud_U8_n_1,
      O(2) => StreamingFCLayer_cud_U8_n_2,
      O(1) => StreamingFCLayer_cud_U8_n_3,
      O(0) => StreamingFCLayer_cud_U8_n_4,
      Q(3 downto 0) => w_m_weights_6_V_reg_13494(3 downto 0),
      S(1) => \accu_0_6_V_1_fu_1130[0]_i_7_n_1\,
      S(0) => \accu_0_6_V_1_fu_1130[0]_i_8_n_1\,
      accu_0_6_V_1_fu_1130_reg(13 downto 0) => accu_0_6_V_1_fu_1130_reg(15 downto 2),
      \accu_0_6_V_1_fu_1130_reg[0]_i_2\(3 downto 0) => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3 downto 0),
      accu_0_6_V_1_fu_1130_reg_11_sp_1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      \icmp_ln271_reg_13499_reg[0]\(3) => StreamingFCLayer_cud_U8_n_5,
      \icmp_ln271_reg_13499_reg[0]\(2) => StreamingFCLayer_cud_U8_n_6,
      \icmp_ln271_reg_13499_reg[0]\(1) => StreamingFCLayer_cud_U8_n_7,
      \icmp_ln271_reg_13499_reg[0]\(0) => StreamingFCLayer_cud_U8_n_8,
      \icmp_ln271_reg_13499_reg[0]_0\(3) => StreamingFCLayer_cud_U8_n_9,
      \icmp_ln271_reg_13499_reg[0]_0\(2) => StreamingFCLayer_cud_U8_n_10,
      \icmp_ln271_reg_13499_reg[0]_0\(1) => StreamingFCLayer_cud_U8_n_11,
      \icmp_ln271_reg_13499_reg[0]_0\(0) => StreamingFCLayer_cud_U8_n_12,
      \icmp_ln271_reg_13499_reg[0]_1\(3) => StreamingFCLayer_cud_U8_n_13,
      \icmp_ln271_reg_13499_reg[0]_1\(2) => StreamingFCLayer_cud_U8_n_14,
      \icmp_ln271_reg_13499_reg[0]_1\(1) => StreamingFCLayer_cud_U8_n_15,
      \icmp_ln271_reg_13499_reg[0]_1\(0) => StreamingFCLayer_cud_U8_n_16,
      \ireg_reg[107]\(2) => \ireg[107]_i_6_n_1\,
      \ireg_reg[107]\(1) => \ireg[107]_i_7_n_1\,
      \ireg_reg[107]\(0) => \ireg[107]_i_8_n_1\,
      \ireg_reg[111]\(0) => \ireg[111]_i_2_n_1\,
      \ireg_reg[111]_0\(3) => \ireg[111]_i_5_n_1\,
      \ireg_reg[111]_0\(2) => \ireg[111]_i_6_n_1\,
      \ireg_reg[111]_0\(1) => \ireg[111]_i_7_n_1\,
      \ireg_reg[111]_0\(0) => \ireg[111]_i_8_n_1\,
      \ireg_reg[99]\(0) => mul_ln1352_6_fu_9726_p2(0),
      \ireg_reg[99]_0\(1) => \ireg[99]_i_5_n_1\,
      \ireg_reg[99]_0\(0) => \ireg[99]_i_6_n_1\,
      out_V_V_TDATA(15 downto 0) => out_V_V_TDATA(111 downto 96),
      select_ln271_fu_9556_p3(4 downto 0) => select_ln271_fu_9556_p3(12 downto 8)
    );
\accu_0_0_V_1_fu_1106[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_1,
      I1 => \icmp_ln289_reg_13510[0]_i_4_n_1\,
      O => accu_0_0_V_1_fu_11060
    );
\accu_0_0_V_1_fu_1106[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I1 => trunc_ln647_reg_13464(0),
      I2 => trunc_ln647_reg_13464(1),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => mul_ln1352_fu_9612_p2(1)
    );
\accu_0_0_V_1_fu_1106[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => trunc_ln647_reg_13464(0),
      O => \accu_0_0_V_1_fu_1106[0]_i_5_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877778887888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => trunc_ln647_reg_13464(1),
      I2 => trunc_ln647_reg_13464(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I4 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I5 => accu_0_0_V_1_fu_1106_reg(1),
      O => \accu_0_0_V_1_fu_1106[0]_i_8_n_1\
    );
\accu_0_0_V_1_fu_1106[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => trunc_ln647_reg_13464(0),
      I1 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I2 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I3 => accu_0_0_V_1_fu_1106_reg(0),
      O => \accu_0_0_V_1_fu_1106[0]_i_9_n_1\
    );
\accu_0_0_V_1_fu_1106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_4,
      Q => accu_0_0_V_1_fu_1106_reg(0),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_10,
      Q => accu_0_0_V_1_fu_1106_reg(10),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_9,
      Q => accu_0_0_V_1_fu_1106_reg(11),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_16,
      Q => accu_0_0_V_1_fu_1106_reg(12),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_15,
      Q => accu_0_0_V_1_fu_1106_reg(13),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_14,
      Q => accu_0_0_V_1_fu_1106_reg(14),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_13,
      Q => accu_0_0_V_1_fu_1106_reg(15),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_3,
      Q => accu_0_0_V_1_fu_1106_reg(1),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_2,
      Q => accu_0_0_V_1_fu_1106_reg(2),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_1,
      Q => accu_0_0_V_1_fu_1106_reg(3),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_8,
      Q => accu_0_0_V_1_fu_1106_reg(4),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_7,
      Q => accu_0_0_V_1_fu_1106_reg(5),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_6,
      Q => accu_0_0_V_1_fu_1106_reg(6),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_5,
      Q => accu_0_0_V_1_fu_1106_reg(7),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_12,
      Q => accu_0_0_V_1_fu_1106_reg(8),
      R => '0'
    );
\accu_0_0_V_1_fu_1106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U2_n_11,
      Q => accu_0_0_V_1_fu_1106_reg(9),
      R => '0'
    );
\accu_0_1_V_1_fu_1110[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I1 => w_m_weights_1_V_reg_13469(0),
      I2 => w_m_weights_1_V_reg_13469(1),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => mul_ln1352_1_fu_9631_p2(1)
    );
\accu_0_1_V_1_fu_1110[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_1_V_reg_13469(0),
      O => \accu_0_1_V_1_fu_1110[0]_i_4_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877778887888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_1_V_reg_13469(1),
      I2 => w_m_weights_1_V_reg_13469(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I4 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I5 => accu_0_1_V_1_fu_1110_reg(1),
      O => \accu_0_1_V_1_fu_1110[0]_i_7_n_1\
    );
\accu_0_1_V_1_fu_1110[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => w_m_weights_1_V_reg_13469(0),
      I1 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I2 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I3 => accu_0_1_V_1_fu_1110_reg(0),
      O => \accu_0_1_V_1_fu_1110[0]_i_8_n_1\
    );
\accu_0_1_V_1_fu_1110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_4,
      Q => accu_0_1_V_1_fu_1110_reg(0),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_10,
      Q => accu_0_1_V_1_fu_1110_reg(10),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_9,
      Q => accu_0_1_V_1_fu_1110_reg(11),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_16,
      Q => accu_0_1_V_1_fu_1110_reg(12),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_15,
      Q => accu_0_1_V_1_fu_1110_reg(13),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_14,
      Q => accu_0_1_V_1_fu_1110_reg(14),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_13,
      Q => accu_0_1_V_1_fu_1110_reg(15),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_3,
      Q => accu_0_1_V_1_fu_1110_reg(1),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_2,
      Q => accu_0_1_V_1_fu_1110_reg(2),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_1,
      Q => accu_0_1_V_1_fu_1110_reg(3),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_8,
      Q => accu_0_1_V_1_fu_1110_reg(4),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_7,
      Q => accu_0_1_V_1_fu_1110_reg(5),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_6,
      Q => accu_0_1_V_1_fu_1110_reg(6),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_5,
      Q => accu_0_1_V_1_fu_1110_reg(7),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_12,
      Q => accu_0_1_V_1_fu_1110_reg(8),
      R => '0'
    );
\accu_0_1_V_1_fu_1110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U3_n_11,
      Q => accu_0_1_V_1_fu_1110_reg(9),
      R => '0'
    );
\accu_0_2_V_1_fu_1114[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I1 => w_m_weights_2_V_reg_13474(0),
      I2 => w_m_weights_2_V_reg_13474(1),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => mul_ln1352_2_fu_9650_p2(1)
    );
\accu_0_2_V_1_fu_1114[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_2_V_reg_13474(0),
      O => \accu_0_2_V_1_fu_1114[0]_i_4_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877778887888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_2_V_reg_13474(1),
      I2 => w_m_weights_2_V_reg_13474(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I4 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I5 => accu_0_2_V_1_fu_1114_reg(1),
      O => \accu_0_2_V_1_fu_1114[0]_i_7_n_1\
    );
\accu_0_2_V_1_fu_1114[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => w_m_weights_2_V_reg_13474(0),
      I1 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I2 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I3 => accu_0_2_V_1_fu_1114_reg(0),
      O => \accu_0_2_V_1_fu_1114[0]_i_8_n_1\
    );
\accu_0_2_V_1_fu_1114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_4,
      Q => accu_0_2_V_1_fu_1114_reg(0),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_10,
      Q => accu_0_2_V_1_fu_1114_reg(10),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_9,
      Q => accu_0_2_V_1_fu_1114_reg(11),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_16,
      Q => accu_0_2_V_1_fu_1114_reg(12),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_15,
      Q => accu_0_2_V_1_fu_1114_reg(13),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_14,
      Q => accu_0_2_V_1_fu_1114_reg(14),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_13,
      Q => accu_0_2_V_1_fu_1114_reg(15),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_3,
      Q => accu_0_2_V_1_fu_1114_reg(1),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_2,
      Q => accu_0_2_V_1_fu_1114_reg(2),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_1,
      Q => accu_0_2_V_1_fu_1114_reg(3),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_8,
      Q => accu_0_2_V_1_fu_1114_reg(4),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_7,
      Q => accu_0_2_V_1_fu_1114_reg(5),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_6,
      Q => accu_0_2_V_1_fu_1114_reg(6),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_5,
      Q => accu_0_2_V_1_fu_1114_reg(7),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_12,
      Q => accu_0_2_V_1_fu_1114_reg(8),
      R => '0'
    );
\accu_0_2_V_1_fu_1114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U4_n_11,
      Q => accu_0_2_V_1_fu_1114_reg(9),
      R => '0'
    );
\accu_0_3_V_1_fu_1118[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I1 => w_m_weights_3_V_reg_13479(0),
      I2 => w_m_weights_3_V_reg_13479(1),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => mul_ln1352_3_fu_9669_p2(1)
    );
\accu_0_3_V_1_fu_1118[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_3_V_reg_13479(0),
      O => \accu_0_3_V_1_fu_1118[0]_i_4_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877778887888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_3_V_reg_13479(1),
      I2 => w_m_weights_3_V_reg_13479(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I4 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I5 => accu_0_3_V_1_fu_1118_reg(1),
      O => \accu_0_3_V_1_fu_1118[0]_i_7_n_1\
    );
\accu_0_3_V_1_fu_1118[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => w_m_weights_3_V_reg_13479(0),
      I1 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I2 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I3 => accu_0_3_V_1_fu_1118_reg(0),
      O => \accu_0_3_V_1_fu_1118[0]_i_8_n_1\
    );
\accu_0_3_V_1_fu_1118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_4,
      Q => accu_0_3_V_1_fu_1118_reg(0),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_10,
      Q => accu_0_3_V_1_fu_1118_reg(10),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_9,
      Q => accu_0_3_V_1_fu_1118_reg(11),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_16,
      Q => accu_0_3_V_1_fu_1118_reg(12),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_15,
      Q => accu_0_3_V_1_fu_1118_reg(13),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_14,
      Q => accu_0_3_V_1_fu_1118_reg(14),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_13,
      Q => accu_0_3_V_1_fu_1118_reg(15),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_3,
      Q => accu_0_3_V_1_fu_1118_reg(1),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_2,
      Q => accu_0_3_V_1_fu_1118_reg(2),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_1,
      Q => accu_0_3_V_1_fu_1118_reg(3),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_8,
      Q => accu_0_3_V_1_fu_1118_reg(4),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_7,
      Q => accu_0_3_V_1_fu_1118_reg(5),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_6,
      Q => accu_0_3_V_1_fu_1118_reg(6),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_5,
      Q => accu_0_3_V_1_fu_1118_reg(7),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_12,
      Q => accu_0_3_V_1_fu_1118_reg(8),
      R => '0'
    );
\accu_0_3_V_1_fu_1118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U5_n_11,
      Q => accu_0_3_V_1_fu_1118_reg(9),
      R => '0'
    );
\accu_0_4_V_1_fu_1122[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I1 => w_m_weights_4_V_reg_13484(0),
      I2 => w_m_weights_4_V_reg_13484(1),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => mul_ln1352_4_fu_9688_p2(1)
    );
\accu_0_4_V_1_fu_1122[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_4_V_reg_13484(0),
      O => \accu_0_4_V_1_fu_1122[0]_i_4_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877778887888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_4_V_reg_13484(1),
      I2 => w_m_weights_4_V_reg_13484(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I4 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I5 => accu_0_4_V_1_fu_1122_reg(1),
      O => \accu_0_4_V_1_fu_1122[0]_i_7_n_1\
    );
\accu_0_4_V_1_fu_1122[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => w_m_weights_4_V_reg_13484(0),
      I1 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I2 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I3 => accu_0_4_V_1_fu_1122_reg(0),
      O => \accu_0_4_V_1_fu_1122[0]_i_8_n_1\
    );
\accu_0_4_V_1_fu_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_4,
      Q => accu_0_4_V_1_fu_1122_reg(0),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_10,
      Q => accu_0_4_V_1_fu_1122_reg(10),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_9,
      Q => accu_0_4_V_1_fu_1122_reg(11),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_16,
      Q => accu_0_4_V_1_fu_1122_reg(12),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_15,
      Q => accu_0_4_V_1_fu_1122_reg(13),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_14,
      Q => accu_0_4_V_1_fu_1122_reg(14),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_13,
      Q => accu_0_4_V_1_fu_1122_reg(15),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_3,
      Q => accu_0_4_V_1_fu_1122_reg(1),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_2,
      Q => accu_0_4_V_1_fu_1122_reg(2),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_1,
      Q => accu_0_4_V_1_fu_1122_reg(3),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_8,
      Q => accu_0_4_V_1_fu_1122_reg(4),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_7,
      Q => accu_0_4_V_1_fu_1122_reg(5),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_6,
      Q => accu_0_4_V_1_fu_1122_reg(6),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_5,
      Q => accu_0_4_V_1_fu_1122_reg(7),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_12,
      Q => accu_0_4_V_1_fu_1122_reg(8),
      R => '0'
    );
\accu_0_4_V_1_fu_1122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U6_n_11,
      Q => accu_0_4_V_1_fu_1122_reg(9),
      R => '0'
    );
\accu_0_5_V_1_fu_1126[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I1 => w_m_weights_5_V_reg_13489(0),
      I2 => w_m_weights_5_V_reg_13489(1),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => mul_ln1352_5_fu_9707_p2(1)
    );
\accu_0_5_V_1_fu_1126[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_5_V_reg_13489(0),
      O => \accu_0_5_V_1_fu_1126[0]_i_4_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877778887888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_5_V_reg_13489(1),
      I2 => w_m_weights_5_V_reg_13489(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I4 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I5 => accu_0_5_V_1_fu_1126_reg(1),
      O => \accu_0_5_V_1_fu_1126[0]_i_7_n_1\
    );
\accu_0_5_V_1_fu_1126[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => w_m_weights_5_V_reg_13489(0),
      I1 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I2 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I3 => accu_0_5_V_1_fu_1126_reg(0),
      O => \accu_0_5_V_1_fu_1126[0]_i_8_n_1\
    );
\accu_0_5_V_1_fu_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_4,
      Q => accu_0_5_V_1_fu_1126_reg(0),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_10,
      Q => accu_0_5_V_1_fu_1126_reg(10),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_9,
      Q => accu_0_5_V_1_fu_1126_reg(11),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_16,
      Q => accu_0_5_V_1_fu_1126_reg(12),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_15,
      Q => accu_0_5_V_1_fu_1126_reg(13),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_14,
      Q => accu_0_5_V_1_fu_1126_reg(14),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_13,
      Q => accu_0_5_V_1_fu_1126_reg(15),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_3,
      Q => accu_0_5_V_1_fu_1126_reg(1),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_2,
      Q => accu_0_5_V_1_fu_1126_reg(2),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_1,
      Q => accu_0_5_V_1_fu_1126_reg(3),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_8,
      Q => accu_0_5_V_1_fu_1126_reg(4),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_7,
      Q => accu_0_5_V_1_fu_1126_reg(5),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_6,
      Q => accu_0_5_V_1_fu_1126_reg(6),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_5,
      Q => accu_0_5_V_1_fu_1126_reg(7),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_12,
      Q => accu_0_5_V_1_fu_1126_reg(8),
      R => '0'
    );
\accu_0_5_V_1_fu_1126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U7_n_11,
      Q => accu_0_5_V_1_fu_1126_reg(9),
      R => '0'
    );
\accu_0_6_V_1_fu_1130[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I1 => w_m_weights_6_V_reg_13494(0),
      I2 => w_m_weights_6_V_reg_13494(1),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => mul_ln1352_6_fu_9726_p2(1)
    );
\accu_0_6_V_1_fu_1130[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_6_V_reg_13494(0),
      O => \accu_0_6_V_1_fu_1130[0]_i_4_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877778887888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_6_V_reg_13494(1),
      I2 => w_m_weights_6_V_reg_13494(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      I4 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I5 => accu_0_6_V_1_fu_1130_reg(1),
      O => \accu_0_6_V_1_fu_1130[0]_i_7_n_1\
    );
\accu_0_6_V_1_fu_1130[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => w_m_weights_6_V_reg_13494(0),
      I1 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I2 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I3 => accu_0_6_V_1_fu_1130_reg(0),
      O => \accu_0_6_V_1_fu_1130[0]_i_8_n_1\
    );
\accu_0_6_V_1_fu_1130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_4,
      Q => accu_0_6_V_1_fu_1130_reg(0),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_10,
      Q => accu_0_6_V_1_fu_1130_reg(10),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_9,
      Q => accu_0_6_V_1_fu_1130_reg(11),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_16,
      Q => accu_0_6_V_1_fu_1130_reg(12),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_15,
      Q => accu_0_6_V_1_fu_1130_reg(13),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_14,
      Q => accu_0_6_V_1_fu_1130_reg(14),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_13,
      Q => accu_0_6_V_1_fu_1130_reg(15),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_3,
      Q => accu_0_6_V_1_fu_1130_reg(1),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_2,
      Q => accu_0_6_V_1_fu_1130_reg(2),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_1,
      Q => accu_0_6_V_1_fu_1130_reg(3),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_8,
      Q => accu_0_6_V_1_fu_1130_reg(4),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_7,
      Q => accu_0_6_V_1_fu_1130_reg(5),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_6,
      Q => accu_0_6_V_1_fu_1130_reg(6),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_5,
      Q => accu_0_6_V_1_fu_1130_reg(7),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_12,
      Q => accu_0_6_V_1_fu_1130_reg(8),
      R => '0'
    );
\accu_0_6_V_1_fu_1130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_0_0_V_1_fu_11060,
      D => StreamingFCLayer_cud_U8_n_11,
      Q => accu_0_6_V_1_fu_1130_reg(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_Matrix_Vector_Activa_fu_28_ap_ready,
      I2 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \ap_CS_fsm[0]_i_1__0_n_1\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0ECECEC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_2_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_28_ap_ready,
      I1 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2_n_1\,
      I2 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_3_n_1\,
      I1 => ap_enable_reg_pp0_iter1_i_3_n_1,
      O => \ap_CS_fsm[2]_i_2_n_1\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045404545"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Matrix_Vector_Activa_fu_28_ap_done,
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => Q(3),
      I5 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_28_ap_ready,
      I1 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => grp_Matrix_Vector_Activa_fu_28_ap_done
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_1\,
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_Matrix_Vector_Activa_fu_28_ap_ready,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_1,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4000000000"
    )
        port map (
      I0 => ap_NS_fsm11408_out,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => ap_enable_reg_pp0_iter1_i_3_n_1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \icmp_ln289_reg_13510[0]_i_3_n_1\,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_1
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm11408_out
    );
ap_enable_reg_pp0_iter1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF01FFFF"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_12_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_11_n_1\,
      I2 => \inputBuf_511_V_426_fu_2842_reg[0]_0\(4),
      I3 => \inputBuf_511_V_12_fu_1186[3]_i_3_n_1\,
      I4 => \inputBuf_511_V_426_fu_2842_reg[0]_1\(28),
      I5 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3_n_1\,
      O => ap_enable_reg_pp0_iter1_i_3_n_1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_1,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\,
      I1 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      I2 => \StreamingFCLayer_bkb_U1/mux_8_1\(0),
      I3 => sf_1_fu_1134_reg(8),
      I4 => \StreamingFCLayer_bkb_U1/mux_8_0\(0),
      I5 => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_27\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_26\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_25\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_24\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_6\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_31\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_30\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_29\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_28\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_7\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_307_fu_2366(0),
      I1 => inputBuf_511_V_306_fu_2362(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_305_fu_2358(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_304_fu_2354(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_76\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_311_fu_2382(0),
      I1 => inputBuf_511_V_310_fu_2378(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_309_fu_2374(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_308_fu_2370(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_77\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_315_fu_2398(0),
      I1 => inputBuf_511_V_314_fu_2394(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_313_fu_2390(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_312_fu_2386(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_78\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_319_fu_2414(0),
      I1 => inputBuf_511_V_318_fu_2410(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_317_fu_2406(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_316_fu_2402(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_79\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_291_fu_2302(0),
      I1 => inputBuf_511_V_290_fu_2298(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_289_fu_2294(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_288_fu_2290(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_72\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_295_fu_2318(0),
      I1 => inputBuf_511_V_294_fu_2314(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_293_fu_2310(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_292_fu_2306(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_73\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_299_fu_2334(0),
      I1 => inputBuf_511_V_298_fu_2330(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_297_fu_2326(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_296_fu_2322(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_74\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_303_fu_2350(0),
      I1 => inputBuf_511_V_302_fu_2346(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_301_fu_2342(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_300_fu_2338(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_75\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_3\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_2\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_1\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_0\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_0\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_275_fu_2238(0),
      I1 => inputBuf_511_V_274_fu_2234(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_273_fu_2230(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_272_fu_2226(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_68\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_279_fu_2254(0),
      I1 => inputBuf_511_V_278_fu_2250(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_277_fu_2246(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_276_fu_2242(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_69\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_283_fu_2270(0),
      I1 => inputBuf_511_V_282_fu_2266(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_281_fu_2262(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_280_fu_2258(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_70\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_287_fu_2286(0),
      I1 => inputBuf_511_V_286_fu_2282(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_285_fu_2278(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_284_fu_2274(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_71\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_259_fu_2174(0),
      I1 => inputBuf_511_V_258_fu_2170(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_257_fu_2166(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_256_fu_2162(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_64\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_263_fu_2190(0),
      I1 => inputBuf_511_V_262_fu_2186(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_261_fu_2182(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_260_fu_2178(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_65\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_267_fu_2206(0),
      I1 => inputBuf_511_V_266_fu_2202(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_265_fu_2198(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_264_fu_2194(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_66\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_271_fu_2222(0),
      I1 => inputBuf_511_V_270_fu_2218(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_269_fu_2214(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_268_fu_2210(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_67\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_371_fu_2622(0),
      I1 => inputBuf_511_V_370_fu_2618(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_369_fu_2614(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_368_fu_2610(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_92\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_375_fu_2638(0),
      I1 => inputBuf_511_V_374_fu_2634(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_373_fu_2630(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_372_fu_2626(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_93\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_7\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_6\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_5\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_4\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_1\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_379_fu_2654(0),
      I1 => inputBuf_511_V_378_fu_2650(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_377_fu_2646(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_376_fu_2642(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_94\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_383_fu_2670(0),
      I1 => inputBuf_511_V_382_fu_2666(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_381_fu_2662(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_380_fu_2658(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_95\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_355_fu_2558(0),
      I1 => inputBuf_511_V_354_fu_2554(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_353_fu_2550(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_352_fu_2546(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_88\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_359_fu_2574(0),
      I1 => inputBuf_511_V_358_fu_2570(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_357_fu_2566(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_356_fu_2562(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_89\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_363_fu_2590(0),
      I1 => inputBuf_511_V_362_fu_2586(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_361_fu_2582(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_360_fu_2578(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_90\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_367_fu_2606(0),
      I1 => inputBuf_511_V_366_fu_2602(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_365_fu_2598(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_364_fu_2594(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_91\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_339_fu_2494(0),
      I1 => inputBuf_511_V_338_fu_2490(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_337_fu_2486(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_336_fu_2482(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_84\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_343_fu_2510(0),
      I1 => inputBuf_511_V_342_fu_2506(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_341_fu_2502(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_340_fu_2498(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_85\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_347_fu_2526(0),
      I1 => inputBuf_511_V_346_fu_2522(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_345_fu_2518(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_344_fu_2514(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_86\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_351_fu_2542(0),
      I1 => inputBuf_511_V_350_fu_2538(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_349_fu_2534(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_348_fu_2530(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_87\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_11\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_10\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_9\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_8\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_2\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_323_fu_2430(0),
      I1 => inputBuf_511_V_322_fu_2426(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_321_fu_2422(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_320_fu_2418(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_80\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_327_fu_2446(0),
      I1 => inputBuf_511_V_326_fu_2442(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_325_fu_2438(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_324_fu_2434(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_81\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_331_fu_2462(0),
      I1 => inputBuf_511_V_330_fu_2458(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_329_fu_2454(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_328_fu_2450(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_82\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_335_fu_2478(0),
      I1 => inputBuf_511_V_334_fu_2474(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_333_fu_2470(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_332_fu_2466(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_83\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_435_fu_2878(0),
      I1 => inputBuf_511_V_434_fu_2874(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_433_fu_2870(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_432_fu_2866(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_108\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_439_fu_2894(0),
      I1 => inputBuf_511_V_438_fu_2890(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_437_fu_2886(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_436_fu_2882(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_109\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_443_fu_2910(0),
      I1 => inputBuf_511_V_442_fu_2906(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_441_fu_2902(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_440_fu_2898(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_110\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_447_fu_2926(0),
      I1 => inputBuf_511_V_446_fu_2922(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_445_fu_2918(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_444_fu_2914(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_111\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_419_fu_2814(0),
      I1 => inputBuf_511_V_418_fu_2810(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_417_fu_2806(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_416_fu_2802(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_104\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_423_fu_2830(0),
      I1 => inputBuf_511_V_422_fu_2826(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_421_fu_2822(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_420_fu_2818(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_105\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_15\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_14\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_13\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_12\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_3\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_427_fu_2846(0),
      I1 => inputBuf_511_V_426_fu_2842(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_425_fu_2838(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_424_fu_2834(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_106\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_431_fu_2862(0),
      I1 => inputBuf_511_V_430_fu_2858(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_429_fu_2854(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_428_fu_2850(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_107\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_403_fu_2750(0),
      I1 => inputBuf_511_V_402_fu_2746(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_401_fu_2742(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_400_fu_2738(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_100\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_407_fu_2766(0),
      I1 => inputBuf_511_V_406_fu_2762(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_405_fu_2758(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_404_fu_2754(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_101\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_411_fu_2782(0),
      I1 => inputBuf_511_V_410_fu_2778(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_409_fu_2774(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_408_fu_2770(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_102\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_415_fu_2798(0),
      I1 => inputBuf_511_V_414_fu_2794(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_413_fu_2790(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_412_fu_2786(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_103\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_387_fu_2686(0),
      I1 => inputBuf_511_V_386_fu_2682(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_385_fu_2678(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_384_fu_2674(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_96\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_391_fu_2702(0),
      I1 => inputBuf_511_V_390_fu_2698(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_389_fu_2694(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_388_fu_2690(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_97\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_395_fu_2718(0),
      I1 => inputBuf_511_V_394_fu_2714(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_393_fu_2710(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_392_fu_2706(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_98\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_399_fu_2734(0),
      I1 => inputBuf_511_V_398_fu_2730(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_397_fu_2726(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_396_fu_2722(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_99\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_499_fu_3134(0),
      I1 => inputBuf_511_V_498_fu_3130(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_497_fu_3126(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_496_fu_3122(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_124\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_503_fu_3150(0),
      I1 => inputBuf_511_V_502_fu_3146(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_501_fu_3142(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_500_fu_3138(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_125\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_507_fu_3166(0),
      I1 => inputBuf_511_V_506_fu_3162(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_505_fu_3158(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_504_fu_3154(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_126\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_511_fu_3182(0),
      I1 => inputBuf_511_V_510_fu_3178(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_509_fu_3174(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_508_fu_3170(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_127\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_483_fu_3070(0),
      I1 => inputBuf_511_V_482_fu_3066(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_481_fu_3062(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_480_fu_3058(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_120\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_487_fu_3086(0),
      I1 => inputBuf_511_V_486_fu_3082(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_485_fu_3078(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_484_fu_3074(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_121\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_491_fu_3102(0),
      I1 => inputBuf_511_V_490_fu_3098(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_489_fu_3094(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_488_fu_3090(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_122\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_495_fu_3118(0),
      I1 => inputBuf_511_V_494_fu_3114(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_493_fu_3110(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_492_fu_3106(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_123\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_467_fu_3006(0),
      I1 => inputBuf_511_V_466_fu_3002(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_465_fu_2998(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_464_fu_2994(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_116\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_471_fu_3022(0),
      I1 => inputBuf_511_V_470_fu_3018(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_469_fu_3014(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_468_fu_3010(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_117\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_475_fu_3038(0),
      I1 => inputBuf_511_V_474_fu_3034(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_473_fu_3030(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_472_fu_3026(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_118\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_479_fu_3054(0),
      I1 => inputBuf_511_V_478_fu_3050(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_477_fu_3046(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_476_fu_3042(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_119\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_451_fu_2942(0),
      I1 => inputBuf_511_V_450_fu_2938(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_449_fu_2934(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_448_fu_2930(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_112\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_455_fu_2958(0),
      I1 => inputBuf_511_V_454_fu_2954(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_453_fu_2950(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_452_fu_2946(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_113\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_459_fu_2974(0),
      I1 => inputBuf_511_V_458_fu_2970(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_457_fu_2966(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_456_fu_2962(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_114\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_463_fu_2990(0),
      I1 => inputBuf_511_V_462_fu_2986(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_461_fu_2982(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_460_fu_2978(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_115\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_51_fu_1342(0),
      I1 => inputBuf_511_V_50_fu_1338(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_49_fu_1334(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_48_fu_1330(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_12\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_55_fu_1358(0),
      I1 => inputBuf_511_V_54_fu_1354(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_53_fu_1350(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_52_fu_1346(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_13\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_59_fu_1374(0),
      I1 => inputBuf_511_V_58_fu_1370(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_57_fu_1366(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_56_fu_1362(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_14\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_63_fu_1390(0),
      I1 => inputBuf_511_V_62_fu_1386(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_61_fu_1382(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_60_fu_1378(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_15\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_35_fu_1278(0),
      I1 => inputBuf_511_V_34_fu_1274(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_33_fu_1270(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_32_fu_1266(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_8\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_39_fu_1294(0),
      I1 => inputBuf_511_V_38_fu_1290(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_37_fu_1286(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_36_fu_1282(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_9\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_43_fu_1310(0),
      I1 => inputBuf_511_V_42_fu_1306(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_41_fu_1302(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_40_fu_1298(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_10\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_47_fu_1326(0),
      I1 => inputBuf_511_V_46_fu_1322(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_45_fu_1318(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_44_fu_1314(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_11\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_19_fu_1214(0),
      I1 => inputBuf_511_V_18_fu_1210(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_17_fu_1206(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_16_fu_1202(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_4\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_23_fu_1230(0),
      I1 => inputBuf_511_V_22_fu_1226(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_21_fu_1222(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_20_fu_1218(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_5\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_27_fu_1246(0),
      I1 => inputBuf_511_V_26_fu_1242(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_25_fu_1238(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_24_fu_1234(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_6\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_31_fu_1262(0),
      I1 => inputBuf_511_V_30_fu_1258(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_29_fu_1254(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_28_fu_1250(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_7\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_3_fu_1150(0),
      I1 => inputBuf_511_V_2_fu_1146(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_1_fu_1142(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_fu_1138(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_0\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_7_fu_1166(0),
      I1 => inputBuf_511_V_6_fu_1162(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_5_fu_1158(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_4_fu_1154(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_1\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_11_fu_1182(0),
      I1 => inputBuf_511_V_10_fu_1178(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_9_fu_1174(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_8_fu_1170(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_2\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_15_fu_1198(0),
      I1 => inputBuf_511_V_14_fu_1194(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_13_fu_1190(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_12_fu_1186(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_3\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_115_fu_1598(0),
      I1 => inputBuf_511_V_114_fu_1594(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_113_fu_1590(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_112_fu_1586(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_28\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_119_fu_1614(0),
      I1 => inputBuf_511_V_118_fu_1610(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_117_fu_1606(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_116_fu_1602(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_29\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_123_fu_1630(0),
      I1 => inputBuf_511_V_122_fu_1626(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_121_fu_1622(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_120_fu_1618(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_30\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_127_fu_1646(0),
      I1 => inputBuf_511_V_126_fu_1642(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_125_fu_1638(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_124_fu_1634(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_31\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_99_fu_1534(0),
      I1 => inputBuf_511_V_98_fu_1530(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_97_fu_1526(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_96_fu_1522(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_24\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_103_fu_1550(0),
      I1 => inputBuf_511_V_102_fu_1546(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_101_fu_1542(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_100_fu_1538(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_25\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_107_fu_1566(0),
      I1 => inputBuf_511_V_106_fu_1562(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_105_fu_1558(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_104_fu_1554(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_26\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_111_fu_1582(0),
      I1 => inputBuf_511_V_110_fu_1578(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_109_fu_1574(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_108_fu_1570(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_27\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_83_fu_1470(0),
      I1 => inputBuf_511_V_82_fu_1466(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_81_fu_1462(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_80_fu_1458(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_20\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_87_fu_1486(0),
      I1 => inputBuf_511_V_86_fu_1482(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_85_fu_1478(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_84_fu_1474(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_21\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_91_fu_1502(0),
      I1 => inputBuf_511_V_90_fu_1498(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_89_fu_1494(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_88_fu_1490(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_22\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_95_fu_1518(0),
      I1 => inputBuf_511_V_94_fu_1514(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_93_fu_1510(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_92_fu_1506(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_23\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_67_fu_1406(0),
      I1 => inputBuf_511_V_66_fu_1402(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_65_fu_1398(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_64_fu_1394(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_16\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_71_fu_1422(0),
      I1 => inputBuf_511_V_70_fu_1418(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_69_fu_1414(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_68_fu_1410(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_17\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_75_fu_1438(0),
      I1 => inputBuf_511_V_74_fu_1434(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_73_fu_1430(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_72_fu_1426(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_18\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_79_fu_1454(0),
      I1 => inputBuf_511_V_78_fu_1450(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_77_fu_1446(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_76_fu_1442(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_19\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_179_fu_1854(0),
      I1 => inputBuf_511_V_178_fu_1850(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_177_fu_1846(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_176_fu_1842(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_44\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_183_fu_1870(0),
      I1 => inputBuf_511_V_182_fu_1866(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_181_fu_1862(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_180_fu_1858(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_45\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_187_fu_1886(0),
      I1 => inputBuf_511_V_186_fu_1882(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_185_fu_1878(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_184_fu_1874(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_46\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_191_fu_1902(0),
      I1 => inputBuf_511_V_190_fu_1898(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_189_fu_1894(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_188_fu_1890(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_47\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_163_fu_1790(0),
      I1 => inputBuf_511_V_162_fu_1786(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_161_fu_1782(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_160_fu_1778(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_40\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_167_fu_1806(0),
      I1 => inputBuf_511_V_166_fu_1802(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_165_fu_1798(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_164_fu_1794(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_41\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_171_fu_1822(0),
      I1 => inputBuf_511_V_170_fu_1818(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_169_fu_1814(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_168_fu_1810(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_42\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_175_fu_1838(0),
      I1 => inputBuf_511_V_174_fu_1834(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_173_fu_1830(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_172_fu_1826(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_43\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_147_fu_1726(0),
      I1 => inputBuf_511_V_146_fu_1722(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_145_fu_1718(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_144_fu_1714(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_36\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_151_fu_1742(0),
      I1 => inputBuf_511_V_150_fu_1738(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_149_fu_1734(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_148_fu_1730(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_37\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_155_fu_1758(0),
      I1 => inputBuf_511_V_154_fu_1754(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_153_fu_1750(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_152_fu_1746(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_38\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_159_fu_1774(0),
      I1 => inputBuf_511_V_158_fu_1770(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_157_fu_1766(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_156_fu_1762(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_39\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_131_fu_1662(0),
      I1 => inputBuf_511_V_130_fu_1658(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_129_fu_1654(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_128_fu_1650(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_32\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_135_fu_1678(0),
      I1 => inputBuf_511_V_134_fu_1674(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_133_fu_1670(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_132_fu_1666(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_33\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_139_fu_1694(0),
      I1 => inputBuf_511_V_138_fu_1690(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_137_fu_1686(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_136_fu_1682(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_34\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_143_fu_1710(0),
      I1 => inputBuf_511_V_142_fu_1706(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_141_fu_1702(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_140_fu_1698(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_35\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_243_fu_2110(0),
      I1 => inputBuf_511_V_242_fu_2106(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_241_fu_2102(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_240_fu_2098(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_60\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_247_fu_2126(0),
      I1 => inputBuf_511_V_246_fu_2122(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_245_fu_2118(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_244_fu_2114(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_61\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_251_fu_2142(0),
      I1 => inputBuf_511_V_250_fu_2138(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_249_fu_2134(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_248_fu_2130(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_62\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_255_fu_2158(0),
      I1 => inputBuf_511_V_254_fu_2154(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_253_fu_2150(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_252_fu_2146(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_63\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_227_fu_2046(0),
      I1 => inputBuf_511_V_226_fu_2042(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_225_fu_2038(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_224_fu_2034(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_56\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_231_fu_2062(0),
      I1 => inputBuf_511_V_230_fu_2058(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_229_fu_2054(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_228_fu_2050(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_57\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_235_fu_2078(0),
      I1 => inputBuf_511_V_234_fu_2074(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_233_fu_2070(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_232_fu_2066(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_58\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_239_fu_2094(0),
      I1 => inputBuf_511_V_238_fu_2090(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_237_fu_2086(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_236_fu_2082(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_59\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_211_fu_1982(0),
      I1 => inputBuf_511_V_210_fu_1978(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_209_fu_1974(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_208_fu_1970(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_52\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_215_fu_1998(0),
      I1 => inputBuf_511_V_214_fu_1994(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_213_fu_1990(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_212_fu_1986(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_53\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_219_fu_2014(0),
      I1 => inputBuf_511_V_218_fu_2010(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_217_fu_2006(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_216_fu_2002(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_54\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_223_fu_2030(0),
      I1 => inputBuf_511_V_222_fu_2026(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_221_fu_2022(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_220_fu_2018(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_55\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_195_fu_1918(0),
      I1 => inputBuf_511_V_194_fu_1914(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_193_fu_1910(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_192_fu_1906(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_48\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_199_fu_1934(0),
      I1 => inputBuf_511_V_198_fu_1930(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_197_fu_1926(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_196_fu_1922(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_49\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_203_fu_1950(0),
      I1 => inputBuf_511_V_202_fu_1946(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_201_fu_1942(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_200_fu_1938(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_50\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_207_fu_1966(0),
      I1 => inputBuf_511_V_206_fu_1962(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_205_fu_1958(0),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_204_fu_1954(0),
      O => \StreamingFCLayer_bkb_U1/mux_2_51\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_19\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_18\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_17\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_16\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_4\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_23\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_22\(0),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_21\(0),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_20\(0),
      O => \StreamingFCLayer_bkb_U1/mux_6_5\(0)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\,
      I1 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      I2 => \StreamingFCLayer_bkb_U1/mux_8_1\(1),
      I3 => sf_1_fu_1134_reg(8),
      I4 => \StreamingFCLayer_bkb_U1/mux_8_0\(1),
      I5 => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_27\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_26\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_25\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_24\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_6\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_31\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_30\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_29\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_28\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_7\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_307_fu_2366(1),
      I1 => inputBuf_511_V_306_fu_2362(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_305_fu_2358(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_304_fu_2354(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_76\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_311_fu_2382(1),
      I1 => inputBuf_511_V_310_fu_2378(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_309_fu_2374(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_308_fu_2370(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_77\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_315_fu_2398(1),
      I1 => inputBuf_511_V_314_fu_2394(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_313_fu_2390(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_312_fu_2386(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_78\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_319_fu_2414(1),
      I1 => inputBuf_511_V_318_fu_2410(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_317_fu_2406(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_316_fu_2402(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_79\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_291_fu_2302(1),
      I1 => inputBuf_511_V_290_fu_2298(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_289_fu_2294(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_288_fu_2290(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_72\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_295_fu_2318(1),
      I1 => inputBuf_511_V_294_fu_2314(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_293_fu_2310(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_292_fu_2306(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_73\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_299_fu_2334(1),
      I1 => inputBuf_511_V_298_fu_2330(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_297_fu_2326(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_296_fu_2322(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_74\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_303_fu_2350(1),
      I1 => inputBuf_511_V_302_fu_2346(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_301_fu_2342(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_300_fu_2338(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_75\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_3\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_2\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_1\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_0\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_0\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_275_fu_2238(1),
      I1 => inputBuf_511_V_274_fu_2234(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_273_fu_2230(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_272_fu_2226(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_68\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_279_fu_2254(1),
      I1 => inputBuf_511_V_278_fu_2250(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_277_fu_2246(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_276_fu_2242(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_69\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_283_fu_2270(1),
      I1 => inputBuf_511_V_282_fu_2266(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_281_fu_2262(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_280_fu_2258(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_70\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_287_fu_2286(1),
      I1 => inputBuf_511_V_286_fu_2282(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_285_fu_2278(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_284_fu_2274(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_71\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_259_fu_2174(1),
      I1 => inputBuf_511_V_258_fu_2170(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_257_fu_2166(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_256_fu_2162(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_64\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_263_fu_2190(1),
      I1 => inputBuf_511_V_262_fu_2186(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_261_fu_2182(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_260_fu_2178(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_65\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_267_fu_2206(1),
      I1 => inputBuf_511_V_266_fu_2202(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_265_fu_2198(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_264_fu_2194(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_66\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_271_fu_2222(1),
      I1 => inputBuf_511_V_270_fu_2218(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_269_fu_2214(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_268_fu_2210(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_67\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_371_fu_2622(1),
      I1 => inputBuf_511_V_370_fu_2618(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_369_fu_2614(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_368_fu_2610(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_92\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_375_fu_2638(1),
      I1 => inputBuf_511_V_374_fu_2634(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_373_fu_2630(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_372_fu_2626(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_93\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_7\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_6\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_5\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_4\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_1\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_379_fu_2654(1),
      I1 => inputBuf_511_V_378_fu_2650(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_377_fu_2646(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_376_fu_2642(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_94\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_383_fu_2670(1),
      I1 => inputBuf_511_V_382_fu_2666(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_381_fu_2662(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_380_fu_2658(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_95\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_355_fu_2558(1),
      I1 => inputBuf_511_V_354_fu_2554(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_353_fu_2550(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_352_fu_2546(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_88\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_359_fu_2574(1),
      I1 => inputBuf_511_V_358_fu_2570(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_357_fu_2566(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_356_fu_2562(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_89\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_363_fu_2590(1),
      I1 => inputBuf_511_V_362_fu_2586(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_361_fu_2582(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_360_fu_2578(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_90\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_367_fu_2606(1),
      I1 => inputBuf_511_V_366_fu_2602(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_365_fu_2598(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_364_fu_2594(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_91\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_339_fu_2494(1),
      I1 => inputBuf_511_V_338_fu_2490(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_337_fu_2486(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_336_fu_2482(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_84\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_343_fu_2510(1),
      I1 => inputBuf_511_V_342_fu_2506(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_341_fu_2502(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_340_fu_2498(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_85\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_347_fu_2526(1),
      I1 => inputBuf_511_V_346_fu_2522(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_345_fu_2518(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_344_fu_2514(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_86\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_351_fu_2542(1),
      I1 => inputBuf_511_V_350_fu_2538(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_349_fu_2534(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_348_fu_2530(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_87\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_11\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_10\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_9\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_8\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_2\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_323_fu_2430(1),
      I1 => inputBuf_511_V_322_fu_2426(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_321_fu_2422(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_320_fu_2418(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_80\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_327_fu_2446(1),
      I1 => inputBuf_511_V_326_fu_2442(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_325_fu_2438(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_324_fu_2434(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_81\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_331_fu_2462(1),
      I1 => inputBuf_511_V_330_fu_2458(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_329_fu_2454(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_328_fu_2450(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_82\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_335_fu_2478(1),
      I1 => inputBuf_511_V_334_fu_2474(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_333_fu_2470(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_332_fu_2466(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_83\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_435_fu_2878(1),
      I1 => inputBuf_511_V_434_fu_2874(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_433_fu_2870(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_432_fu_2866(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_108\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_439_fu_2894(1),
      I1 => inputBuf_511_V_438_fu_2890(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_437_fu_2886(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_436_fu_2882(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_109\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_443_fu_2910(1),
      I1 => inputBuf_511_V_442_fu_2906(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_441_fu_2902(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_440_fu_2898(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_110\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_447_fu_2926(1),
      I1 => inputBuf_511_V_446_fu_2922(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_445_fu_2918(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_444_fu_2914(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_111\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_419_fu_2814(1),
      I1 => inputBuf_511_V_418_fu_2810(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_417_fu_2806(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_416_fu_2802(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_104\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_423_fu_2830(1),
      I1 => inputBuf_511_V_422_fu_2826(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_421_fu_2822(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_420_fu_2818(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_105\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_15\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_14\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_13\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_12\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_3\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_427_fu_2846(1),
      I1 => inputBuf_511_V_426_fu_2842(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_425_fu_2838(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_424_fu_2834(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_106\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_431_fu_2862(1),
      I1 => inputBuf_511_V_430_fu_2858(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_429_fu_2854(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_428_fu_2850(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_107\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_403_fu_2750(1),
      I1 => inputBuf_511_V_402_fu_2746(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_401_fu_2742(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_400_fu_2738(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_100\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_407_fu_2766(1),
      I1 => inputBuf_511_V_406_fu_2762(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_405_fu_2758(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_404_fu_2754(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_101\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_411_fu_2782(1),
      I1 => inputBuf_511_V_410_fu_2778(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_409_fu_2774(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_408_fu_2770(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_102\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_415_fu_2798(1),
      I1 => inputBuf_511_V_414_fu_2794(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_413_fu_2790(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_412_fu_2786(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_103\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_387_fu_2686(1),
      I1 => inputBuf_511_V_386_fu_2682(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_385_fu_2678(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_384_fu_2674(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_96\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_391_fu_2702(1),
      I1 => inputBuf_511_V_390_fu_2698(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_389_fu_2694(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_388_fu_2690(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_97\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_395_fu_2718(1),
      I1 => inputBuf_511_V_394_fu_2714(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_393_fu_2710(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_392_fu_2706(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_98\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_399_fu_2734(1),
      I1 => inputBuf_511_V_398_fu_2730(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_397_fu_2726(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_396_fu_2722(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_99\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_499_fu_3134(1),
      I1 => inputBuf_511_V_498_fu_3130(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_497_fu_3126(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_496_fu_3122(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_124\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_503_fu_3150(1),
      I1 => inputBuf_511_V_502_fu_3146(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_501_fu_3142(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_500_fu_3138(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_125\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_507_fu_3166(1),
      I1 => inputBuf_511_V_506_fu_3162(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_505_fu_3158(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_504_fu_3154(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_126\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_511_fu_3182(1),
      I1 => inputBuf_511_V_510_fu_3178(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_509_fu_3174(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_508_fu_3170(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_127\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_483_fu_3070(1),
      I1 => inputBuf_511_V_482_fu_3066(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_481_fu_3062(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_480_fu_3058(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_120\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_487_fu_3086(1),
      I1 => inputBuf_511_V_486_fu_3082(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_485_fu_3078(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_484_fu_3074(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_121\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_491_fu_3102(1),
      I1 => inputBuf_511_V_490_fu_3098(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_489_fu_3094(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_488_fu_3090(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_122\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_495_fu_3118(1),
      I1 => inputBuf_511_V_494_fu_3114(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_493_fu_3110(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_492_fu_3106(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_123\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_467_fu_3006(1),
      I1 => inputBuf_511_V_466_fu_3002(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_465_fu_2998(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_464_fu_2994(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_116\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_471_fu_3022(1),
      I1 => inputBuf_511_V_470_fu_3018(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_469_fu_3014(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_468_fu_3010(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_117\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_475_fu_3038(1),
      I1 => inputBuf_511_V_474_fu_3034(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_473_fu_3030(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_472_fu_3026(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_118\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_479_fu_3054(1),
      I1 => inputBuf_511_V_478_fu_3050(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_477_fu_3046(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_476_fu_3042(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_119\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_451_fu_2942(1),
      I1 => inputBuf_511_V_450_fu_2938(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_449_fu_2934(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_448_fu_2930(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_112\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_455_fu_2958(1),
      I1 => inputBuf_511_V_454_fu_2954(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_453_fu_2950(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_452_fu_2946(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_113\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_459_fu_2974(1),
      I1 => inputBuf_511_V_458_fu_2970(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_457_fu_2966(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_456_fu_2962(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_114\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_463_fu_2990(1),
      I1 => inputBuf_511_V_462_fu_2986(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_461_fu_2982(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_460_fu_2978(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_115\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_51_fu_1342(1),
      I1 => inputBuf_511_V_50_fu_1338(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_49_fu_1334(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_48_fu_1330(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_12\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_55_fu_1358(1),
      I1 => inputBuf_511_V_54_fu_1354(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_53_fu_1350(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_52_fu_1346(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_13\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_59_fu_1374(1),
      I1 => inputBuf_511_V_58_fu_1370(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_57_fu_1366(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_56_fu_1362(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_14\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_63_fu_1390(1),
      I1 => inputBuf_511_V_62_fu_1386(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_61_fu_1382(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_60_fu_1378(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_15\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_35_fu_1278(1),
      I1 => inputBuf_511_V_34_fu_1274(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_33_fu_1270(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_32_fu_1266(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_8\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_39_fu_1294(1),
      I1 => inputBuf_511_V_38_fu_1290(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_37_fu_1286(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_36_fu_1282(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_9\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_43_fu_1310(1),
      I1 => inputBuf_511_V_42_fu_1306(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_41_fu_1302(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_40_fu_1298(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_10\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_47_fu_1326(1),
      I1 => inputBuf_511_V_46_fu_1322(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_45_fu_1318(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_44_fu_1314(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_11\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_19_fu_1214(1),
      I1 => inputBuf_511_V_18_fu_1210(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_17_fu_1206(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_16_fu_1202(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_4\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_23_fu_1230(1),
      I1 => inputBuf_511_V_22_fu_1226(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_21_fu_1222(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_20_fu_1218(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_5\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_27_fu_1246(1),
      I1 => inputBuf_511_V_26_fu_1242(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_25_fu_1238(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_24_fu_1234(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_6\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_31_fu_1262(1),
      I1 => inputBuf_511_V_30_fu_1258(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_29_fu_1254(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_28_fu_1250(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_7\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_3_fu_1150(1),
      I1 => inputBuf_511_V_2_fu_1146(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_1_fu_1142(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_fu_1138(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_0\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_7_fu_1166(1),
      I1 => inputBuf_511_V_6_fu_1162(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_5_fu_1158(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_4_fu_1154(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_1\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_11_fu_1182(1),
      I1 => inputBuf_511_V_10_fu_1178(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_9_fu_1174(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_8_fu_1170(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_2\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_15_fu_1198(1),
      I1 => inputBuf_511_V_14_fu_1194(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_13_fu_1190(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_12_fu_1186(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_3\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_115_fu_1598(1),
      I1 => inputBuf_511_V_114_fu_1594(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_113_fu_1590(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_112_fu_1586(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_28\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_119_fu_1614(1),
      I1 => inputBuf_511_V_118_fu_1610(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_117_fu_1606(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_116_fu_1602(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_29\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_123_fu_1630(1),
      I1 => inputBuf_511_V_122_fu_1626(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_121_fu_1622(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_120_fu_1618(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_30\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_127_fu_1646(1),
      I1 => inputBuf_511_V_126_fu_1642(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_125_fu_1638(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_124_fu_1634(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_31\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_99_fu_1534(1),
      I1 => inputBuf_511_V_98_fu_1530(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_97_fu_1526(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_96_fu_1522(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_24\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_103_fu_1550(1),
      I1 => inputBuf_511_V_102_fu_1546(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_101_fu_1542(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_100_fu_1538(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_25\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_107_fu_1566(1),
      I1 => inputBuf_511_V_106_fu_1562(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_105_fu_1558(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_104_fu_1554(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_26\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_111_fu_1582(1),
      I1 => inputBuf_511_V_110_fu_1578(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_109_fu_1574(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_108_fu_1570(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_27\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_83_fu_1470(1),
      I1 => inputBuf_511_V_82_fu_1466(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_81_fu_1462(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_80_fu_1458(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_20\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_87_fu_1486(1),
      I1 => inputBuf_511_V_86_fu_1482(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_85_fu_1478(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_84_fu_1474(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_21\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_91_fu_1502(1),
      I1 => inputBuf_511_V_90_fu_1498(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_89_fu_1494(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_88_fu_1490(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_22\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_95_fu_1518(1),
      I1 => inputBuf_511_V_94_fu_1514(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_93_fu_1510(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_92_fu_1506(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_23\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_67_fu_1406(1),
      I1 => inputBuf_511_V_66_fu_1402(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_65_fu_1398(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_64_fu_1394(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_16\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_71_fu_1422(1),
      I1 => inputBuf_511_V_70_fu_1418(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_69_fu_1414(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_68_fu_1410(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_17\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_75_fu_1438(1),
      I1 => inputBuf_511_V_74_fu_1434(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_73_fu_1430(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_72_fu_1426(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_18\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_79_fu_1454(1),
      I1 => inputBuf_511_V_78_fu_1450(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_77_fu_1446(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_76_fu_1442(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_19\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_179_fu_1854(1),
      I1 => inputBuf_511_V_178_fu_1850(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_177_fu_1846(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_176_fu_1842(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_44\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_183_fu_1870(1),
      I1 => inputBuf_511_V_182_fu_1866(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_181_fu_1862(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_180_fu_1858(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_45\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_187_fu_1886(1),
      I1 => inputBuf_511_V_186_fu_1882(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_185_fu_1878(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_184_fu_1874(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_46\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_191_fu_1902(1),
      I1 => inputBuf_511_V_190_fu_1898(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_189_fu_1894(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_188_fu_1890(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_47\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_163_fu_1790(1),
      I1 => inputBuf_511_V_162_fu_1786(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_161_fu_1782(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_160_fu_1778(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_40\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_167_fu_1806(1),
      I1 => inputBuf_511_V_166_fu_1802(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_165_fu_1798(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_164_fu_1794(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_41\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_171_fu_1822(1),
      I1 => inputBuf_511_V_170_fu_1818(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_169_fu_1814(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_168_fu_1810(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_42\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_175_fu_1838(1),
      I1 => inputBuf_511_V_174_fu_1834(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_173_fu_1830(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_172_fu_1826(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_43\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_147_fu_1726(1),
      I1 => inputBuf_511_V_146_fu_1722(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_145_fu_1718(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_144_fu_1714(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_36\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_151_fu_1742(1),
      I1 => inputBuf_511_V_150_fu_1738(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_149_fu_1734(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_148_fu_1730(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_37\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_155_fu_1758(1),
      I1 => inputBuf_511_V_154_fu_1754(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_153_fu_1750(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_152_fu_1746(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_38\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_159_fu_1774(1),
      I1 => inputBuf_511_V_158_fu_1770(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_157_fu_1766(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_156_fu_1762(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_39\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_131_fu_1662(1),
      I1 => inputBuf_511_V_130_fu_1658(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_129_fu_1654(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_128_fu_1650(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_32\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_135_fu_1678(1),
      I1 => inputBuf_511_V_134_fu_1674(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_133_fu_1670(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_132_fu_1666(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_33\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_139_fu_1694(1),
      I1 => inputBuf_511_V_138_fu_1690(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_137_fu_1686(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_136_fu_1682(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_34\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_143_fu_1710(1),
      I1 => inputBuf_511_V_142_fu_1706(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_141_fu_1702(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_140_fu_1698(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_35\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_243_fu_2110(1),
      I1 => inputBuf_511_V_242_fu_2106(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_241_fu_2102(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_240_fu_2098(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_60\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_247_fu_2126(1),
      I1 => inputBuf_511_V_246_fu_2122(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_245_fu_2118(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_244_fu_2114(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_61\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_251_fu_2142(1),
      I1 => inputBuf_511_V_250_fu_2138(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_249_fu_2134(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_248_fu_2130(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_62\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_255_fu_2158(1),
      I1 => inputBuf_511_V_254_fu_2154(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_253_fu_2150(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_252_fu_2146(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_63\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_227_fu_2046(1),
      I1 => inputBuf_511_V_226_fu_2042(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_225_fu_2038(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_224_fu_2034(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_56\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_231_fu_2062(1),
      I1 => inputBuf_511_V_230_fu_2058(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_229_fu_2054(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_228_fu_2050(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_57\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_235_fu_2078(1),
      I1 => inputBuf_511_V_234_fu_2074(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_233_fu_2070(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_232_fu_2066(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_58\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_239_fu_2094(1),
      I1 => inputBuf_511_V_238_fu_2090(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_237_fu_2086(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_236_fu_2082(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_59\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_211_fu_1982(1),
      I1 => inputBuf_511_V_210_fu_1978(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_209_fu_1974(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_208_fu_1970(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_52\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_215_fu_1998(1),
      I1 => inputBuf_511_V_214_fu_1994(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_213_fu_1990(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_212_fu_1986(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_53\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_219_fu_2014(1),
      I1 => inputBuf_511_V_218_fu_2010(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_217_fu_2006(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_216_fu_2002(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_54\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_223_fu_2030(1),
      I1 => inputBuf_511_V_222_fu_2026(1),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_221_fu_2022(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_220_fu_2018(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_55\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_195_fu_1918(1),
      I1 => inputBuf_511_V_194_fu_1914(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_193_fu_1910(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_192_fu_1906(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_48\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_199_fu_1934(1),
      I1 => inputBuf_511_V_198_fu_1930(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_197_fu_1926(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_196_fu_1922(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_49\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_203_fu_1950(1),
      I1 => inputBuf_511_V_202_fu_1946(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_201_fu_1942(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_200_fu_1938(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_50\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_207_fu_1966(1),
      I1 => inputBuf_511_V_206_fu_1962(1),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_205_fu_1958(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_204_fu_1954(1),
      O => \StreamingFCLayer_bkb_U1/mux_2_51\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_19\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_18\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_17\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_16\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_4\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_23\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_22\(1),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_21\(1),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_20\(1),
      O => \StreamingFCLayer_bkb_U1/mux_6_5\(1)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\,
      I1 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      I2 => \StreamingFCLayer_bkb_U1/mux_8_1\(2),
      I3 => sf_1_fu_1134_reg(8),
      I4 => \StreamingFCLayer_bkb_U1/mux_8_0\(2),
      I5 => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_27\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_26\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_25\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_24\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_6\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_31\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_30\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_29\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_28\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_7\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_307_fu_2366(2),
      I1 => inputBuf_511_V_306_fu_2362(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_305_fu_2358(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_304_fu_2354(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_76\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_311_fu_2382(2),
      I1 => inputBuf_511_V_310_fu_2378(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_309_fu_2374(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_308_fu_2370(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_77\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_315_fu_2398(2),
      I1 => inputBuf_511_V_314_fu_2394(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_313_fu_2390(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_312_fu_2386(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_78\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_319_fu_2414(2),
      I1 => inputBuf_511_V_318_fu_2410(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_317_fu_2406(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_316_fu_2402(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_79\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_291_fu_2302(2),
      I1 => inputBuf_511_V_290_fu_2298(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_289_fu_2294(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_288_fu_2290(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_72\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_295_fu_2318(2),
      I1 => inputBuf_511_V_294_fu_2314(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_293_fu_2310(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_292_fu_2306(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_73\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_299_fu_2334(2),
      I1 => inputBuf_511_V_298_fu_2330(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_297_fu_2326(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_296_fu_2322(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_74\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_303_fu_2350(2),
      I1 => inputBuf_511_V_302_fu_2346(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_301_fu_2342(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_300_fu_2338(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_75\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_3\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_2\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_1\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_0\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_0\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_275_fu_2238(2),
      I1 => inputBuf_511_V_274_fu_2234(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_273_fu_2230(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_272_fu_2226(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_68\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_279_fu_2254(2),
      I1 => inputBuf_511_V_278_fu_2250(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_277_fu_2246(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_276_fu_2242(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_69\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_283_fu_2270(2),
      I1 => inputBuf_511_V_282_fu_2266(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_281_fu_2262(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_280_fu_2258(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_70\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_287_fu_2286(2),
      I1 => inputBuf_511_V_286_fu_2282(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_285_fu_2278(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_284_fu_2274(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_71\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_259_fu_2174(2),
      I1 => inputBuf_511_V_258_fu_2170(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_257_fu_2166(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_256_fu_2162(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_64\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_263_fu_2190(2),
      I1 => inputBuf_511_V_262_fu_2186(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_261_fu_2182(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_260_fu_2178(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_65\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_267_fu_2206(2),
      I1 => inputBuf_511_V_266_fu_2202(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_265_fu_2198(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_264_fu_2194(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_66\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_271_fu_2222(2),
      I1 => inputBuf_511_V_270_fu_2218(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_269_fu_2214(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_268_fu_2210(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_67\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_371_fu_2622(2),
      I1 => inputBuf_511_V_370_fu_2618(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_369_fu_2614(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_368_fu_2610(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_92\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_375_fu_2638(2),
      I1 => inputBuf_511_V_374_fu_2634(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_373_fu_2630(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_372_fu_2626(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_93\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_7\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_6\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_5\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_4\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_1\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_379_fu_2654(2),
      I1 => inputBuf_511_V_378_fu_2650(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_377_fu_2646(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_376_fu_2642(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_94\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_383_fu_2670(2),
      I1 => inputBuf_511_V_382_fu_2666(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_381_fu_2662(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_380_fu_2658(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_95\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_355_fu_2558(2),
      I1 => inputBuf_511_V_354_fu_2554(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_353_fu_2550(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_352_fu_2546(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_88\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_359_fu_2574(2),
      I1 => inputBuf_511_V_358_fu_2570(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_357_fu_2566(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_356_fu_2562(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_89\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_363_fu_2590(2),
      I1 => inputBuf_511_V_362_fu_2586(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_361_fu_2582(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_360_fu_2578(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_90\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_367_fu_2606(2),
      I1 => inputBuf_511_V_366_fu_2602(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_365_fu_2598(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_364_fu_2594(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_91\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_339_fu_2494(2),
      I1 => inputBuf_511_V_338_fu_2490(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_337_fu_2486(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_336_fu_2482(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_84\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_343_fu_2510(2),
      I1 => inputBuf_511_V_342_fu_2506(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_341_fu_2502(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_340_fu_2498(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_85\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_347_fu_2526(2),
      I1 => inputBuf_511_V_346_fu_2522(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_345_fu_2518(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_344_fu_2514(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_86\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_351_fu_2542(2),
      I1 => inputBuf_511_V_350_fu_2538(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_349_fu_2534(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_348_fu_2530(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_87\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_11\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_10\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_9\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_8\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_2\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_323_fu_2430(2),
      I1 => inputBuf_511_V_322_fu_2426(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_321_fu_2422(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_320_fu_2418(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_80\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_327_fu_2446(2),
      I1 => inputBuf_511_V_326_fu_2442(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_325_fu_2438(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_324_fu_2434(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_81\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_331_fu_2462(2),
      I1 => inputBuf_511_V_330_fu_2458(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_329_fu_2454(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_328_fu_2450(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_82\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_335_fu_2478(2),
      I1 => inputBuf_511_V_334_fu_2474(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_333_fu_2470(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_332_fu_2466(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_83\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_435_fu_2878(2),
      I1 => inputBuf_511_V_434_fu_2874(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_433_fu_2870(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_432_fu_2866(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_108\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_439_fu_2894(2),
      I1 => inputBuf_511_V_438_fu_2890(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_437_fu_2886(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_436_fu_2882(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_109\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_443_fu_2910(2),
      I1 => inputBuf_511_V_442_fu_2906(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_441_fu_2902(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_440_fu_2898(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_110\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_447_fu_2926(2),
      I1 => inputBuf_511_V_446_fu_2922(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_445_fu_2918(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_444_fu_2914(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_111\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_419_fu_2814(2),
      I1 => inputBuf_511_V_418_fu_2810(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_417_fu_2806(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_416_fu_2802(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_104\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_423_fu_2830(2),
      I1 => inputBuf_511_V_422_fu_2826(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_421_fu_2822(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_420_fu_2818(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_105\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_15\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_14\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_13\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_12\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_3\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_427_fu_2846(2),
      I1 => inputBuf_511_V_426_fu_2842(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_425_fu_2838(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_424_fu_2834(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_106\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_431_fu_2862(2),
      I1 => inputBuf_511_V_430_fu_2858(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_429_fu_2854(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_428_fu_2850(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_107\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_403_fu_2750(2),
      I1 => inputBuf_511_V_402_fu_2746(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_401_fu_2742(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_400_fu_2738(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_100\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_407_fu_2766(2),
      I1 => inputBuf_511_V_406_fu_2762(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_405_fu_2758(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_404_fu_2754(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_101\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_411_fu_2782(2),
      I1 => inputBuf_511_V_410_fu_2778(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_409_fu_2774(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_408_fu_2770(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_102\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_415_fu_2798(2),
      I1 => inputBuf_511_V_414_fu_2794(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_413_fu_2790(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_412_fu_2786(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_103\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_387_fu_2686(2),
      I1 => inputBuf_511_V_386_fu_2682(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_385_fu_2678(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_384_fu_2674(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_96\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_391_fu_2702(2),
      I1 => inputBuf_511_V_390_fu_2698(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_389_fu_2694(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_388_fu_2690(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_97\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_395_fu_2718(2),
      I1 => inputBuf_511_V_394_fu_2714(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_393_fu_2710(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_392_fu_2706(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_98\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_399_fu_2734(2),
      I1 => inputBuf_511_V_398_fu_2730(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_397_fu_2726(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_396_fu_2722(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_99\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_499_fu_3134(2),
      I1 => inputBuf_511_V_498_fu_3130(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_497_fu_3126(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_496_fu_3122(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_124\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_503_fu_3150(2),
      I1 => inputBuf_511_V_502_fu_3146(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_501_fu_3142(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_500_fu_3138(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_125\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_507_fu_3166(2),
      I1 => inputBuf_511_V_506_fu_3162(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_505_fu_3158(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_504_fu_3154(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_126\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_511_fu_3182(2),
      I1 => inputBuf_511_V_510_fu_3178(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_509_fu_3174(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_508_fu_3170(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_127\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_483_fu_3070(2),
      I1 => inputBuf_511_V_482_fu_3066(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_481_fu_3062(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_480_fu_3058(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_120\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_487_fu_3086(2),
      I1 => inputBuf_511_V_486_fu_3082(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_485_fu_3078(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_484_fu_3074(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_121\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_491_fu_3102(2),
      I1 => inputBuf_511_V_490_fu_3098(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_489_fu_3094(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_488_fu_3090(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_122\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_495_fu_3118(2),
      I1 => inputBuf_511_V_494_fu_3114(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_493_fu_3110(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_492_fu_3106(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_123\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_467_fu_3006(2),
      I1 => inputBuf_511_V_466_fu_3002(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_465_fu_2998(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_464_fu_2994(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_116\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_471_fu_3022(2),
      I1 => inputBuf_511_V_470_fu_3018(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_469_fu_3014(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_468_fu_3010(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_117\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_475_fu_3038(2),
      I1 => inputBuf_511_V_474_fu_3034(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_473_fu_3030(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_472_fu_3026(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_118\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_479_fu_3054(2),
      I1 => inputBuf_511_V_478_fu_3050(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_477_fu_3046(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_476_fu_3042(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_119\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_451_fu_2942(2),
      I1 => inputBuf_511_V_450_fu_2938(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_449_fu_2934(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_448_fu_2930(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_112\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_455_fu_2958(2),
      I1 => inputBuf_511_V_454_fu_2954(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_453_fu_2950(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_452_fu_2946(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_113\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_459_fu_2974(2),
      I1 => inputBuf_511_V_458_fu_2970(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_457_fu_2966(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_456_fu_2962(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_114\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_463_fu_2990(2),
      I1 => inputBuf_511_V_462_fu_2986(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_461_fu_2982(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_460_fu_2978(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_115\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_51_fu_1342(2),
      I1 => inputBuf_511_V_50_fu_1338(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_49_fu_1334(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_48_fu_1330(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_12\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_55_fu_1358(2),
      I1 => inputBuf_511_V_54_fu_1354(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_53_fu_1350(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_52_fu_1346(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_13\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_59_fu_1374(2),
      I1 => inputBuf_511_V_58_fu_1370(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_57_fu_1366(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_56_fu_1362(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_14\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_63_fu_1390(2),
      I1 => inputBuf_511_V_62_fu_1386(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_61_fu_1382(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_60_fu_1378(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_15\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_35_fu_1278(2),
      I1 => inputBuf_511_V_34_fu_1274(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_33_fu_1270(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_32_fu_1266(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_8\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_39_fu_1294(2),
      I1 => inputBuf_511_V_38_fu_1290(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_37_fu_1286(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_36_fu_1282(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_9\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_43_fu_1310(2),
      I1 => inputBuf_511_V_42_fu_1306(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_41_fu_1302(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_40_fu_1298(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_10\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_47_fu_1326(2),
      I1 => inputBuf_511_V_46_fu_1322(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_45_fu_1318(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_44_fu_1314(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_11\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_19_fu_1214(2),
      I1 => inputBuf_511_V_18_fu_1210(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_17_fu_1206(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_16_fu_1202(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_4\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_23_fu_1230(2),
      I1 => inputBuf_511_V_22_fu_1226(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_21_fu_1222(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_20_fu_1218(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_5\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_27_fu_1246(2),
      I1 => inputBuf_511_V_26_fu_1242(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_25_fu_1238(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_24_fu_1234(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_6\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_31_fu_1262(2),
      I1 => inputBuf_511_V_30_fu_1258(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_29_fu_1254(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_28_fu_1250(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_7\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_3_fu_1150(2),
      I1 => inputBuf_511_V_2_fu_1146(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_1_fu_1142(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_fu_1138(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_0\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_7_fu_1166(2),
      I1 => inputBuf_511_V_6_fu_1162(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_5_fu_1158(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_4_fu_1154(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_1\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_11_fu_1182(2),
      I1 => inputBuf_511_V_10_fu_1178(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_9_fu_1174(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_8_fu_1170(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_2\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_15_fu_1198(2),
      I1 => inputBuf_511_V_14_fu_1194(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_13_fu_1190(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_12_fu_1186(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_3\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_115_fu_1598(2),
      I1 => inputBuf_511_V_114_fu_1594(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_113_fu_1590(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_112_fu_1586(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_28\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_119_fu_1614(2),
      I1 => inputBuf_511_V_118_fu_1610(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_117_fu_1606(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_116_fu_1602(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_29\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_123_fu_1630(2),
      I1 => inputBuf_511_V_122_fu_1626(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_121_fu_1622(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_120_fu_1618(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_30\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_127_fu_1646(2),
      I1 => inputBuf_511_V_126_fu_1642(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_125_fu_1638(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_124_fu_1634(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_31\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_99_fu_1534(2),
      I1 => inputBuf_511_V_98_fu_1530(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_97_fu_1526(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_96_fu_1522(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_24\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_103_fu_1550(2),
      I1 => inputBuf_511_V_102_fu_1546(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_101_fu_1542(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_100_fu_1538(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_25\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_107_fu_1566(2),
      I1 => inputBuf_511_V_106_fu_1562(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_105_fu_1558(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_104_fu_1554(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_26\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_111_fu_1582(2),
      I1 => inputBuf_511_V_110_fu_1578(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_109_fu_1574(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_108_fu_1570(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_27\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_83_fu_1470(2),
      I1 => inputBuf_511_V_82_fu_1466(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_81_fu_1462(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_80_fu_1458(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_20\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_87_fu_1486(2),
      I1 => inputBuf_511_V_86_fu_1482(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_85_fu_1478(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_84_fu_1474(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_21\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_91_fu_1502(2),
      I1 => inputBuf_511_V_90_fu_1498(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_89_fu_1494(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_88_fu_1490(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_22\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_95_fu_1518(2),
      I1 => inputBuf_511_V_94_fu_1514(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_93_fu_1510(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_92_fu_1506(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_23\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_67_fu_1406(2),
      I1 => inputBuf_511_V_66_fu_1402(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_65_fu_1398(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_64_fu_1394(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_16\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_71_fu_1422(2),
      I1 => inputBuf_511_V_70_fu_1418(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_69_fu_1414(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_68_fu_1410(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_17\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_75_fu_1438(2),
      I1 => inputBuf_511_V_74_fu_1434(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_73_fu_1430(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_72_fu_1426(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_18\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_79_fu_1454(2),
      I1 => inputBuf_511_V_78_fu_1450(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_77_fu_1446(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_76_fu_1442(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_19\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_179_fu_1854(2),
      I1 => inputBuf_511_V_178_fu_1850(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_177_fu_1846(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_176_fu_1842(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_44\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_183_fu_1870(2),
      I1 => inputBuf_511_V_182_fu_1866(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_181_fu_1862(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_180_fu_1858(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_45\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_187_fu_1886(2),
      I1 => inputBuf_511_V_186_fu_1882(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_185_fu_1878(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_184_fu_1874(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_46\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_191_fu_1902(2),
      I1 => inputBuf_511_V_190_fu_1898(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_189_fu_1894(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_188_fu_1890(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_47\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_163_fu_1790(2),
      I1 => inputBuf_511_V_162_fu_1786(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_161_fu_1782(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_160_fu_1778(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_40\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_167_fu_1806(2),
      I1 => inputBuf_511_V_166_fu_1802(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_165_fu_1798(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_164_fu_1794(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_41\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_171_fu_1822(2),
      I1 => inputBuf_511_V_170_fu_1818(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_169_fu_1814(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_168_fu_1810(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_42\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_175_fu_1838(2),
      I1 => inputBuf_511_V_174_fu_1834(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_173_fu_1830(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_172_fu_1826(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_43\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_147_fu_1726(2),
      I1 => inputBuf_511_V_146_fu_1722(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_145_fu_1718(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_144_fu_1714(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_36\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_151_fu_1742(2),
      I1 => inputBuf_511_V_150_fu_1738(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_149_fu_1734(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_148_fu_1730(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_37\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_155_fu_1758(2),
      I1 => inputBuf_511_V_154_fu_1754(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_153_fu_1750(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_152_fu_1746(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_38\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_159_fu_1774(2),
      I1 => inputBuf_511_V_158_fu_1770(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_157_fu_1766(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_156_fu_1762(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_39\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_131_fu_1662(2),
      I1 => inputBuf_511_V_130_fu_1658(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_129_fu_1654(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_128_fu_1650(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_32\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_135_fu_1678(2),
      I1 => inputBuf_511_V_134_fu_1674(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_133_fu_1670(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_132_fu_1666(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_33\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_139_fu_1694(2),
      I1 => inputBuf_511_V_138_fu_1690(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_137_fu_1686(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_136_fu_1682(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_34\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_143_fu_1710(2),
      I1 => inputBuf_511_V_142_fu_1706(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_141_fu_1702(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_140_fu_1698(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_35\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_243_fu_2110(2),
      I1 => inputBuf_511_V_242_fu_2106(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_241_fu_2102(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_240_fu_2098(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_60\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_247_fu_2126(2),
      I1 => inputBuf_511_V_246_fu_2122(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_245_fu_2118(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_244_fu_2114(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_61\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_251_fu_2142(2),
      I1 => inputBuf_511_V_250_fu_2138(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_249_fu_2134(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_248_fu_2130(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_62\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_255_fu_2158(2),
      I1 => inputBuf_511_V_254_fu_2154(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_253_fu_2150(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_252_fu_2146(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_63\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_227_fu_2046(2),
      I1 => inputBuf_511_V_226_fu_2042(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_225_fu_2038(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_224_fu_2034(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_56\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_231_fu_2062(2),
      I1 => inputBuf_511_V_230_fu_2058(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_229_fu_2054(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_228_fu_2050(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_57\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_235_fu_2078(2),
      I1 => inputBuf_511_V_234_fu_2074(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_233_fu_2070(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_232_fu_2066(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_58\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_239_fu_2094(2),
      I1 => inputBuf_511_V_238_fu_2090(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_237_fu_2086(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_236_fu_2082(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_59\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_211_fu_1982(2),
      I1 => inputBuf_511_V_210_fu_1978(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_209_fu_1974(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_208_fu_1970(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_52\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_215_fu_1998(2),
      I1 => inputBuf_511_V_214_fu_1994(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_213_fu_1990(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_212_fu_1986(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_53\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_219_fu_2014(2),
      I1 => inputBuf_511_V_218_fu_2010(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_217_fu_2006(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_216_fu_2002(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_54\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_223_fu_2030(2),
      I1 => inputBuf_511_V_222_fu_2026(2),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_221_fu_2022(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_220_fu_2018(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_55\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_195_fu_1918(2),
      I1 => inputBuf_511_V_194_fu_1914(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_193_fu_1910(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_192_fu_1906(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_48\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_199_fu_1934(2),
      I1 => inputBuf_511_V_198_fu_1930(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_197_fu_1926(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_196_fu_1922(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_49\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_203_fu_1950(2),
      I1 => inputBuf_511_V_202_fu_1946(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_201_fu_1942(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_200_fu_1938(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_50\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_207_fu_1966(2),
      I1 => inputBuf_511_V_206_fu_1962(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_205_fu_1958(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_204_fu_1954(2),
      O => \StreamingFCLayer_bkb_U1/mux_2_51\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_19\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_18\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_17\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_16\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_4\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_23\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_22\(2),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_21\(2),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_20\(2),
      O => \StreamingFCLayer_bkb_U1/mux_6_5\(2)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_4_n_1\,
      O => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(3),
      I1 => nf_0_fu_3186_reg(4),
      I2 => nf_0_fu_3186_reg(0),
      I3 => nf_0_fu_3186_reg(5),
      I4 => \icmp_ln289_reg_13510[0]_i_29_n_1\,
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_10_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_307_fu_2366(3),
      I1 => inputBuf_511_V_306_fu_2362(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_305_fu_2358(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_304_fu_2354(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_76\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_311_fu_2382(3),
      I1 => inputBuf_511_V_310_fu_2378(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_309_fu_2374(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_308_fu_2370(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_77\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_315_fu_2398(3),
      I1 => inputBuf_511_V_314_fu_2394(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_313_fu_2390(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_312_fu_2386(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_78\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_319_fu_2414(3),
      I1 => inputBuf_511_V_318_fu_2410(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_317_fu_2406(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_316_fu_2402(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_79\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_291_fu_2302(3),
      I1 => inputBuf_511_V_290_fu_2298(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_289_fu_2294(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_288_fu_2290(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_72\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_295_fu_2318(3),
      I1 => inputBuf_511_V_294_fu_2314(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_293_fu_2310(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_292_fu_2306(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_73\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_299_fu_2334(3),
      I1 => inputBuf_511_V_298_fu_2330(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_297_fu_2326(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_296_fu_2322(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_74\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_303_fu_2350(3),
      I1 => inputBuf_511_V_302_fu_2346(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_301_fu_2342(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_300_fu_2338(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_75\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_275_fu_2238(3),
      I1 => inputBuf_511_V_274_fu_2234(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_273_fu_2230(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_272_fu_2226(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_68\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_279_fu_2254(3),
      I1 => inputBuf_511_V_278_fu_2250(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_277_fu_2246(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_276_fu_2242(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_69\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_283_fu_2270(3),
      I1 => inputBuf_511_V_282_fu_2266(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_281_fu_2262(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_280_fu_2258(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_70\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_287_fu_2286(3),
      I1 => inputBuf_511_V_286_fu_2282(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_285_fu_2278(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_284_fu_2274(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_71\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_259_fu_2174(3),
      I1 => inputBuf_511_V_258_fu_2170(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_257_fu_2166(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_256_fu_2162(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_64\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_263_fu_2190(3),
      I1 => inputBuf_511_V_262_fu_2186(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_261_fu_2182(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_260_fu_2178(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_65\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_267_fu_2206(3),
      I1 => inputBuf_511_V_266_fu_2202(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_265_fu_2198(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_264_fu_2194(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_66\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_271_fu_2222(3),
      I1 => inputBuf_511_V_270_fu_2218(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_269_fu_2214(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_268_fu_2210(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_67\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_371_fu_2622(3),
      I1 => inputBuf_511_V_370_fu_2618(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_369_fu_2614(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_368_fu_2610(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_92\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_375_fu_2638(3),
      I1 => inputBuf_511_V_374_fu_2634(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_373_fu_2630(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_372_fu_2626(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_93\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_379_fu_2654(3),
      I1 => inputBuf_511_V_378_fu_2650(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_377_fu_2646(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_376_fu_2642(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_94\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_383_fu_2670(3),
      I1 => inputBuf_511_V_382_fu_2666(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_381_fu_2662(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_380_fu_2658(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_95\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_355_fu_2558(3),
      I1 => inputBuf_511_V_354_fu_2554(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_353_fu_2550(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_352_fu_2546(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_88\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_359_fu_2574(3),
      I1 => inputBuf_511_V_358_fu_2570(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_357_fu_2566(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_356_fu_2562(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_89\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_363_fu_2590(3),
      I1 => inputBuf_511_V_362_fu_2586(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_361_fu_2582(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_360_fu_2578(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_90\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_367_fu_2606(3),
      I1 => inputBuf_511_V_366_fu_2602(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_365_fu_2598(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_364_fu_2594(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_91\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_339_fu_2494(3),
      I1 => inputBuf_511_V_338_fu_2490(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_337_fu_2486(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_336_fu_2482(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_84\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_343_fu_2510(3),
      I1 => inputBuf_511_V_342_fu_2506(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_341_fu_2502(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_340_fu_2498(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_85\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_347_fu_2526(3),
      I1 => inputBuf_511_V_346_fu_2522(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_345_fu_2518(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_344_fu_2514(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_86\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_351_fu_2542(3),
      I1 => inputBuf_511_V_350_fu_2538(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_349_fu_2534(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_348_fu_2530(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_87\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_323_fu_2430(3),
      I1 => inputBuf_511_V_322_fu_2426(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_321_fu_2422(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_320_fu_2418(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_80\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_327_fu_2446(3),
      I1 => inputBuf_511_V_326_fu_2442(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_325_fu_2438(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_324_fu_2434(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_81\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_331_fu_2462(3),
      I1 => inputBuf_511_V_330_fu_2458(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_329_fu_2454(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_328_fu_2450(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_82\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_19\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_18\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_17\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_16\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_4\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_335_fu_2478(3),
      I1 => inputBuf_511_V_334_fu_2474(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => inputBuf_511_V_333_fu_2470(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_332_fu_2466(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_83\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_435_fu_2878(3),
      I1 => inputBuf_511_V_434_fu_2874(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_433_fu_2870(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_432_fu_2866(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_108\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_439_fu_2894(3),
      I1 => inputBuf_511_V_438_fu_2890(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_437_fu_2886(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_436_fu_2882(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_109\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_443_fu_2910(3),
      I1 => inputBuf_511_V_442_fu_2906(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_441_fu_2902(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_440_fu_2898(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_110\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_447_fu_2926(3),
      I1 => inputBuf_511_V_446_fu_2922(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_445_fu_2918(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_444_fu_2914(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_111\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_419_fu_2814(3),
      I1 => inputBuf_511_V_418_fu_2810(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_417_fu_2806(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_416_fu_2802(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_104\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_423_fu_2830(3),
      I1 => inputBuf_511_V_422_fu_2826(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_421_fu_2822(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_420_fu_2818(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_105\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_427_fu_2846(3),
      I1 => inputBuf_511_V_426_fu_2842(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_425_fu_2838(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_424_fu_2834(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_106\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_431_fu_2862(3),
      I1 => inputBuf_511_V_430_fu_2858(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_429_fu_2854(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_428_fu_2850(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_107\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_403_fu_2750(3),
      I1 => inputBuf_511_V_402_fu_2746(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_401_fu_2742(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_400_fu_2738(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_100\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_23\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_22\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_21\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_20\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_5\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_407_fu_2766(3),
      I1 => inputBuf_511_V_406_fu_2762(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_405_fu_2758(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_404_fu_2754(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_101\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_411_fu_2782(3),
      I1 => inputBuf_511_V_410_fu_2778(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_409_fu_2774(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_408_fu_2770(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_102\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_415_fu_2798(3),
      I1 => inputBuf_511_V_414_fu_2794(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_413_fu_2790(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_412_fu_2786(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_103\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_387_fu_2686(3),
      I1 => inputBuf_511_V_386_fu_2682(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_385_fu_2678(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_384_fu_2674(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_96\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_391_fu_2702(3),
      I1 => inputBuf_511_V_390_fu_2698(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_389_fu_2694(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_388_fu_2690(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_97\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_395_fu_2718(3),
      I1 => inputBuf_511_V_394_fu_2714(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_393_fu_2710(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_392_fu_2706(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_98\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_399_fu_2734(3),
      I1 => inputBuf_511_V_398_fu_2730(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_397_fu_2726(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_396_fu_2722(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_99\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_499_fu_3134(3),
      I1 => inputBuf_511_V_498_fu_3130(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_497_fu_3126(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_496_fu_3122(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_124\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_503_fu_3150(3),
      I1 => inputBuf_511_V_502_fu_3146(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_501_fu_3142(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_500_fu_3138(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_125\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_507_fu_3166(3),
      I1 => inputBuf_511_V_506_fu_3162(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_505_fu_3158(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_504_fu_3154(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_126\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_27\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_26\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_25\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_24\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_6\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_511_fu_3182(3),
      I1 => inputBuf_511_V_510_fu_3178(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_509_fu_3174(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_508_fu_3170(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_127\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_483_fu_3070(3),
      I1 => inputBuf_511_V_482_fu_3066(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_481_fu_3062(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_480_fu_3058(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_120\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_487_fu_3086(3),
      I1 => inputBuf_511_V_486_fu_3082(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_485_fu_3078(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_484_fu_3074(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_121\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_491_fu_3102(3),
      I1 => inputBuf_511_V_490_fu_3098(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_489_fu_3094(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_488_fu_3090(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_122\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_495_fu_3118(3),
      I1 => inputBuf_511_V_494_fu_3114(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_493_fu_3110(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_492_fu_3106(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_123\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_467_fu_3006(3),
      I1 => inputBuf_511_V_466_fu_3002(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_465_fu_2998(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_464_fu_2994(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_116\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_471_fu_3022(3),
      I1 => inputBuf_511_V_470_fu_3018(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_469_fu_3014(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_468_fu_3010(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_117\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_475_fu_3038(3),
      I1 => inputBuf_511_V_474_fu_3034(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_473_fu_3030(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_472_fu_3026(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_118\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_479_fu_3054(3),
      I1 => inputBuf_511_V_478_fu_3050(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_477_fu_3046(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_476_fu_3042(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_119\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_451_fu_2942(3),
      I1 => inputBuf_511_V_450_fu_2938(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_449_fu_2934(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_448_fu_2930(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_112\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_31\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_30\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_29\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_28\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_7\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_455_fu_2958(3),
      I1 => inputBuf_511_V_454_fu_2954(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_453_fu_2950(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_452_fu_2946(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_113\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_459_fu_2974(3),
      I1 => inputBuf_511_V_458_fu_2970(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_457_fu_2966(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_456_fu_2962(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_114\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_463_fu_2990(3),
      I1 => inputBuf_511_V_462_fu_2986(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_461_fu_2982(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_460_fu_2978(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_115\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_51_fu_1342(3),
      I1 => inputBuf_511_V_50_fu_1338(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_49_fu_1334(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_48_fu_1330(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_12\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_55_fu_1358(3),
      I1 => inputBuf_511_V_54_fu_1354(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_53_fu_1350(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_52_fu_1346(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_13\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_59_fu_1374(3),
      I1 => inputBuf_511_V_58_fu_1370(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_57_fu_1366(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_56_fu_1362(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_14\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_63_fu_1390(3),
      I1 => inputBuf_511_V_62_fu_1386(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_61_fu_1382(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_60_fu_1378(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_15\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_35_fu_1278(3),
      I1 => inputBuf_511_V_34_fu_1274(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_33_fu_1270(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_32_fu_1266(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_8\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_39_fu_1294(3),
      I1 => inputBuf_511_V_38_fu_1290(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_37_fu_1286(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_36_fu_1282(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_9\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_43_fu_1310(3),
      I1 => inputBuf_511_V_42_fu_1306(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_41_fu_1302(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_40_fu_1298(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_10\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_3\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_2\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_1\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_0\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_0\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_47_fu_1326(3),
      I1 => inputBuf_511_V_46_fu_1322(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => inputBuf_511_V_45_fu_1318(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_44_fu_1314(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_11\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_19_fu_1214(3),
      I1 => inputBuf_511_V_18_fu_1210(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_17_fu_1206(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_16_fu_1202(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_4\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_23_fu_1230(3),
      I1 => inputBuf_511_V_22_fu_1226(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_21_fu_1222(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_20_fu_1218(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_5\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_27_fu_1246(3),
      I1 => inputBuf_511_V_26_fu_1242(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_25_fu_1238(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_24_fu_1234(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_6\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_31_fu_1262(3),
      I1 => inputBuf_511_V_30_fu_1258(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => inputBuf_511_V_29_fu_1254(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_28_fu_1250(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_7\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_3_fu_1150(3),
      I1 => inputBuf_511_V_2_fu_1146(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_1_fu_1142(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_fu_1138(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_0\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_7_fu_1166(3),
      I1 => inputBuf_511_V_6_fu_1162(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_5_fu_1158(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_4_fu_1154(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_1\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_11_fu_1182(3),
      I1 => inputBuf_511_V_10_fu_1178(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_9_fu_1174(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_8_fu_1170(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_2\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_15_fu_1198(3),
      I1 => inputBuf_511_V_14_fu_1194(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_13_fu_1190(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_12_fu_1186(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_3\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_115_fu_1598(3),
      I1 => inputBuf_511_V_114_fu_1594(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_113_fu_1590(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_112_fu_1586(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_28\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\,
      I1 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      I2 => \StreamingFCLayer_bkb_U1/mux_8_1\(3),
      I3 => sf_1_fu_1134_reg(8),
      I4 => \StreamingFCLayer_bkb_U1/mux_8_0\(3),
      I5 => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_2_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_7\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_6\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_5\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_4\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_1\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_119_fu_1614(3),
      I1 => inputBuf_511_V_118_fu_1610(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_117_fu_1606(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_116_fu_1602(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_29\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_123_fu_1630(3),
      I1 => inputBuf_511_V_122_fu_1626(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_121_fu_1622(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_120_fu_1618(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_30\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_127_fu_1646(3),
      I1 => inputBuf_511_V_126_fu_1642(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_125_fu_1638(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_124_fu_1634(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_31\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_99_fu_1534(3),
      I1 => inputBuf_511_V_98_fu_1530(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_97_fu_1526(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_96_fu_1522(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_24\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_103_fu_1550(3),
      I1 => inputBuf_511_V_102_fu_1546(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_101_fu_1542(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_100_fu_1538(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_25\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_107_fu_1566(3),
      I1 => inputBuf_511_V_106_fu_1562(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_105_fu_1558(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_104_fu_1554(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_26\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_111_fu_1582(3),
      I1 => inputBuf_511_V_110_fu_1578(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_109_fu_1574(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_108_fu_1570(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_27\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_83_fu_1470(3),
      I1 => inputBuf_511_V_82_fu_1466(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_81_fu_1462(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_80_fu_1458(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_20\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_87_fu_1486(3),
      I1 => inputBuf_511_V_86_fu_1482(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_85_fu_1478(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_84_fu_1474(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_21\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_91_fu_1502(3),
      I1 => inputBuf_511_V_90_fu_1498(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_89_fu_1494(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_88_fu_1490(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_22\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_11\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_10\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_9\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_8\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_2\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_95_fu_1518(3),
      I1 => inputBuf_511_V_94_fu_1514(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_93_fu_1510(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_92_fu_1506(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_23\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_67_fu_1406(3),
      I1 => inputBuf_511_V_66_fu_1402(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_65_fu_1398(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_64_fu_1394(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_16\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_71_fu_1422(3),
      I1 => inputBuf_511_V_70_fu_1418(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_69_fu_1414(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_68_fu_1410(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_17\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_75_fu_1438(3),
      I1 => inputBuf_511_V_74_fu_1434(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_73_fu_1430(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_72_fu_1426(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_18\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_79_fu_1454(3),
      I1 => inputBuf_511_V_78_fu_1450(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_77_fu_1446(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_76_fu_1442(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_19\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_179_fu_1854(3),
      I1 => inputBuf_511_V_178_fu_1850(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_177_fu_1846(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_176_fu_1842(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_44\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_183_fu_1870(3),
      I1 => inputBuf_511_V_182_fu_1866(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_181_fu_1862(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_180_fu_1858(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_45\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_187_fu_1886(3),
      I1 => inputBuf_511_V_186_fu_1882(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_185_fu_1878(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_184_fu_1874(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_46\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_191_fu_1902(3),
      I1 => inputBuf_511_V_190_fu_1898(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_189_fu_1894(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_188_fu_1890(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_47\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_163_fu_1790(3),
      I1 => inputBuf_511_V_162_fu_1786(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_161_fu_1782(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_160_fu_1778(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_40\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_4_15\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_4_14\(3),
      I2 => sf_1_fu_1134_reg(5),
      I3 => \StreamingFCLayer_bkb_U1/mux_4_13\(3),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \StreamingFCLayer_bkb_U1/mux_4_12\(3),
      O => \StreamingFCLayer_bkb_U1/mux_6_3\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_167_fu_1806(3),
      I1 => inputBuf_511_V_166_fu_1802(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_165_fu_1798(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_164_fu_1794(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_41\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_171_fu_1822(3),
      I1 => inputBuf_511_V_170_fu_1818(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_169_fu_1814(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_168_fu_1810(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_42\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_175_fu_1838(3),
      I1 => inputBuf_511_V_174_fu_1834(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_173_fu_1830(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_172_fu_1826(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_43\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_147_fu_1726(3),
      I1 => inputBuf_511_V_146_fu_1722(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_145_fu_1718(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_144_fu_1714(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_36\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_151_fu_1742(3),
      I1 => inputBuf_511_V_150_fu_1738(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_149_fu_1734(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_148_fu_1730(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_37\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_155_fu_1758(3),
      I1 => inputBuf_511_V_154_fu_1754(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_153_fu_1750(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_152_fu_1746(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_38\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_159_fu_1774(3),
      I1 => inputBuf_511_V_158_fu_1770(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_157_fu_1766(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_156_fu_1762(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_39\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_131_fu_1662(3),
      I1 => inputBuf_511_V_130_fu_1658(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_129_fu_1654(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_128_fu_1650(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_32\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_135_fu_1678(3),
      I1 => inputBuf_511_V_134_fu_1674(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_133_fu_1670(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_132_fu_1666(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_33\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_139_fu_1694(3),
      I1 => inputBuf_511_V_138_fu_1690(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_137_fu_1686(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_136_fu_1682(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_34\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_143_fu_1710(3),
      I1 => inputBuf_511_V_142_fu_1706(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => inputBuf_511_V_141_fu_1702(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_140_fu_1698(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_35\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_243_fu_2110(3),
      I1 => inputBuf_511_V_242_fu_2106(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_241_fu_2102(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_240_fu_2098(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_60\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_247_fu_2126(3),
      I1 => inputBuf_511_V_246_fu_2122(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_245_fu_2118(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_244_fu_2114(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_61\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_251_fu_2142(3),
      I1 => inputBuf_511_V_250_fu_2138(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_249_fu_2134(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_248_fu_2130(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_62\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_255_fu_2158(3),
      I1 => inputBuf_511_V_254_fu_2154(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_253_fu_2150(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_252_fu_2146(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_63\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_227_fu_2046(3),
      I1 => inputBuf_511_V_226_fu_2042(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_225_fu_2038(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_224_fu_2034(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_56\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_231_fu_2062(3),
      I1 => inputBuf_511_V_230_fu_2058(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_229_fu_2054(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_228_fu_2050(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_57\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_235_fu_2078(3),
      I1 => inputBuf_511_V_234_fu_2074(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_233_fu_2070(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_232_fu_2066(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_58\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_239_fu_2094(3),
      I1 => inputBuf_511_V_238_fu_2090(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => inputBuf_511_V_237_fu_2086(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_236_fu_2082(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_59\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_211_fu_1982(3),
      I1 => inputBuf_511_V_210_fu_1978(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_209_fu_1974(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_208_fu_1970(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_52\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_215_fu_1998(3),
      I1 => inputBuf_511_V_214_fu_1994(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_213_fu_1990(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_212_fu_1986(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_53\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_219_fu_2014(3),
      I1 => inputBuf_511_V_218_fu_2010(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_217_fu_2006(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_216_fu_2002(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_54\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_223_fu_2030(3),
      I1 => inputBuf_511_V_222_fu_2026(3),
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => inputBuf_511_V_221_fu_2022(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_220_fu_2018(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_55\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_195_fu_1918(3),
      I1 => inputBuf_511_V_194_fu_1914(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_193_fu_1910(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_192_fu_1906(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_48\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_199_fu_1934(3),
      I1 => inputBuf_511_V_198_fu_1930(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_197_fu_1926(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_196_fu_1922(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_49\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_203_fu_1950(3),
      I1 => inputBuf_511_V_202_fu_1946(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_201_fu_1942(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_200_fu_1938(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_50\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => inputBuf_511_V_207_fu_1966(3),
      I1 => inputBuf_511_V_206_fu_1962(3),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => inputBuf_511_V_205_fu_1958(3),
      I4 => sf_1_fu_1134_reg(0),
      I5 => inputBuf_511_V_204_fu_1954(3),
      O => \StreamingFCLayer_bkb_U1/mux_2_51\(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_9_n_1\,
      I1 => i_0_reg_3209_reg(6),
      I2 => i_0_reg_3209_reg(9),
      I3 => i_0_reg_3209_reg(2),
      I4 => i_0_reg_3209_reg(7),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_7_n_1\,
      I1 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_8_n_1\,
      I2 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_9_n_1\,
      I3 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_10_n_1\,
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(30),
      I1 => nf_0_fu_3186_reg(1),
      I2 => nf_0_fu_3186_reg(2),
      I3 => nf_0_fu_3186_reg(31),
      I4 => \icmp_ln289_reg_13510[0]_i_27_n_1\,
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_7_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(7),
      I1 => nf_0_fu_3186_reg(8),
      I2 => nf_0_fu_3186_reg(6),
      I3 => nf_0_fu_3186_reg(11),
      I4 => \icmp_ln289_reg_13510[0]_i_25_n_1\,
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_8_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(13),
      I1 => nf_0_fu_3186_reg(9),
      I2 => nf_0_fu_3186_reg(10),
      I3 => nf_0_fu_3186_reg(14),
      I4 => \icmp_ln289_reg_13510[0]_i_31_n_1\,
      O => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_9_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[0]_i_1_n_1\,
      Q => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_36\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_37\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_18\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_38\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_39\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_19\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_32\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_33\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_16\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_34\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_35\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_17\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_60\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_61\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_30\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_62\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_63\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_31\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_56\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_57\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_28\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_58\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_59\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_29\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_52\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_53\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_26\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_54\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_55\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_27\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_48\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_49\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_24\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_50\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_51\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_25\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_38\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_39\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_19\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_36\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_37\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_18\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_34\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_35\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_17\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_32\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_33\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_16\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_2\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_3\(0),
      O => \StreamingFCLayer_bkb_U1/mux_8_1\(0),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_46\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_47\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_23\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_44\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_45\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_22\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_42\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_43\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_21\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_40\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_41\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_20\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_54\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_55\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_27\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_52\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_53\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_26\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_50\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_51\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_25\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_48\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_49\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_24\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_62\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_63\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_31\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_60\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_61\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_30\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_0\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_1\(0),
      O => \StreamingFCLayer_bkb_U1/mux_8_0\(0),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_58\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_59\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_29\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_56\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_57\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_28\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_6\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_7\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_3\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_4\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_5\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_2\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_2\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_3\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_1\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_0\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_1\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_0\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_14\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_15\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_7\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_12\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_13\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_6\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_10\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_11\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_5\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_8\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_9\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_4\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_4\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_5\(0),
      O => \StreamingFCLayer_bkb_U1/mux_7_2\(0),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_22\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_23\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_11\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_20\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_21\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_10\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_18\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_19\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_9\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_16\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_17\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_8\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_30\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_31\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_15\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_28\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_29\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_14\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_26\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_27\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_13\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_24\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_25\(0),
      O => \StreamingFCLayer_bkb_U1/mux_4_12\(0),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_76\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_77\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_38\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_78\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_79\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_39\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_6\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_7\(0),
      O => \StreamingFCLayer_bkb_U1/mux_7_3\(0),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_72\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_73\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_36\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_74\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_75\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_37\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_68\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_69\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_34\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_70\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_71\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_35\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_64\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_65\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_32\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_66\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_67\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_33\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_92\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_93\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_46\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_94\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_95\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_47\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_88\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_89\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_44\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_90\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_91\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_45\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_0\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_1\(0),
      O => \StreamingFCLayer_bkb_U1/mux_7_0\(0),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_84\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_85\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_42\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_86\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_87\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_43\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_80\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_81\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_40\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_82\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_83\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_41\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_108\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_109\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_54\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_110\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_111\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_55\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_104\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_105\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_52\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_106\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_107\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_53\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_100\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_101\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_50\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_102\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_103\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_51\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_2\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_3\(0),
      O => \StreamingFCLayer_bkb_U1/mux_7_1\(0),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_96\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_97\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_48\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_98\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_99\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_49\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_124\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_125\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_62\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_126\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_127\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_63\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_120\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_121\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_60\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_122\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_123\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_61\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_116\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_117\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_58\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_118\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_119\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_59\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_112\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_113\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_56\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_114\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_115\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_57\(0),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_12\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_13\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_6\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_14\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_15\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_7\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_8\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_9\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_4\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_10\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_11\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_5\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_4\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_5\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_2\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_6\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_7\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_3\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_0\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_1\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_0\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_2\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_3\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_1\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_28\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_29\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_14\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_30\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_31\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_15\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_24\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_25\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_12\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_26\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_27\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_13\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_20\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_21\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_10\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_22\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_23\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_11\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_16\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_17\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_8\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_18\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_19\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_9\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_44\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_45\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_22\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_46\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_47\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_23\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_40\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_41\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_20\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[0]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_42\(0),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_43\(0),
      O => \StreamingFCLayer_bkb_U1/mux_3_21\(0),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[1]_i_1_n_1\,
      Q => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_36\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_37\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_18\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_38\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_39\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_19\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_32\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_33\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_16\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_34\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_35\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_17\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_60\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_61\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_30\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_62\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_63\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_31\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_56\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_57\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_28\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_58\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_59\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_29\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_52\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_53\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_26\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_54\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_55\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_27\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_48\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_49\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_24\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_50\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_51\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_25\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_38\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_39\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_19\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_36\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_37\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_18\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_34\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_35\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_17\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_32\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_33\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_16\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_2\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_3\(1),
      O => \StreamingFCLayer_bkb_U1/mux_8_1\(1),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_46\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_47\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_23\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_44\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_45\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_22\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_42\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_43\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_21\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_40\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_41\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_20\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_54\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_55\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_27\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_52\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_53\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_26\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_50\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_51\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_25\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_48\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_49\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_24\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_62\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_63\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_31\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_60\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_61\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_30\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_0\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_1\(1),
      O => \StreamingFCLayer_bkb_U1/mux_8_0\(1),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_58\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_59\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_29\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_56\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_57\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_28\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_6\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_7\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_3\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_4\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_5\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_2\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_2\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_3\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_1\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_0\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_1\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_0\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_14\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_15\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_7\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_12\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_13\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_6\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_10\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_11\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_5\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_8\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_9\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_4\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_4\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_5\(1),
      O => \StreamingFCLayer_bkb_U1/mux_7_2\(1),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_22\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_23\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_11\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_20\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_21\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_10\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_18\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_19\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_9\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_16\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_17\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_8\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_30\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_31\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_15\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_28\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_29\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_14\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_26\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_27\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_13\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_24\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_25\(1),
      O => \StreamingFCLayer_bkb_U1/mux_4_12\(1),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_76\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_77\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_38\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_78\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_79\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_39\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_6\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_7\(1),
      O => \StreamingFCLayer_bkb_U1/mux_7_3\(1),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_72\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_73\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_36\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_74\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_75\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_37\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_68\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_69\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_34\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_70\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_71\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_35\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_64\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_65\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_32\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_66\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_67\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_33\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_92\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_93\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_46\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_94\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_95\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_47\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_88\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_89\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_44\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_90\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_91\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_45\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_0\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_1\(1),
      O => \StreamingFCLayer_bkb_U1/mux_7_0\(1),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_84\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_85\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_42\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_86\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_87\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_43\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_80\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_81\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_40\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_82\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_83\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_41\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_108\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_109\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_54\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_110\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_111\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_55\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_104\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_105\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_52\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_106\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_107\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_53\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_100\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_101\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_50\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_102\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_103\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_51\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_2\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_3\(1),
      O => \StreamingFCLayer_bkb_U1/mux_7_1\(1),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_96\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_97\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_48\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_98\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_99\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_49\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_124\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_125\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_62\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_126\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_127\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_63\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_120\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_121\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_60\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_122\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_123\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_61\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_116\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_117\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_58\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_118\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_119\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_59\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_112\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_113\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_56\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_114\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_115\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_57\(1),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_12\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_13\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_6\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_14\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_15\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_7\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_8\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_9\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_4\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_10\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_11\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_5\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_4\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_5\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_2\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_6\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_7\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_3\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_0\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_1\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_0\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_2\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_3\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_1\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_28\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_29\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_14\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_30\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_31\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_15\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_24\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_25\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_12\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_26\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_27\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_13\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_20\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_21\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_10\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_22\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_23\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_11\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_16\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_17\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_8\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_18\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_19\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_9\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_44\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_45\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_22\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_46\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_47\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_23\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_40\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_41\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_20\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[1]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_42\(1),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_43\(1),
      O => \StreamingFCLayer_bkb_U1/mux_3_21\(1),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[2]_i_1_n_1\,
      Q => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_36\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_37\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_18\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_38\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_39\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_19\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_32\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_33\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_16\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_34\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_35\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_17\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_60\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_61\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_30\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_62\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_63\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_31\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_56\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_57\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_28\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_58\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_59\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_29\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_52\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_53\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_26\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_54\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_55\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_27\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_48\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_49\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_24\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_50\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_51\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_25\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_38\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_39\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_19\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_36\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_37\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_18\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_34\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_35\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_17\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_32\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_33\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_16\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_2\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_3\(2),
      O => \StreamingFCLayer_bkb_U1/mux_8_1\(2),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_46\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_47\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_23\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_44\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_45\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_22\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_42\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_43\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_21\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_40\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_41\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_20\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_54\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_55\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_27\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_52\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_53\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_26\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_50\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_51\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_25\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_48\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_49\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_24\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_62\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_63\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_31\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_60\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_61\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_30\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_0\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_1\(2),
      O => \StreamingFCLayer_bkb_U1/mux_8_0\(2),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_58\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_59\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_29\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_56\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_57\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_28\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_6\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_7\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_3\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_4\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_5\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_2\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_2\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_3\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_1\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_0\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_1\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_0\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_14\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_15\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_7\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_12\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_13\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_6\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_10\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_11\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_5\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_8\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_9\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_4\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_4\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_5\(2),
      O => \StreamingFCLayer_bkb_U1/mux_7_2\(2),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_22\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_23\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_11\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_20\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_21\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_10\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_18\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_19\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_9\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_16\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_17\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_8\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_30\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_31\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_15\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_28\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_29\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_14\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_26\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_27\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_13\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_24\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_25\(2),
      O => \StreamingFCLayer_bkb_U1/mux_4_12\(2),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_76\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_77\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_38\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_78\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_79\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_39\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_6\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_7\(2),
      O => \StreamingFCLayer_bkb_U1/mux_7_3\(2),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_72\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_73\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_36\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_74\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_75\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_37\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_68\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_69\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_34\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_70\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_71\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_35\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_64\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_65\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_32\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_66\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_67\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_33\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_92\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_93\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_46\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_94\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_95\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_47\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_88\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_89\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_44\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_90\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_91\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_45\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_0\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_1\(2),
      O => \StreamingFCLayer_bkb_U1/mux_7_0\(2),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_84\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_85\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_42\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_86\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_87\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_43\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_80\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_81\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_40\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_82\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_83\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_41\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_108\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_109\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_54\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_110\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_111\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_55\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_104\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_105\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_52\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_106\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_107\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_53\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_100\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_101\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_50\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_102\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_103\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_51\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_2\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_3\(2),
      O => \StreamingFCLayer_bkb_U1/mux_7_1\(2),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_96\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_97\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_48\(2),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_98\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_99\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_49\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_124\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_125\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_62\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_126\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_127\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_63\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_120\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_121\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_60\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_122\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_123\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_61\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_116\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_117\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_58\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_118\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_119\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_59\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_112\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_113\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_56\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_114\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_115\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_57\(2),
      S => \sf_1_fu_1134_reg[2]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_12\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_13\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_6\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_14\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_15\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_7\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_8\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_9\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_4\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_10\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_11\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_5\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_4\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_5\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_2\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_6\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_7\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_3\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_0\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_1\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_0\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_2\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_3\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_1\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_28\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_29\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_14\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_30\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_31\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_15\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_24\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_25\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_12\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_26\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_27\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_13\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_20\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_21\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_10\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_22\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_23\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_11\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_16\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_17\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_8\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_18\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_19\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_9\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_44\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_45\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_22\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_46\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_47\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_23\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_40\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_41\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_20\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[2]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_42\(2),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_43\(2),
      O => \StreamingFCLayer_bkb_U1/mux_3_21\(2),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_2_n_1\,
      Q => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_22\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_23\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_11\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_16\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_17\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_8\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_18\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_19\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_9\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_44\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_45\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_22\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_46\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_47\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_23\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_40\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_41\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_20\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_42\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_43\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_21\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_36\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_37\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_18\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_38\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_39\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_19\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_32\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_33\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_16\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_4\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_5\(3),
      O => \StreamingFCLayer_bkb_U1/mux_7_2\(3),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_34\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_35\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_17\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_60\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_61\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_30\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_62\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_63\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_31\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_56\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_57\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_28\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_58\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_59\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_29\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_52\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_53\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_26\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_54\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_55\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_27\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_48\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_49\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_24\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_50\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_51\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_25\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_6\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_7\(3),
      O => \StreamingFCLayer_bkb_U1/mux_7_3\(3),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_0\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_1\(3),
      O => \StreamingFCLayer_bkb_U1/mux_7_0\(3),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_6_2\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_6_3\(3),
      O => \StreamingFCLayer_bkb_U1/mux_7_1\(3),
      S => sf_1_fu_1134_reg(6)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_38\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_39\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_19\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_36\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_37\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_18\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_34\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_35\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_17\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_32\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_33\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_16\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_46\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_47\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_23\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_44\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_45\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_22\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_42\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_43\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_21\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_40\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_41\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_20\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_54\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_55\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_27\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_52\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_53\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_26\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_50\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_51\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_25\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_48\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_49\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_24\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_62\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_63\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_31\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_60\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_61\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_30\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_58\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_59\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_29\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_56\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_57\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_28\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_6\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_7\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_3\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_4\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_5\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_2\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_2\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_3\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_1\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_0\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_1\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_0\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_14\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_15\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_7\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_12\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_13\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_6\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_10\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_11\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_5\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_8\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_9\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_4\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_22\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_23\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_11\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_20\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_21\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_10\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_18\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_19\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_9\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_2\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_3\(3),
      O => \StreamingFCLayer_bkb_U1/mux_8_1\(3),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_16\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_17\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_8\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_30\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_31\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_15\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_28\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_29\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_14\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_26\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_27\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_13\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_3_24\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_3_25\(3),
      O => \StreamingFCLayer_bkb_U1/mux_4_12\(3),
      S => sf_1_fu_1134_reg(3)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_76\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_77\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_38\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_78\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_79\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_39\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_72\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_73\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_36\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_74\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_75\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_37\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_68\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_69\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_34\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_7_0\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_7_1\(3),
      O => \StreamingFCLayer_bkb_U1/mux_8_0\(3),
      S => sf_1_fu_1134_reg(7)
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_70\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_71\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_35\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_64\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_65\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_32\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_66\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_67\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_33\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_92\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_93\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_46\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_94\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_95\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_47\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_88\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_89\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_44\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_90\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_91\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_45\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_84\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_85\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_42\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_86\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_87\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_43\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_80\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_81\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_40\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_82\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_83\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_41\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_108\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_109\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_54\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_110\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_111\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_55\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_104\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_105\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_52\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_106\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_107\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_53\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_100\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_101\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_50\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_102\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_103\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_51\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_96\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_97\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_48\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_98\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_99\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_49\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_124\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_125\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_62\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_126\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_127\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_63\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_120\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_121\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_60\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_122\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_123\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_61\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_116\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_117\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_58\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_118\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_119\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_59\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_112\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_113\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_56\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_114\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_115\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_57\(3),
      S => \sf_1_fu_1134_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_12\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_13\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_6\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_14\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_15\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_7\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_8\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_9\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_4\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_10\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_11\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_5\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_4\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_5\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_2\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_6\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_7\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_3\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_0\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_1\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_0\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_2\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_3\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_1\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_28\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_29\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_14\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_30\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_31\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_15\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_24\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_25\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_12\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_26\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_27\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_13\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220_reg[3]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_bkb_U1/mux_2_20\(3),
      I1 => \StreamingFCLayer_bkb_U1/mux_2_21\(3),
      O => \StreamingFCLayer_bkb_U1/mux_3_10\(3),
      S => \sf_1_fu_1134_reg[2]_rep_n_1\
    );
grp_Matrix_Vector_Activa_fu_28_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_28_ap_ready,
      I1 => Q(1),
      I2 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\i_0_reg_3209[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_3209_reg(0),
      O => i_fu_4267_p2(0)
    );
\i_0_reg_3209[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_3209_reg(1),
      I1 => i_0_reg_3209_reg(0),
      O => i_fu_4267_p2(1)
    );
\i_0_reg_3209[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_reg_3209_reg(2),
      I1 => i_0_reg_3209_reg(0),
      I2 => i_0_reg_3209_reg(1),
      O => i_fu_4267_p2(2)
    );
\i_0_reg_3209[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_reg_3209_reg(3),
      I1 => i_0_reg_3209_reg(1),
      I2 => i_0_reg_3209_reg(0),
      I3 => i_0_reg_3209_reg(2),
      O => i_fu_4267_p2(3)
    );
\i_0_reg_3209[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_reg_3209_reg(4),
      I1 => i_0_reg_3209_reg(2),
      I2 => i_0_reg_3209_reg(0),
      I3 => i_0_reg_3209_reg(1),
      I4 => i_0_reg_3209_reg(3),
      O => i_fu_4267_p2(4)
    );
\i_0_reg_3209[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_0_reg_3209_reg(5),
      I1 => i_0_reg_3209_reg(3),
      I2 => i_0_reg_3209_reg(1),
      I3 => i_0_reg_3209_reg(0),
      I4 => i_0_reg_3209_reg(2),
      I5 => i_0_reg_3209_reg(4),
      O => i_fu_4267_p2(5)
    );
\i_0_reg_3209[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_3209_reg(6),
      I1 => \i_0_reg_3209[9]_i_3_n_1\,
      O => i_fu_4267_p2(6)
    );
\i_0_reg_3209[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_reg_3209_reg(7),
      I1 => \i_0_reg_3209[9]_i_3_n_1\,
      I2 => i_0_reg_3209_reg(6),
      O => i_fu_4267_p2(7)
    );
\i_0_reg_3209[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_reg_3209_reg(8),
      I1 => i_0_reg_3209_reg(6),
      I2 => \i_0_reg_3209[9]_i_3_n_1\,
      I3 => i_0_reg_3209_reg(7),
      O => i_fu_4267_p2(8)
    );
\i_0_reg_3209[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I2 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      O => i_0_reg_3209
    );
\i_0_reg_3209[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_reg_3209_reg(9),
      I1 => i_0_reg_3209_reg(7),
      I2 => \i_0_reg_3209[9]_i_3_n_1\,
      I3 => i_0_reg_3209_reg(6),
      I4 => i_0_reg_3209_reg(8),
      O => i_fu_4267_p2(9)
    );
\i_0_reg_3209[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_0_reg_3209_reg(5),
      I1 => i_0_reg_3209_reg(3),
      I2 => i_0_reg_3209_reg(1),
      I3 => i_0_reg_3209_reg(0),
      I4 => i_0_reg_3209_reg(2),
      I5 => i_0_reg_3209_reg(4),
      O => \i_0_reg_3209[9]_i_3_n_1\
    );
\i_0_reg_3209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(0),
      Q => i_0_reg_3209_reg(0),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(1),
      Q => i_0_reg_3209_reg(1),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(2),
      Q => i_0_reg_3209_reg(2),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(3),
      Q => i_0_reg_3209_reg(3),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(4),
      Q => i_0_reg_3209_reg(4),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(5),
      Q => i_0_reg_3209_reg(5),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(6),
      Q => i_0_reg_3209_reg(6),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(7),
      Q => i_0_reg_3209_reg(7),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(8),
      Q => i_0_reg_3209_reg(8),
      R => i_0_reg_3209
    );
\i_0_reg_3209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      D => i_fu_4267_p2(9),
      Q => i_0_reg_3209_reg(9),
      R => i_0_reg_3209
    );
\icmp_ln271_reg_13499[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0F1"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_3_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_4_n_1\,
      I2 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I3 => \icmp_ln271_reg_13499[0]_i_2_n_1\,
      O => \icmp_ln271_reg_13499[0]_i_1_n_1\
    );
\icmp_ln271_reg_13499[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln271_reg_13499[0]_i_3_n_1\,
      I1 => \sf_1_fu_1134_reg__0\(9),
      I2 => \sf_1_fu_1134_reg__0\(12),
      I3 => \sf_1_fu_1134_reg__0\(21),
      I4 => \icmp_ln271_reg_13499[0]_i_4_n_1\,
      I5 => \inputBuf_511_V_1_fu_1142[3]_i_3_n_1\,
      O => \icmp_ln271_reg_13499[0]_i_2_n_1\
    );
\icmp_ln271_reg_13499[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sf_1_fu_1134_reg__0\(30),
      I1 => \sf_1_fu_1134_reg__0\(20),
      I2 => \sf_1_fu_1134_reg__0\(23),
      I3 => \sf_1_fu_1134_reg__0\(17),
      I4 => \icmp_ln271_reg_13499[0]_i_5_n_1\,
      O => \icmp_ln271_reg_13499[0]_i_3_n_1\
    );
\icmp_ln271_reg_13499[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln271_reg_13499[0]_i_6_n_1\,
      I1 => \sf_1_fu_1134_reg__0\(22),
      I2 => \sf_1_fu_1134_reg__0\(10),
      I3 => \sf_1_fu_1134_reg__0\(25),
      I4 => sf_1_fu_1134_reg(2),
      I5 => \icmp_ln271_reg_13499[0]_i_7_n_1\,
      O => \icmp_ln271_reg_13499[0]_i_4_n_1\
    );
\icmp_ln271_reg_13499[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_1134_reg__0\(13),
      I1 => \sf_1_fu_1134_reg__0\(15),
      I2 => \sf_1_fu_1134_reg__0\(27),
      I3 => \sf_1_fu_1134_reg__0\(11),
      O => \icmp_ln271_reg_13499[0]_i_5_n_1\
    );
\icmp_ln271_reg_13499[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(0),
      I2 => \sf_1_fu_1134_reg__0\(18),
      I3 => \sf_1_fu_1134_reg__0\(31),
      O => \icmp_ln271_reg_13499[0]_i_6_n_1\
    );
\icmp_ln271_reg_13499[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sf_1_fu_1134_reg__0\(28),
      I1 => \sf_1_fu_1134_reg__0\(14),
      I2 => \sf_1_fu_1134_reg__0\(19),
      I3 => \sf_1_fu_1134_reg__0\(26),
      I4 => \icmp_ln271_reg_13499[0]_i_8_n_1\,
      O => \icmp_ln271_reg_13499[0]_i_7_n_1\
    );
\icmp_ln271_reg_13499[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_1134_reg__0\(16),
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg__0\(24),
      I3 => \sf_1_fu_1134_reg__0\(29),
      O => \icmp_ln271_reg_13499[0]_i_8_n_1\
    );
\icmp_ln271_reg_13499[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0F1"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_3_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_4_n_1\,
      I2 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I3 => \icmp_ln271_reg_13499[0]_i_2_n_1\,
      O => \icmp_ln271_reg_13499[0]_rep_i_1_n_1\
    );
\icmp_ln271_reg_13499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln271_reg_13499[0]_i_1_n_1\,
      Q => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln271_reg_13499_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln271_reg_13499[0]_rep_i_1_n_1\,
      Q => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      R => '0'
    );
\icmp_ln289_reg_13510[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_3_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_4_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_1_n_1\
    );
\icmp_ln289_reg_13510[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_9_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_24_n_1\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \inputBuf_511_V_426_fu_2842_reg[0]_1\(28),
      I4 => \inputBuf_511_V_12_fu_1186[3]_i_3_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_10_n_1\
    );
\icmp_ln289_reg_13510[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_25_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_26_n_1\,
      I2 => \icmp_ln289_reg_13510[0]_i_27_n_1\,
      I3 => \icmp_ln289_reg_13510[0]_i_28_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_11_n_1\
    );
\icmp_ln289_reg_13510[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_29_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_30_n_1\,
      I2 => \icmp_ln289_reg_13510[0]_i_31_n_1\,
      I3 => \icmp_ln289_reg_13510[0]_i_32_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_12_n_1\
    );
\icmp_ln289_reg_13510[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_9496_p2(13),
      I1 => sf_fu_9496_p2(8),
      I2 => sf_fu_9496_p2(19),
      I3 => sf_fu_9496_p2(25),
      O => \icmp_ln289_reg_13510[0]_i_16_n_1\
    );
\icmp_ln289_reg_13510[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_9496_p2(28),
      I1 => sf_fu_9496_p2(27),
      I2 => sf_fu_9496_p2(26),
      I3 => sf_fu_9496_p2(29),
      O => \icmp_ln289_reg_13510[0]_i_18_n_1\
    );
\icmp_ln289_reg_13510[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_5_n_1\,
      I1 => \icmp_ln289_reg_13510[0]_i_6_n_1\,
      I2 => \icmp_ln289_reg_13510[0]_i_7_n_1\,
      I3 => \icmp_ln289_reg_13510[0]_i_8_n_1\,
      O => icmp_ln289_fu_9502_p2
    );
\icmp_ln289_reg_13510[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_9496_p2(16),
      I1 => sf_fu_9496_p2(24),
      I2 => sf_fu_9496_p2(23),
      I3 => sf_fu_9496_p2(18),
      O => \icmp_ln289_reg_13510[0]_i_20_n_1\
    );
\icmp_ln289_reg_13510[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_9496_p2(5),
      I1 => sf_fu_9496_p2(30),
      I2 => sf_fu_9496_p2(7),
      I3 => sf_fu_9496_p2(14),
      O => \icmp_ln289_reg_13510[0]_i_23_n_1\
    );
\icmp_ln289_reg_13510[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_0_reg_3209_reg(6),
      I1 => i_0_reg_3209_reg(9),
      I2 => i_0_reg_3209_reg(2),
      I3 => i_0_reg_3209_reg(7),
      O => \icmp_ln289_reg_13510[0]_i_24_n_1\
    );
\icmp_ln289_reg_13510[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(17),
      I1 => nf_0_fu_3186_reg(12),
      I2 => nf_0_fu_3186_reg(16),
      I3 => nf_0_fu_3186_reg(15),
      O => \icmp_ln289_reg_13510[0]_i_25_n_1\
    );
\icmp_ln289_reg_13510[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(11),
      I1 => nf_0_fu_3186_reg(6),
      I2 => nf_0_fu_3186_reg(8),
      I3 => nf_0_fu_3186_reg(7),
      O => \icmp_ln289_reg_13510[0]_i_26_n_1\
    );
\icmp_ln289_reg_13510[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(26),
      I1 => nf_0_fu_3186_reg(22),
      I2 => nf_0_fu_3186_reg(21),
      I3 => nf_0_fu_3186_reg(25),
      O => \icmp_ln289_reg_13510[0]_i_27_n_1\
    );
\icmp_ln289_reg_13510[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(31),
      I1 => nf_0_fu_3186_reg(2),
      I2 => nf_0_fu_3186_reg(1),
      I3 => nf_0_fu_3186_reg(30),
      O => \icmp_ln289_reg_13510[0]_i_28_n_1\
    );
\icmp_ln289_reg_13510[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(29),
      I1 => nf_0_fu_3186_reg(24),
      I2 => nf_0_fu_3186_reg(28),
      I3 => nf_0_fu_3186_reg(27),
      O => \icmp_ln289_reg_13510[0]_i_29_n_1\
    );
\icmp_ln289_reg_13510[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => i_0_reg_3209_reg(7),
      I1 => i_0_reg_3209_reg(2),
      I2 => i_0_reg_3209_reg(9),
      I3 => i_0_reg_3209_reg(6),
      I4 => \icmp_ln289_reg_13510[0]_i_9_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_3_n_1\
    );
\icmp_ln289_reg_13510[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(5),
      I1 => nf_0_fu_3186_reg(0),
      I2 => nf_0_fu_3186_reg(4),
      I3 => nf_0_fu_3186_reg(3),
      O => \icmp_ln289_reg_13510[0]_i_30_n_1\
    );
\icmp_ln289_reg_13510[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(23),
      I1 => nf_0_fu_3186_reg(18),
      I2 => nf_0_fu_3186_reg(20),
      I3 => nf_0_fu_3186_reg(19),
      O => \icmp_ln289_reg_13510[0]_i_31_n_1\
    );
\icmp_ln289_reg_13510[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_0_fu_3186_reg(14),
      I1 => nf_0_fu_3186_reg(10),
      I2 => nf_0_fu_3186_reg(9),
      I3 => nf_0_fu_3186_reg(13),
      O => \icmp_ln289_reg_13510[0]_i_32_n_1\
    );
\icmp_ln289_reg_13510[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln289_reg_13510[0]_i_10_n_1\,
      I1 => \inputBuf_511_V_426_fu_2842_reg[0]_0\(4),
      I2 => \icmp_ln289_reg_13510[0]_i_11_n_1\,
      I3 => \icmp_ln289_reg_13510[0]_i_12_n_1\,
      I4 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3_n_1\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \icmp_ln289_reg_13510[0]_i_4_n_1\
    );
\icmp_ln289_reg_13510[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sf_fu_9496_p2(3),
      I1 => sf_fu_9496_p2(10),
      I2 => sf_fu_9496_p2(6),
      I3 => sf_1_fu_1134_reg(0),
      I4 => \icmp_ln289_reg_13510[0]_i_16_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_5_n_1\
    );
\icmp_ln289_reg_13510[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sf_fu_9496_p2(22),
      I1 => sf_fu_9496_p2(12),
      I2 => sf_fu_9496_p2(1),
      I3 => sf_fu_9496_p2(21),
      I4 => \icmp_ln289_reg_13510[0]_i_18_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_6_n_1\
    );
\icmp_ln289_reg_13510[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_9496_p2(20),
      I1 => sf_fu_9496_p2(11),
      I2 => sf_fu_9496_p2(4),
      I3 => sf_fu_9496_p2(2),
      I4 => \icmp_ln289_reg_13510[0]_i_20_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_7_n_1\
    );
\icmp_ln289_reg_13510[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sf_fu_9496_p2(15),
      I1 => sf_fu_9496_p2(9),
      I2 => sf_fu_9496_p2(17),
      I3 => sf_fu_9496_p2(31),
      I4 => \icmp_ln289_reg_13510[0]_i_23_n_1\,
      O => \icmp_ln289_reg_13510[0]_i_8_n_1\
    );
\icmp_ln289_reg_13510[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_0_reg_3209_reg(0),
      I1 => i_0_reg_3209_reg(1),
      I2 => i_0_reg_3209_reg(4),
      I3 => i_0_reg_3209_reg(8),
      I4 => i_0_reg_3209_reg(5),
      I5 => i_0_reg_3209_reg(3),
      O => \icmp_ln289_reg_13510[0]_i_9_n_1\
    );
\icmp_ln289_reg_13510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => icmp_ln289_fu_9502_p2,
      Q => icmp_ln289_reg_13510,
      R => '0'
    );
\icmp_ln289_reg_13510_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln289_reg_13510_reg[0]_i_13_n_1\,
      CO(2) => \icmp_ln289_reg_13510_reg[0]_i_13_n_2\,
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_13_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_13_n_4\,
      CYINIT => sf_1_fu_1134_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_9496_p2(4 downto 1),
      S(3) => sf_1_fu_1134_reg(4),
      S(2) => \sf_1_fu_1134_reg[3]_rep_n_1\,
      S(1) => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      S(0) => sf_1_fu_1134_reg(1)
    );
\icmp_ln289_reg_13510_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_13510_reg[0]_i_15_n_1\,
      CO(3) => \icmp_ln289_reg_13510_reg[0]_i_14_n_1\,
      CO(2) => \icmp_ln289_reg_13510_reg[0]_i_14_n_2\,
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_14_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_14_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_9496_p2(12 downto 9),
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(12 downto 9)
    );
\icmp_ln289_reg_13510_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_13510_reg[0]_i_13_n_1\,
      CO(3) => \icmp_ln289_reg_13510_reg[0]_i_15_n_1\,
      CO(2) => \icmp_ln289_reg_13510_reg[0]_i_15_n_2\,
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_15_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_15_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_9496_p2(8 downto 5),
      S(3 downto 0) => sf_1_fu_1134_reg(8 downto 5)
    );
\icmp_ln289_reg_13510_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_13510_reg[0]_i_19_n_1\,
      CO(3) => \icmp_ln289_reg_13510_reg[0]_i_17_n_1\,
      CO(2) => \icmp_ln289_reg_13510_reg[0]_i_17_n_2\,
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_17_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_17_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_9496_p2(24 downto 21),
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(24 downto 21)
    );
\icmp_ln289_reg_13510_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_13510_reg[0]_i_21_n_1\,
      CO(3) => \icmp_ln289_reg_13510_reg[0]_i_19_n_1\,
      CO(2) => \icmp_ln289_reg_13510_reg[0]_i_19_n_2\,
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_19_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_19_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_9496_p2(20 downto 17),
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(20 downto 17)
    );
\icmp_ln289_reg_13510_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_13510_reg[0]_i_14_n_1\,
      CO(3) => \icmp_ln289_reg_13510_reg[0]_i_21_n_1\,
      CO(2) => \icmp_ln289_reg_13510_reg[0]_i_21_n_2\,
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_21_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_21_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_9496_p2(16 downto 13),
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(16 downto 13)
    );
\icmp_ln289_reg_13510_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_13510_reg[0]_i_33_n_1\,
      CO(3 downto 2) => \NLW_icmp_ln289_reg_13510_reg[0]_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_22_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_22_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln289_reg_13510_reg[0]_i_22_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_fu_9496_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \sf_1_fu_1134_reg__0\(31 downto 29)
    );
\icmp_ln289_reg_13510_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_13510_reg[0]_i_17_n_1\,
      CO(3) => \icmp_ln289_reg_13510_reg[0]_i_33_n_1\,
      CO(2) => \icmp_ln289_reg_13510_reg[0]_i_33_n_2\,
      CO(1) => \icmp_ln289_reg_13510_reg[0]_i_33_n_3\,
      CO(0) => \icmp_ln289_reg_13510_reg[0]_i_33_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_9496_p2(28 downto 25),
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(28 downto 25)
    );
\inputBuf_511_V_100_fu_1538[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203981063_out
    );
\inputBuf_511_V_100_fu_1538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203981063_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_100_fu_1538(0),
      R => '0'
    );
\inputBuf_511_V_100_fu_1538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203981063_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_100_fu_1538(1),
      R => '0'
    );
\inputBuf_511_V_100_fu_1538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203981063_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_100_fu_1538(2),
      R => '0'
    );
\inputBuf_511_V_100_fu_1538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203981063_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_100_fu_1538(3),
      R => '0'
    );
\inputBuf_511_V_101_fu_1542[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203991066_out
    );
\inputBuf_511_V_101_fu_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203991066_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_101_fu_1542(0),
      R => '0'
    );
\inputBuf_511_V_101_fu_1542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203991066_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_101_fu_1542(1),
      R => '0'
    );
\inputBuf_511_V_101_fu_1542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203991066_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_101_fu_1542(2),
      R => '0'
    );
\inputBuf_511_V_101_fu_1542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203991066_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_101_fu_1542(3),
      R => '0'
    );
\inputBuf_511_V_102_fu_1546[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204001069_out
    );
\inputBuf_511_V_102_fu_1546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204001069_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_102_fu_1546(0),
      R => '0'
    );
\inputBuf_511_V_102_fu_1546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204001069_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_102_fu_1546(1),
      R => '0'
    );
\inputBuf_511_V_102_fu_1546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204001069_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_102_fu_1546(2),
      R => '0'
    );
\inputBuf_511_V_102_fu_1546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204001069_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_102_fu_1546(3),
      R => '0'
    );
\inputBuf_511_V_103_fu_1550[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204011072_out
    );
\inputBuf_511_V_103_fu_1550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204011072_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_103_fu_1550(0),
      R => '0'
    );
\inputBuf_511_V_103_fu_1550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204011072_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_103_fu_1550(1),
      R => '0'
    );
\inputBuf_511_V_103_fu_1550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204011072_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_103_fu_1550(2),
      R => '0'
    );
\inputBuf_511_V_103_fu_1550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204011072_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_103_fu_1550(3),
      R => '0'
    );
\inputBuf_511_V_104_fu_1554[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204021075_out
    );
\inputBuf_511_V_104_fu_1554[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\
    );
\inputBuf_511_V_104_fu_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204021075_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_104_fu_1554(0),
      R => '0'
    );
\inputBuf_511_V_104_fu_1554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204021075_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_104_fu_1554(1),
      R => '0'
    );
\inputBuf_511_V_104_fu_1554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204021075_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_104_fu_1554(2),
      R => '0'
    );
\inputBuf_511_V_104_fu_1554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204021075_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_104_fu_1554(3),
      R => '0'
    );
\inputBuf_511_V_105_fu_1558[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204031078_out
    );
\inputBuf_511_V_105_fu_1558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204031078_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_105_fu_1558(0),
      R => '0'
    );
\inputBuf_511_V_105_fu_1558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204031078_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_105_fu_1558(1),
      R => '0'
    );
\inputBuf_511_V_105_fu_1558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204031078_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_105_fu_1558(2),
      R => '0'
    );
\inputBuf_511_V_105_fu_1558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204031078_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_105_fu_1558(3),
      R => '0'
    );
\inputBuf_511_V_106_fu_1562[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204041081_out
    );
\inputBuf_511_V_106_fu_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204041081_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_106_fu_1562(0),
      R => '0'
    );
\inputBuf_511_V_106_fu_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204041081_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_106_fu_1562(1),
      R => '0'
    );
\inputBuf_511_V_106_fu_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204041081_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_106_fu_1562(2),
      R => '0'
    );
\inputBuf_511_V_106_fu_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204041081_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_106_fu_1562(3),
      R => '0'
    );
\inputBuf_511_V_107_fu_1566[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204051084_out
    );
\inputBuf_511_V_107_fu_1566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204051084_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_107_fu_1566(0),
      R => '0'
    );
\inputBuf_511_V_107_fu_1566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204051084_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_107_fu_1566(1),
      R => '0'
    );
\inputBuf_511_V_107_fu_1566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204051084_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_107_fu_1566(2),
      R => '0'
    );
\inputBuf_511_V_107_fu_1566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204051084_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_107_fu_1566(3),
      R => '0'
    );
\inputBuf_511_V_108_fu_1570[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204061087_out
    );
\inputBuf_511_V_108_fu_1570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204061087_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_108_fu_1570(0),
      R => '0'
    );
\inputBuf_511_V_108_fu_1570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204061087_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_108_fu_1570(1),
      R => '0'
    );
\inputBuf_511_V_108_fu_1570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204061087_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_108_fu_1570(2),
      R => '0'
    );
\inputBuf_511_V_108_fu_1570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204061087_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_108_fu_1570(3),
      R => '0'
    );
\inputBuf_511_V_109_fu_1574[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204071090_out
    );
\inputBuf_511_V_109_fu_1574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204071090_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_109_fu_1574(0),
      R => '0'
    );
\inputBuf_511_V_109_fu_1574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204071090_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_109_fu_1574(1),
      R => '0'
    );
\inputBuf_511_V_109_fu_1574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204071090_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_109_fu_1574(2),
      R => '0'
    );
\inputBuf_511_V_109_fu_1574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204071090_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_109_fu_1574(3),
      R => '0'
    );
\inputBuf_511_V_10_fu_1178[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220212505_out
    );
\inputBuf_511_V_10_fu_1178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220212505_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_10_fu_1178(0),
      R => '0'
    );
\inputBuf_511_V_10_fu_1178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220212505_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_10_fu_1178(1),
      R => '0'
    );
\inputBuf_511_V_10_fu_1178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220212505_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_10_fu_1178(2),
      R => '0'
    );
\inputBuf_511_V_10_fu_1178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220212505_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_10_fu_1178(3),
      R => '0'
    );
\inputBuf_511_V_110_fu_1578[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204081093_out
    );
\inputBuf_511_V_110_fu_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204081093_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_110_fu_1578(0),
      R => '0'
    );
\inputBuf_511_V_110_fu_1578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204081093_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_110_fu_1578(1),
      R => '0'
    );
\inputBuf_511_V_110_fu_1578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204081093_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_110_fu_1578(2),
      R => '0'
    );
\inputBuf_511_V_110_fu_1578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204081093_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_110_fu_1578(3),
      R => '0'
    );
\inputBuf_511_V_111_fu_1582[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204091096_out
    );
\inputBuf_511_V_111_fu_1582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204091096_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_111_fu_1582(0),
      R => '0'
    );
\inputBuf_511_V_111_fu_1582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204091096_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_111_fu_1582(1),
      R => '0'
    );
\inputBuf_511_V_111_fu_1582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204091096_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_111_fu_1582(2),
      R => '0'
    );
\inputBuf_511_V_111_fu_1582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204091096_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_111_fu_1582(3),
      R => '0'
    );
\inputBuf_511_V_112_fu_1586[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204101099_out
    );
\inputBuf_511_V_112_fu_1586[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\
    );
\inputBuf_511_V_112_fu_1586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204101099_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_112_fu_1586(0),
      R => '0'
    );
\inputBuf_511_V_112_fu_1586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204101099_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_112_fu_1586(1),
      R => '0'
    );
\inputBuf_511_V_112_fu_1586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204101099_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_112_fu_1586(2),
      R => '0'
    );
\inputBuf_511_V_112_fu_1586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204101099_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_112_fu_1586(3),
      R => '0'
    );
\inputBuf_511_V_113_fu_1590[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204111102_out
    );
\inputBuf_511_V_113_fu_1590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204111102_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_113_fu_1590(0),
      R => '0'
    );
\inputBuf_511_V_113_fu_1590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204111102_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_113_fu_1590(1),
      R => '0'
    );
\inputBuf_511_V_113_fu_1590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204111102_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_113_fu_1590(2),
      R => '0'
    );
\inputBuf_511_V_113_fu_1590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204111102_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_113_fu_1590(3),
      R => '0'
    );
\inputBuf_511_V_114_fu_1594[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204121105_out
    );
\inputBuf_511_V_114_fu_1594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204121105_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_114_fu_1594(0),
      R => '0'
    );
\inputBuf_511_V_114_fu_1594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204121105_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_114_fu_1594(1),
      R => '0'
    );
\inputBuf_511_V_114_fu_1594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204121105_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_114_fu_1594(2),
      R => '0'
    );
\inputBuf_511_V_114_fu_1594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204121105_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_114_fu_1594(3),
      R => '0'
    );
\inputBuf_511_V_115_fu_1598[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204131108_out
    );
\inputBuf_511_V_115_fu_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204131108_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_115_fu_1598(0),
      R => '0'
    );
\inputBuf_511_V_115_fu_1598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204131108_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_115_fu_1598(1),
      R => '0'
    );
\inputBuf_511_V_115_fu_1598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204131108_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_115_fu_1598(2),
      R => '0'
    );
\inputBuf_511_V_115_fu_1598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204131108_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_115_fu_1598(3),
      R => '0'
    );
\inputBuf_511_V_116_fu_1602[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204141111_out
    );
\inputBuf_511_V_116_fu_1602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204141111_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_116_fu_1602(0),
      R => '0'
    );
\inputBuf_511_V_116_fu_1602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204141111_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_116_fu_1602(1),
      R => '0'
    );
\inputBuf_511_V_116_fu_1602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204141111_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_116_fu_1602(2),
      R => '0'
    );
\inputBuf_511_V_116_fu_1602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204141111_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_116_fu_1602(3),
      R => '0'
    );
\inputBuf_511_V_117_fu_1606[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204151114_out
    );
\inputBuf_511_V_117_fu_1606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204151114_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_117_fu_1606(0),
      R => '0'
    );
\inputBuf_511_V_117_fu_1606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204151114_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_117_fu_1606(1),
      R => '0'
    );
\inputBuf_511_V_117_fu_1606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204151114_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_117_fu_1606(2),
      R => '0'
    );
\inputBuf_511_V_117_fu_1606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204151114_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_117_fu_1606(3),
      R => '0'
    );
\inputBuf_511_V_118_fu_1610[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204161117_out
    );
\inputBuf_511_V_118_fu_1610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204161117_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_118_fu_1610(0),
      R => '0'
    );
\inputBuf_511_V_118_fu_1610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204161117_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_118_fu_1610(1),
      R => '0'
    );
\inputBuf_511_V_118_fu_1610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204161117_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_118_fu_1610(2),
      R => '0'
    );
\inputBuf_511_V_118_fu_1610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204161117_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_118_fu_1610(3),
      R => '0'
    );
\inputBuf_511_V_119_fu_1614[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204171120_out
    );
\inputBuf_511_V_119_fu_1614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204171120_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_119_fu_1614(0),
      R => '0'
    );
\inputBuf_511_V_119_fu_1614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204171120_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_119_fu_1614(1),
      R => '0'
    );
\inputBuf_511_V_119_fu_1614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204171120_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_119_fu_1614(2),
      R => '0'
    );
\inputBuf_511_V_119_fu_1614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204171120_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_119_fu_1614(3),
      R => '0'
    );
\inputBuf_511_V_11_fu_1182[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220223538_out
    );
\inputBuf_511_V_11_fu_1182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220223538_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_11_fu_1182(0),
      R => '0'
    );
\inputBuf_511_V_11_fu_1182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220223538_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_11_fu_1182(1),
      R => '0'
    );
\inputBuf_511_V_11_fu_1182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220223538_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_11_fu_1182(2),
      R => '0'
    );
\inputBuf_511_V_11_fu_1182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220223538_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_11_fu_1182(3),
      R => '0'
    );
\inputBuf_511_V_120_fu_1618[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204181123_out
    );
\inputBuf_511_V_120_fu_1618[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\
    );
\inputBuf_511_V_120_fu_1618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204181123_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_120_fu_1618(0),
      R => '0'
    );
\inputBuf_511_V_120_fu_1618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204181123_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_120_fu_1618(1),
      R => '0'
    );
\inputBuf_511_V_120_fu_1618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204181123_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_120_fu_1618(2),
      R => '0'
    );
\inputBuf_511_V_120_fu_1618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204181123_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_120_fu_1618(3),
      R => '0'
    );
\inputBuf_511_V_121_fu_1622[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204191126_out
    );
\inputBuf_511_V_121_fu_1622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204191126_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_121_fu_1622(0),
      R => '0'
    );
\inputBuf_511_V_121_fu_1622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204191126_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_121_fu_1622(1),
      R => '0'
    );
\inputBuf_511_V_121_fu_1622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204191126_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_121_fu_1622(2),
      R => '0'
    );
\inputBuf_511_V_121_fu_1622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204191126_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_121_fu_1622(3),
      R => '0'
    );
\inputBuf_511_V_122_fu_1626[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204201129_out
    );
\inputBuf_511_V_122_fu_1626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204201129_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_122_fu_1626(0),
      R => '0'
    );
\inputBuf_511_V_122_fu_1626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204201129_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_122_fu_1626(1),
      R => '0'
    );
\inputBuf_511_V_122_fu_1626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204201129_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_122_fu_1626(2),
      R => '0'
    );
\inputBuf_511_V_122_fu_1626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204201129_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_122_fu_1626(3),
      R => '0'
    );
\inputBuf_511_V_123_fu_1630[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204211132_out
    );
\inputBuf_511_V_123_fu_1630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204211132_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_123_fu_1630(0),
      R => '0'
    );
\inputBuf_511_V_123_fu_1630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204211132_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_123_fu_1630(1),
      R => '0'
    );
\inputBuf_511_V_123_fu_1630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204211132_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_123_fu_1630(2),
      R => '0'
    );
\inputBuf_511_V_123_fu_1630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204211132_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_123_fu_1630(3),
      R => '0'
    );
\inputBuf_511_V_124_fu_1634[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204221135_out
    );
\inputBuf_511_V_124_fu_1634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204221135_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_124_fu_1634(0),
      R => '0'
    );
\inputBuf_511_V_124_fu_1634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204221135_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_124_fu_1634(1),
      R => '0'
    );
\inputBuf_511_V_124_fu_1634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204221135_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_124_fu_1634(2),
      R => '0'
    );
\inputBuf_511_V_124_fu_1634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204221135_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_124_fu_1634(3),
      R => '0'
    );
\inputBuf_511_V_125_fu_1638[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204231138_out
    );
\inputBuf_511_V_125_fu_1638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204231138_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_125_fu_1638(0),
      R => '0'
    );
\inputBuf_511_V_125_fu_1638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204231138_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_125_fu_1638(1),
      R => '0'
    );
\inputBuf_511_V_125_fu_1638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204231138_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_125_fu_1638(2),
      R => '0'
    );
\inputBuf_511_V_125_fu_1638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204231138_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_125_fu_1638(3),
      R => '0'
    );
\inputBuf_511_V_126_fu_1642[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204241141_out
    );
\inputBuf_511_V_126_fu_1642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204241141_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_126_fu_1642(0),
      R => '0'
    );
\inputBuf_511_V_126_fu_1642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204241141_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_126_fu_1642(1),
      R => '0'
    );
\inputBuf_511_V_126_fu_1642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204241141_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_126_fu_1642(2),
      R => '0'
    );
\inputBuf_511_V_126_fu_1642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204241141_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_126_fu_1642(3),
      R => '0'
    );
\inputBuf_511_V_127_fu_1646[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204251144_out
    );
\inputBuf_511_V_127_fu_1646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204251144_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_127_fu_1646(0),
      R => '0'
    );
\inputBuf_511_V_127_fu_1646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204251144_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_127_fu_1646(1),
      R => '0'
    );
\inputBuf_511_V_127_fu_1646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204251144_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_127_fu_1646(2),
      R => '0'
    );
\inputBuf_511_V_127_fu_1646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204251144_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_127_fu_1646(3),
      R => '0'
    );
\inputBuf_511_V_128_fu_1650[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204261147_out
    );
\inputBuf_511_V_128_fu_1650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204261147_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_128_fu_1650(0),
      R => '0'
    );
\inputBuf_511_V_128_fu_1650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204261147_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_128_fu_1650(1),
      R => '0'
    );
\inputBuf_511_V_128_fu_1650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204261147_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_128_fu_1650(2),
      R => '0'
    );
\inputBuf_511_V_128_fu_1650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204261147_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_128_fu_1650(3),
      R => '0'
    );
\inputBuf_511_V_129_fu_1654[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_129_fu_1654[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204271150_out
    );
\inputBuf_511_V_129_fu_1654[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_129_fu_1654[3]_i_2_n_1\
    );
\inputBuf_511_V_129_fu_1654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204271150_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_129_fu_1654(0),
      R => '0'
    );
\inputBuf_511_V_129_fu_1654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204271150_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_129_fu_1654(1),
      R => '0'
    );
\inputBuf_511_V_129_fu_1654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204271150_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_129_fu_1654(2),
      R => '0'
    );
\inputBuf_511_V_129_fu_1654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204271150_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_129_fu_1654(3),
      R => '0'
    );
\inputBuf_511_V_12_fu_1186[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I4 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220234571_out
    );
\inputBuf_511_V_12_fu_1186[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\,
      I2 => \inputBuf_511_V_426_fu_2842_reg[0]_0\(4),
      I3 => \inputBuf_511_V_12_fu_1186[3]_i_3_n_1\,
      I4 => \inputBuf_511_V_426_fu_2842_reg[0]_1\(28),
      I5 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3_n_1\,
      O => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\
    );
\inputBuf_511_V_12_fu_1186[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF000000"
    )
        port map (
      I0 => \odata_reg[112]\(0),
      I1 => Q(2),
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_1,
      I4 => icmp_ln289_reg_13510,
      O => \inputBuf_511_V_12_fu_1186[3]_i_3_n_1\
    );
\inputBuf_511_V_12_fu_1186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220234571_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_12_fu_1186(0),
      R => '0'
    );
\inputBuf_511_V_12_fu_1186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220234571_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_12_fu_1186(1),
      R => '0'
    );
\inputBuf_511_V_12_fu_1186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220234571_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_12_fu_1186(2),
      R => '0'
    );
\inputBuf_511_V_12_fu_1186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220234571_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_12_fu_1186(3),
      R => '0'
    );
\inputBuf_511_V_130_fu_1658[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204281153_out
    );
\inputBuf_511_V_130_fu_1658[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\
    );
\inputBuf_511_V_130_fu_1658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204281153_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_130_fu_1658(0),
      R => '0'
    );
\inputBuf_511_V_130_fu_1658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204281153_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_130_fu_1658(1),
      R => '0'
    );
\inputBuf_511_V_130_fu_1658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204281153_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_130_fu_1658(2),
      R => '0'
    );
\inputBuf_511_V_130_fu_1658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204281153_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_130_fu_1658(3),
      R => '0'
    );
\inputBuf_511_V_131_fu_1662[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204291156_out
    );
\inputBuf_511_V_131_fu_1662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204291156_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_131_fu_1662(0),
      R => '0'
    );
\inputBuf_511_V_131_fu_1662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204291156_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_131_fu_1662(1),
      R => '0'
    );
\inputBuf_511_V_131_fu_1662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204291156_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_131_fu_1662(2),
      R => '0'
    );
\inputBuf_511_V_131_fu_1662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204291156_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_131_fu_1662(3),
      R => '0'
    );
\inputBuf_511_V_132_fu_1666[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204301159_out
    );
\inputBuf_511_V_132_fu_1666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204301159_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_132_fu_1666(0),
      R => '0'
    );
\inputBuf_511_V_132_fu_1666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204301159_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_132_fu_1666(1),
      R => '0'
    );
\inputBuf_511_V_132_fu_1666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204301159_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_132_fu_1666(2),
      R => '0'
    );
\inputBuf_511_V_132_fu_1666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204301159_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_132_fu_1666(3),
      R => '0'
    );
\inputBuf_511_V_133_fu_1670[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204311162_out
    );
\inputBuf_511_V_133_fu_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204311162_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_133_fu_1670(0),
      R => '0'
    );
\inputBuf_511_V_133_fu_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204311162_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_133_fu_1670(1),
      R => '0'
    );
\inputBuf_511_V_133_fu_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204311162_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_133_fu_1670(2),
      R => '0'
    );
\inputBuf_511_V_133_fu_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204311162_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_133_fu_1670(3),
      R => '0'
    );
\inputBuf_511_V_134_fu_1674[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204321165_out
    );
\inputBuf_511_V_134_fu_1674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204321165_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_134_fu_1674(0),
      R => '0'
    );
\inputBuf_511_V_134_fu_1674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204321165_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_134_fu_1674(1),
      R => '0'
    );
\inputBuf_511_V_134_fu_1674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204321165_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_134_fu_1674(2),
      R => '0'
    );
\inputBuf_511_V_134_fu_1674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204321165_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_134_fu_1674(3),
      R => '0'
    );
\inputBuf_511_V_135_fu_1678[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204331168_out
    );
\inputBuf_511_V_135_fu_1678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204331168_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_135_fu_1678(0),
      R => '0'
    );
\inputBuf_511_V_135_fu_1678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204331168_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_135_fu_1678(1),
      R => '0'
    );
\inputBuf_511_V_135_fu_1678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204331168_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_135_fu_1678(2),
      R => '0'
    );
\inputBuf_511_V_135_fu_1678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204331168_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_135_fu_1678(3),
      R => '0'
    );
\inputBuf_511_V_136_fu_1682[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204341171_out
    );
\inputBuf_511_V_136_fu_1682[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(4),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\
    );
\inputBuf_511_V_136_fu_1682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204341171_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_136_fu_1682(0),
      R => '0'
    );
\inputBuf_511_V_136_fu_1682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204341171_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_136_fu_1682(1),
      R => '0'
    );
\inputBuf_511_V_136_fu_1682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204341171_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_136_fu_1682(2),
      R => '0'
    );
\inputBuf_511_V_136_fu_1682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204341171_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_136_fu_1682(3),
      R => '0'
    );
\inputBuf_511_V_137_fu_1686[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      O => \inputBuf_511_V_137_fu_1686[3]_i_1_n_1\
    );
\inputBuf_511_V_137_fu_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_137_fu_1686[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_137_fu_1686(0),
      R => '0'
    );
\inputBuf_511_V_137_fu_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_137_fu_1686[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_137_fu_1686(1),
      R => '0'
    );
\inputBuf_511_V_137_fu_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_137_fu_1686[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_137_fu_1686(2),
      R => '0'
    );
\inputBuf_511_V_137_fu_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_137_fu_1686[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_137_fu_1686(3),
      R => '0'
    );
\inputBuf_511_V_138_fu_1690[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204361177_out
    );
\inputBuf_511_V_138_fu_1690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204361177_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_138_fu_1690(0),
      R => '0'
    );
\inputBuf_511_V_138_fu_1690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204361177_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_138_fu_1690(1),
      R => '0'
    );
\inputBuf_511_V_138_fu_1690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204361177_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_138_fu_1690(2),
      R => '0'
    );
\inputBuf_511_V_138_fu_1690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204361177_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_138_fu_1690(3),
      R => '0'
    );
\inputBuf_511_V_139_fu_1694[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(6),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204371180_out
    );
\inputBuf_511_V_139_fu_1694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204371180_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_139_fu_1694(0),
      R => '0'
    );
\inputBuf_511_V_139_fu_1694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204371180_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_139_fu_1694(1),
      R => '0'
    );
\inputBuf_511_V_139_fu_1694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204371180_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_139_fu_1694(2),
      R => '0'
    );
\inputBuf_511_V_139_fu_1694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204371180_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_139_fu_1694(3),
      R => '0'
    );
\inputBuf_511_V_13_fu_1190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220245604_out
    );
\inputBuf_511_V_13_fu_1190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220245604_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_13_fu_1190(0),
      R => '0'
    );
\inputBuf_511_V_13_fu_1190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220245604_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_13_fu_1190(1),
      R => '0'
    );
\inputBuf_511_V_13_fu_1190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220245604_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_13_fu_1190(2),
      R => '0'
    );
\inputBuf_511_V_13_fu_1190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220245604_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_13_fu_1190(3),
      R => '0'
    );
\inputBuf_511_V_140_fu_1698[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204381183_out
    );
\inputBuf_511_V_140_fu_1698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204381183_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_140_fu_1698(0),
      R => '0'
    );
\inputBuf_511_V_140_fu_1698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204381183_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_140_fu_1698(1),
      R => '0'
    );
\inputBuf_511_V_140_fu_1698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204381183_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_140_fu_1698(2),
      R => '0'
    );
\inputBuf_511_V_140_fu_1698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204381183_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_140_fu_1698(3),
      R => '0'
    );
\inputBuf_511_V_141_fu_1702[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204391186_out
    );
\inputBuf_511_V_141_fu_1702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204391186_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_141_fu_1702(0),
      R => '0'
    );
\inputBuf_511_V_141_fu_1702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204391186_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_141_fu_1702(1),
      R => '0'
    );
\inputBuf_511_V_141_fu_1702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204391186_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_141_fu_1702(2),
      R => '0'
    );
\inputBuf_511_V_141_fu_1702_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204391186_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_141_fu_1702(3),
      R => '0'
    );
\inputBuf_511_V_142_fu_1706[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(6),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204401189_out
    );
\inputBuf_511_V_142_fu_1706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204401189_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_142_fu_1706(0),
      R => '0'
    );
\inputBuf_511_V_142_fu_1706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204401189_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_142_fu_1706(1),
      R => '0'
    );
\inputBuf_511_V_142_fu_1706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204401189_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_142_fu_1706(2),
      R => '0'
    );
\inputBuf_511_V_142_fu_1706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204401189_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_142_fu_1706(3),
      R => '0'
    );
\inputBuf_511_V_143_fu_1710[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_143_fu_1710[3]_i_1_n_1\
    );
\inputBuf_511_V_143_fu_1710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_143_fu_1710[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_143_fu_1710(0),
      R => '0'
    );
\inputBuf_511_V_143_fu_1710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_143_fu_1710[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_143_fu_1710(1),
      R => '0'
    );
\inputBuf_511_V_143_fu_1710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_143_fu_1710[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_143_fu_1710(2),
      R => '0'
    );
\inputBuf_511_V_143_fu_1710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_143_fu_1710[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_143_fu_1710(3),
      R => '0'
    );
\inputBuf_511_V_144_fu_1714[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204421195_out
    );
\inputBuf_511_V_144_fu_1714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204421195_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_144_fu_1714(0),
      R => '0'
    );
\inputBuf_511_V_144_fu_1714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204421195_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_144_fu_1714(1),
      R => '0'
    );
\inputBuf_511_V_144_fu_1714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204421195_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_144_fu_1714(2),
      R => '0'
    );
\inputBuf_511_V_144_fu_1714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204421195_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_144_fu_1714(3),
      R => '0'
    );
\inputBuf_511_V_145_fu_1718[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \inputBuf_511_V_145_fu_1718[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204431198_out
    );
\inputBuf_511_V_145_fu_1718[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_145_fu_1718[3]_i_2_n_1\
    );
\inputBuf_511_V_145_fu_1718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204431198_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_145_fu_1718(0),
      R => '0'
    );
\inputBuf_511_V_145_fu_1718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204431198_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_145_fu_1718(1),
      R => '0'
    );
\inputBuf_511_V_145_fu_1718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204431198_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_145_fu_1718(2),
      R => '0'
    );
\inputBuf_511_V_145_fu_1718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204431198_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_145_fu_1718(3),
      R => '0'
    );
\inputBuf_511_V_146_fu_1722[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204441201_out
    );
\inputBuf_511_V_146_fu_1722[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\
    );
\inputBuf_511_V_146_fu_1722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204441201_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_146_fu_1722(0),
      R => '0'
    );
\inputBuf_511_V_146_fu_1722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204441201_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_146_fu_1722(1),
      R => '0'
    );
\inputBuf_511_V_146_fu_1722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204441201_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_146_fu_1722(2),
      R => '0'
    );
\inputBuf_511_V_146_fu_1722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204441201_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_146_fu_1722(3),
      R => '0'
    );
\inputBuf_511_V_147_fu_1726[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204451204_out
    );
\inputBuf_511_V_147_fu_1726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204451204_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_147_fu_1726(0),
      R => '0'
    );
\inputBuf_511_V_147_fu_1726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204451204_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_147_fu_1726(1),
      R => '0'
    );
\inputBuf_511_V_147_fu_1726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204451204_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_147_fu_1726(2),
      R => '0'
    );
\inputBuf_511_V_147_fu_1726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204451204_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_147_fu_1726(3),
      R => '0'
    );
\inputBuf_511_V_148_fu_1730[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204461207_out
    );
\inputBuf_511_V_148_fu_1730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204461207_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_148_fu_1730(0),
      R => '0'
    );
\inputBuf_511_V_148_fu_1730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204461207_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_148_fu_1730(1),
      R => '0'
    );
\inputBuf_511_V_148_fu_1730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204461207_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_148_fu_1730(2),
      R => '0'
    );
\inputBuf_511_V_148_fu_1730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204461207_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_148_fu_1730(3),
      R => '0'
    );
\inputBuf_511_V_149_fu_1734[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204471210_out
    );
\inputBuf_511_V_149_fu_1734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204471210_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_149_fu_1734(0),
      R => '0'
    );
\inputBuf_511_V_149_fu_1734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204471210_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_149_fu_1734(1),
      R => '0'
    );
\inputBuf_511_V_149_fu_1734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204471210_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_149_fu_1734(2),
      R => '0'
    );
\inputBuf_511_V_149_fu_1734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204471210_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_149_fu_1734(3),
      R => '0'
    );
\inputBuf_511_V_14_fu_1194[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220256637_out
    );
\inputBuf_511_V_14_fu_1194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220256637_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_14_fu_1194(0),
      R => '0'
    );
\inputBuf_511_V_14_fu_1194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220256637_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_14_fu_1194(1),
      R => '0'
    );
\inputBuf_511_V_14_fu_1194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220256637_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_14_fu_1194(2),
      R => '0'
    );
\inputBuf_511_V_14_fu_1194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220256637_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_14_fu_1194(3),
      R => '0'
    );
\inputBuf_511_V_150_fu_1738[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204481213_out
    );
\inputBuf_511_V_150_fu_1738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204481213_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_150_fu_1738(0),
      R => '0'
    );
\inputBuf_511_V_150_fu_1738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204481213_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_150_fu_1738(1),
      R => '0'
    );
\inputBuf_511_V_150_fu_1738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204481213_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_150_fu_1738(2),
      R => '0'
    );
\inputBuf_511_V_150_fu_1738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204481213_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_150_fu_1738(3),
      R => '0'
    );
\inputBuf_511_V_151_fu_1742[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => \inputBuf_511_V_151_fu_1742[3]_i_1_n_1\
    );
\inputBuf_511_V_151_fu_1742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_151_fu_1742[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_151_fu_1742(0),
      R => '0'
    );
\inputBuf_511_V_151_fu_1742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_151_fu_1742[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_151_fu_1742(1),
      R => '0'
    );
\inputBuf_511_V_151_fu_1742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_151_fu_1742[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_151_fu_1742(2),
      R => '0'
    );
\inputBuf_511_V_151_fu_1742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_151_fu_1742[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_151_fu_1742(3),
      R => '0'
    );
\inputBuf_511_V_152_fu_1746[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204501219_out
    );
\inputBuf_511_V_152_fu_1746[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\
    );
\inputBuf_511_V_152_fu_1746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204501219_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_152_fu_1746(0),
      R => '0'
    );
\inputBuf_511_V_152_fu_1746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204501219_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_152_fu_1746(1),
      R => '0'
    );
\inputBuf_511_V_152_fu_1746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204501219_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_152_fu_1746(2),
      R => '0'
    );
\inputBuf_511_V_152_fu_1746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204501219_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_152_fu_1746(3),
      R => '0'
    );
\inputBuf_511_V_153_fu_1750[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204511222_out
    );
\inputBuf_511_V_153_fu_1750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204511222_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_153_fu_1750(0),
      R => '0'
    );
\inputBuf_511_V_153_fu_1750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204511222_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_153_fu_1750(1),
      R => '0'
    );
\inputBuf_511_V_153_fu_1750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204511222_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_153_fu_1750(2),
      R => '0'
    );
\inputBuf_511_V_153_fu_1750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204511222_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_153_fu_1750(3),
      R => '0'
    );
\inputBuf_511_V_154_fu_1754[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204521225_out
    );
\inputBuf_511_V_154_fu_1754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204521225_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_154_fu_1754(0),
      R => '0'
    );
\inputBuf_511_V_154_fu_1754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204521225_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_154_fu_1754(1),
      R => '0'
    );
\inputBuf_511_V_154_fu_1754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204521225_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_154_fu_1754(2),
      R => '0'
    );
\inputBuf_511_V_154_fu_1754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204521225_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_154_fu_1754(3),
      R => '0'
    );
\inputBuf_511_V_155_fu_1758[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204531228_out
    );
\inputBuf_511_V_155_fu_1758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204531228_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_155_fu_1758(0),
      R => '0'
    );
\inputBuf_511_V_155_fu_1758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204531228_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_155_fu_1758(1),
      R => '0'
    );
\inputBuf_511_V_155_fu_1758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204531228_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_155_fu_1758(2),
      R => '0'
    );
\inputBuf_511_V_155_fu_1758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204531228_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_155_fu_1758(3),
      R => '0'
    );
\inputBuf_511_V_156_fu_1762[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204541231_out
    );
\inputBuf_511_V_156_fu_1762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204541231_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_156_fu_1762(0),
      R => '0'
    );
\inputBuf_511_V_156_fu_1762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204541231_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_156_fu_1762(1),
      R => '0'
    );
\inputBuf_511_V_156_fu_1762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204541231_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_156_fu_1762(2),
      R => '0'
    );
\inputBuf_511_V_156_fu_1762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204541231_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_156_fu_1762(3),
      R => '0'
    );
\inputBuf_511_V_157_fu_1766[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204551234_out
    );
\inputBuf_511_V_157_fu_1766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204551234_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_157_fu_1766(0),
      R => '0'
    );
\inputBuf_511_V_157_fu_1766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204551234_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_157_fu_1766(1),
      R => '0'
    );
\inputBuf_511_V_157_fu_1766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204551234_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_157_fu_1766(2),
      R => '0'
    );
\inputBuf_511_V_157_fu_1766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204551234_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_157_fu_1766(3),
      R => '0'
    );
\inputBuf_511_V_158_fu_1770[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204561237_out
    );
\inputBuf_511_V_158_fu_1770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204561237_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_158_fu_1770(0),
      R => '0'
    );
\inputBuf_511_V_158_fu_1770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204561237_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_158_fu_1770(1),
      R => '0'
    );
\inputBuf_511_V_158_fu_1770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204561237_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_158_fu_1770(2),
      R => '0'
    );
\inputBuf_511_V_158_fu_1770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204561237_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_158_fu_1770(3),
      R => '0'
    );
\inputBuf_511_V_159_fu_1774[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204571240_out
    );
\inputBuf_511_V_159_fu_1774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204571240_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_159_fu_1774(0),
      R => '0'
    );
\inputBuf_511_V_159_fu_1774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204571240_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_159_fu_1774(1),
      R => '0'
    );
\inputBuf_511_V_159_fu_1774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204571240_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_159_fu_1774(2),
      R => '0'
    );
\inputBuf_511_V_159_fu_1774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204571240_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_159_fu_1774(3),
      R => '0'
    );
\inputBuf_511_V_15_fu_1198[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220267670_out
    );
\inputBuf_511_V_15_fu_1198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220267670_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_15_fu_1198(0),
      R => '0'
    );
\inputBuf_511_V_15_fu_1198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220267670_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_15_fu_1198(1),
      R => '0'
    );
\inputBuf_511_V_15_fu_1198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220267670_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_15_fu_1198(2),
      R => '0'
    );
\inputBuf_511_V_15_fu_1198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220267670_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_15_fu_1198(3),
      R => '0'
    );
\inputBuf_511_V_160_fu_1778[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204581243_out
    );
\inputBuf_511_V_160_fu_1778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204581243_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_160_fu_1778(0),
      R => '0'
    );
\inputBuf_511_V_160_fu_1778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204581243_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_160_fu_1778(1),
      R => '0'
    );
\inputBuf_511_V_160_fu_1778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204581243_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_160_fu_1778(2),
      R => '0'
    );
\inputBuf_511_V_160_fu_1778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204581243_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_160_fu_1778(3),
      R => '0'
    );
\inputBuf_511_V_161_fu_1782[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_161_fu_1782[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204591246_out
    );
\inputBuf_511_V_161_fu_1782[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      O => \inputBuf_511_V_161_fu_1782[3]_i_2_n_1\
    );
\inputBuf_511_V_161_fu_1782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204591246_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_161_fu_1782(0),
      R => '0'
    );
\inputBuf_511_V_161_fu_1782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204591246_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_161_fu_1782(1),
      R => '0'
    );
\inputBuf_511_V_161_fu_1782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204591246_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_161_fu_1782(2),
      R => '0'
    );
\inputBuf_511_V_161_fu_1782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204591246_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_161_fu_1782(3),
      R => '0'
    );
\inputBuf_511_V_162_fu_1786[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204601249_out
    );
\inputBuf_511_V_162_fu_1786[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\
    );
\inputBuf_511_V_162_fu_1786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204601249_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_162_fu_1786(0),
      R => '0'
    );
\inputBuf_511_V_162_fu_1786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204601249_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_162_fu_1786(1),
      R => '0'
    );
\inputBuf_511_V_162_fu_1786_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204601249_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_162_fu_1786(2),
      R => '0'
    );
\inputBuf_511_V_162_fu_1786_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204601249_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_162_fu_1786(3),
      R => '0'
    );
\inputBuf_511_V_163_fu_1790[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204611252_out
    );
\inputBuf_511_V_163_fu_1790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204611252_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_163_fu_1790(0),
      R => '0'
    );
\inputBuf_511_V_163_fu_1790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204611252_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_163_fu_1790(1),
      R => '0'
    );
\inputBuf_511_V_163_fu_1790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204611252_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_163_fu_1790(2),
      R => '0'
    );
\inputBuf_511_V_163_fu_1790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204611252_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_163_fu_1790(3),
      R => '0'
    );
\inputBuf_511_V_164_fu_1794[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204621255_out
    );
\inputBuf_511_V_164_fu_1794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204621255_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_164_fu_1794(0),
      R => '0'
    );
\inputBuf_511_V_164_fu_1794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204621255_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_164_fu_1794(1),
      R => '0'
    );
\inputBuf_511_V_164_fu_1794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204621255_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_164_fu_1794(2),
      R => '0'
    );
\inputBuf_511_V_164_fu_1794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204621255_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_164_fu_1794(3),
      R => '0'
    );
\inputBuf_511_V_165_fu_1798[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204631258_out
    );
\inputBuf_511_V_165_fu_1798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204631258_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_165_fu_1798(0),
      R => '0'
    );
\inputBuf_511_V_165_fu_1798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204631258_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_165_fu_1798(1),
      R => '0'
    );
\inputBuf_511_V_165_fu_1798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204631258_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_165_fu_1798(2),
      R => '0'
    );
\inputBuf_511_V_165_fu_1798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204631258_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_165_fu_1798(3),
      R => '0'
    );
\inputBuf_511_V_166_fu_1802[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204641261_out
    );
\inputBuf_511_V_166_fu_1802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204641261_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_166_fu_1802(0),
      R => '0'
    );
\inputBuf_511_V_166_fu_1802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204641261_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_166_fu_1802(1),
      R => '0'
    );
\inputBuf_511_V_166_fu_1802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204641261_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_166_fu_1802(2),
      R => '0'
    );
\inputBuf_511_V_166_fu_1802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204641261_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_166_fu_1802(3),
      R => '0'
    );
\inputBuf_511_V_167_fu_1806[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204651264_out
    );
\inputBuf_511_V_167_fu_1806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204651264_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_167_fu_1806(0),
      R => '0'
    );
\inputBuf_511_V_167_fu_1806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204651264_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_167_fu_1806(1),
      R => '0'
    );
\inputBuf_511_V_167_fu_1806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204651264_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_167_fu_1806(2),
      R => '0'
    );
\inputBuf_511_V_167_fu_1806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204651264_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_167_fu_1806(3),
      R => '0'
    );
\inputBuf_511_V_168_fu_1810[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204661267_out
    );
\inputBuf_511_V_168_fu_1810[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\
    );
\inputBuf_511_V_168_fu_1810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204661267_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_168_fu_1810(0),
      R => '0'
    );
\inputBuf_511_V_168_fu_1810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204661267_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_168_fu_1810(1),
      R => '0'
    );
\inputBuf_511_V_168_fu_1810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204661267_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_168_fu_1810(2),
      R => '0'
    );
\inputBuf_511_V_168_fu_1810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204661267_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_168_fu_1810(3),
      R => '0'
    );
\inputBuf_511_V_169_fu_1814[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204671270_out
    );
\inputBuf_511_V_169_fu_1814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204671270_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_169_fu_1814(0),
      R => '0'
    );
\inputBuf_511_V_169_fu_1814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204671270_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_169_fu_1814(1),
      R => '0'
    );
\inputBuf_511_V_169_fu_1814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204671270_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_169_fu_1814(2),
      R => '0'
    );
\inputBuf_511_V_169_fu_1814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204671270_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_169_fu_1814(3),
      R => '0'
    );
\inputBuf_511_V_16_fu_1202[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220278703_out
    );
\inputBuf_511_V_16_fu_1202[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\
    );
\inputBuf_511_V_16_fu_1202[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\
    );
\inputBuf_511_V_16_fu_1202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220278703_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_16_fu_1202(0),
      R => '0'
    );
\inputBuf_511_V_16_fu_1202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220278703_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_16_fu_1202(1),
      R => '0'
    );
\inputBuf_511_V_16_fu_1202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220278703_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_16_fu_1202(2),
      R => '0'
    );
\inputBuf_511_V_16_fu_1202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220278703_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_16_fu_1202(3),
      R => '0'
    );
\inputBuf_511_V_170_fu_1818[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204681273_out
    );
\inputBuf_511_V_170_fu_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204681273_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_170_fu_1818(0),
      R => '0'
    );
\inputBuf_511_V_170_fu_1818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204681273_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_170_fu_1818(1),
      R => '0'
    );
\inputBuf_511_V_170_fu_1818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204681273_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_170_fu_1818(2),
      R => '0'
    );
\inputBuf_511_V_170_fu_1818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204681273_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_170_fu_1818(3),
      R => '0'
    );
\inputBuf_511_V_171_fu_1822[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204691276_out
    );
\inputBuf_511_V_171_fu_1822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204691276_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_171_fu_1822(0),
      R => '0'
    );
\inputBuf_511_V_171_fu_1822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204691276_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_171_fu_1822(1),
      R => '0'
    );
\inputBuf_511_V_171_fu_1822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204691276_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_171_fu_1822(2),
      R => '0'
    );
\inputBuf_511_V_171_fu_1822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204691276_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_171_fu_1822(3),
      R => '0'
    );
\inputBuf_511_V_172_fu_1826[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204701279_out
    );
\inputBuf_511_V_172_fu_1826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204701279_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_172_fu_1826(0),
      R => '0'
    );
\inputBuf_511_V_172_fu_1826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204701279_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_172_fu_1826(1),
      R => '0'
    );
\inputBuf_511_V_172_fu_1826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204701279_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_172_fu_1826(2),
      R => '0'
    );
\inputBuf_511_V_172_fu_1826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204701279_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_172_fu_1826(3),
      R => '0'
    );
\inputBuf_511_V_173_fu_1830[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204711282_out
    );
\inputBuf_511_V_173_fu_1830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204711282_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_173_fu_1830(0),
      R => '0'
    );
\inputBuf_511_V_173_fu_1830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204711282_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_173_fu_1830(1),
      R => '0'
    );
\inputBuf_511_V_173_fu_1830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204711282_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_173_fu_1830(2),
      R => '0'
    );
\inputBuf_511_V_173_fu_1830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204711282_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_173_fu_1830(3),
      R => '0'
    );
\inputBuf_511_V_174_fu_1834[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204721285_out
    );
\inputBuf_511_V_174_fu_1834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204721285_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_174_fu_1834(0),
      R => '0'
    );
\inputBuf_511_V_174_fu_1834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204721285_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_174_fu_1834(1),
      R => '0'
    );
\inputBuf_511_V_174_fu_1834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204721285_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_174_fu_1834(2),
      R => '0'
    );
\inputBuf_511_V_174_fu_1834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204721285_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_174_fu_1834(3),
      R => '0'
    );
\inputBuf_511_V_175_fu_1838[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_175_fu_1838[3]_i_1_n_1\
    );
\inputBuf_511_V_175_fu_1838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_175_fu_1838[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_175_fu_1838(0),
      R => '0'
    );
\inputBuf_511_V_175_fu_1838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_175_fu_1838[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_175_fu_1838(1),
      R => '0'
    );
\inputBuf_511_V_175_fu_1838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_175_fu_1838[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_175_fu_1838(2),
      R => '0'
    );
\inputBuf_511_V_175_fu_1838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_175_fu_1838[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_175_fu_1838(3),
      R => '0'
    );
\inputBuf_511_V_176_fu_1842[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204741291_out
    );
\inputBuf_511_V_176_fu_1842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204741291_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_176_fu_1842(0),
      R => '0'
    );
\inputBuf_511_V_176_fu_1842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204741291_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_176_fu_1842(1),
      R => '0'
    );
\inputBuf_511_V_176_fu_1842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204741291_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_176_fu_1842(2),
      R => '0'
    );
\inputBuf_511_V_176_fu_1842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204741291_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_176_fu_1842(3),
      R => '0'
    );
\inputBuf_511_V_177_fu_1846[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_177_fu_1846[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204751294_out
    );
\inputBuf_511_V_177_fu_1846[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_177_fu_1846[3]_i_2_n_1\
    );
\inputBuf_511_V_177_fu_1846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204751294_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_177_fu_1846(0),
      R => '0'
    );
\inputBuf_511_V_177_fu_1846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204751294_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_177_fu_1846(1),
      R => '0'
    );
\inputBuf_511_V_177_fu_1846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204751294_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_177_fu_1846(2),
      R => '0'
    );
\inputBuf_511_V_177_fu_1846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204751294_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_177_fu_1846(3),
      R => '0'
    );
\inputBuf_511_V_178_fu_1850[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204761297_out
    );
\inputBuf_511_V_178_fu_1850[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\
    );
\inputBuf_511_V_178_fu_1850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204761297_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_178_fu_1850(0),
      R => '0'
    );
\inputBuf_511_V_178_fu_1850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204761297_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_178_fu_1850(1),
      R => '0'
    );
\inputBuf_511_V_178_fu_1850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204761297_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_178_fu_1850(2),
      R => '0'
    );
\inputBuf_511_V_178_fu_1850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204761297_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_178_fu_1850(3),
      R => '0'
    );
\inputBuf_511_V_179_fu_1854[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204771300_out
    );
\inputBuf_511_V_179_fu_1854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204771300_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_179_fu_1854(0),
      R => '0'
    );
\inputBuf_511_V_179_fu_1854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204771300_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_179_fu_1854(1),
      R => '0'
    );
\inputBuf_511_V_179_fu_1854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204771300_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_179_fu_1854(2),
      R => '0'
    );
\inputBuf_511_V_179_fu_1854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204771300_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_179_fu_1854(3),
      R => '0'
    );
\inputBuf_511_V_17_fu_1206[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      O => \inputBuf_511_V_17_fu_1206[3]_i_1_n_1\
    );
\inputBuf_511_V_17_fu_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_17_fu_1206[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_17_fu_1206(0),
      R => '0'
    );
\inputBuf_511_V_17_fu_1206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_17_fu_1206[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_17_fu_1206(1),
      R => '0'
    );
\inputBuf_511_V_17_fu_1206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_17_fu_1206[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_17_fu_1206(2),
      R => '0'
    );
\inputBuf_511_V_17_fu_1206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_17_fu_1206[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_17_fu_1206(3),
      R => '0'
    );
\inputBuf_511_V_180_fu_1858[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204781303_out
    );
\inputBuf_511_V_180_fu_1858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204781303_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_180_fu_1858(0),
      R => '0'
    );
\inputBuf_511_V_180_fu_1858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204781303_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_180_fu_1858(1),
      R => '0'
    );
\inputBuf_511_V_180_fu_1858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204781303_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_180_fu_1858(2),
      R => '0'
    );
\inputBuf_511_V_180_fu_1858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204781303_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_180_fu_1858(3),
      R => '0'
    );
\inputBuf_511_V_181_fu_1862[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204791306_out
    );
\inputBuf_511_V_181_fu_1862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204791306_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_181_fu_1862(0),
      R => '0'
    );
\inputBuf_511_V_181_fu_1862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204791306_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_181_fu_1862(1),
      R => '0'
    );
\inputBuf_511_V_181_fu_1862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204791306_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_181_fu_1862(2),
      R => '0'
    );
\inputBuf_511_V_181_fu_1862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204791306_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_181_fu_1862(3),
      R => '0'
    );
\inputBuf_511_V_182_fu_1866[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204801309_out
    );
\inputBuf_511_V_182_fu_1866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204801309_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_182_fu_1866(0),
      R => '0'
    );
\inputBuf_511_V_182_fu_1866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204801309_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_182_fu_1866(1),
      R => '0'
    );
\inputBuf_511_V_182_fu_1866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204801309_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_182_fu_1866(2),
      R => '0'
    );
\inputBuf_511_V_182_fu_1866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204801309_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_182_fu_1866(3),
      R => '0'
    );
\inputBuf_511_V_183_fu_1870[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_183_fu_1870[3]_i_1_n_1\
    );
\inputBuf_511_V_183_fu_1870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_183_fu_1870[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_183_fu_1870(0),
      R => '0'
    );
\inputBuf_511_V_183_fu_1870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_183_fu_1870[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_183_fu_1870(1),
      R => '0'
    );
\inputBuf_511_V_183_fu_1870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_183_fu_1870[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_183_fu_1870(2),
      R => '0'
    );
\inputBuf_511_V_183_fu_1870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_183_fu_1870[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_183_fu_1870(3),
      R => '0'
    );
\inputBuf_511_V_184_fu_1874[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204821315_out
    );
\inputBuf_511_V_184_fu_1874[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\
    );
\inputBuf_511_V_184_fu_1874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204821315_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_184_fu_1874(0),
      R => '0'
    );
\inputBuf_511_V_184_fu_1874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204821315_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_184_fu_1874(1),
      R => '0'
    );
\inputBuf_511_V_184_fu_1874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204821315_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_184_fu_1874(2),
      R => '0'
    );
\inputBuf_511_V_184_fu_1874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204821315_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_184_fu_1874(3),
      R => '0'
    );
\inputBuf_511_V_185_fu_1878[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => \inputBuf_511_V_185_fu_1878[3]_i_1_n_1\
    );
\inputBuf_511_V_185_fu_1878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_185_fu_1878[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_185_fu_1878(0),
      R => '0'
    );
\inputBuf_511_V_185_fu_1878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_185_fu_1878[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_185_fu_1878(1),
      R => '0'
    );
\inputBuf_511_V_185_fu_1878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_185_fu_1878[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_185_fu_1878(2),
      R => '0'
    );
\inputBuf_511_V_185_fu_1878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_185_fu_1878[3]_i_1_n_1\,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_185_fu_1878(3),
      R => '0'
    );
\inputBuf_511_V_186_fu_1882[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204841321_out
    );
\inputBuf_511_V_186_fu_1882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204841321_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_186_fu_1882(0),
      R => '0'
    );
\inputBuf_511_V_186_fu_1882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204841321_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_186_fu_1882(1),
      R => '0'
    );
\inputBuf_511_V_186_fu_1882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204841321_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_186_fu_1882(2),
      R => '0'
    );
\inputBuf_511_V_186_fu_1882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204841321_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_186_fu_1882(3),
      R => '0'
    );
\inputBuf_511_V_187_fu_1886[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204851324_out
    );
\inputBuf_511_V_187_fu_1886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204851324_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_187_fu_1886(0),
      R => '0'
    );
\inputBuf_511_V_187_fu_1886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204851324_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_187_fu_1886(1),
      R => '0'
    );
\inputBuf_511_V_187_fu_1886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204851324_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_187_fu_1886(2),
      R => '0'
    );
\inputBuf_511_V_187_fu_1886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204851324_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_187_fu_1886(3),
      R => '0'
    );
\inputBuf_511_V_188_fu_1890[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204861327_out
    );
\inputBuf_511_V_188_fu_1890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204861327_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_188_fu_1890(0),
      R => '0'
    );
\inputBuf_511_V_188_fu_1890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204861327_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_188_fu_1890(1),
      R => '0'
    );
\inputBuf_511_V_188_fu_1890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204861327_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_188_fu_1890(2),
      R => '0'
    );
\inputBuf_511_V_188_fu_1890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204861327_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_188_fu_1890(3),
      R => '0'
    );
\inputBuf_511_V_189_fu_1894[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204871330_out
    );
\inputBuf_511_V_189_fu_1894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204871330_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_189_fu_1894(0),
      R => '0'
    );
\inputBuf_511_V_189_fu_1894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204871330_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_189_fu_1894(1),
      R => '0'
    );
\inputBuf_511_V_189_fu_1894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204871330_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_189_fu_1894(2),
      R => '0'
    );
\inputBuf_511_V_189_fu_1894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204871330_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_189_fu_1894(3),
      R => '0'
    );
\inputBuf_511_V_18_fu_1210[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220300769_out
    );
\inputBuf_511_V_18_fu_1210[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\
    );
\inputBuf_511_V_18_fu_1210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220300769_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_18_fu_1210(0),
      R => '0'
    );
\inputBuf_511_V_18_fu_1210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220300769_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_18_fu_1210(1),
      R => '0'
    );
\inputBuf_511_V_18_fu_1210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220300769_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_18_fu_1210(2),
      R => '0'
    );
\inputBuf_511_V_18_fu_1210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220300769_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_18_fu_1210(3),
      R => '0'
    );
\inputBuf_511_V_190_fu_1898[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204881333_out
    );
\inputBuf_511_V_190_fu_1898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204881333_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_190_fu_1898(0),
      R => '0'
    );
\inputBuf_511_V_190_fu_1898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204881333_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_190_fu_1898(1),
      R => '0'
    );
\inputBuf_511_V_190_fu_1898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204881333_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_190_fu_1898(2),
      R => '0'
    );
\inputBuf_511_V_190_fu_1898_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204881333_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_190_fu_1898(3),
      R => '0'
    );
\inputBuf_511_V_191_fu_1902[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204891336_out
    );
\inputBuf_511_V_191_fu_1902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204891336_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(0),
      Q => inputBuf_511_V_191_fu_1902(0),
      R => '0'
    );
\inputBuf_511_V_191_fu_1902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204891336_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(1),
      Q => inputBuf_511_V_191_fu_1902(1),
      R => '0'
    );
\inputBuf_511_V_191_fu_1902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204891336_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(2),
      Q => inputBuf_511_V_191_fu_1902(2),
      R => '0'
    );
\inputBuf_511_V_191_fu_1902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204891336_out,
      D => \inputBuf_511_V_190_fu_1898_reg[3]_0\(3),
      Q => inputBuf_511_V_191_fu_1902(3),
      R => '0'
    );
\inputBuf_511_V_192_fu_1906[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204901339_out
    );
\inputBuf_511_V_192_fu_1906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204901339_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_192_fu_1906(0),
      R => '0'
    );
\inputBuf_511_V_192_fu_1906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204901339_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_192_fu_1906(1),
      R => '0'
    );
\inputBuf_511_V_192_fu_1906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204901339_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_192_fu_1906(2),
      R => '0'
    );
\inputBuf_511_V_192_fu_1906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204901339_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_192_fu_1906(3),
      R => '0'
    );
\inputBuf_511_V_193_fu_1910[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      O => \inputBuf_511_V_193_fu_1910[3]_i_1_n_1\
    );
\inputBuf_511_V_193_fu_1910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_193_fu_1910[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_193_fu_1910(0),
      R => '0'
    );
\inputBuf_511_V_193_fu_1910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_193_fu_1910[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_193_fu_1910(1),
      R => '0'
    );
\inputBuf_511_V_193_fu_1910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_193_fu_1910[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_193_fu_1910(2),
      R => '0'
    );
\inputBuf_511_V_193_fu_1910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_193_fu_1910[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_193_fu_1910(3),
      R => '0'
    );
\inputBuf_511_V_194_fu_1914[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I4 => sf_1_fu_1134_reg(2),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204921345_out
    );
\inputBuf_511_V_194_fu_1914[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(5),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\
    );
\inputBuf_511_V_194_fu_1914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204921345_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_194_fu_1914(0),
      R => '0'
    );
\inputBuf_511_V_194_fu_1914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204921345_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_194_fu_1914(1),
      R => '0'
    );
\inputBuf_511_V_194_fu_1914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204921345_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_194_fu_1914(2),
      R => '0'
    );
\inputBuf_511_V_194_fu_1914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204921345_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_194_fu_1914(3),
      R => '0'
    );
\inputBuf_511_V_195_fu_1918[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204931348_out
    );
\inputBuf_511_V_195_fu_1918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204931348_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_195_fu_1918(0),
      R => '0'
    );
\inputBuf_511_V_195_fu_1918_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204931348_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_195_fu_1918(1),
      R => '0'
    );
\inputBuf_511_V_195_fu_1918_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204931348_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_195_fu_1918(2),
      R => '0'
    );
\inputBuf_511_V_195_fu_1918_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204931348_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_195_fu_1918(3),
      R => '0'
    );
\inputBuf_511_V_196_fu_1922[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204941351_out
    );
\inputBuf_511_V_196_fu_1922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204941351_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_196_fu_1922(0),
      R => '0'
    );
\inputBuf_511_V_196_fu_1922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204941351_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_196_fu_1922(1),
      R => '0'
    );
\inputBuf_511_V_196_fu_1922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204941351_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_196_fu_1922(2),
      R => '0'
    );
\inputBuf_511_V_196_fu_1922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204941351_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_196_fu_1922(3),
      R => '0'
    );
\inputBuf_511_V_197_fu_1926[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204951354_out
    );
\inputBuf_511_V_197_fu_1926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204951354_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_197_fu_1926(0),
      R => '0'
    );
\inputBuf_511_V_197_fu_1926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204951354_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_197_fu_1926(1),
      R => '0'
    );
\inputBuf_511_V_197_fu_1926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204951354_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_197_fu_1926(2),
      R => '0'
    );
\inputBuf_511_V_197_fu_1926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204951354_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_197_fu_1926(3),
      R => '0'
    );
\inputBuf_511_V_198_fu_1930[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204961357_out
    );
\inputBuf_511_V_198_fu_1930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204961357_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_198_fu_1930(0),
      R => '0'
    );
\inputBuf_511_V_198_fu_1930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204961357_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_198_fu_1930(1),
      R => '0'
    );
\inputBuf_511_V_198_fu_1930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204961357_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_198_fu_1930(2),
      R => '0'
    );
\inputBuf_511_V_198_fu_1930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204961357_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_198_fu_1930(3),
      R => '0'
    );
\inputBuf_511_V_199_fu_1934[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204971360_out
    );
\inputBuf_511_V_199_fu_1934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204971360_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_199_fu_1934(0),
      R => '0'
    );
\inputBuf_511_V_199_fu_1934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204971360_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_199_fu_1934(1),
      R => '0'
    );
\inputBuf_511_V_199_fu_1934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204971360_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_199_fu_1934(2),
      R => '0'
    );
\inputBuf_511_V_199_fu_1934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204971360_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_199_fu_1934(3),
      R => '0'
    );
\inputBuf_511_V_19_fu_1214[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220311802_out
    );
\inputBuf_511_V_19_fu_1214[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      O => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\
    );
\inputBuf_511_V_19_fu_1214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220311802_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_19_fu_1214(0),
      R => '0'
    );
\inputBuf_511_V_19_fu_1214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220311802_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_19_fu_1214(1),
      R => '0'
    );
\inputBuf_511_V_19_fu_1214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220311802_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_19_fu_1214(2),
      R => '0'
    );
\inputBuf_511_V_19_fu_1214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220311802_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_19_fu_1214(3),
      R => '0'
    );
\inputBuf_511_V_1_fu_1142[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_1_fu_1142[3]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220113228_out
    );
\inputBuf_511_V_1_fu_1142[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\
    );
\inputBuf_511_V_1_fu_1142[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_1_fu_1142[3]_i_3_n_1\
    );
\inputBuf_511_V_1_fu_1142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220113228_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_1_fu_1142(0),
      R => '0'
    );
\inputBuf_511_V_1_fu_1142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220113228_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_1_fu_1142(1),
      R => '0'
    );
\inputBuf_511_V_1_fu_1142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220113228_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_1_fu_1142(2),
      R => '0'
    );
\inputBuf_511_V_1_fu_1142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220113228_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_1_fu_1142(3),
      R => '0'
    );
\inputBuf_511_V_200_fu_1938[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204981363_out
    );
\inputBuf_511_V_200_fu_1938[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\
    );
\inputBuf_511_V_200_fu_1938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204981363_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_200_fu_1938(0),
      R => '0'
    );
\inputBuf_511_V_200_fu_1938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204981363_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_200_fu_1938(1),
      R => '0'
    );
\inputBuf_511_V_200_fu_1938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204981363_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_200_fu_1938(2),
      R => '0'
    );
\inputBuf_511_V_200_fu_1938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204981363_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_200_fu_1938(3),
      R => '0'
    );
\inputBuf_511_V_201_fu_1942[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204991366_out
    );
\inputBuf_511_V_201_fu_1942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204991366_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_201_fu_1942(0),
      R => '0'
    );
\inputBuf_511_V_201_fu_1942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204991366_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_201_fu_1942(1),
      R => '0'
    );
\inputBuf_511_V_201_fu_1942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204991366_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_201_fu_1942(2),
      R => '0'
    );
\inputBuf_511_V_201_fu_1942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204991366_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_201_fu_1942(3),
      R => '0'
    );
\inputBuf_511_V_202_fu_1946[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205001369_out
    );
\inputBuf_511_V_202_fu_1946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205001369_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_202_fu_1946(0),
      R => '0'
    );
\inputBuf_511_V_202_fu_1946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205001369_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_202_fu_1946(1),
      R => '0'
    );
\inputBuf_511_V_202_fu_1946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205001369_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_202_fu_1946(2),
      R => '0'
    );
\inputBuf_511_V_202_fu_1946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205001369_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_202_fu_1946(3),
      R => '0'
    );
\inputBuf_511_V_203_fu_1950[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205011372_out
    );
\inputBuf_511_V_203_fu_1950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205011372_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_203_fu_1950(0),
      R => '0'
    );
\inputBuf_511_V_203_fu_1950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205011372_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_203_fu_1950(1),
      R => '0'
    );
\inputBuf_511_V_203_fu_1950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205011372_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_203_fu_1950(2),
      R => '0'
    );
\inputBuf_511_V_203_fu_1950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205011372_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_203_fu_1950(3),
      R => '0'
    );
\inputBuf_511_V_204_fu_1954[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205021375_out
    );
\inputBuf_511_V_204_fu_1954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205021375_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_204_fu_1954(0),
      R => '0'
    );
\inputBuf_511_V_204_fu_1954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205021375_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_204_fu_1954(1),
      R => '0'
    );
\inputBuf_511_V_204_fu_1954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205021375_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_204_fu_1954(2),
      R => '0'
    );
\inputBuf_511_V_204_fu_1954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205021375_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_204_fu_1954(3),
      R => '0'
    );
\inputBuf_511_V_205_fu_1958[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205031378_out
    );
\inputBuf_511_V_205_fu_1958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205031378_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_205_fu_1958(0),
      R => '0'
    );
\inputBuf_511_V_205_fu_1958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205031378_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_205_fu_1958(1),
      R => '0'
    );
\inputBuf_511_V_205_fu_1958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205031378_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_205_fu_1958(2),
      R => '0'
    );
\inputBuf_511_V_205_fu_1958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205031378_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_205_fu_1958(3),
      R => '0'
    );
\inputBuf_511_V_206_fu_1962[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205041381_out
    );
\inputBuf_511_V_206_fu_1962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205041381_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_206_fu_1962(0),
      R => '0'
    );
\inputBuf_511_V_206_fu_1962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205041381_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_206_fu_1962(1),
      R => '0'
    );
\inputBuf_511_V_206_fu_1962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205041381_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_206_fu_1962(2),
      R => '0'
    );
\inputBuf_511_V_206_fu_1962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205041381_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_206_fu_1962(3),
      R => '0'
    );
\inputBuf_511_V_207_fu_1966[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205051384_out
    );
\inputBuf_511_V_207_fu_1966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205051384_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_207_fu_1966(0),
      R => '0'
    );
\inputBuf_511_V_207_fu_1966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205051384_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_207_fu_1966(1),
      R => '0'
    );
\inputBuf_511_V_207_fu_1966_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205051384_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_207_fu_1966(2),
      R => '0'
    );
\inputBuf_511_V_207_fu_1966_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205051384_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_207_fu_1966(3),
      R => '0'
    );
\inputBuf_511_V_208_fu_1970[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205061387_out
    );
\inputBuf_511_V_208_fu_1970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205061387_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_208_fu_1970(0),
      R => '0'
    );
\inputBuf_511_V_208_fu_1970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205061387_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_208_fu_1970(1),
      R => '0'
    );
\inputBuf_511_V_208_fu_1970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205061387_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_208_fu_1970(2),
      R => '0'
    );
\inputBuf_511_V_208_fu_1970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205061387_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_208_fu_1970(3),
      R => '0'
    );
\inputBuf_511_V_209_fu_1974[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      I5 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      O => \inputBuf_511_V_209_fu_1974[3]_i_1_n_1\
    );
\inputBuf_511_V_209_fu_1974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_209_fu_1974[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_209_fu_1974(0),
      R => '0'
    );
\inputBuf_511_V_209_fu_1974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_209_fu_1974[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_209_fu_1974(1),
      R => '0'
    );
\inputBuf_511_V_209_fu_1974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_209_fu_1974[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_209_fu_1974(2),
      R => '0'
    );
\inputBuf_511_V_209_fu_1974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_209_fu_1974[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_209_fu_1974(3),
      R => '0'
    );
\inputBuf_511_V_20_fu_1218[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220318823_out
    );
\inputBuf_511_V_20_fu_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220318823_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_20_fu_1218(0),
      R => '0'
    );
\inputBuf_511_V_20_fu_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220318823_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_20_fu_1218(1),
      R => '0'
    );
\inputBuf_511_V_20_fu_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220318823_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_20_fu_1218(2),
      R => '0'
    );
\inputBuf_511_V_20_fu_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220318823_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_20_fu_1218(3),
      R => '0'
    );
\inputBuf_511_V_210_fu_1978[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205081393_out
    );
\inputBuf_511_V_210_fu_1978[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\
    );
\inputBuf_511_V_210_fu_1978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205081393_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_210_fu_1978(0),
      R => '0'
    );
\inputBuf_511_V_210_fu_1978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205081393_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_210_fu_1978(1),
      R => '0'
    );
\inputBuf_511_V_210_fu_1978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205081393_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_210_fu_1978(2),
      R => '0'
    );
\inputBuf_511_V_210_fu_1978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205081393_out,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_210_fu_1978(3),
      R => '0'
    );
\inputBuf_511_V_211_fu_1982[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\,
      O => \inputBuf_511_V_211_fu_1982[3]_i_1_n_1\
    );
\inputBuf_511_V_211_fu_1982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_211_fu_1982[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_211_fu_1982(0),
      R => '0'
    );
\inputBuf_511_V_211_fu_1982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_211_fu_1982[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_211_fu_1982(1),
      R => '0'
    );
\inputBuf_511_V_211_fu_1982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_211_fu_1982[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_211_fu_1982(2),
      R => '0'
    );
\inputBuf_511_V_211_fu_1982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_211_fu_1982[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_211_fu_1982(3),
      R => '0'
    );
\inputBuf_511_V_212_fu_1986[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\,
      O => \inputBuf_511_V_212_fu_1986[3]_i_1_n_1\
    );
\inputBuf_511_V_212_fu_1986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_212_fu_1986[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_212_fu_1986(0),
      R => '0'
    );
\inputBuf_511_V_212_fu_1986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_212_fu_1986[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_212_fu_1986(1),
      R => '0'
    );
\inputBuf_511_V_212_fu_1986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_212_fu_1986[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_212_fu_1986(2),
      R => '0'
    );
\inputBuf_511_V_212_fu_1986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_212_fu_1986[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_212_fu_1986(3),
      R => '0'
    );
\inputBuf_511_V_213_fu_1990[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\,
      O => \inputBuf_511_V_213_fu_1990[3]_i_1_n_1\
    );
\inputBuf_511_V_213_fu_1990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_213_fu_1990[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_213_fu_1990(0),
      R => '0'
    );
\inputBuf_511_V_213_fu_1990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_213_fu_1990[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_213_fu_1990(1),
      R => '0'
    );
\inputBuf_511_V_213_fu_1990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_213_fu_1990[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_213_fu_1990(2),
      R => '0'
    );
\inputBuf_511_V_213_fu_1990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_213_fu_1990[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_213_fu_1990(3),
      R => '0'
    );
\inputBuf_511_V_214_fu_1994[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_214_fu_1994[3]_i_1_n_1\
    );
\inputBuf_511_V_214_fu_1994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_214_fu_1994[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_214_fu_1994(0),
      R => '0'
    );
\inputBuf_511_V_214_fu_1994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_214_fu_1994[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_214_fu_1994(1),
      R => '0'
    );
\inputBuf_511_V_214_fu_1994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_214_fu_1994[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_214_fu_1994(2),
      R => '0'
    );
\inputBuf_511_V_214_fu_1994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_214_fu_1994[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_214_fu_1994(3),
      R => '0'
    );
\inputBuf_511_V_215_fu_1998[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_215_fu_1998[3]_i_1_n_1\
    );
\inputBuf_511_V_215_fu_1998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_215_fu_1998[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_215_fu_1998(0),
      R => '0'
    );
\inputBuf_511_V_215_fu_1998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_215_fu_1998[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_215_fu_1998(1),
      R => '0'
    );
\inputBuf_511_V_215_fu_1998_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_215_fu_1998[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_215_fu_1998(2),
      R => '0'
    );
\inputBuf_511_V_215_fu_1998_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_215_fu_1998[3]_i_1_n_1\,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_215_fu_1998(3),
      R => '0'
    );
\inputBuf_511_V_216_fu_2002[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32202
    );
\inputBuf_511_V_216_fu_2002[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(7),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\
    );
\inputBuf_511_V_216_fu_2002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32202,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_216_fu_2002(0),
      R => '0'
    );
\inputBuf_511_V_216_fu_2002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32202,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_216_fu_2002(1),
      R => '0'
    );
\inputBuf_511_V_216_fu_2002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32202,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_216_fu_2002(2),
      R => '0'
    );
\inputBuf_511_V_216_fu_2002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32202,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_216_fu_2002(3),
      R => '0'
    );
\inputBuf_511_V_217_fu_2006[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203
    );
\inputBuf_511_V_217_fu_2006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_217_fu_2006(0),
      R => '0'
    );
\inputBuf_511_V_217_fu_2006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_217_fu_2006(1),
      R => '0'
    );
\inputBuf_511_V_217_fu_2006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_217_fu_2006(2),
      R => '0'
    );
\inputBuf_511_V_217_fu_2006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_217_fu_2006(3),
      R => '0'
    );
\inputBuf_511_V_218_fu_2010[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204
    );
\inputBuf_511_V_218_fu_2010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_218_fu_2010(0),
      R => '0'
    );
\inputBuf_511_V_218_fu_2010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_218_fu_2010(1),
      R => '0'
    );
\inputBuf_511_V_218_fu_2010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_218_fu_2010(2),
      R => '0'
    );
\inputBuf_511_V_218_fu_2010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32204,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_218_fu_2010(3),
      R => '0'
    );
\inputBuf_511_V_219_fu_2014[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205
    );
\inputBuf_511_V_219_fu_2014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_219_fu_2014(0),
      R => '0'
    );
\inputBuf_511_V_219_fu_2014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_219_fu_2014(1),
      R => '0'
    );
\inputBuf_511_V_219_fu_2014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_219_fu_2014(2),
      R => '0'
    );
\inputBuf_511_V_219_fu_2014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32205,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_219_fu_2014(3),
      R => '0'
    );
\inputBuf_511_V_21_fu_1222[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220319826_out
    );
\inputBuf_511_V_21_fu_1222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220319826_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_21_fu_1222(0),
      R => '0'
    );
\inputBuf_511_V_21_fu_1222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220319826_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_21_fu_1222(1),
      R => '0'
    );
\inputBuf_511_V_21_fu_1222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220319826_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_21_fu_1222(2),
      R => '0'
    );
\inputBuf_511_V_21_fu_1222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220319826_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_21_fu_1222(3),
      R => '0'
    );
\inputBuf_511_V_220_fu_2018[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32206
    );
\inputBuf_511_V_220_fu_2018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32206,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_220_fu_2018(0),
      R => '0'
    );
\inputBuf_511_V_220_fu_2018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32206,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_220_fu_2018(1),
      R => '0'
    );
\inputBuf_511_V_220_fu_2018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32206,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_220_fu_2018(2),
      R => '0'
    );
\inputBuf_511_V_220_fu_2018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32206,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_220_fu_2018(3),
      R => '0'
    );
\inputBuf_511_V_221_fu_2022[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32207
    );
\inputBuf_511_V_221_fu_2022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32207,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_221_fu_2022(0),
      R => '0'
    );
\inputBuf_511_V_221_fu_2022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32207,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_221_fu_2022(1),
      R => '0'
    );
\inputBuf_511_V_221_fu_2022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32207,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_221_fu_2022(2),
      R => '0'
    );
\inputBuf_511_V_221_fu_2022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32207,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_221_fu_2022(3),
      R => '0'
    );
\inputBuf_511_V_222_fu_2026[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32208
    );
\inputBuf_511_V_222_fu_2026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32208,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_222_fu_2026(0),
      R => '0'
    );
\inputBuf_511_V_222_fu_2026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32208,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_222_fu_2026(1),
      R => '0'
    );
\inputBuf_511_V_222_fu_2026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32208,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_222_fu_2026(2),
      R => '0'
    );
\inputBuf_511_V_222_fu_2026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32208,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_222_fu_2026(3),
      R => '0'
    );
\inputBuf_511_V_223_fu_2030[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32209
    );
\inputBuf_511_V_223_fu_2030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32209,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_223_fu_2030(0),
      R => '0'
    );
\inputBuf_511_V_223_fu_2030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32209,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_223_fu_2030(1),
      R => '0'
    );
\inputBuf_511_V_223_fu_2030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32209,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_223_fu_2030(2),
      R => '0'
    );
\inputBuf_511_V_223_fu_2030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32209,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_223_fu_2030(3),
      R => '0'
    );
\inputBuf_511_V_224_fu_2034[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322010
    );
\inputBuf_511_V_224_fu_2034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322010,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_224_fu_2034(0),
      R => '0'
    );
\inputBuf_511_V_224_fu_2034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322010,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_224_fu_2034(1),
      R => '0'
    );
\inputBuf_511_V_224_fu_2034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322010,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_224_fu_2034(2),
      R => '0'
    );
\inputBuf_511_V_224_fu_2034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322010,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_224_fu_2034(3),
      R => '0'
    );
\inputBuf_511_V_225_fu_2038[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \inputBuf_511_V_225_fu_2038[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322011
    );
\inputBuf_511_V_225_fu_2038[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_225_fu_2038[3]_i_2_n_1\
    );
\inputBuf_511_V_225_fu_2038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322011,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_225_fu_2038(0),
      R => '0'
    );
\inputBuf_511_V_225_fu_2038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322011,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_225_fu_2038(1),
      R => '0'
    );
\inputBuf_511_V_225_fu_2038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322011,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_225_fu_2038(2),
      R => '0'
    );
\inputBuf_511_V_225_fu_2038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322011,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_225_fu_2038(3),
      R => '0'
    );
\inputBuf_511_V_226_fu_2042[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322012
    );
\inputBuf_511_V_226_fu_2042[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\
    );
\inputBuf_511_V_226_fu_2042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322012,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_226_fu_2042(0),
      R => '0'
    );
\inputBuf_511_V_226_fu_2042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322012,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_226_fu_2042(1),
      R => '0'
    );
\inputBuf_511_V_226_fu_2042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322012,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_226_fu_2042(2),
      R => '0'
    );
\inputBuf_511_V_226_fu_2042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322012,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_226_fu_2042(3),
      R => '0'
    );
\inputBuf_511_V_227_fu_2046[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322013
    );
\inputBuf_511_V_227_fu_2046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322013,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_227_fu_2046(0),
      R => '0'
    );
\inputBuf_511_V_227_fu_2046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322013,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_227_fu_2046(1),
      R => '0'
    );
\inputBuf_511_V_227_fu_2046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322013,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_227_fu_2046(2),
      R => '0'
    );
\inputBuf_511_V_227_fu_2046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322013,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_227_fu_2046(3),
      R => '0'
    );
\inputBuf_511_V_228_fu_2050[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322014
    );
\inputBuf_511_V_228_fu_2050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322014,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_228_fu_2050(0),
      R => '0'
    );
\inputBuf_511_V_228_fu_2050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322014,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_228_fu_2050(1),
      R => '0'
    );
\inputBuf_511_V_228_fu_2050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322014,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_228_fu_2050(2),
      R => '0'
    );
\inputBuf_511_V_228_fu_2050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322014,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_228_fu_2050(3),
      R => '0'
    );
\inputBuf_511_V_229_fu_2054[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322015
    );
\inputBuf_511_V_229_fu_2054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322015,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_229_fu_2054(0),
      R => '0'
    );
\inputBuf_511_V_229_fu_2054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322015,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_229_fu_2054(1),
      R => '0'
    );
\inputBuf_511_V_229_fu_2054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322015,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_229_fu_2054(2),
      R => '0'
    );
\inputBuf_511_V_229_fu_2054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322015,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_229_fu_2054(3),
      R => '0'
    );
\inputBuf_511_V_22_fu_1226[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220320829_out
    );
\inputBuf_511_V_22_fu_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220320829_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_22_fu_1226(0),
      R => '0'
    );
\inputBuf_511_V_22_fu_1226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220320829_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_22_fu_1226(1),
      R => '0'
    );
\inputBuf_511_V_22_fu_1226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220320829_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_22_fu_1226(2),
      R => '0'
    );
\inputBuf_511_V_22_fu_1226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220320829_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_22_fu_1226(3),
      R => '0'
    );
\inputBuf_511_V_230_fu_2058[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322016
    );
\inputBuf_511_V_230_fu_2058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322016,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_230_fu_2058(0),
      R => '0'
    );
\inputBuf_511_V_230_fu_2058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322016,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_230_fu_2058(1),
      R => '0'
    );
\inputBuf_511_V_230_fu_2058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322016,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_230_fu_2058(2),
      R => '0'
    );
\inputBuf_511_V_230_fu_2058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322016,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_230_fu_2058(3),
      R => '0'
    );
\inputBuf_511_V_231_fu_2062[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322017
    );
\inputBuf_511_V_231_fu_2062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322017,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_231_fu_2062(0),
      R => '0'
    );
\inputBuf_511_V_231_fu_2062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322017,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_231_fu_2062(1),
      R => '0'
    );
\inputBuf_511_V_231_fu_2062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322017,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_231_fu_2062(2),
      R => '0'
    );
\inputBuf_511_V_231_fu_2062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322017,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_231_fu_2062(3),
      R => '0'
    );
\inputBuf_511_V_232_fu_2066[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322018
    );
\inputBuf_511_V_232_fu_2066[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\
    );
\inputBuf_511_V_232_fu_2066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322018,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_232_fu_2066(0),
      R => '0'
    );
\inputBuf_511_V_232_fu_2066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322018,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_232_fu_2066(1),
      R => '0'
    );
\inputBuf_511_V_232_fu_2066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322018,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_232_fu_2066(2),
      R => '0'
    );
\inputBuf_511_V_232_fu_2066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322018,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_232_fu_2066(3),
      R => '0'
    );
\inputBuf_511_V_233_fu_2070[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322019
    );
\inputBuf_511_V_233_fu_2070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322019,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_233_fu_2070(0),
      R => '0'
    );
\inputBuf_511_V_233_fu_2070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322019,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_233_fu_2070(1),
      R => '0'
    );
\inputBuf_511_V_233_fu_2070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322019,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_233_fu_2070(2),
      R => '0'
    );
\inputBuf_511_V_233_fu_2070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322019,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_233_fu_2070(3),
      R => '0'
    );
\inputBuf_511_V_234_fu_2074[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322020
    );
\inputBuf_511_V_234_fu_2074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322020,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_234_fu_2074(0),
      R => '0'
    );
\inputBuf_511_V_234_fu_2074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322020,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_234_fu_2074(1),
      R => '0'
    );
\inputBuf_511_V_234_fu_2074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322020,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_234_fu_2074(2),
      R => '0'
    );
\inputBuf_511_V_234_fu_2074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322020,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_234_fu_2074(3),
      R => '0'
    );
\inputBuf_511_V_235_fu_2078[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322021
    );
\inputBuf_511_V_235_fu_2078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322021,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_235_fu_2078(0),
      R => '0'
    );
\inputBuf_511_V_235_fu_2078_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322021,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_235_fu_2078(1),
      R => '0'
    );
\inputBuf_511_V_235_fu_2078_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322021,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_235_fu_2078(2),
      R => '0'
    );
\inputBuf_511_V_235_fu_2078_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322021,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_235_fu_2078(3),
      R => '0'
    );
\inputBuf_511_V_236_fu_2082[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322022
    );
\inputBuf_511_V_236_fu_2082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322022,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_236_fu_2082(0),
      R => '0'
    );
\inputBuf_511_V_236_fu_2082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322022,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_236_fu_2082(1),
      R => '0'
    );
\inputBuf_511_V_236_fu_2082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322022,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_236_fu_2082(2),
      R => '0'
    );
\inputBuf_511_V_236_fu_2082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322022,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_236_fu_2082(3),
      R => '0'
    );
\inputBuf_511_V_237_fu_2086[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322023
    );
\inputBuf_511_V_237_fu_2086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322023,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_237_fu_2086(0),
      R => '0'
    );
\inputBuf_511_V_237_fu_2086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322023,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_237_fu_2086(1),
      R => '0'
    );
\inputBuf_511_V_237_fu_2086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322023,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_237_fu_2086(2),
      R => '0'
    );
\inputBuf_511_V_237_fu_2086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322023,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_237_fu_2086(3),
      R => '0'
    );
\inputBuf_511_V_238_fu_2090[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322024
    );
\inputBuf_511_V_238_fu_2090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322024,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_238_fu_2090(0),
      R => '0'
    );
\inputBuf_511_V_238_fu_2090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322024,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_238_fu_2090(1),
      R => '0'
    );
\inputBuf_511_V_238_fu_2090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322024,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_238_fu_2090(2),
      R => '0'
    );
\inputBuf_511_V_238_fu_2090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322024,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_238_fu_2090(3),
      R => '0'
    );
\inputBuf_511_V_239_fu_2094[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322025
    );
\inputBuf_511_V_239_fu_2094_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322025,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_239_fu_2094(0),
      R => '0'
    );
\inputBuf_511_V_239_fu_2094_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322025,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_239_fu_2094(1),
      R => '0'
    );
\inputBuf_511_V_239_fu_2094_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322025,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_239_fu_2094(2),
      R => '0'
    );
\inputBuf_511_V_239_fu_2094_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322025,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_239_fu_2094(3),
      R => '0'
    );
\inputBuf_511_V_23_fu_1230[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220321832_out
    );
\inputBuf_511_V_23_fu_1230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220321832_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_23_fu_1230(0),
      R => '0'
    );
\inputBuf_511_V_23_fu_1230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220321832_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_23_fu_1230(1),
      R => '0'
    );
\inputBuf_511_V_23_fu_1230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220321832_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_23_fu_1230(2),
      R => '0'
    );
\inputBuf_511_V_23_fu_1230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220321832_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_23_fu_1230(3),
      R => '0'
    );
\inputBuf_511_V_240_fu_2098[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322026
    );
\inputBuf_511_V_240_fu_2098[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\
    );
\inputBuf_511_V_240_fu_2098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322026,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_240_fu_2098(0),
      R => '0'
    );
\inputBuf_511_V_240_fu_2098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322026,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_240_fu_2098(1),
      R => '0'
    );
\inputBuf_511_V_240_fu_2098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322026,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_240_fu_2098(2),
      R => '0'
    );
\inputBuf_511_V_240_fu_2098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322026,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_240_fu_2098(3),
      R => '0'
    );
\inputBuf_511_V_241_fu_2102[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_241_fu_2102[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322027
    );
\inputBuf_511_V_241_fu_2102[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_241_fu_2102[3]_i_2_n_1\
    );
\inputBuf_511_V_241_fu_2102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322027,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_241_fu_2102(0),
      R => '0'
    );
\inputBuf_511_V_241_fu_2102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322027,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_241_fu_2102(1),
      R => '0'
    );
\inputBuf_511_V_241_fu_2102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322027,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_241_fu_2102(2),
      R => '0'
    );
\inputBuf_511_V_241_fu_2102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322027,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_241_fu_2102(3),
      R => '0'
    );
\inputBuf_511_V_242_fu_2106[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322028
    );
\inputBuf_511_V_242_fu_2106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322028,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_242_fu_2106(0),
      R => '0'
    );
\inputBuf_511_V_242_fu_2106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322028,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_242_fu_2106(1),
      R => '0'
    );
\inputBuf_511_V_242_fu_2106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322028,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_242_fu_2106(2),
      R => '0'
    );
\inputBuf_511_V_242_fu_2106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322028,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_242_fu_2106(3),
      R => '0'
    );
\inputBuf_511_V_243_fu_2110[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322029
    );
\inputBuf_511_V_243_fu_2110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322029,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_243_fu_2110(0),
      R => '0'
    );
\inputBuf_511_V_243_fu_2110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322029,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_243_fu_2110(1),
      R => '0'
    );
\inputBuf_511_V_243_fu_2110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322029,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_243_fu_2110(2),
      R => '0'
    );
\inputBuf_511_V_243_fu_2110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322029,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_243_fu_2110(3),
      R => '0'
    );
\inputBuf_511_V_244_fu_2114[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322030
    );
\inputBuf_511_V_244_fu_2114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322030,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_244_fu_2114(0),
      R => '0'
    );
\inputBuf_511_V_244_fu_2114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322030,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_244_fu_2114(1),
      R => '0'
    );
\inputBuf_511_V_244_fu_2114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322030,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_244_fu_2114(2),
      R => '0'
    );
\inputBuf_511_V_244_fu_2114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322030,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_244_fu_2114(3),
      R => '0'
    );
\inputBuf_511_V_245_fu_2118[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322031
    );
\inputBuf_511_V_245_fu_2118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322031,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_245_fu_2118(0),
      R => '0'
    );
\inputBuf_511_V_245_fu_2118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322031,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_245_fu_2118(1),
      R => '0'
    );
\inputBuf_511_V_245_fu_2118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322031,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_245_fu_2118(2),
      R => '0'
    );
\inputBuf_511_V_245_fu_2118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322031,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_245_fu_2118(3),
      R => '0'
    );
\inputBuf_511_V_246_fu_2122[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322032
    );
\inputBuf_511_V_246_fu_2122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322032,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_246_fu_2122(0),
      R => '0'
    );
\inputBuf_511_V_246_fu_2122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322032,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_246_fu_2122(1),
      R => '0'
    );
\inputBuf_511_V_246_fu_2122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322032,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_246_fu_2122(2),
      R => '0'
    );
\inputBuf_511_V_246_fu_2122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322032,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_246_fu_2122(3),
      R => '0'
    );
\inputBuf_511_V_247_fu_2126[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322033
    );
\inputBuf_511_V_247_fu_2126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322033,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_247_fu_2126(0),
      R => '0'
    );
\inputBuf_511_V_247_fu_2126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322033,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_247_fu_2126(1),
      R => '0'
    );
\inputBuf_511_V_247_fu_2126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322033,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_247_fu_2126(2),
      R => '0'
    );
\inputBuf_511_V_247_fu_2126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322033,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_247_fu_2126(3),
      R => '0'
    );
\inputBuf_511_V_248_fu_2130[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322034
    );
\inputBuf_511_V_248_fu_2130[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\
    );
\inputBuf_511_V_248_fu_2130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322034,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_248_fu_2130(0),
      R => '0'
    );
\inputBuf_511_V_248_fu_2130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322034,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_248_fu_2130(1),
      R => '0'
    );
\inputBuf_511_V_248_fu_2130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322034,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_248_fu_2130(2),
      R => '0'
    );
\inputBuf_511_V_248_fu_2130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322034,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_248_fu_2130(3),
      R => '0'
    );
\inputBuf_511_V_249_fu_2134[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322035
    );
\inputBuf_511_V_249_fu_2134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322035,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_249_fu_2134(0),
      R => '0'
    );
\inputBuf_511_V_249_fu_2134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322035,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_249_fu_2134(1),
      R => '0'
    );
\inputBuf_511_V_249_fu_2134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322035,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_249_fu_2134(2),
      R => '0'
    );
\inputBuf_511_V_249_fu_2134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322035,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_249_fu_2134(3),
      R => '0'
    );
\inputBuf_511_V_24_fu_1234[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220322835_out
    );
\inputBuf_511_V_24_fu_1234[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\
    );
\inputBuf_511_V_24_fu_1234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220322835_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_24_fu_1234(0),
      R => '0'
    );
\inputBuf_511_V_24_fu_1234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220322835_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_24_fu_1234(1),
      R => '0'
    );
\inputBuf_511_V_24_fu_1234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220322835_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_24_fu_1234(2),
      R => '0'
    );
\inputBuf_511_V_24_fu_1234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220322835_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_24_fu_1234(3),
      R => '0'
    );
\inputBuf_511_V_250_fu_2138[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322036
    );
\inputBuf_511_V_250_fu_2138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322036,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_250_fu_2138(0),
      R => '0'
    );
\inputBuf_511_V_250_fu_2138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322036,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_250_fu_2138(1),
      R => '0'
    );
\inputBuf_511_V_250_fu_2138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322036,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_250_fu_2138(2),
      R => '0'
    );
\inputBuf_511_V_250_fu_2138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322036,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_250_fu_2138(3),
      R => '0'
    );
\inputBuf_511_V_251_fu_2142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322037
    );
\inputBuf_511_V_251_fu_2142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322037,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_251_fu_2142(0),
      R => '0'
    );
\inputBuf_511_V_251_fu_2142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322037,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_251_fu_2142(1),
      R => '0'
    );
\inputBuf_511_V_251_fu_2142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322037,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_251_fu_2142(2),
      R => '0'
    );
\inputBuf_511_V_251_fu_2142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322037,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_251_fu_2142(3),
      R => '0'
    );
\inputBuf_511_V_252_fu_2146[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322038
    );
\inputBuf_511_V_252_fu_2146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322038,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_252_fu_2146(0),
      R => '0'
    );
\inputBuf_511_V_252_fu_2146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322038,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_252_fu_2146(1),
      R => '0'
    );
\inputBuf_511_V_252_fu_2146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322038,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_252_fu_2146(2),
      R => '0'
    );
\inputBuf_511_V_252_fu_2146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322038,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_252_fu_2146(3),
      R => '0'
    );
\inputBuf_511_V_253_fu_2150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322039
    );
\inputBuf_511_V_253_fu_2150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322039,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_253_fu_2150(0),
      R => '0'
    );
\inputBuf_511_V_253_fu_2150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322039,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_253_fu_2150(1),
      R => '0'
    );
\inputBuf_511_V_253_fu_2150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322039,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_253_fu_2150(2),
      R => '0'
    );
\inputBuf_511_V_253_fu_2150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322039,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_253_fu_2150(3),
      R => '0'
    );
\inputBuf_511_V_254_fu_2154[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322040
    );
\inputBuf_511_V_254_fu_2154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322040,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_254_fu_2154(0),
      R => '0'
    );
\inputBuf_511_V_254_fu_2154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322040,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_254_fu_2154(1),
      R => '0'
    );
\inputBuf_511_V_254_fu_2154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322040,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_254_fu_2154(2),
      R => '0'
    );
\inputBuf_511_V_254_fu_2154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322040,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_254_fu_2154(3),
      R => '0'
    );
\inputBuf_511_V_255_fu_2158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322041
    );
\inputBuf_511_V_255_fu_2158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322041,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(0),
      Q => inputBuf_511_V_255_fu_2158(0),
      R => '0'
    );
\inputBuf_511_V_255_fu_2158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322041,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(1),
      Q => inputBuf_511_V_255_fu_2158(1),
      R => '0'
    );
\inputBuf_511_V_255_fu_2158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322041,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(2),
      Q => inputBuf_511_V_255_fu_2158(2),
      R => '0'
    );
\inputBuf_511_V_255_fu_2158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322041,
      D => \inputBuf_511_V_254_fu_2154_reg[3]_0\(3),
      Q => inputBuf_511_V_255_fu_2158(3),
      R => '0'
    );
\inputBuf_511_V_256_fu_2162[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322042
    );
\inputBuf_511_V_256_fu_2162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322042,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_256_fu_2162(0),
      R => '0'
    );
\inputBuf_511_V_256_fu_2162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322042,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_256_fu_2162(1),
      R => '0'
    );
\inputBuf_511_V_256_fu_2162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322042,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_256_fu_2162(2),
      R => '0'
    );
\inputBuf_511_V_256_fu_2162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322042,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_256_fu_2162(3),
      R => '0'
    );
\inputBuf_511_V_257_fu_2166[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322043
    );
\inputBuf_511_V_257_fu_2166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322043,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_257_fu_2166(0),
      R => '0'
    );
\inputBuf_511_V_257_fu_2166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322043,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_257_fu_2166(1),
      R => '0'
    );
\inputBuf_511_V_257_fu_2166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322043,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_257_fu_2166(2),
      R => '0'
    );
\inputBuf_511_V_257_fu_2166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322043,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_257_fu_2166(3),
      R => '0'
    );
\inputBuf_511_V_258_fu_2170[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322044
    );
\inputBuf_511_V_258_fu_2170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322044,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_258_fu_2170(0),
      R => '0'
    );
\inputBuf_511_V_258_fu_2170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322044,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_258_fu_2170(1),
      R => '0'
    );
\inputBuf_511_V_258_fu_2170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322044,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_258_fu_2170(2),
      R => '0'
    );
\inputBuf_511_V_258_fu_2170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322044,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_258_fu_2170(3),
      R => '0'
    );
\inputBuf_511_V_259_fu_2174[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322045
    );
\inputBuf_511_V_259_fu_2174[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\
    );
\inputBuf_511_V_259_fu_2174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322045,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_259_fu_2174(0),
      R => '0'
    );
\inputBuf_511_V_259_fu_2174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322045,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_259_fu_2174(1),
      R => '0'
    );
\inputBuf_511_V_259_fu_2174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322045,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_259_fu_2174(2),
      R => '0'
    );
\inputBuf_511_V_259_fu_2174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322045,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_259_fu_2174(3),
      R => '0'
    );
\inputBuf_511_V_25_fu_1238[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220323838_out
    );
\inputBuf_511_V_25_fu_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220323838_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_25_fu_1238(0),
      R => '0'
    );
\inputBuf_511_V_25_fu_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220323838_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_25_fu_1238(1),
      R => '0'
    );
\inputBuf_511_V_25_fu_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220323838_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_25_fu_1238(2),
      R => '0'
    );
\inputBuf_511_V_25_fu_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220323838_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_25_fu_1238(3),
      R => '0'
    );
\inputBuf_511_V_260_fu_2178[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322046
    );
\inputBuf_511_V_260_fu_2178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322046,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_260_fu_2178(0),
      R => '0'
    );
\inputBuf_511_V_260_fu_2178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322046,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_260_fu_2178(1),
      R => '0'
    );
\inputBuf_511_V_260_fu_2178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322046,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_260_fu_2178(2),
      R => '0'
    );
\inputBuf_511_V_260_fu_2178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322046,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_260_fu_2178(3),
      R => '0'
    );
\inputBuf_511_V_261_fu_2182[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322047
    );
\inputBuf_511_V_261_fu_2182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322047,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_261_fu_2182(0),
      R => '0'
    );
\inputBuf_511_V_261_fu_2182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322047,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_261_fu_2182(1),
      R => '0'
    );
\inputBuf_511_V_261_fu_2182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322047,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_261_fu_2182(2),
      R => '0'
    );
\inputBuf_511_V_261_fu_2182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322047,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_261_fu_2182(3),
      R => '0'
    );
\inputBuf_511_V_262_fu_2186[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322048
    );
\inputBuf_511_V_262_fu_2186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322048,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_262_fu_2186(0),
      R => '0'
    );
\inputBuf_511_V_262_fu_2186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322048,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_262_fu_2186(1),
      R => '0'
    );
\inputBuf_511_V_262_fu_2186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322048,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_262_fu_2186(2),
      R => '0'
    );
\inputBuf_511_V_262_fu_2186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322048,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_262_fu_2186(3),
      R => '0'
    );
\inputBuf_511_V_263_fu_2190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322049
    );
\inputBuf_511_V_263_fu_2190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322049,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_263_fu_2190(0),
      R => '0'
    );
\inputBuf_511_V_263_fu_2190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322049,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_263_fu_2190(1),
      R => '0'
    );
\inputBuf_511_V_263_fu_2190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322049,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_263_fu_2190(2),
      R => '0'
    );
\inputBuf_511_V_263_fu_2190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322049,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_263_fu_2190(3),
      R => '0'
    );
\inputBuf_511_V_264_fu_2194[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322050
    );
\inputBuf_511_V_264_fu_2194[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(4),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\
    );
\inputBuf_511_V_264_fu_2194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322050,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_264_fu_2194(0),
      R => '0'
    );
\inputBuf_511_V_264_fu_2194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322050,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_264_fu_2194(1),
      R => '0'
    );
\inputBuf_511_V_264_fu_2194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322050,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_264_fu_2194(2),
      R => '0'
    );
\inputBuf_511_V_264_fu_2194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322050,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_264_fu_2194(3),
      R => '0'
    );
\inputBuf_511_V_265_fu_2198[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322051
    );
\inputBuf_511_V_265_fu_2198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322051,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_265_fu_2198(0),
      R => '0'
    );
\inputBuf_511_V_265_fu_2198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322051,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_265_fu_2198(1),
      R => '0'
    );
\inputBuf_511_V_265_fu_2198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322051,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_265_fu_2198(2),
      R => '0'
    );
\inputBuf_511_V_265_fu_2198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322051,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_265_fu_2198(3),
      R => '0'
    );
\inputBuf_511_V_266_fu_2202[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322052
    );
\inputBuf_511_V_266_fu_2202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322052,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_266_fu_2202(0),
      R => '0'
    );
\inputBuf_511_V_266_fu_2202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322052,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_266_fu_2202(1),
      R => '0'
    );
\inputBuf_511_V_266_fu_2202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322052,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_266_fu_2202(2),
      R => '0'
    );
\inputBuf_511_V_266_fu_2202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322052,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_266_fu_2202(3),
      R => '0'
    );
\inputBuf_511_V_267_fu_2206[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322053
    );
\inputBuf_511_V_267_fu_2206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322053,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_267_fu_2206(0),
      R => '0'
    );
\inputBuf_511_V_267_fu_2206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322053,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_267_fu_2206(1),
      R => '0'
    );
\inputBuf_511_V_267_fu_2206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322053,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_267_fu_2206(2),
      R => '0'
    );
\inputBuf_511_V_267_fu_2206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322053,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_267_fu_2206(3),
      R => '0'
    );
\inputBuf_511_V_268_fu_2210[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322054
    );
\inputBuf_511_V_268_fu_2210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322054,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_268_fu_2210(0),
      R => '0'
    );
\inputBuf_511_V_268_fu_2210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322054,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_268_fu_2210(1),
      R => '0'
    );
\inputBuf_511_V_268_fu_2210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322054,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_268_fu_2210(2),
      R => '0'
    );
\inputBuf_511_V_268_fu_2210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322054,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_268_fu_2210(3),
      R => '0'
    );
\inputBuf_511_V_269_fu_2214[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322055
    );
\inputBuf_511_V_269_fu_2214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322055,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_269_fu_2214(0),
      R => '0'
    );
\inputBuf_511_V_269_fu_2214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322055,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_269_fu_2214(1),
      R => '0'
    );
\inputBuf_511_V_269_fu_2214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322055,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_269_fu_2214(2),
      R => '0'
    );
\inputBuf_511_V_269_fu_2214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322055,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_269_fu_2214(3),
      R => '0'
    );
\inputBuf_511_V_26_fu_1242[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220324841_out
    );
\inputBuf_511_V_26_fu_1242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220324841_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_26_fu_1242(0),
      R => '0'
    );
\inputBuf_511_V_26_fu_1242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220324841_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_26_fu_1242(1),
      R => '0'
    );
\inputBuf_511_V_26_fu_1242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220324841_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_26_fu_1242(2),
      R => '0'
    );
\inputBuf_511_V_26_fu_1242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220324841_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_26_fu_1242(3),
      R => '0'
    );
\inputBuf_511_V_270_fu_2218[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322056
    );
\inputBuf_511_V_270_fu_2218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322056,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_270_fu_2218(0),
      R => '0'
    );
\inputBuf_511_V_270_fu_2218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322056,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_270_fu_2218(1),
      R => '0'
    );
\inputBuf_511_V_270_fu_2218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322056,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_270_fu_2218(2),
      R => '0'
    );
\inputBuf_511_V_270_fu_2218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322056,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_270_fu_2218(3),
      R => '0'
    );
\inputBuf_511_V_271_fu_2222[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322057
    );
\inputBuf_511_V_271_fu_2222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322057,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_271_fu_2222(0),
      R => '0'
    );
\inputBuf_511_V_271_fu_2222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322057,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_271_fu_2222(1),
      R => '0'
    );
\inputBuf_511_V_271_fu_2222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322057,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_271_fu_2222(2),
      R => '0'
    );
\inputBuf_511_V_271_fu_2222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322057,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_271_fu_2222(3),
      R => '0'
    );
\inputBuf_511_V_272_fu_2226[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322058
    );
\inputBuf_511_V_272_fu_2226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322058,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_272_fu_2226(0),
      R => '0'
    );
\inputBuf_511_V_272_fu_2226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322058,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_272_fu_2226(1),
      R => '0'
    );
\inputBuf_511_V_272_fu_2226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322058,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_272_fu_2226(2),
      R => '0'
    );
\inputBuf_511_V_272_fu_2226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322058,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_272_fu_2226(3),
      R => '0'
    );
\inputBuf_511_V_273_fu_2230[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322059
    );
\inputBuf_511_V_273_fu_2230[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\
    );
\inputBuf_511_V_273_fu_2230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322059,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_273_fu_2230(0),
      R => '0'
    );
\inputBuf_511_V_273_fu_2230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322059,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_273_fu_2230(1),
      R => '0'
    );
\inputBuf_511_V_273_fu_2230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322059,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_273_fu_2230(2),
      R => '0'
    );
\inputBuf_511_V_273_fu_2230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322059,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_273_fu_2230(3),
      R => '0'
    );
\inputBuf_511_V_274_fu_2234[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322060
    );
\inputBuf_511_V_274_fu_2234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322060,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_274_fu_2234(0),
      R => '0'
    );
\inputBuf_511_V_274_fu_2234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322060,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_274_fu_2234(1),
      R => '0'
    );
\inputBuf_511_V_274_fu_2234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322060,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_274_fu_2234(2),
      R => '0'
    );
\inputBuf_511_V_274_fu_2234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322060,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_274_fu_2234(3),
      R => '0'
    );
\inputBuf_511_V_275_fu_2238[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322061
    );
\inputBuf_511_V_275_fu_2238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322061,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_275_fu_2238(0),
      R => '0'
    );
\inputBuf_511_V_275_fu_2238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322061,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_275_fu_2238(1),
      R => '0'
    );
\inputBuf_511_V_275_fu_2238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322061,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_275_fu_2238(2),
      R => '0'
    );
\inputBuf_511_V_275_fu_2238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322061,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_275_fu_2238(3),
      R => '0'
    );
\inputBuf_511_V_276_fu_2242[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322062
    );
\inputBuf_511_V_276_fu_2242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322062,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_276_fu_2242(0),
      R => '0'
    );
\inputBuf_511_V_276_fu_2242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322062,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_276_fu_2242(1),
      R => '0'
    );
\inputBuf_511_V_276_fu_2242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322062,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_276_fu_2242(2),
      R => '0'
    );
\inputBuf_511_V_276_fu_2242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322062,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_276_fu_2242(3),
      R => '0'
    );
\inputBuf_511_V_277_fu_2246[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322063
    );
\inputBuf_511_V_277_fu_2246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322063,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_277_fu_2246(0),
      R => '0'
    );
\inputBuf_511_V_277_fu_2246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322063,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_277_fu_2246(1),
      R => '0'
    );
\inputBuf_511_V_277_fu_2246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322063,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_277_fu_2246(2),
      R => '0'
    );
\inputBuf_511_V_277_fu_2246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322063,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_277_fu_2246(3),
      R => '0'
    );
\inputBuf_511_V_278_fu_2250[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322064
    );
\inputBuf_511_V_278_fu_2250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322064,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_278_fu_2250(0),
      R => '0'
    );
\inputBuf_511_V_278_fu_2250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322064,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_278_fu_2250(1),
      R => '0'
    );
\inputBuf_511_V_278_fu_2250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322064,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_278_fu_2250(2),
      R => '0'
    );
\inputBuf_511_V_278_fu_2250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322064,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_278_fu_2250(3),
      R => '0'
    );
\inputBuf_511_V_279_fu_2254[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322065
    );
\inputBuf_511_V_279_fu_2254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322065,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_279_fu_2254(0),
      R => '0'
    );
\inputBuf_511_V_279_fu_2254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322065,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_279_fu_2254(1),
      R => '0'
    );
\inputBuf_511_V_279_fu_2254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322065,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_279_fu_2254(2),
      R => '0'
    );
\inputBuf_511_V_279_fu_2254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322065,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_279_fu_2254(3),
      R => '0'
    );
\inputBuf_511_V_27_fu_1246[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220325844_out
    );
\inputBuf_511_V_27_fu_1246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220325844_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_27_fu_1246(0),
      R => '0'
    );
\inputBuf_511_V_27_fu_1246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220325844_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_27_fu_1246(1),
      R => '0'
    );
\inputBuf_511_V_27_fu_1246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220325844_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_27_fu_1246(2),
      R => '0'
    );
\inputBuf_511_V_27_fu_1246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220325844_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_27_fu_1246(3),
      R => '0'
    );
\inputBuf_511_V_280_fu_2258[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322066
    );
\inputBuf_511_V_280_fu_2258[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\
    );
\inputBuf_511_V_280_fu_2258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322066,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_280_fu_2258(0),
      R => '0'
    );
\inputBuf_511_V_280_fu_2258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322066,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_280_fu_2258(1),
      R => '0'
    );
\inputBuf_511_V_280_fu_2258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322066,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_280_fu_2258(2),
      R => '0'
    );
\inputBuf_511_V_280_fu_2258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322066,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_280_fu_2258(3),
      R => '0'
    );
\inputBuf_511_V_281_fu_2262[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322067
    );
\inputBuf_511_V_281_fu_2262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322067,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_281_fu_2262(0),
      R => '0'
    );
\inputBuf_511_V_281_fu_2262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322067,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_281_fu_2262(1),
      R => '0'
    );
\inputBuf_511_V_281_fu_2262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322067,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_281_fu_2262(2),
      R => '0'
    );
\inputBuf_511_V_281_fu_2262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322067,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_281_fu_2262(3),
      R => '0'
    );
\inputBuf_511_V_282_fu_2266[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322068
    );
\inputBuf_511_V_282_fu_2266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322068,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_282_fu_2266(0),
      R => '0'
    );
\inputBuf_511_V_282_fu_2266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322068,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_282_fu_2266(1),
      R => '0'
    );
\inputBuf_511_V_282_fu_2266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322068,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_282_fu_2266(2),
      R => '0'
    );
\inputBuf_511_V_282_fu_2266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322068,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_282_fu_2266(3),
      R => '0'
    );
\inputBuf_511_V_283_fu_2270[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322069
    );
\inputBuf_511_V_283_fu_2270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322069,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_283_fu_2270(0),
      R => '0'
    );
\inputBuf_511_V_283_fu_2270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322069,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_283_fu_2270(1),
      R => '0'
    );
\inputBuf_511_V_283_fu_2270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322069,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_283_fu_2270(2),
      R => '0'
    );
\inputBuf_511_V_283_fu_2270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322069,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_283_fu_2270(3),
      R => '0'
    );
\inputBuf_511_V_284_fu_2274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322070
    );
\inputBuf_511_V_284_fu_2274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322070,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_284_fu_2274(0),
      R => '0'
    );
\inputBuf_511_V_284_fu_2274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322070,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_284_fu_2274(1),
      R => '0'
    );
\inputBuf_511_V_284_fu_2274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322070,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_284_fu_2274(2),
      R => '0'
    );
\inputBuf_511_V_284_fu_2274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322070,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_284_fu_2274(3),
      R => '0'
    );
\inputBuf_511_V_285_fu_2278[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322071
    );
\inputBuf_511_V_285_fu_2278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322071,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_285_fu_2278(0),
      R => '0'
    );
\inputBuf_511_V_285_fu_2278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322071,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_285_fu_2278(1),
      R => '0'
    );
\inputBuf_511_V_285_fu_2278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322071,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_285_fu_2278(2),
      R => '0'
    );
\inputBuf_511_V_285_fu_2278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322071,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_285_fu_2278(3),
      R => '0'
    );
\inputBuf_511_V_286_fu_2282[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322072
    );
\inputBuf_511_V_286_fu_2282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322072,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_286_fu_2282(0),
      R => '0'
    );
\inputBuf_511_V_286_fu_2282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322072,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_286_fu_2282(1),
      R => '0'
    );
\inputBuf_511_V_286_fu_2282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322072,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_286_fu_2282(2),
      R => '0'
    );
\inputBuf_511_V_286_fu_2282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322072,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_286_fu_2282(3),
      R => '0'
    );
\inputBuf_511_V_287_fu_2286[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322073
    );
\inputBuf_511_V_287_fu_2286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322073,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_287_fu_2286(0),
      R => '0'
    );
\inputBuf_511_V_287_fu_2286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322073,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_287_fu_2286(1),
      R => '0'
    );
\inputBuf_511_V_287_fu_2286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322073,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_287_fu_2286(2),
      R => '0'
    );
\inputBuf_511_V_287_fu_2286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322073,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_287_fu_2286(3),
      R => '0'
    );
\inputBuf_511_V_288_fu_2290[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322074
    );
\inputBuf_511_V_288_fu_2290[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\
    );
\inputBuf_511_V_288_fu_2290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322074,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_288_fu_2290(0),
      R => '0'
    );
\inputBuf_511_V_288_fu_2290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322074,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_288_fu_2290(1),
      R => '0'
    );
\inputBuf_511_V_288_fu_2290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322074,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_288_fu_2290(2),
      R => '0'
    );
\inputBuf_511_V_288_fu_2290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322074,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_288_fu_2290(3),
      R => '0'
    );
\inputBuf_511_V_289_fu_2294[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \inputBuf_511_V_289_fu_2294[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322075
    );
\inputBuf_511_V_289_fu_2294[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      O => \inputBuf_511_V_289_fu_2294[3]_i_2_n_1\
    );
\inputBuf_511_V_289_fu_2294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322075,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_289_fu_2294(0),
      R => '0'
    );
\inputBuf_511_V_289_fu_2294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322075,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_289_fu_2294(1),
      R => '0'
    );
\inputBuf_511_V_289_fu_2294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322075,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_289_fu_2294(2),
      R => '0'
    );
\inputBuf_511_V_289_fu_2294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322075,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_289_fu_2294(3),
      R => '0'
    );
\inputBuf_511_V_28_fu_1250[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220326847_out
    );
\inputBuf_511_V_28_fu_1250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220326847_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_28_fu_1250(0),
      R => '0'
    );
\inputBuf_511_V_28_fu_1250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220326847_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_28_fu_1250(1),
      R => '0'
    );
\inputBuf_511_V_28_fu_1250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220326847_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_28_fu_1250(2),
      R => '0'
    );
\inputBuf_511_V_28_fu_1250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220326847_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_28_fu_1250(3),
      R => '0'
    );
\inputBuf_511_V_290_fu_2298[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322076
    );
\inputBuf_511_V_290_fu_2298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322076,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_290_fu_2298(0),
      R => '0'
    );
\inputBuf_511_V_290_fu_2298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322076,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_290_fu_2298(1),
      R => '0'
    );
\inputBuf_511_V_290_fu_2298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322076,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_290_fu_2298(2),
      R => '0'
    );
\inputBuf_511_V_290_fu_2298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322076,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_290_fu_2298(3),
      R => '0'
    );
\inputBuf_511_V_291_fu_2302[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322077
    );
\inputBuf_511_V_291_fu_2302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322077,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_291_fu_2302(0),
      R => '0'
    );
\inputBuf_511_V_291_fu_2302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322077,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_291_fu_2302(1),
      R => '0'
    );
\inputBuf_511_V_291_fu_2302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322077,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_291_fu_2302(2),
      R => '0'
    );
\inputBuf_511_V_291_fu_2302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322077,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_291_fu_2302(3),
      R => '0'
    );
\inputBuf_511_V_292_fu_2306[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322078
    );
\inputBuf_511_V_292_fu_2306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322078,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_292_fu_2306(0),
      R => '0'
    );
\inputBuf_511_V_292_fu_2306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322078,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_292_fu_2306(1),
      R => '0'
    );
\inputBuf_511_V_292_fu_2306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322078,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_292_fu_2306(2),
      R => '0'
    );
\inputBuf_511_V_292_fu_2306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322078,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_292_fu_2306(3),
      R => '0'
    );
\inputBuf_511_V_293_fu_2310[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322079
    );
\inputBuf_511_V_293_fu_2310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322079,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_293_fu_2310(0),
      R => '0'
    );
\inputBuf_511_V_293_fu_2310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322079,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_293_fu_2310(1),
      R => '0'
    );
\inputBuf_511_V_293_fu_2310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322079,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_293_fu_2310(2),
      R => '0'
    );
\inputBuf_511_V_293_fu_2310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322079,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_293_fu_2310(3),
      R => '0'
    );
\inputBuf_511_V_294_fu_2314[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322080
    );
\inputBuf_511_V_294_fu_2314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322080,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_294_fu_2314(0),
      R => '0'
    );
\inputBuf_511_V_294_fu_2314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322080,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_294_fu_2314(1),
      R => '0'
    );
\inputBuf_511_V_294_fu_2314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322080,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_294_fu_2314(2),
      R => '0'
    );
\inputBuf_511_V_294_fu_2314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322080,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_294_fu_2314(3),
      R => '0'
    );
\inputBuf_511_V_295_fu_2318[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322081
    );
\inputBuf_511_V_295_fu_2318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322081,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_295_fu_2318(0),
      R => '0'
    );
\inputBuf_511_V_295_fu_2318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322081,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_295_fu_2318(1),
      R => '0'
    );
\inputBuf_511_V_295_fu_2318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322081,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_295_fu_2318(2),
      R => '0'
    );
\inputBuf_511_V_295_fu_2318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322081,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_295_fu_2318(3),
      R => '0'
    );
\inputBuf_511_V_296_fu_2322[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322082
    );
\inputBuf_511_V_296_fu_2322[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(7),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\
    );
\inputBuf_511_V_296_fu_2322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322082,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_296_fu_2322(0),
      R => '0'
    );
\inputBuf_511_V_296_fu_2322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322082,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_296_fu_2322(1),
      R => '0'
    );
\inputBuf_511_V_296_fu_2322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322082,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_296_fu_2322(2),
      R => '0'
    );
\inputBuf_511_V_296_fu_2322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322082,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_296_fu_2322(3),
      R => '0'
    );
\inputBuf_511_V_297_fu_2326[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322083
    );
\inputBuf_511_V_297_fu_2326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322083,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_297_fu_2326(0),
      R => '0'
    );
\inputBuf_511_V_297_fu_2326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322083,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_297_fu_2326(1),
      R => '0'
    );
\inputBuf_511_V_297_fu_2326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322083,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_297_fu_2326(2),
      R => '0'
    );
\inputBuf_511_V_297_fu_2326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322083,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_297_fu_2326(3),
      R => '0'
    );
\inputBuf_511_V_298_fu_2330[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322084
    );
\inputBuf_511_V_298_fu_2330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322084,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_298_fu_2330(0),
      R => '0'
    );
\inputBuf_511_V_298_fu_2330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322084,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_298_fu_2330(1),
      R => '0'
    );
\inputBuf_511_V_298_fu_2330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322084,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_298_fu_2330(2),
      R => '0'
    );
\inputBuf_511_V_298_fu_2330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322084,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_298_fu_2330(3),
      R => '0'
    );
\inputBuf_511_V_299_fu_2334[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322085
    );
\inputBuf_511_V_299_fu_2334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322085,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_299_fu_2334(0),
      R => '0'
    );
\inputBuf_511_V_299_fu_2334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322085,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_299_fu_2334(1),
      R => '0'
    );
\inputBuf_511_V_299_fu_2334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322085,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_299_fu_2334(2),
      R => '0'
    );
\inputBuf_511_V_299_fu_2334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322085,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_299_fu_2334(3),
      R => '0'
    );
\inputBuf_511_V_29_fu_1254[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220327850_out
    );
\inputBuf_511_V_29_fu_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220327850_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_29_fu_1254(0),
      R => '0'
    );
\inputBuf_511_V_29_fu_1254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220327850_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_29_fu_1254(1),
      R => '0'
    );
\inputBuf_511_V_29_fu_1254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220327850_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_29_fu_1254(2),
      R => '0'
    );
\inputBuf_511_V_29_fu_1254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220327850_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_29_fu_1254(3),
      R => '0'
    );
\inputBuf_511_V_2_fu_1146[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220124257_out
    );
\inputBuf_511_V_2_fu_1146[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\
    );
\inputBuf_511_V_2_fu_1146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220124257_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_2_fu_1146(0),
      R => '0'
    );
\inputBuf_511_V_2_fu_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220124257_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_2_fu_1146(1),
      R => '0'
    );
\inputBuf_511_V_2_fu_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220124257_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_2_fu_1146(2),
      R => '0'
    );
\inputBuf_511_V_2_fu_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220124257_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_2_fu_1146(3),
      R => '0'
    );
\inputBuf_511_V_300_fu_2338[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322086
    );
\inputBuf_511_V_300_fu_2338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322086,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_300_fu_2338(0),
      R => '0'
    );
\inputBuf_511_V_300_fu_2338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322086,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_300_fu_2338(1),
      R => '0'
    );
\inputBuf_511_V_300_fu_2338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322086,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_300_fu_2338(2),
      R => '0'
    );
\inputBuf_511_V_300_fu_2338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322086,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_300_fu_2338(3),
      R => '0'
    );
\inputBuf_511_V_301_fu_2342[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322087
    );
\inputBuf_511_V_301_fu_2342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322087,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_301_fu_2342(0),
      R => '0'
    );
\inputBuf_511_V_301_fu_2342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322087,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_301_fu_2342(1),
      R => '0'
    );
\inputBuf_511_V_301_fu_2342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322087,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_301_fu_2342(2),
      R => '0'
    );
\inputBuf_511_V_301_fu_2342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322087,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_301_fu_2342(3),
      R => '0'
    );
\inputBuf_511_V_302_fu_2346[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322088
    );
\inputBuf_511_V_302_fu_2346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322088,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_302_fu_2346(0),
      R => '0'
    );
\inputBuf_511_V_302_fu_2346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322088,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_302_fu_2346(1),
      R => '0'
    );
\inputBuf_511_V_302_fu_2346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322088,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_302_fu_2346(2),
      R => '0'
    );
\inputBuf_511_V_302_fu_2346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322088,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_302_fu_2346(3),
      R => '0'
    );
\inputBuf_511_V_303_fu_2350[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322089
    );
\inputBuf_511_V_303_fu_2350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322089,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_303_fu_2350(0),
      R => '0'
    );
\inputBuf_511_V_303_fu_2350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322089,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_303_fu_2350(1),
      R => '0'
    );
\inputBuf_511_V_303_fu_2350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322089,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_303_fu_2350(2),
      R => '0'
    );
\inputBuf_511_V_303_fu_2350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322089,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_303_fu_2350(3),
      R => '0'
    );
\inputBuf_511_V_304_fu_2354[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322090
    );
\inputBuf_511_V_304_fu_2354[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\
    );
\inputBuf_511_V_304_fu_2354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322090,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_304_fu_2354(0),
      R => '0'
    );
\inputBuf_511_V_304_fu_2354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322090,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_304_fu_2354(1),
      R => '0'
    );
\inputBuf_511_V_304_fu_2354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322090,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_304_fu_2354(2),
      R => '0'
    );
\inputBuf_511_V_304_fu_2354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322090,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_304_fu_2354(3),
      R => '0'
    );
\inputBuf_511_V_305_fu_2358[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322091
    );
\inputBuf_511_V_305_fu_2358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322091,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_305_fu_2358(0),
      R => '0'
    );
\inputBuf_511_V_305_fu_2358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322091,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_305_fu_2358(1),
      R => '0'
    );
\inputBuf_511_V_305_fu_2358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322091,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_305_fu_2358(2),
      R => '0'
    );
\inputBuf_511_V_305_fu_2358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322091,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_305_fu_2358(3),
      R => '0'
    );
\inputBuf_511_V_306_fu_2362[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322092
    );
\inputBuf_511_V_306_fu_2362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322092,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_306_fu_2362(0),
      R => '0'
    );
\inputBuf_511_V_306_fu_2362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322092,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_306_fu_2362(1),
      R => '0'
    );
\inputBuf_511_V_306_fu_2362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322092,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_306_fu_2362(2),
      R => '0'
    );
\inputBuf_511_V_306_fu_2362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322092,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_306_fu_2362(3),
      R => '0'
    );
\inputBuf_511_V_307_fu_2366[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322093
    );
\inputBuf_511_V_307_fu_2366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322093,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_307_fu_2366(0),
      R => '0'
    );
\inputBuf_511_V_307_fu_2366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322093,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_307_fu_2366(1),
      R => '0'
    );
\inputBuf_511_V_307_fu_2366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322093,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_307_fu_2366(2),
      R => '0'
    );
\inputBuf_511_V_307_fu_2366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322093,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_307_fu_2366(3),
      R => '0'
    );
\inputBuf_511_V_308_fu_2370[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322094
    );
\inputBuf_511_V_308_fu_2370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322094,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_308_fu_2370(0),
      R => '0'
    );
\inputBuf_511_V_308_fu_2370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322094,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_308_fu_2370(1),
      R => '0'
    );
\inputBuf_511_V_308_fu_2370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322094,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_308_fu_2370(2),
      R => '0'
    );
\inputBuf_511_V_308_fu_2370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322094,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_308_fu_2370(3),
      R => '0'
    );
\inputBuf_511_V_309_fu_2374[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322095
    );
\inputBuf_511_V_309_fu_2374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322095,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_309_fu_2374(0),
      R => '0'
    );
\inputBuf_511_V_309_fu_2374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322095,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_309_fu_2374(1),
      R => '0'
    );
\inputBuf_511_V_309_fu_2374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322095,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_309_fu_2374(2),
      R => '0'
    );
\inputBuf_511_V_309_fu_2374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322095,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_309_fu_2374(3),
      R => '0'
    );
\inputBuf_511_V_30_fu_1258[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220328853_out
    );
\inputBuf_511_V_30_fu_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220328853_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_30_fu_1258(0),
      R => '0'
    );
\inputBuf_511_V_30_fu_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220328853_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_30_fu_1258(1),
      R => '0'
    );
\inputBuf_511_V_30_fu_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220328853_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_30_fu_1258(2),
      R => '0'
    );
\inputBuf_511_V_30_fu_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220328853_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_30_fu_1258(3),
      R => '0'
    );
\inputBuf_511_V_310_fu_2378[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322096
    );
\inputBuf_511_V_310_fu_2378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322096,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_310_fu_2378(0),
      R => '0'
    );
\inputBuf_511_V_310_fu_2378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322096,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_310_fu_2378(1),
      R => '0'
    );
\inputBuf_511_V_310_fu_2378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322096,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_310_fu_2378(2),
      R => '0'
    );
\inputBuf_511_V_310_fu_2378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322096,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_310_fu_2378(3),
      R => '0'
    );
\inputBuf_511_V_311_fu_2382[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322097
    );
\inputBuf_511_V_311_fu_2382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322097,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_311_fu_2382(0),
      R => '0'
    );
\inputBuf_511_V_311_fu_2382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322097,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_311_fu_2382(1),
      R => '0'
    );
\inputBuf_511_V_311_fu_2382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322097,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_311_fu_2382(2),
      R => '0'
    );
\inputBuf_511_V_311_fu_2382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322097,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_311_fu_2382(3),
      R => '0'
    );
\inputBuf_511_V_312_fu_2386[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322098
    );
\inputBuf_511_V_312_fu_2386[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\
    );
\inputBuf_511_V_312_fu_2386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322098,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_312_fu_2386(0),
      R => '0'
    );
\inputBuf_511_V_312_fu_2386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322098,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_312_fu_2386(1),
      R => '0'
    );
\inputBuf_511_V_312_fu_2386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322098,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_312_fu_2386(2),
      R => '0'
    );
\inputBuf_511_V_312_fu_2386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322098,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_312_fu_2386(3),
      R => '0'
    );
\inputBuf_511_V_313_fu_2390[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322099
    );
\inputBuf_511_V_313_fu_2390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322099,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_313_fu_2390(0),
      R => '0'
    );
\inputBuf_511_V_313_fu_2390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322099,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_313_fu_2390(1),
      R => '0'
    );
\inputBuf_511_V_313_fu_2390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322099,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_313_fu_2390(2),
      R => '0'
    );
\inputBuf_511_V_313_fu_2390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_322099,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_313_fu_2390(3),
      R => '0'
    );
\inputBuf_511_V_314_fu_2394[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_314_fu_2394[3]_i_1_n_1\
    );
\inputBuf_511_V_314_fu_2394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_314_fu_2394[3]_i_1_n_1\,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_314_fu_2394(0),
      R => '0'
    );
\inputBuf_511_V_314_fu_2394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_314_fu_2394[3]_i_1_n_1\,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_314_fu_2394(1),
      R => '0'
    );
\inputBuf_511_V_314_fu_2394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_314_fu_2394[3]_i_1_n_1\,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_314_fu_2394(2),
      R => '0'
    );
\inputBuf_511_V_314_fu_2394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_314_fu_2394[3]_i_1_n_1\,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_314_fu_2394(3),
      R => '0'
    );
\inputBuf_511_V_315_fu_2398[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220102
    );
\inputBuf_511_V_315_fu_2398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220102,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_315_fu_2398(0),
      R => '0'
    );
\inputBuf_511_V_315_fu_2398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220102,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_315_fu_2398(1),
      R => '0'
    );
\inputBuf_511_V_315_fu_2398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220102,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_315_fu_2398(2),
      R => '0'
    );
\inputBuf_511_V_315_fu_2398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220102,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_315_fu_2398(3),
      R => '0'
    );
\inputBuf_511_V_316_fu_2402[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220103
    );
\inputBuf_511_V_316_fu_2402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220103,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_316_fu_2402(0),
      R => '0'
    );
\inputBuf_511_V_316_fu_2402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220103,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_316_fu_2402(1),
      R => '0'
    );
\inputBuf_511_V_316_fu_2402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220103,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_316_fu_2402(2),
      R => '0'
    );
\inputBuf_511_V_316_fu_2402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220103,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_316_fu_2402(3),
      R => '0'
    );
\inputBuf_511_V_317_fu_2406[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220104
    );
\inputBuf_511_V_317_fu_2406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220104,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_317_fu_2406(0),
      R => '0'
    );
\inputBuf_511_V_317_fu_2406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220104,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_317_fu_2406(1),
      R => '0'
    );
\inputBuf_511_V_317_fu_2406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220104,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_317_fu_2406(2),
      R => '0'
    );
\inputBuf_511_V_317_fu_2406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220104,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_317_fu_2406(3),
      R => '0'
    );
\inputBuf_511_V_318_fu_2410[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220105
    );
\inputBuf_511_V_318_fu_2410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220105,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_318_fu_2410(0),
      R => '0'
    );
\inputBuf_511_V_318_fu_2410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220105,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_318_fu_2410(1),
      R => '0'
    );
\inputBuf_511_V_318_fu_2410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220105,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_318_fu_2410(2),
      R => '0'
    );
\inputBuf_511_V_318_fu_2410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220105,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_318_fu_2410(3),
      R => '0'
    );
\inputBuf_511_V_319_fu_2414[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220106
    );
\inputBuf_511_V_319_fu_2414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220106,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(0),
      Q => inputBuf_511_V_319_fu_2414(0),
      R => '0'
    );
\inputBuf_511_V_319_fu_2414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220106,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(1),
      Q => inputBuf_511_V_319_fu_2414(1),
      R => '0'
    );
\inputBuf_511_V_319_fu_2414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220106,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(2),
      Q => inputBuf_511_V_319_fu_2414(2),
      R => '0'
    );
\inputBuf_511_V_319_fu_2414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220106,
      D => \inputBuf_511_V_318_fu_2410_reg[3]_0\(3),
      Q => inputBuf_511_V_319_fu_2414(3),
      R => '0'
    );
\inputBuf_511_V_31_fu_1262[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220329856_out
    );
\inputBuf_511_V_31_fu_1262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220329856_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_31_fu_1262(0),
      R => '0'
    );
\inputBuf_511_V_31_fu_1262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220329856_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_31_fu_1262(1),
      R => '0'
    );
\inputBuf_511_V_31_fu_1262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220329856_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_31_fu_1262(2),
      R => '0'
    );
\inputBuf_511_V_31_fu_1262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220329856_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_31_fu_1262(3),
      R => '0'
    );
\inputBuf_511_V_320_fu_2418[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220108
    );
\inputBuf_511_V_320_fu_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220108,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_320_fu_2418(0),
      R => '0'
    );
\inputBuf_511_V_320_fu_2418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220108,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_320_fu_2418(1),
      R => '0'
    );
\inputBuf_511_V_320_fu_2418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220108,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_320_fu_2418(2),
      R => '0'
    );
\inputBuf_511_V_320_fu_2418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220108,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_320_fu_2418(3),
      R => '0'
    );
\inputBuf_511_V_321_fu_2422[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220109
    );
\inputBuf_511_V_321_fu_2422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220109,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_321_fu_2422(0),
      R => '0'
    );
\inputBuf_511_V_321_fu_2422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220109,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_321_fu_2422(1),
      R => '0'
    );
\inputBuf_511_V_321_fu_2422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220109,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_321_fu_2422(2),
      R => '0'
    );
\inputBuf_511_V_321_fu_2422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220109,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_321_fu_2422(3),
      R => '0'
    );
\inputBuf_511_V_322_fu_2426[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220110
    );
\inputBuf_511_V_322_fu_2426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220110,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_322_fu_2426(0),
      R => '0'
    );
\inputBuf_511_V_322_fu_2426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220110,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_322_fu_2426(1),
      R => '0'
    );
\inputBuf_511_V_322_fu_2426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220110,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_322_fu_2426(2),
      R => '0'
    );
\inputBuf_511_V_322_fu_2426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220110,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_322_fu_2426(3),
      R => '0'
    );
\inputBuf_511_V_323_fu_2430[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220111
    );
\inputBuf_511_V_323_fu_2430[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\
    );
\inputBuf_511_V_323_fu_2430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220111,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_323_fu_2430(0),
      R => '0'
    );
\inputBuf_511_V_323_fu_2430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220111,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_323_fu_2430(1),
      R => '0'
    );
\inputBuf_511_V_323_fu_2430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220111,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_323_fu_2430(2),
      R => '0'
    );
\inputBuf_511_V_323_fu_2430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220111,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_323_fu_2430(3),
      R => '0'
    );
\inputBuf_511_V_324_fu_2434[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220112
    );
\inputBuf_511_V_324_fu_2434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220112,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_324_fu_2434(0),
      R => '0'
    );
\inputBuf_511_V_324_fu_2434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220112,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_324_fu_2434(1),
      R => '0'
    );
\inputBuf_511_V_324_fu_2434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220112,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_324_fu_2434(2),
      R => '0'
    );
\inputBuf_511_V_324_fu_2434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220112,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_324_fu_2434(3),
      R => '0'
    );
\inputBuf_511_V_325_fu_2438[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220114231_out
    );
\inputBuf_511_V_325_fu_2438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220114231_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_325_fu_2438(0),
      R => '0'
    );
\inputBuf_511_V_325_fu_2438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220114231_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_325_fu_2438(1),
      R => '0'
    );
\inputBuf_511_V_325_fu_2438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220114231_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_325_fu_2438(2),
      R => '0'
    );
\inputBuf_511_V_325_fu_2438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220114231_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_325_fu_2438(3),
      R => '0'
    );
\inputBuf_511_V_326_fu_2442[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220115233_out
    );
\inputBuf_511_V_326_fu_2442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220115233_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_326_fu_2442(0),
      R => '0'
    );
\inputBuf_511_V_326_fu_2442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220115233_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_326_fu_2442(1),
      R => '0'
    );
\inputBuf_511_V_326_fu_2442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220115233_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_326_fu_2442(2),
      R => '0'
    );
\inputBuf_511_V_326_fu_2442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220115233_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_326_fu_2442(3),
      R => '0'
    );
\inputBuf_511_V_327_fu_2446[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220116236_out
    );
\inputBuf_511_V_327_fu_2446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220116236_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_327_fu_2446(0),
      R => '0'
    );
\inputBuf_511_V_327_fu_2446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220116236_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_327_fu_2446(1),
      R => '0'
    );
\inputBuf_511_V_327_fu_2446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220116236_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_327_fu_2446(2),
      R => '0'
    );
\inputBuf_511_V_327_fu_2446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220116236_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_327_fu_2446(3),
      R => '0'
    );
\inputBuf_511_V_328_fu_2450[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220117238_out
    );
\inputBuf_511_V_328_fu_2450[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(4),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\
    );
\inputBuf_511_V_328_fu_2450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220117238_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_328_fu_2450(0),
      R => '0'
    );
\inputBuf_511_V_328_fu_2450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220117238_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_328_fu_2450(1),
      R => '0'
    );
\inputBuf_511_V_328_fu_2450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220117238_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_328_fu_2450(2),
      R => '0'
    );
\inputBuf_511_V_328_fu_2450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220117238_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_328_fu_2450(3),
      R => '0'
    );
\inputBuf_511_V_329_fu_2454[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220118241_out
    );
\inputBuf_511_V_329_fu_2454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220118241_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_329_fu_2454(0),
      R => '0'
    );
\inputBuf_511_V_329_fu_2454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220118241_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_329_fu_2454(1),
      R => '0'
    );
\inputBuf_511_V_329_fu_2454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220118241_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_329_fu_2454(2),
      R => '0'
    );
\inputBuf_511_V_329_fu_2454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220118241_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_329_fu_2454(3),
      R => '0'
    );
\inputBuf_511_V_32_fu_1266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220330859_out
    );
\inputBuf_511_V_32_fu_1266[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\
    );
\inputBuf_511_V_32_fu_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220330859_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_32_fu_1266(0),
      R => '0'
    );
\inputBuf_511_V_32_fu_1266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220330859_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_32_fu_1266(1),
      R => '0'
    );
\inputBuf_511_V_32_fu_1266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220330859_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_32_fu_1266(2),
      R => '0'
    );
\inputBuf_511_V_32_fu_1266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220330859_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_32_fu_1266(3),
      R => '0'
    );
\inputBuf_511_V_330_fu_2458[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220119244_out
    );
\inputBuf_511_V_330_fu_2458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220119244_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_330_fu_2458(0),
      R => '0'
    );
\inputBuf_511_V_330_fu_2458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220119244_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_330_fu_2458(1),
      R => '0'
    );
\inputBuf_511_V_330_fu_2458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220119244_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_330_fu_2458(2),
      R => '0'
    );
\inputBuf_511_V_330_fu_2458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220119244_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_330_fu_2458(3),
      R => '0'
    );
\inputBuf_511_V_331_fu_2462[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220120247_out
    );
\inputBuf_511_V_331_fu_2462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220120247_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_331_fu_2462(0),
      R => '0'
    );
\inputBuf_511_V_331_fu_2462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220120247_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_331_fu_2462(1),
      R => '0'
    );
\inputBuf_511_V_331_fu_2462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220120247_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_331_fu_2462(2),
      R => '0'
    );
\inputBuf_511_V_331_fu_2462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220120247_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_331_fu_2462(3),
      R => '0'
    );
\inputBuf_511_V_332_fu_2466[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220121250_out
    );
\inputBuf_511_V_332_fu_2466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220121250_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_332_fu_2466(0),
      R => '0'
    );
\inputBuf_511_V_332_fu_2466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220121250_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_332_fu_2466(1),
      R => '0'
    );
\inputBuf_511_V_332_fu_2466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220121250_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_332_fu_2466(2),
      R => '0'
    );
\inputBuf_511_V_332_fu_2466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220121250_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_332_fu_2466(3),
      R => '0'
    );
\inputBuf_511_V_333_fu_2470[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220122253_out
    );
\inputBuf_511_V_333_fu_2470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220122253_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_333_fu_2470(0),
      R => '0'
    );
\inputBuf_511_V_333_fu_2470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220122253_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_333_fu_2470(1),
      R => '0'
    );
\inputBuf_511_V_333_fu_2470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220122253_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_333_fu_2470(2),
      R => '0'
    );
\inputBuf_511_V_333_fu_2470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220122253_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_333_fu_2470(3),
      R => '0'
    );
\inputBuf_511_V_334_fu_2474[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220123255_out
    );
\inputBuf_511_V_334_fu_2474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220123255_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_334_fu_2474(0),
      R => '0'
    );
\inputBuf_511_V_334_fu_2474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220123255_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_334_fu_2474(1),
      R => '0'
    );
\inputBuf_511_V_334_fu_2474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220123255_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_334_fu_2474(2),
      R => '0'
    );
\inputBuf_511_V_334_fu_2474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220123255_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_334_fu_2474(3),
      R => '0'
    );
\inputBuf_511_V_335_fu_2478[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220125260_out
    );
\inputBuf_511_V_335_fu_2478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220125260_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_335_fu_2478(0),
      R => '0'
    );
\inputBuf_511_V_335_fu_2478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220125260_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_335_fu_2478(1),
      R => '0'
    );
\inputBuf_511_V_335_fu_2478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220125260_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_335_fu_2478(2),
      R => '0'
    );
\inputBuf_511_V_335_fu_2478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220125260_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_335_fu_2478(3),
      R => '0'
    );
\inputBuf_511_V_336_fu_2482[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220126262_out
    );
\inputBuf_511_V_336_fu_2482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220126262_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_336_fu_2482(0),
      R => '0'
    );
\inputBuf_511_V_336_fu_2482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220126262_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_336_fu_2482(1),
      R => '0'
    );
\inputBuf_511_V_336_fu_2482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220126262_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_336_fu_2482(2),
      R => '0'
    );
\inputBuf_511_V_336_fu_2482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220126262_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_336_fu_2482(3),
      R => '0'
    );
\inputBuf_511_V_337_fu_2486[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220127265_out
    );
\inputBuf_511_V_337_fu_2486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220127265_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_337_fu_2486(0),
      R => '0'
    );
\inputBuf_511_V_337_fu_2486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220127265_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_337_fu_2486(1),
      R => '0'
    );
\inputBuf_511_V_337_fu_2486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220127265_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_337_fu_2486(2),
      R => '0'
    );
\inputBuf_511_V_337_fu_2486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220127265_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_337_fu_2486(3),
      R => '0'
    );
\inputBuf_511_V_338_fu_2490[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220128267_out
    );
\inputBuf_511_V_338_fu_2490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220128267_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_338_fu_2490(0),
      R => '0'
    );
\inputBuf_511_V_338_fu_2490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220128267_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_338_fu_2490(1),
      R => '0'
    );
\inputBuf_511_V_338_fu_2490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220128267_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_338_fu_2490(2),
      R => '0'
    );
\inputBuf_511_V_338_fu_2490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220128267_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_338_fu_2490(3),
      R => '0'
    );
\inputBuf_511_V_339_fu_2494[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220129270_out
    );
\inputBuf_511_V_339_fu_2494[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\
    );
\inputBuf_511_V_339_fu_2494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220129270_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_339_fu_2494(0),
      R => '0'
    );
\inputBuf_511_V_339_fu_2494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220129270_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_339_fu_2494(1),
      R => '0'
    );
\inputBuf_511_V_339_fu_2494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220129270_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_339_fu_2494(2),
      R => '0'
    );
\inputBuf_511_V_339_fu_2494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220129270_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_339_fu_2494(3),
      R => '0'
    );
\inputBuf_511_V_33_fu_1270[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220331862_out
    );
\inputBuf_511_V_33_fu_1270[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\
    );
\inputBuf_511_V_33_fu_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220331862_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_33_fu_1270(0),
      R => '0'
    );
\inputBuf_511_V_33_fu_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220331862_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_33_fu_1270(1),
      R => '0'
    );
\inputBuf_511_V_33_fu_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220331862_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_33_fu_1270(2),
      R => '0'
    );
\inputBuf_511_V_33_fu_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220331862_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_33_fu_1270(3),
      R => '0'
    );
\inputBuf_511_V_340_fu_2498[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220130272_out
    );
\inputBuf_511_V_340_fu_2498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220130272_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_340_fu_2498(0),
      R => '0'
    );
\inputBuf_511_V_340_fu_2498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220130272_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_340_fu_2498(1),
      R => '0'
    );
\inputBuf_511_V_340_fu_2498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220130272_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_340_fu_2498(2),
      R => '0'
    );
\inputBuf_511_V_340_fu_2498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220130272_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_340_fu_2498(3),
      R => '0'
    );
\inputBuf_511_V_341_fu_2502[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220131275_out
    );
\inputBuf_511_V_341_fu_2502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220131275_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_341_fu_2502(0),
      R => '0'
    );
\inputBuf_511_V_341_fu_2502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220131275_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_341_fu_2502(1),
      R => '0'
    );
\inputBuf_511_V_341_fu_2502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220131275_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_341_fu_2502(2),
      R => '0'
    );
\inputBuf_511_V_341_fu_2502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220131275_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_341_fu_2502(3),
      R => '0'
    );
\inputBuf_511_V_342_fu_2506[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220132277_out
    );
\inputBuf_511_V_342_fu_2506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220132277_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_342_fu_2506(0),
      R => '0'
    );
\inputBuf_511_V_342_fu_2506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220132277_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_342_fu_2506(1),
      R => '0'
    );
\inputBuf_511_V_342_fu_2506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220132277_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_342_fu_2506(2),
      R => '0'
    );
\inputBuf_511_V_342_fu_2506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220132277_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_342_fu_2506(3),
      R => '0'
    );
\inputBuf_511_V_343_fu_2510[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => \inputBuf_511_V_343_fu_2510[3]_i_1_n_1\
    );
\inputBuf_511_V_343_fu_2510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_343_fu_2510[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_343_fu_2510(0),
      R => '0'
    );
\inputBuf_511_V_343_fu_2510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_343_fu_2510[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_343_fu_2510(1),
      R => '0'
    );
\inputBuf_511_V_343_fu_2510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_343_fu_2510[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_343_fu_2510(2),
      R => '0'
    );
\inputBuf_511_V_343_fu_2510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_343_fu_2510[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_343_fu_2510(3),
      R => '0'
    );
\inputBuf_511_V_344_fu_2514[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220134282_out
    );
\inputBuf_511_V_344_fu_2514[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\
    );
\inputBuf_511_V_344_fu_2514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220134282_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_344_fu_2514(0),
      R => '0'
    );
\inputBuf_511_V_344_fu_2514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220134282_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_344_fu_2514(1),
      R => '0'
    );
\inputBuf_511_V_344_fu_2514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220134282_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_344_fu_2514(2),
      R => '0'
    );
\inputBuf_511_V_344_fu_2514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220134282_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_344_fu_2514(3),
      R => '0'
    );
\inputBuf_511_V_345_fu_2518[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220136287_out
    );
\inputBuf_511_V_345_fu_2518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220136287_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_345_fu_2518(0),
      R => '0'
    );
\inputBuf_511_V_345_fu_2518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220136287_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_345_fu_2518(1),
      R => '0'
    );
\inputBuf_511_V_345_fu_2518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220136287_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_345_fu_2518(2),
      R => '0'
    );
\inputBuf_511_V_345_fu_2518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220136287_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_345_fu_2518(3),
      R => '0'
    );
\inputBuf_511_V_346_fu_2522[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I2 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220137290_out
    );
\inputBuf_511_V_346_fu_2522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220137290_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_346_fu_2522(0),
      R => '0'
    );
\inputBuf_511_V_346_fu_2522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220137290_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_346_fu_2522(1),
      R => '0'
    );
\inputBuf_511_V_346_fu_2522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220137290_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_346_fu_2522(2),
      R => '0'
    );
\inputBuf_511_V_346_fu_2522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220137290_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_346_fu_2522(3),
      R => '0'
    );
\inputBuf_511_V_347_fu_2526[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220138292_out
    );
\inputBuf_511_V_347_fu_2526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220138292_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_347_fu_2526(0),
      R => '0'
    );
\inputBuf_511_V_347_fu_2526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220138292_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_347_fu_2526(1),
      R => '0'
    );
\inputBuf_511_V_347_fu_2526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220138292_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_347_fu_2526(2),
      R => '0'
    );
\inputBuf_511_V_347_fu_2526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220138292_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_347_fu_2526(3),
      R => '0'
    );
\inputBuf_511_V_348_fu_2530[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      I3 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220139295_out
    );
\inputBuf_511_V_348_fu_2530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220139295_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_348_fu_2530(0),
      R => '0'
    );
\inputBuf_511_V_348_fu_2530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220139295_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_348_fu_2530(1),
      R => '0'
    );
\inputBuf_511_V_348_fu_2530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220139295_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_348_fu_2530(2),
      R => '0'
    );
\inputBuf_511_V_348_fu_2530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220139295_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_348_fu_2530(3),
      R => '0'
    );
\inputBuf_511_V_349_fu_2534[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220140297_out
    );
\inputBuf_511_V_349_fu_2534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220140297_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_349_fu_2534(0),
      R => '0'
    );
\inputBuf_511_V_349_fu_2534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220140297_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_349_fu_2534(1),
      R => '0'
    );
\inputBuf_511_V_349_fu_2534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220140297_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_349_fu_2534(2),
      R => '0'
    );
\inputBuf_511_V_349_fu_2534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220140297_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_349_fu_2534(3),
      R => '0'
    );
\inputBuf_511_V_34_fu_1274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220332865_out
    );
\inputBuf_511_V_34_fu_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220332865_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_34_fu_1274(0),
      R => '0'
    );
\inputBuf_511_V_34_fu_1274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220332865_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_34_fu_1274(1),
      R => '0'
    );
\inputBuf_511_V_34_fu_1274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220332865_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_34_fu_1274(2),
      R => '0'
    );
\inputBuf_511_V_34_fu_1274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220332865_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_34_fu_1274(3),
      R => '0'
    );
\inputBuf_511_V_350_fu_2538[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220141300_out
    );
\inputBuf_511_V_350_fu_2538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220141300_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_350_fu_2538(0),
      R => '0'
    );
\inputBuf_511_V_350_fu_2538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220141300_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_350_fu_2538(1),
      R => '0'
    );
\inputBuf_511_V_350_fu_2538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220141300_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_350_fu_2538(2),
      R => '0'
    );
\inputBuf_511_V_350_fu_2538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220141300_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_350_fu_2538(3),
      R => '0'
    );
\inputBuf_511_V_351_fu_2542[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220142302_out
    );
\inputBuf_511_V_351_fu_2542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220142302_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_351_fu_2542(0),
      R => '0'
    );
\inputBuf_511_V_351_fu_2542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220142302_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_351_fu_2542(1),
      R => '0'
    );
\inputBuf_511_V_351_fu_2542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220142302_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_351_fu_2542(2),
      R => '0'
    );
\inputBuf_511_V_351_fu_2542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220142302_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_351_fu_2542(3),
      R => '0'
    );
\inputBuf_511_V_352_fu_2546[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220143305_out
    );
\inputBuf_511_V_352_fu_2546[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\
    );
\inputBuf_511_V_352_fu_2546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220143305_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_352_fu_2546(0),
      R => '0'
    );
\inputBuf_511_V_352_fu_2546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220143305_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_352_fu_2546(1),
      R => '0'
    );
\inputBuf_511_V_352_fu_2546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220143305_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_352_fu_2546(2),
      R => '0'
    );
\inputBuf_511_V_352_fu_2546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220143305_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_352_fu_2546(3),
      R => '0'
    );
\inputBuf_511_V_353_fu_2550[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \inputBuf_511_V_353_fu_2550[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220144307_out
    );
\inputBuf_511_V_353_fu_2550[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_353_fu_2550[3]_i_2_n_1\
    );
\inputBuf_511_V_353_fu_2550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220144307_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_353_fu_2550(0),
      R => '0'
    );
\inputBuf_511_V_353_fu_2550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220144307_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_353_fu_2550(1),
      R => '0'
    );
\inputBuf_511_V_353_fu_2550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220144307_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_353_fu_2550(2),
      R => '0'
    );
\inputBuf_511_V_353_fu_2550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220144307_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_353_fu_2550(3),
      R => '0'
    );
\inputBuf_511_V_354_fu_2554[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220145310_out
    );
\inputBuf_511_V_354_fu_2554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220145310_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_354_fu_2554(0),
      R => '0'
    );
\inputBuf_511_V_354_fu_2554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220145310_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_354_fu_2554(1),
      R => '0'
    );
\inputBuf_511_V_354_fu_2554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220145310_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_354_fu_2554(2),
      R => '0'
    );
\inputBuf_511_V_354_fu_2554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220145310_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_354_fu_2554(3),
      R => '0'
    );
\inputBuf_511_V_355_fu_2558[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220147315_out
    );
\inputBuf_511_V_355_fu_2558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220147315_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_355_fu_2558(0),
      R => '0'
    );
\inputBuf_511_V_355_fu_2558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220147315_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_355_fu_2558(1),
      R => '0'
    );
\inputBuf_511_V_355_fu_2558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220147315_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_355_fu_2558(2),
      R => '0'
    );
\inputBuf_511_V_355_fu_2558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220147315_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_355_fu_2558(3),
      R => '0'
    );
\inputBuf_511_V_356_fu_2562[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220148317_out
    );
\inputBuf_511_V_356_fu_2562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220148317_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_356_fu_2562(0),
      R => '0'
    );
\inputBuf_511_V_356_fu_2562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220148317_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_356_fu_2562(1),
      R => '0'
    );
\inputBuf_511_V_356_fu_2562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220148317_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_356_fu_2562(2),
      R => '0'
    );
\inputBuf_511_V_356_fu_2562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220148317_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_356_fu_2562(3),
      R => '0'
    );
\inputBuf_511_V_357_fu_2566[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220149320_out
    );
\inputBuf_511_V_357_fu_2566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220149320_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_357_fu_2566(0),
      R => '0'
    );
\inputBuf_511_V_357_fu_2566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220149320_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_357_fu_2566(1),
      R => '0'
    );
\inputBuf_511_V_357_fu_2566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220149320_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_357_fu_2566(2),
      R => '0'
    );
\inputBuf_511_V_357_fu_2566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220149320_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_357_fu_2566(3),
      R => '0'
    );
\inputBuf_511_V_358_fu_2570[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => \inputBuf_511_V_358_fu_2570[3]_i_1_n_1\
    );
\inputBuf_511_V_358_fu_2570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_358_fu_2570[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_358_fu_2570(0),
      R => '0'
    );
\inputBuf_511_V_358_fu_2570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_358_fu_2570[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_358_fu_2570(1),
      R => '0'
    );
\inputBuf_511_V_358_fu_2570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_358_fu_2570[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_358_fu_2570(2),
      R => '0'
    );
\inputBuf_511_V_358_fu_2570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_358_fu_2570[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_358_fu_2570(3),
      R => '0'
    );
\inputBuf_511_V_359_fu_2574[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => \inputBuf_511_V_359_fu_2574[3]_i_1_n_1\
    );
\inputBuf_511_V_359_fu_2574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_359_fu_2574[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_359_fu_2574(0),
      R => '0'
    );
\inputBuf_511_V_359_fu_2574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_359_fu_2574[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_359_fu_2574(1),
      R => '0'
    );
\inputBuf_511_V_359_fu_2574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_359_fu_2574[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_359_fu_2574(2),
      R => '0'
    );
\inputBuf_511_V_359_fu_2574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_359_fu_2574[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_359_fu_2574(3),
      R => '0'
    );
\inputBuf_511_V_35_fu_1278[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220333868_out
    );
\inputBuf_511_V_35_fu_1278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220333868_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_35_fu_1278(0),
      R => '0'
    );
\inputBuf_511_V_35_fu_1278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220333868_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_35_fu_1278(1),
      R => '0'
    );
\inputBuf_511_V_35_fu_1278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220333868_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_35_fu_1278(2),
      R => '0'
    );
\inputBuf_511_V_35_fu_1278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220333868_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_35_fu_1278(3),
      R => '0'
    );
\inputBuf_511_V_360_fu_2578[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220152327_out
    );
\inputBuf_511_V_360_fu_2578[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\
    );
\inputBuf_511_V_360_fu_2578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220152327_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_360_fu_2578(0),
      R => '0'
    );
\inputBuf_511_V_360_fu_2578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220152327_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_360_fu_2578(1),
      R => '0'
    );
\inputBuf_511_V_360_fu_2578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220152327_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_360_fu_2578(2),
      R => '0'
    );
\inputBuf_511_V_360_fu_2578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220152327_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_360_fu_2578(3),
      R => '0'
    );
\inputBuf_511_V_361_fu_2582[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220153330_out
    );
\inputBuf_511_V_361_fu_2582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220153330_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_361_fu_2582(0),
      R => '0'
    );
\inputBuf_511_V_361_fu_2582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220153330_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_361_fu_2582(1),
      R => '0'
    );
\inputBuf_511_V_361_fu_2582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220153330_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_361_fu_2582(2),
      R => '0'
    );
\inputBuf_511_V_361_fu_2582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220153330_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_361_fu_2582(3),
      R => '0'
    );
\inputBuf_511_V_362_fu_2586[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => \inputBuf_511_V_362_fu_2586[3]_i_1_n_1\
    );
\inputBuf_511_V_362_fu_2586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_362_fu_2586[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_362_fu_2586(0),
      R => '0'
    );
\inputBuf_511_V_362_fu_2586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_362_fu_2586[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_362_fu_2586(1),
      R => '0'
    );
\inputBuf_511_V_362_fu_2586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_362_fu_2586[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_362_fu_2586(2),
      R => '0'
    );
\inputBuf_511_V_362_fu_2586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_362_fu_2586[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_362_fu_2586(3),
      R => '0'
    );
\inputBuf_511_V_363_fu_2590[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220155335_out
    );
\inputBuf_511_V_363_fu_2590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220155335_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_363_fu_2590(0),
      R => '0'
    );
\inputBuf_511_V_363_fu_2590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220155335_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_363_fu_2590(1),
      R => '0'
    );
\inputBuf_511_V_363_fu_2590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220155335_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_363_fu_2590(2),
      R => '0'
    );
\inputBuf_511_V_363_fu_2590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220155335_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_363_fu_2590(3),
      R => '0'
    );
\inputBuf_511_V_364_fu_2594[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220156337_out
    );
\inputBuf_511_V_364_fu_2594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220156337_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_364_fu_2594(0),
      R => '0'
    );
\inputBuf_511_V_364_fu_2594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220156337_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_364_fu_2594(1),
      R => '0'
    );
\inputBuf_511_V_364_fu_2594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220156337_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_364_fu_2594(2),
      R => '0'
    );
\inputBuf_511_V_364_fu_2594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220156337_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_364_fu_2594(3),
      R => '0'
    );
\inputBuf_511_V_365_fu_2598[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220158343_out
    );
\inputBuf_511_V_365_fu_2598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220158343_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_365_fu_2598(0),
      R => '0'
    );
\inputBuf_511_V_365_fu_2598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220158343_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_365_fu_2598(1),
      R => '0'
    );
\inputBuf_511_V_365_fu_2598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220158343_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_365_fu_2598(2),
      R => '0'
    );
\inputBuf_511_V_365_fu_2598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220158343_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_365_fu_2598(3),
      R => '0'
    );
\inputBuf_511_V_366_fu_2602[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => \inputBuf_511_V_366_fu_2602[3]_i_1_n_1\
    );
\inputBuf_511_V_366_fu_2602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_366_fu_2602[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_366_fu_2602(0),
      R => '0'
    );
\inputBuf_511_V_366_fu_2602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_366_fu_2602[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_366_fu_2602(1),
      R => '0'
    );
\inputBuf_511_V_366_fu_2602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_366_fu_2602[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_366_fu_2602(2),
      R => '0'
    );
\inputBuf_511_V_366_fu_2602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_366_fu_2602[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_366_fu_2602(3),
      R => '0'
    );
\inputBuf_511_V_367_fu_2606[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => \inputBuf_511_V_367_fu_2606[3]_i_1_n_1\
    );
\inputBuf_511_V_367_fu_2606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_367_fu_2606[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_367_fu_2606(0),
      R => '0'
    );
\inputBuf_511_V_367_fu_2606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_367_fu_2606[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_367_fu_2606(1),
      R => '0'
    );
\inputBuf_511_V_367_fu_2606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_367_fu_2606[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_367_fu_2606(2),
      R => '0'
    );
\inputBuf_511_V_367_fu_2606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_367_fu_2606[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_367_fu_2606(3),
      R => '0'
    );
\inputBuf_511_V_368_fu_2610[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220161352_out
    );
\inputBuf_511_V_368_fu_2610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220161352_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_368_fu_2610(0),
      R => '0'
    );
\inputBuf_511_V_368_fu_2610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220161352_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_368_fu_2610(1),
      R => '0'
    );
\inputBuf_511_V_368_fu_2610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220161352_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_368_fu_2610(2),
      R => '0'
    );
\inputBuf_511_V_368_fu_2610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220161352_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_368_fu_2610(3),
      R => '0'
    );
\inputBuf_511_V_369_fu_2614[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \inputBuf_511_V_369_fu_2614[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220162355_out
    );
\inputBuf_511_V_369_fu_2614[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_369_fu_2614[3]_i_2_n_1\
    );
\inputBuf_511_V_369_fu_2614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220162355_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_369_fu_2614(0),
      R => '0'
    );
\inputBuf_511_V_369_fu_2614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220162355_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_369_fu_2614(1),
      R => '0'
    );
\inputBuf_511_V_369_fu_2614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220162355_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_369_fu_2614(2),
      R => '0'
    );
\inputBuf_511_V_369_fu_2614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220162355_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_369_fu_2614(3),
      R => '0'
    );
\inputBuf_511_V_36_fu_1282[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220334871_out
    );
\inputBuf_511_V_36_fu_1282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220334871_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_36_fu_1282(0),
      R => '0'
    );
\inputBuf_511_V_36_fu_1282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220334871_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_36_fu_1282(1),
      R => '0'
    );
\inputBuf_511_V_36_fu_1282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220334871_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_36_fu_1282(2),
      R => '0'
    );
\inputBuf_511_V_36_fu_1282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220334871_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_36_fu_1282(3),
      R => '0'
    );
\inputBuf_511_V_370_fu_2618[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220163358_out
    );
\inputBuf_511_V_370_fu_2618[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\
    );
\inputBuf_511_V_370_fu_2618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220163358_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_370_fu_2618(0),
      R => '0'
    );
\inputBuf_511_V_370_fu_2618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220163358_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_370_fu_2618(1),
      R => '0'
    );
\inputBuf_511_V_370_fu_2618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220163358_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_370_fu_2618(2),
      R => '0'
    );
\inputBuf_511_V_370_fu_2618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220163358_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_370_fu_2618(3),
      R => '0'
    );
\inputBuf_511_V_371_fu_2622[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220164361_out
    );
\inputBuf_511_V_371_fu_2622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220164361_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_371_fu_2622(0),
      R => '0'
    );
\inputBuf_511_V_371_fu_2622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220164361_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_371_fu_2622(1),
      R => '0'
    );
\inputBuf_511_V_371_fu_2622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220164361_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_371_fu_2622(2),
      R => '0'
    );
\inputBuf_511_V_371_fu_2622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220164361_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_371_fu_2622(3),
      R => '0'
    );
\inputBuf_511_V_372_fu_2626[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220165364_out
    );
\inputBuf_511_V_372_fu_2626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220165364_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_372_fu_2626(0),
      R => '0'
    );
\inputBuf_511_V_372_fu_2626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220165364_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_372_fu_2626(1),
      R => '0'
    );
\inputBuf_511_V_372_fu_2626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220165364_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_372_fu_2626(2),
      R => '0'
    );
\inputBuf_511_V_372_fu_2626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220165364_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_372_fu_2626(3),
      R => '0'
    );
\inputBuf_511_V_373_fu_2630[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220166367_out
    );
\inputBuf_511_V_373_fu_2630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220166367_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_373_fu_2630(0),
      R => '0'
    );
\inputBuf_511_V_373_fu_2630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220166367_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_373_fu_2630(1),
      R => '0'
    );
\inputBuf_511_V_373_fu_2630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220166367_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_373_fu_2630(2),
      R => '0'
    );
\inputBuf_511_V_373_fu_2630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220166367_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_373_fu_2630(3),
      R => '0'
    );
\inputBuf_511_V_374_fu_2634[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220167370_out
    );
\inputBuf_511_V_374_fu_2634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220167370_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_374_fu_2634(0),
      R => '0'
    );
\inputBuf_511_V_374_fu_2634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220167370_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_374_fu_2634(1),
      R => '0'
    );
\inputBuf_511_V_374_fu_2634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220167370_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_374_fu_2634(2),
      R => '0'
    );
\inputBuf_511_V_374_fu_2634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220167370_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_374_fu_2634(3),
      R => '0'
    );
\inputBuf_511_V_375_fu_2638[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220169376_out
    );
\inputBuf_511_V_375_fu_2638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220169376_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_375_fu_2638(0),
      R => '0'
    );
\inputBuf_511_V_375_fu_2638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220169376_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_375_fu_2638(1),
      R => '0'
    );
\inputBuf_511_V_375_fu_2638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220169376_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_375_fu_2638(2),
      R => '0'
    );
\inputBuf_511_V_375_fu_2638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220169376_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_375_fu_2638(3),
      R => '0'
    );
\inputBuf_511_V_376_fu_2642[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220170379_out
    );
\inputBuf_511_V_376_fu_2642[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\
    );
\inputBuf_511_V_376_fu_2642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220170379_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_376_fu_2642(0),
      R => '0'
    );
\inputBuf_511_V_376_fu_2642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220170379_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_376_fu_2642(1),
      R => '0'
    );
\inputBuf_511_V_376_fu_2642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220170379_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_376_fu_2642(2),
      R => '0'
    );
\inputBuf_511_V_376_fu_2642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220170379_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_376_fu_2642(3),
      R => '0'
    );
\inputBuf_511_V_377_fu_2646[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220171382_out
    );
\inputBuf_511_V_377_fu_2646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220171382_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_377_fu_2646(0),
      R => '0'
    );
\inputBuf_511_V_377_fu_2646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220171382_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_377_fu_2646(1),
      R => '0'
    );
\inputBuf_511_V_377_fu_2646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220171382_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_377_fu_2646(2),
      R => '0'
    );
\inputBuf_511_V_377_fu_2646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220171382_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_377_fu_2646(3),
      R => '0'
    );
\inputBuf_511_V_378_fu_2650[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220172385_out
    );
\inputBuf_511_V_378_fu_2650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220172385_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_378_fu_2650(0),
      R => '0'
    );
\inputBuf_511_V_378_fu_2650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220172385_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_378_fu_2650(1),
      R => '0'
    );
\inputBuf_511_V_378_fu_2650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220172385_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_378_fu_2650(2),
      R => '0'
    );
\inputBuf_511_V_378_fu_2650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220172385_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_378_fu_2650(3),
      R => '0'
    );
\inputBuf_511_V_379_fu_2654[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220173388_out
    );
\inputBuf_511_V_379_fu_2654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220173388_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_379_fu_2654(0),
      R => '0'
    );
\inputBuf_511_V_379_fu_2654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220173388_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_379_fu_2654(1),
      R => '0'
    );
\inputBuf_511_V_379_fu_2654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220173388_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_379_fu_2654(2),
      R => '0'
    );
\inputBuf_511_V_379_fu_2654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220173388_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_379_fu_2654(3),
      R => '0'
    );
\inputBuf_511_V_37_fu_1286[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220335874_out
    );
\inputBuf_511_V_37_fu_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220335874_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_37_fu_1286(0),
      R => '0'
    );
\inputBuf_511_V_37_fu_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220335874_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_37_fu_1286(1),
      R => '0'
    );
\inputBuf_511_V_37_fu_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220335874_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_37_fu_1286(2),
      R => '0'
    );
\inputBuf_511_V_37_fu_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220335874_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_37_fu_1286(3),
      R => '0'
    );
\inputBuf_511_V_380_fu_2658[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220174391_out
    );
\inputBuf_511_V_380_fu_2658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220174391_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_380_fu_2658(0),
      R => '0'
    );
\inputBuf_511_V_380_fu_2658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220174391_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_380_fu_2658(1),
      R => '0'
    );
\inputBuf_511_V_380_fu_2658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220174391_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_380_fu_2658(2),
      R => '0'
    );
\inputBuf_511_V_380_fu_2658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220174391_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_380_fu_2658(3),
      R => '0'
    );
\inputBuf_511_V_381_fu_2662[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220175394_out
    );
\inputBuf_511_V_381_fu_2662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220175394_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_381_fu_2662(0),
      R => '0'
    );
\inputBuf_511_V_381_fu_2662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220175394_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_381_fu_2662(1),
      R => '0'
    );
\inputBuf_511_V_381_fu_2662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220175394_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_381_fu_2662(2),
      R => '0'
    );
\inputBuf_511_V_381_fu_2662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220175394_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_381_fu_2662(3),
      R => '0'
    );
\inputBuf_511_V_382_fu_2666[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220176397_out
    );
\inputBuf_511_V_382_fu_2666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220176397_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_382_fu_2666(0),
      R => '0'
    );
\inputBuf_511_V_382_fu_2666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220176397_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_382_fu_2666(1),
      R => '0'
    );
\inputBuf_511_V_382_fu_2666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220176397_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_382_fu_2666(2),
      R => '0'
    );
\inputBuf_511_V_382_fu_2666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220176397_out,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_382_fu_2666(3),
      R => '0'
    );
\inputBuf_511_V_383_fu_2670[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => \inputBuf_511_V_383_fu_2670[3]_i_1_n_1\
    );
\inputBuf_511_V_383_fu_2670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_383_fu_2670[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(0),
      Q => inputBuf_511_V_383_fu_2670(0),
      R => '0'
    );
\inputBuf_511_V_383_fu_2670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_383_fu_2670[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(1),
      Q => inputBuf_511_V_383_fu_2670(1),
      R => '0'
    );
\inputBuf_511_V_383_fu_2670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_383_fu_2670[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(2),
      Q => inputBuf_511_V_383_fu_2670(2),
      R => '0'
    );
\inputBuf_511_V_383_fu_2670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_383_fu_2670[3]_i_1_n_1\,
      D => \inputBuf_511_V_382_fu_2666_reg[3]_0\(3),
      Q => inputBuf_511_V_383_fu_2670(3),
      R => '0'
    );
\inputBuf_511_V_384_fu_2674[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_384_fu_2674[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I5 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220178403_out
    );
\inputBuf_511_V_384_fu_2674[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_384_fu_2674[3]_i_2_n_1\
    );
\inputBuf_511_V_384_fu_2674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220178403_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_384_fu_2674(0),
      R => '0'
    );
\inputBuf_511_V_384_fu_2674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220178403_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_384_fu_2674(1),
      R => '0'
    );
\inputBuf_511_V_384_fu_2674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220178403_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_384_fu_2674(2),
      R => '0'
    );
\inputBuf_511_V_384_fu_2674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220178403_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_384_fu_2674(3),
      R => '0'
    );
\inputBuf_511_V_385_fu_2678[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220180409_out
    );
\inputBuf_511_V_385_fu_2678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220180409_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_385_fu_2678(0),
      R => '0'
    );
\inputBuf_511_V_385_fu_2678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220180409_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_385_fu_2678(1),
      R => '0'
    );
\inputBuf_511_V_385_fu_2678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220180409_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_385_fu_2678(2),
      R => '0'
    );
\inputBuf_511_V_385_fu_2678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220180409_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_385_fu_2678(3),
      R => '0'
    );
\inputBuf_511_V_386_fu_2682[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220181412_out
    );
\inputBuf_511_V_386_fu_2682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220181412_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_386_fu_2682(0),
      R => '0'
    );
\inputBuf_511_V_386_fu_2682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220181412_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_386_fu_2682(1),
      R => '0'
    );
\inputBuf_511_V_386_fu_2682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220181412_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_386_fu_2682(2),
      R => '0'
    );
\inputBuf_511_V_386_fu_2682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220181412_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_386_fu_2682(3),
      R => '0'
    );
\inputBuf_511_V_387_fu_2686[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220182415_out
    );
\inputBuf_511_V_387_fu_2686[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\
    );
\inputBuf_511_V_387_fu_2686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220182415_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_387_fu_2686(0),
      R => '0'
    );
\inputBuf_511_V_387_fu_2686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220182415_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_387_fu_2686(1),
      R => '0'
    );
\inputBuf_511_V_387_fu_2686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220182415_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_387_fu_2686(2),
      R => '0'
    );
\inputBuf_511_V_387_fu_2686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220182415_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_387_fu_2686(3),
      R => '0'
    );
\inputBuf_511_V_388_fu_2690[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220183418_out
    );
\inputBuf_511_V_388_fu_2690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220183418_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_388_fu_2690(0),
      R => '0'
    );
\inputBuf_511_V_388_fu_2690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220183418_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_388_fu_2690(1),
      R => '0'
    );
\inputBuf_511_V_388_fu_2690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220183418_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_388_fu_2690(2),
      R => '0'
    );
\inputBuf_511_V_388_fu_2690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220183418_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_388_fu_2690(3),
      R => '0'
    );
\inputBuf_511_V_389_fu_2694[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220184421_out
    );
\inputBuf_511_V_389_fu_2694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220184421_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_389_fu_2694(0),
      R => '0'
    );
\inputBuf_511_V_389_fu_2694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220184421_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_389_fu_2694(1),
      R => '0'
    );
\inputBuf_511_V_389_fu_2694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220184421_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_389_fu_2694(2),
      R => '0'
    );
\inputBuf_511_V_389_fu_2694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220184421_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_389_fu_2694(3),
      R => '0'
    );
\inputBuf_511_V_38_fu_1290[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220336877_out
    );
\inputBuf_511_V_38_fu_1290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220336877_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_38_fu_1290(0),
      R => '0'
    );
\inputBuf_511_V_38_fu_1290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220336877_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_38_fu_1290(1),
      R => '0'
    );
\inputBuf_511_V_38_fu_1290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220336877_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_38_fu_1290(2),
      R => '0'
    );
\inputBuf_511_V_38_fu_1290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220336877_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_38_fu_1290(3),
      R => '0'
    );
\inputBuf_511_V_390_fu_2698[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220185424_out
    );
\inputBuf_511_V_390_fu_2698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220185424_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_390_fu_2698(0),
      R => '0'
    );
\inputBuf_511_V_390_fu_2698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220185424_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_390_fu_2698(1),
      R => '0'
    );
\inputBuf_511_V_390_fu_2698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220185424_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_390_fu_2698(2),
      R => '0'
    );
\inputBuf_511_V_390_fu_2698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220185424_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_390_fu_2698(3),
      R => '0'
    );
\inputBuf_511_V_391_fu_2702[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220186427_out
    );
\inputBuf_511_V_391_fu_2702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220186427_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_391_fu_2702(0),
      R => '0'
    );
\inputBuf_511_V_391_fu_2702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220186427_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_391_fu_2702(1),
      R => '0'
    );
\inputBuf_511_V_391_fu_2702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220186427_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_391_fu_2702(2),
      R => '0'
    );
\inputBuf_511_V_391_fu_2702_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220186427_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_391_fu_2702(3),
      R => '0'
    );
\inputBuf_511_V_392_fu_2706[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220187430_out
    );
\inputBuf_511_V_392_fu_2706[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(4),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\
    );
\inputBuf_511_V_392_fu_2706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220187430_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_392_fu_2706(0),
      R => '0'
    );
\inputBuf_511_V_392_fu_2706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220187430_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_392_fu_2706(1),
      R => '0'
    );
\inputBuf_511_V_392_fu_2706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220187430_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_392_fu_2706(2),
      R => '0'
    );
\inputBuf_511_V_392_fu_2706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220187430_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_392_fu_2706(3),
      R => '0'
    );
\inputBuf_511_V_393_fu_2710[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220188433_out
    );
\inputBuf_511_V_393_fu_2710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220188433_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_393_fu_2710(0),
      R => '0'
    );
\inputBuf_511_V_393_fu_2710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220188433_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_393_fu_2710(1),
      R => '0'
    );
\inputBuf_511_V_393_fu_2710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220188433_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_393_fu_2710(2),
      R => '0'
    );
\inputBuf_511_V_393_fu_2710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220188433_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_393_fu_2710(3),
      R => '0'
    );
\inputBuf_511_V_394_fu_2714[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(6),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220189436_out
    );
\inputBuf_511_V_394_fu_2714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220189436_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_394_fu_2714(0),
      R => '0'
    );
\inputBuf_511_V_394_fu_2714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220189436_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_394_fu_2714(1),
      R => '0'
    );
\inputBuf_511_V_394_fu_2714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220189436_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_394_fu_2714(2),
      R => '0'
    );
\inputBuf_511_V_394_fu_2714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220189436_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_394_fu_2714(3),
      R => '0'
    );
\inputBuf_511_V_395_fu_2718[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220191442_out
    );
\inputBuf_511_V_395_fu_2718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220191442_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_395_fu_2718(0),
      R => '0'
    );
\inputBuf_511_V_395_fu_2718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220191442_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_395_fu_2718(1),
      R => '0'
    );
\inputBuf_511_V_395_fu_2718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220191442_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_395_fu_2718(2),
      R => '0'
    );
\inputBuf_511_V_395_fu_2718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220191442_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_395_fu_2718(3),
      R => '0'
    );
\inputBuf_511_V_396_fu_2722[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220192445_out
    );
\inputBuf_511_V_396_fu_2722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220192445_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_396_fu_2722(0),
      R => '0'
    );
\inputBuf_511_V_396_fu_2722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220192445_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_396_fu_2722(1),
      R => '0'
    );
\inputBuf_511_V_396_fu_2722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220192445_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_396_fu_2722(2),
      R => '0'
    );
\inputBuf_511_V_396_fu_2722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220192445_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_396_fu_2722(3),
      R => '0'
    );
\inputBuf_511_V_397_fu_2726[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220193448_out
    );
\inputBuf_511_V_397_fu_2726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220193448_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_397_fu_2726(0),
      R => '0'
    );
\inputBuf_511_V_397_fu_2726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220193448_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_397_fu_2726(1),
      R => '0'
    );
\inputBuf_511_V_397_fu_2726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220193448_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_397_fu_2726(2),
      R => '0'
    );
\inputBuf_511_V_397_fu_2726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220193448_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_397_fu_2726(3),
      R => '0'
    );
\inputBuf_511_V_398_fu_2730[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => \inputBuf_511_V_398_fu_2730[3]_i_1_n_1\
    );
\inputBuf_511_V_398_fu_2730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_398_fu_2730[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_398_fu_2730(0),
      R => '0'
    );
\inputBuf_511_V_398_fu_2730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_398_fu_2730[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_398_fu_2730(1),
      R => '0'
    );
\inputBuf_511_V_398_fu_2730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_398_fu_2730[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_398_fu_2730(2),
      R => '0'
    );
\inputBuf_511_V_398_fu_2730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_398_fu_2730[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_398_fu_2730(3),
      R => '0'
    );
\inputBuf_511_V_399_fu_2734[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => \inputBuf_511_V_399_fu_2734[3]_i_1_n_1\
    );
\inputBuf_511_V_399_fu_2734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_399_fu_2734[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_399_fu_2734(0),
      R => '0'
    );
\inputBuf_511_V_399_fu_2734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_399_fu_2734[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_399_fu_2734(1),
      R => '0'
    );
\inputBuf_511_V_399_fu_2734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_399_fu_2734[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_399_fu_2734(2),
      R => '0'
    );
\inputBuf_511_V_399_fu_2734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_399_fu_2734[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_399_fu_2734(3),
      R => '0'
    );
\inputBuf_511_V_39_fu_1294[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220337880_out
    );
\inputBuf_511_V_39_fu_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220337880_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_39_fu_1294(0),
      R => '0'
    );
\inputBuf_511_V_39_fu_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220337880_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_39_fu_1294(1),
      R => '0'
    );
\inputBuf_511_V_39_fu_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220337880_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_39_fu_1294(2),
      R => '0'
    );
\inputBuf_511_V_39_fu_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220337880_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_39_fu_1294(3),
      R => '0'
    );
\inputBuf_511_V_3_fu_1150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220135285_out
    );
\inputBuf_511_V_3_fu_1150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220135285_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_3_fu_1150(0),
      R => '0'
    );
\inputBuf_511_V_3_fu_1150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220135285_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_3_fu_1150(1),
      R => '0'
    );
\inputBuf_511_V_3_fu_1150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220135285_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_3_fu_1150(2),
      R => '0'
    );
\inputBuf_511_V_3_fu_1150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220135285_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_3_fu_1150(3),
      R => '0'
    );
\inputBuf_511_V_400_fu_2738[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220196457_out
    );
\inputBuf_511_V_400_fu_2738[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\
    );
\inputBuf_511_V_400_fu_2738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220196457_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_400_fu_2738(0),
      R => '0'
    );
\inputBuf_511_V_400_fu_2738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220196457_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_400_fu_2738(1),
      R => '0'
    );
\inputBuf_511_V_400_fu_2738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220196457_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_400_fu_2738(2),
      R => '0'
    );
\inputBuf_511_V_400_fu_2738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220196457_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_400_fu_2738(3),
      R => '0'
    );
\inputBuf_511_V_401_fu_2742[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220197460_out
    );
\inputBuf_511_V_401_fu_2742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220197460_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_401_fu_2742(0),
      R => '0'
    );
\inputBuf_511_V_401_fu_2742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220197460_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_401_fu_2742(1),
      R => '0'
    );
\inputBuf_511_V_401_fu_2742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220197460_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_401_fu_2742(2),
      R => '0'
    );
\inputBuf_511_V_401_fu_2742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220197460_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_401_fu_2742(3),
      R => '0'
    );
\inputBuf_511_V_402_fu_2746[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_402_fu_2746[3]_i_1_n_1\
    );
\inputBuf_511_V_402_fu_2746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_402_fu_2746[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_402_fu_2746(0),
      R => '0'
    );
\inputBuf_511_V_402_fu_2746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_402_fu_2746[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_402_fu_2746(1),
      R => '0'
    );
\inputBuf_511_V_402_fu_2746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_402_fu_2746[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_402_fu_2746(2),
      R => '0'
    );
\inputBuf_511_V_402_fu_2746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_402_fu_2746[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_402_fu_2746(3),
      R => '0'
    );
\inputBuf_511_V_403_fu_2750[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220199466_out
    );
\inputBuf_511_V_403_fu_2750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220199466_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_403_fu_2750(0),
      R => '0'
    );
\inputBuf_511_V_403_fu_2750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220199466_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_403_fu_2750(1),
      R => '0'
    );
\inputBuf_511_V_403_fu_2750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220199466_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_403_fu_2750(2),
      R => '0'
    );
\inputBuf_511_V_403_fu_2750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220199466_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_403_fu_2750(3),
      R => '0'
    );
\inputBuf_511_V_404_fu_2754[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220200469_out
    );
\inputBuf_511_V_404_fu_2754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220200469_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_404_fu_2754(0),
      R => '0'
    );
\inputBuf_511_V_404_fu_2754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220200469_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_404_fu_2754(1),
      R => '0'
    );
\inputBuf_511_V_404_fu_2754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220200469_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_404_fu_2754(2),
      R => '0'
    );
\inputBuf_511_V_404_fu_2754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220200469_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_404_fu_2754(3),
      R => '0'
    );
\inputBuf_511_V_405_fu_2758[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220202475_out
    );
\inputBuf_511_V_405_fu_2758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220202475_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_405_fu_2758(0),
      R => '0'
    );
\inputBuf_511_V_405_fu_2758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220202475_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_405_fu_2758(1),
      R => '0'
    );
\inputBuf_511_V_405_fu_2758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220202475_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_405_fu_2758(2),
      R => '0'
    );
\inputBuf_511_V_405_fu_2758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220202475_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_405_fu_2758(3),
      R => '0'
    );
\inputBuf_511_V_406_fu_2762[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_406_fu_2762[3]_i_1_n_1\
    );
\inputBuf_511_V_406_fu_2762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_406_fu_2762[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_406_fu_2762(0),
      R => '0'
    );
\inputBuf_511_V_406_fu_2762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_406_fu_2762[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_406_fu_2762(1),
      R => '0'
    );
\inputBuf_511_V_406_fu_2762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_406_fu_2762[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_406_fu_2762(2),
      R => '0'
    );
\inputBuf_511_V_406_fu_2762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_406_fu_2762[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_406_fu_2762(3),
      R => '0'
    );
\inputBuf_511_V_407_fu_2766[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_407_fu_2766[3]_i_1_n_1\
    );
\inputBuf_511_V_407_fu_2766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_407_fu_2766[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_407_fu_2766(0),
      R => '0'
    );
\inputBuf_511_V_407_fu_2766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_407_fu_2766[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_407_fu_2766(1),
      R => '0'
    );
\inputBuf_511_V_407_fu_2766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_407_fu_2766[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_407_fu_2766(2),
      R => '0'
    );
\inputBuf_511_V_407_fu_2766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_407_fu_2766[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_407_fu_2766(3),
      R => '0'
    );
\inputBuf_511_V_408_fu_2770[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220205484_out
    );
\inputBuf_511_V_408_fu_2770[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\
    );
\inputBuf_511_V_408_fu_2770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220205484_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_408_fu_2770(0),
      R => '0'
    );
\inputBuf_511_V_408_fu_2770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220205484_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_408_fu_2770(1),
      R => '0'
    );
\inputBuf_511_V_408_fu_2770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220205484_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_408_fu_2770(2),
      R => '0'
    );
\inputBuf_511_V_408_fu_2770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220205484_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_408_fu_2770(3),
      R => '0'
    );
\inputBuf_511_V_409_fu_2774[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220206487_out
    );
\inputBuf_511_V_409_fu_2774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220206487_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_409_fu_2774(0),
      R => '0'
    );
\inputBuf_511_V_409_fu_2774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220206487_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_409_fu_2774(1),
      R => '0'
    );
\inputBuf_511_V_409_fu_2774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220206487_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_409_fu_2774(2),
      R => '0'
    );
\inputBuf_511_V_409_fu_2774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220206487_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_409_fu_2774(3),
      R => '0'
    );
\inputBuf_511_V_40_fu_1298[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220338883_out
    );
\inputBuf_511_V_40_fu_1298[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(7),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\
    );
\inputBuf_511_V_40_fu_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220338883_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_40_fu_1298(0),
      R => '0'
    );
\inputBuf_511_V_40_fu_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220338883_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_40_fu_1298(1),
      R => '0'
    );
\inputBuf_511_V_40_fu_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220338883_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_40_fu_1298(2),
      R => '0'
    );
\inputBuf_511_V_40_fu_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220338883_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_40_fu_1298(3),
      R => '0'
    );
\inputBuf_511_V_410_fu_2778[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_410_fu_2778[3]_i_1_n_1\
    );
\inputBuf_511_V_410_fu_2778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_410_fu_2778[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_410_fu_2778(0),
      R => '0'
    );
\inputBuf_511_V_410_fu_2778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_410_fu_2778[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_410_fu_2778(1),
      R => '0'
    );
\inputBuf_511_V_410_fu_2778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_410_fu_2778[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_410_fu_2778(2),
      R => '0'
    );
\inputBuf_511_V_410_fu_2778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_410_fu_2778[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_410_fu_2778(3),
      R => '0'
    );
\inputBuf_511_V_411_fu_2782[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(6),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220208493_out
    );
\inputBuf_511_V_411_fu_2782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220208493_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_411_fu_2782(0),
      R => '0'
    );
\inputBuf_511_V_411_fu_2782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220208493_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_411_fu_2782(1),
      R => '0'
    );
\inputBuf_511_V_411_fu_2782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220208493_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_411_fu_2782(2),
      R => '0'
    );
\inputBuf_511_V_411_fu_2782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220208493_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_411_fu_2782(3),
      R => '0'
    );
\inputBuf_511_V_412_fu_2786[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220209496_out
    );
\inputBuf_511_V_412_fu_2786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220209496_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_412_fu_2786(0),
      R => '0'
    );
\inputBuf_511_V_412_fu_2786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220209496_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_412_fu_2786(1),
      R => '0'
    );
\inputBuf_511_V_412_fu_2786_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220209496_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_412_fu_2786(2),
      R => '0'
    );
\inputBuf_511_V_412_fu_2786_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220209496_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_412_fu_2786(3),
      R => '0'
    );
\inputBuf_511_V_413_fu_2790[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220210499_out
    );
\inputBuf_511_V_413_fu_2790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220210499_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_413_fu_2790(0),
      R => '0'
    );
\inputBuf_511_V_413_fu_2790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220210499_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_413_fu_2790(1),
      R => '0'
    );
\inputBuf_511_V_413_fu_2790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220210499_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_413_fu_2790(2),
      R => '0'
    );
\inputBuf_511_V_413_fu_2790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220210499_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_413_fu_2790(3),
      R => '0'
    );
\inputBuf_511_V_414_fu_2794[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_414_fu_2794[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I5 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220211502_out
    );
\inputBuf_511_V_414_fu_2794[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_414_fu_2794[3]_i_2_n_1\
    );
\inputBuf_511_V_414_fu_2794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220211502_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_414_fu_2794(0),
      R => '0'
    );
\inputBuf_511_V_414_fu_2794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220211502_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_414_fu_2794(1),
      R => '0'
    );
\inputBuf_511_V_414_fu_2794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220211502_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_414_fu_2794(2),
      R => '0'
    );
\inputBuf_511_V_414_fu_2794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220211502_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_414_fu_2794(3),
      R => '0'
    );
\inputBuf_511_V_415_fu_2798[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220213508_out
    );
\inputBuf_511_V_415_fu_2798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220213508_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_415_fu_2798(0),
      R => '0'
    );
\inputBuf_511_V_415_fu_2798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220213508_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_415_fu_2798(1),
      R => '0'
    );
\inputBuf_511_V_415_fu_2798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220213508_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_415_fu_2798(2),
      R => '0'
    );
\inputBuf_511_V_415_fu_2798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220213508_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_415_fu_2798(3),
      R => '0'
    );
\inputBuf_511_V_416_fu_2802[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220214511_out
    );
\inputBuf_511_V_416_fu_2802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220214511_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_416_fu_2802(0),
      R => '0'
    );
\inputBuf_511_V_416_fu_2802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220214511_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_416_fu_2802(1),
      R => '0'
    );
\inputBuf_511_V_416_fu_2802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220214511_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_416_fu_2802(2),
      R => '0'
    );
\inputBuf_511_V_416_fu_2802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220214511_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_416_fu_2802(3),
      R => '0'
    );
\inputBuf_511_V_417_fu_2806[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \inputBuf_511_V_417_fu_2806[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220215514_out
    );
\inputBuf_511_V_417_fu_2806[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      O => \inputBuf_511_V_417_fu_2806[3]_i_2_n_1\
    );
\inputBuf_511_V_417_fu_2806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220215514_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_417_fu_2806(0),
      R => '0'
    );
\inputBuf_511_V_417_fu_2806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220215514_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_417_fu_2806(1),
      R => '0'
    );
\inputBuf_511_V_417_fu_2806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220215514_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_417_fu_2806(2),
      R => '0'
    );
\inputBuf_511_V_417_fu_2806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220215514_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_417_fu_2806(3),
      R => '0'
    );
\inputBuf_511_V_418_fu_2810[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220216517_out
    );
\inputBuf_511_V_418_fu_2810[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\
    );
\inputBuf_511_V_418_fu_2810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220216517_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_418_fu_2810(0),
      R => '0'
    );
\inputBuf_511_V_418_fu_2810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220216517_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_418_fu_2810(1),
      R => '0'
    );
\inputBuf_511_V_418_fu_2810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220216517_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_418_fu_2810(2),
      R => '0'
    );
\inputBuf_511_V_418_fu_2810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220216517_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_418_fu_2810(3),
      R => '0'
    );
\inputBuf_511_V_419_fu_2814[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220217520_out
    );
\inputBuf_511_V_419_fu_2814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220217520_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_419_fu_2814(0),
      R => '0'
    );
\inputBuf_511_V_419_fu_2814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220217520_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_419_fu_2814(1),
      R => '0'
    );
\inputBuf_511_V_419_fu_2814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220217520_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_419_fu_2814(2),
      R => '0'
    );
\inputBuf_511_V_419_fu_2814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220217520_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_419_fu_2814(3),
      R => '0'
    );
\inputBuf_511_V_41_fu_1302[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220339886_out
    );
\inputBuf_511_V_41_fu_1302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220339886_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_41_fu_1302(0),
      R => '0'
    );
\inputBuf_511_V_41_fu_1302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220339886_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_41_fu_1302(1),
      R => '0'
    );
\inputBuf_511_V_41_fu_1302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220339886_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_41_fu_1302(2),
      R => '0'
    );
\inputBuf_511_V_41_fu_1302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220339886_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_41_fu_1302(3),
      R => '0'
    );
\inputBuf_511_V_420_fu_2818[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220218523_out
    );
\inputBuf_511_V_420_fu_2818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220218523_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_420_fu_2818(0),
      R => '0'
    );
\inputBuf_511_V_420_fu_2818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220218523_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_420_fu_2818(1),
      R => '0'
    );
\inputBuf_511_V_420_fu_2818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220218523_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_420_fu_2818(2),
      R => '0'
    );
\inputBuf_511_V_420_fu_2818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220218523_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_420_fu_2818(3),
      R => '0'
    );
\inputBuf_511_V_421_fu_2822[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220219526_out
    );
\inputBuf_511_V_421_fu_2822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220219526_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_421_fu_2822(0),
      R => '0'
    );
\inputBuf_511_V_421_fu_2822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220219526_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_421_fu_2822(1),
      R => '0'
    );
\inputBuf_511_V_421_fu_2822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220219526_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_421_fu_2822(2),
      R => '0'
    );
\inputBuf_511_V_421_fu_2822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220219526_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_421_fu_2822(3),
      R => '0'
    );
\inputBuf_511_V_422_fu_2826[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220220529_out
    );
\inputBuf_511_V_422_fu_2826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220220529_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_422_fu_2826(0),
      R => '0'
    );
\inputBuf_511_V_422_fu_2826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220220529_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_422_fu_2826(1),
      R => '0'
    );
\inputBuf_511_V_422_fu_2826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220220529_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_422_fu_2826(2),
      R => '0'
    );
\inputBuf_511_V_422_fu_2826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220220529_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_422_fu_2826(3),
      R => '0'
    );
\inputBuf_511_V_423_fu_2830[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_423_fu_2830[3]_i_1_n_1\
    );
\inputBuf_511_V_423_fu_2830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_423_fu_2830[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_423_fu_2830(0),
      R => '0'
    );
\inputBuf_511_V_423_fu_2830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_423_fu_2830[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_423_fu_2830(1),
      R => '0'
    );
\inputBuf_511_V_423_fu_2830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_423_fu_2830[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_423_fu_2830(2),
      R => '0'
    );
\inputBuf_511_V_423_fu_2830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_423_fu_2830[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_423_fu_2830(3),
      R => '0'
    );
\inputBuf_511_V_424_fu_2834[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220222535_out
    );
\inputBuf_511_V_424_fu_2834[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(7),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\
    );
\inputBuf_511_V_424_fu_2834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220222535_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_424_fu_2834(0),
      R => '0'
    );
\inputBuf_511_V_424_fu_2834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220222535_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_424_fu_2834(1),
      R => '0'
    );
\inputBuf_511_V_424_fu_2834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220222535_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_424_fu_2834(2),
      R => '0'
    );
\inputBuf_511_V_424_fu_2834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220222535_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_424_fu_2834(3),
      R => '0'
    );
\inputBuf_511_V_425_fu_2838[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220224541_out
    );
\inputBuf_511_V_425_fu_2838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220224541_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_425_fu_2838(0),
      R => '0'
    );
\inputBuf_511_V_425_fu_2838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220224541_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_425_fu_2838(1),
      R => '0'
    );
\inputBuf_511_V_425_fu_2838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220224541_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_425_fu_2838(2),
      R => '0'
    );
\inputBuf_511_V_425_fu_2838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220224541_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_425_fu_2838(3),
      R => '0'
    );
\inputBuf_511_V_426_fu_2842[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220225544_out
    );
\inputBuf_511_V_426_fu_2842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220225544_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_426_fu_2842(0),
      R => '0'
    );
\inputBuf_511_V_426_fu_2842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220225544_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_426_fu_2842(1),
      R => '0'
    );
\inputBuf_511_V_426_fu_2842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220225544_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_426_fu_2842(2),
      R => '0'
    );
\inputBuf_511_V_426_fu_2842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220225544_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_426_fu_2842(3),
      R => '0'
    );
\inputBuf_511_V_427_fu_2846[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220226547_out
    );
\inputBuf_511_V_427_fu_2846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220226547_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_427_fu_2846(0),
      R => '0'
    );
\inputBuf_511_V_427_fu_2846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220226547_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_427_fu_2846(1),
      R => '0'
    );
\inputBuf_511_V_427_fu_2846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220226547_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_427_fu_2846(2),
      R => '0'
    );
\inputBuf_511_V_427_fu_2846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220226547_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_427_fu_2846(3),
      R => '0'
    );
\inputBuf_511_V_428_fu_2850[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220227550_out
    );
\inputBuf_511_V_428_fu_2850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220227550_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_428_fu_2850(0),
      R => '0'
    );
\inputBuf_511_V_428_fu_2850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220227550_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_428_fu_2850(1),
      R => '0'
    );
\inputBuf_511_V_428_fu_2850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220227550_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_428_fu_2850(2),
      R => '0'
    );
\inputBuf_511_V_428_fu_2850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220227550_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_428_fu_2850(3),
      R => '0'
    );
\inputBuf_511_V_429_fu_2854[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_429_fu_2854[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220228553_out
    );
\inputBuf_511_V_429_fu_2854[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_429_fu_2854[3]_i_2_n_1\
    );
\inputBuf_511_V_429_fu_2854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220228553_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_429_fu_2854(0),
      R => '0'
    );
\inputBuf_511_V_429_fu_2854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220228553_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_429_fu_2854(1),
      R => '0'
    );
\inputBuf_511_V_429_fu_2854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220228553_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_429_fu_2854(2),
      R => '0'
    );
\inputBuf_511_V_429_fu_2854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220228553_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_429_fu_2854(3),
      R => '0'
    );
\inputBuf_511_V_42_fu_1306[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220340889_out
    );
\inputBuf_511_V_42_fu_1306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220340889_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_42_fu_1306(0),
      R => '0'
    );
\inputBuf_511_V_42_fu_1306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220340889_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_42_fu_1306(1),
      R => '0'
    );
\inputBuf_511_V_42_fu_1306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220340889_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_42_fu_1306(2),
      R => '0'
    );
\inputBuf_511_V_42_fu_1306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220340889_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_42_fu_1306(3),
      R => '0'
    );
\inputBuf_511_V_430_fu_2858[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_429_fu_2854[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220229556_out
    );
\inputBuf_511_V_430_fu_2858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220229556_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_430_fu_2858(0),
      R => '0'
    );
\inputBuf_511_V_430_fu_2858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220229556_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_430_fu_2858(1),
      R => '0'
    );
\inputBuf_511_V_430_fu_2858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220229556_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_430_fu_2858(2),
      R => '0'
    );
\inputBuf_511_V_430_fu_2858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220229556_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_430_fu_2858(3),
      R => '0'
    );
\inputBuf_511_V_431_fu_2862[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_429_fu_2854[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220230559_out
    );
\inputBuf_511_V_431_fu_2862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220230559_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_431_fu_2862(0),
      R => '0'
    );
\inputBuf_511_V_431_fu_2862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220230559_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_431_fu_2862(1),
      R => '0'
    );
\inputBuf_511_V_431_fu_2862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220230559_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_431_fu_2862(2),
      R => '0'
    );
\inputBuf_511_V_431_fu_2862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220230559_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_431_fu_2862(3),
      R => '0'
    );
\inputBuf_511_V_432_fu_2866[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220231562_out
    );
\inputBuf_511_V_432_fu_2866[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\
    );
\inputBuf_511_V_432_fu_2866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220231562_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_432_fu_2866(0),
      R => '0'
    );
\inputBuf_511_V_432_fu_2866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220231562_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_432_fu_2866(1),
      R => '0'
    );
\inputBuf_511_V_432_fu_2866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220231562_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_432_fu_2866(2),
      R => '0'
    );
\inputBuf_511_V_432_fu_2866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220231562_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_432_fu_2866(3),
      R => '0'
    );
\inputBuf_511_V_433_fu_2870[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220232565_out
    );
\inputBuf_511_V_433_fu_2870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220232565_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_433_fu_2870(0),
      R => '0'
    );
\inputBuf_511_V_433_fu_2870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220232565_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_433_fu_2870(1),
      R => '0'
    );
\inputBuf_511_V_433_fu_2870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220232565_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_433_fu_2870(2),
      R => '0'
    );
\inputBuf_511_V_433_fu_2870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220232565_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_433_fu_2870(3),
      R => '0'
    );
\inputBuf_511_V_434_fu_2874[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220233568_out
    );
\inputBuf_511_V_434_fu_2874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220233568_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_434_fu_2874(0),
      R => '0'
    );
\inputBuf_511_V_434_fu_2874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220233568_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_434_fu_2874(1),
      R => '0'
    );
\inputBuf_511_V_434_fu_2874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220233568_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_434_fu_2874(2),
      R => '0'
    );
\inputBuf_511_V_434_fu_2874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220233568_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_434_fu_2874(3),
      R => '0'
    );
\inputBuf_511_V_435_fu_2878[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220235574_out
    );
\inputBuf_511_V_435_fu_2878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220235574_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_435_fu_2878(0),
      R => '0'
    );
\inputBuf_511_V_435_fu_2878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220235574_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_435_fu_2878(1),
      R => '0'
    );
\inputBuf_511_V_435_fu_2878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220235574_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_435_fu_2878(2),
      R => '0'
    );
\inputBuf_511_V_435_fu_2878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220235574_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_435_fu_2878(3),
      R => '0'
    );
\inputBuf_511_V_436_fu_2882[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220236577_out
    );
\inputBuf_511_V_436_fu_2882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220236577_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_436_fu_2882(0),
      R => '0'
    );
\inputBuf_511_V_436_fu_2882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220236577_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_436_fu_2882(1),
      R => '0'
    );
\inputBuf_511_V_436_fu_2882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220236577_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_436_fu_2882(2),
      R => '0'
    );
\inputBuf_511_V_436_fu_2882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220236577_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_436_fu_2882(3),
      R => '0'
    );
\inputBuf_511_V_437_fu_2886[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220237580_out
    );
\inputBuf_511_V_437_fu_2886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220237580_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_437_fu_2886(0),
      R => '0'
    );
\inputBuf_511_V_437_fu_2886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220237580_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_437_fu_2886(1),
      R => '0'
    );
\inputBuf_511_V_437_fu_2886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220237580_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_437_fu_2886(2),
      R => '0'
    );
\inputBuf_511_V_437_fu_2886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220237580_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_437_fu_2886(3),
      R => '0'
    );
\inputBuf_511_V_438_fu_2890[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220238583_out
    );
\inputBuf_511_V_438_fu_2890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220238583_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_438_fu_2890(0),
      R => '0'
    );
\inputBuf_511_V_438_fu_2890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220238583_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_438_fu_2890(1),
      R => '0'
    );
\inputBuf_511_V_438_fu_2890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220238583_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_438_fu_2890(2),
      R => '0'
    );
\inputBuf_511_V_438_fu_2890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220238583_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_438_fu_2890(3),
      R => '0'
    );
\inputBuf_511_V_439_fu_2894[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220239586_out
    );
\inputBuf_511_V_439_fu_2894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220239586_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_439_fu_2894(0),
      R => '0'
    );
\inputBuf_511_V_439_fu_2894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220239586_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_439_fu_2894(1),
      R => '0'
    );
\inputBuf_511_V_439_fu_2894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220239586_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_439_fu_2894(2),
      R => '0'
    );
\inputBuf_511_V_439_fu_2894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220239586_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_439_fu_2894(3),
      R => '0'
    );
\inputBuf_511_V_43_fu_1310[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220341892_out
    );
\inputBuf_511_V_43_fu_1310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220341892_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_43_fu_1310(0),
      R => '0'
    );
\inputBuf_511_V_43_fu_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220341892_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_43_fu_1310(1),
      R => '0'
    );
\inputBuf_511_V_43_fu_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220341892_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_43_fu_1310(2),
      R => '0'
    );
\inputBuf_511_V_43_fu_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220341892_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_43_fu_1310(3),
      R => '0'
    );
\inputBuf_511_V_440_fu_2898[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220240589_out
    );
\inputBuf_511_V_440_fu_2898[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\
    );
\inputBuf_511_V_440_fu_2898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220240589_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_440_fu_2898(0),
      R => '0'
    );
\inputBuf_511_V_440_fu_2898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220240589_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_440_fu_2898(1),
      R => '0'
    );
\inputBuf_511_V_440_fu_2898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220240589_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_440_fu_2898(2),
      R => '0'
    );
\inputBuf_511_V_440_fu_2898_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220240589_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_440_fu_2898(3),
      R => '0'
    );
\inputBuf_511_V_441_fu_2902[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220241592_out
    );
\inputBuf_511_V_441_fu_2902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220241592_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_441_fu_2902(0),
      R => '0'
    );
\inputBuf_511_V_441_fu_2902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220241592_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_441_fu_2902(1),
      R => '0'
    );
\inputBuf_511_V_441_fu_2902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220241592_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_441_fu_2902(2),
      R => '0'
    );
\inputBuf_511_V_441_fu_2902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220241592_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_441_fu_2902(3),
      R => '0'
    );
\inputBuf_511_V_442_fu_2906[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_442_fu_2906[3]_i_1_n_1\
    );
\inputBuf_511_V_442_fu_2906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_442_fu_2906[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_442_fu_2906(0),
      R => '0'
    );
\inputBuf_511_V_442_fu_2906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_442_fu_2906[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_442_fu_2906(1),
      R => '0'
    );
\inputBuf_511_V_442_fu_2906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_442_fu_2906[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_442_fu_2906(2),
      R => '0'
    );
\inputBuf_511_V_442_fu_2906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_442_fu_2906[3]_i_1_n_1\,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_442_fu_2906(3),
      R => '0'
    );
\inputBuf_511_V_443_fu_2910[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220243598_out
    );
\inputBuf_511_V_443_fu_2910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220243598_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_443_fu_2910(0),
      R => '0'
    );
\inputBuf_511_V_443_fu_2910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220243598_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_443_fu_2910(1),
      R => '0'
    );
\inputBuf_511_V_443_fu_2910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220243598_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_443_fu_2910(2),
      R => '0'
    );
\inputBuf_511_V_443_fu_2910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220243598_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_443_fu_2910(3),
      R => '0'
    );
\inputBuf_511_V_444_fu_2914[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220244601_out
    );
\inputBuf_511_V_444_fu_2914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220244601_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_444_fu_2914(0),
      R => '0'
    );
\inputBuf_511_V_444_fu_2914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220244601_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_444_fu_2914(1),
      R => '0'
    );
\inputBuf_511_V_444_fu_2914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220244601_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_444_fu_2914(2),
      R => '0'
    );
\inputBuf_511_V_444_fu_2914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220244601_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_444_fu_2914(3),
      R => '0'
    );
\inputBuf_511_V_445_fu_2918[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220246607_out
    );
\inputBuf_511_V_445_fu_2918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220246607_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_445_fu_2918(0),
      R => '0'
    );
\inputBuf_511_V_445_fu_2918_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220246607_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_445_fu_2918(1),
      R => '0'
    );
\inputBuf_511_V_445_fu_2918_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220246607_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_445_fu_2918(2),
      R => '0'
    );
\inputBuf_511_V_445_fu_2918_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220246607_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_445_fu_2918(3),
      R => '0'
    );
\inputBuf_511_V_446_fu_2922[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220247610_out
    );
\inputBuf_511_V_446_fu_2922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220247610_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_446_fu_2922(0),
      R => '0'
    );
\inputBuf_511_V_446_fu_2922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220247610_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_446_fu_2922(1),
      R => '0'
    );
\inputBuf_511_V_446_fu_2922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220247610_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_446_fu_2922(2),
      R => '0'
    );
\inputBuf_511_V_446_fu_2922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220247610_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_446_fu_2922(3),
      R => '0'
    );
\inputBuf_511_V_447_fu_2926[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220248613_out
    );
\inputBuf_511_V_447_fu_2926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220248613_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(0),
      Q => inputBuf_511_V_447_fu_2926(0),
      R => '0'
    );
\inputBuf_511_V_447_fu_2926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220248613_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(1),
      Q => inputBuf_511_V_447_fu_2926(1),
      R => '0'
    );
\inputBuf_511_V_447_fu_2926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220248613_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(2),
      Q => inputBuf_511_V_447_fu_2926(2),
      R => '0'
    );
\inputBuf_511_V_447_fu_2926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220248613_out,
      D => \inputBuf_511_V_446_fu_2922_reg[3]_0\(3),
      Q => inputBuf_511_V_447_fu_2926(3),
      R => '0'
    );
\inputBuf_511_V_448_fu_2930[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220249616_out
    );
\inputBuf_511_V_448_fu_2930[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\
    );
\inputBuf_511_V_448_fu_2930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220249616_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_448_fu_2930(0),
      R => '0'
    );
\inputBuf_511_V_448_fu_2930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220249616_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_448_fu_2930(1),
      R => '0'
    );
\inputBuf_511_V_448_fu_2930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220249616_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_448_fu_2930(2),
      R => '0'
    );
\inputBuf_511_V_448_fu_2930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220249616_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_448_fu_2930(3),
      R => '0'
    );
\inputBuf_511_V_449_fu_2934[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_449_fu_2934[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_449_fu_2934[3]_i_3_n_1\,
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220250619_out
    );
\inputBuf_511_V_449_fu_2934[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_449_fu_2934[3]_i_2_n_1\
    );
\inputBuf_511_V_449_fu_2934[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_449_fu_2934[3]_i_3_n_1\
    );
\inputBuf_511_V_449_fu_2934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220250619_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_449_fu_2934(0),
      R => '0'
    );
\inputBuf_511_V_449_fu_2934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220250619_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_449_fu_2934(1),
      R => '0'
    );
\inputBuf_511_V_449_fu_2934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220250619_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_449_fu_2934(2),
      R => '0'
    );
\inputBuf_511_V_449_fu_2934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220250619_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_449_fu_2934(3),
      R => '0'
    );
\inputBuf_511_V_44_fu_1314[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220342895_out
    );
\inputBuf_511_V_44_fu_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220342895_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_44_fu_1314(0),
      R => '0'
    );
\inputBuf_511_V_44_fu_1314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220342895_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_44_fu_1314(1),
      R => '0'
    );
\inputBuf_511_V_44_fu_1314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220342895_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_44_fu_1314(2),
      R => '0'
    );
\inputBuf_511_V_44_fu_1314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220342895_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_44_fu_1314(3),
      R => '0'
    );
\inputBuf_511_V_450_fu_2938[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220251622_out
    );
\inputBuf_511_V_450_fu_2938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220251622_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_450_fu_2938(0),
      R => '0'
    );
\inputBuf_511_V_450_fu_2938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220251622_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_450_fu_2938(1),
      R => '0'
    );
\inputBuf_511_V_450_fu_2938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220251622_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_450_fu_2938(2),
      R => '0'
    );
\inputBuf_511_V_450_fu_2938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220251622_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_450_fu_2938(3),
      R => '0'
    );
\inputBuf_511_V_451_fu_2942[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220252625_out
    );
\inputBuf_511_V_451_fu_2942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220252625_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_451_fu_2942(0),
      R => '0'
    );
\inputBuf_511_V_451_fu_2942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220252625_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_451_fu_2942(1),
      R => '0'
    );
\inputBuf_511_V_451_fu_2942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220252625_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_451_fu_2942(2),
      R => '0'
    );
\inputBuf_511_V_451_fu_2942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220252625_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_451_fu_2942(3),
      R => '0'
    );
\inputBuf_511_V_452_fu_2946[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220253628_out
    );
\inputBuf_511_V_452_fu_2946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220253628_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_452_fu_2946(0),
      R => '0'
    );
\inputBuf_511_V_452_fu_2946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220253628_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_452_fu_2946(1),
      R => '0'
    );
\inputBuf_511_V_452_fu_2946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220253628_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_452_fu_2946(2),
      R => '0'
    );
\inputBuf_511_V_452_fu_2946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220253628_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_452_fu_2946(3),
      R => '0'
    );
\inputBuf_511_V_453_fu_2950[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220254631_out
    );
\inputBuf_511_V_453_fu_2950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220254631_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_453_fu_2950(0),
      R => '0'
    );
\inputBuf_511_V_453_fu_2950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220254631_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_453_fu_2950(1),
      R => '0'
    );
\inputBuf_511_V_453_fu_2950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220254631_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_453_fu_2950(2),
      R => '0'
    );
\inputBuf_511_V_453_fu_2950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220254631_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_453_fu_2950(3),
      R => '0'
    );
\inputBuf_511_V_454_fu_2954[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220255634_out
    );
\inputBuf_511_V_454_fu_2954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220255634_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_454_fu_2954(0),
      R => '0'
    );
\inputBuf_511_V_454_fu_2954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220255634_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_454_fu_2954(1),
      R => '0'
    );
\inputBuf_511_V_454_fu_2954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220255634_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_454_fu_2954(2),
      R => '0'
    );
\inputBuf_511_V_454_fu_2954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220255634_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_454_fu_2954(3),
      R => '0'
    );
\inputBuf_511_V_455_fu_2958[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220257640_out
    );
\inputBuf_511_V_455_fu_2958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220257640_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_455_fu_2958(0),
      R => '0'
    );
\inputBuf_511_V_455_fu_2958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220257640_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_455_fu_2958(1),
      R => '0'
    );
\inputBuf_511_V_455_fu_2958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220257640_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_455_fu_2958(2),
      R => '0'
    );
\inputBuf_511_V_455_fu_2958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220257640_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_455_fu_2958(3),
      R => '0'
    );
\inputBuf_511_V_456_fu_2962[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220258643_out
    );
\inputBuf_511_V_456_fu_2962[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(4),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\
    );
\inputBuf_511_V_456_fu_2962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220258643_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_456_fu_2962(0),
      R => '0'
    );
\inputBuf_511_V_456_fu_2962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220258643_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_456_fu_2962(1),
      R => '0'
    );
\inputBuf_511_V_456_fu_2962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220258643_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_456_fu_2962(2),
      R => '0'
    );
\inputBuf_511_V_456_fu_2962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220258643_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_456_fu_2962(3),
      R => '0'
    );
\inputBuf_511_V_457_fu_2966[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220259646_out
    );
\inputBuf_511_V_457_fu_2966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220259646_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_457_fu_2966(0),
      R => '0'
    );
\inputBuf_511_V_457_fu_2966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220259646_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_457_fu_2966(1),
      R => '0'
    );
\inputBuf_511_V_457_fu_2966_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220259646_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_457_fu_2966(2),
      R => '0'
    );
\inputBuf_511_V_457_fu_2966_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220259646_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_457_fu_2966(3),
      R => '0'
    );
\inputBuf_511_V_458_fu_2970[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220260649_out
    );
\inputBuf_511_V_458_fu_2970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220260649_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_458_fu_2970(0),
      R => '0'
    );
\inputBuf_511_V_458_fu_2970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220260649_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_458_fu_2970(1),
      R => '0'
    );
\inputBuf_511_V_458_fu_2970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220260649_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_458_fu_2970(2),
      R => '0'
    );
\inputBuf_511_V_458_fu_2970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220260649_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_458_fu_2970(3),
      R => '0'
    );
\inputBuf_511_V_459_fu_2974[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      O => \inputBuf_511_V_459_fu_2974[3]_i_1_n_1\
    );
\inputBuf_511_V_459_fu_2974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_459_fu_2974[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_459_fu_2974(0),
      R => '0'
    );
\inputBuf_511_V_459_fu_2974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_459_fu_2974[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_459_fu_2974(1),
      R => '0'
    );
\inputBuf_511_V_459_fu_2974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_459_fu_2974[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_459_fu_2974(2),
      R => '0'
    );
\inputBuf_511_V_459_fu_2974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_459_fu_2974[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_459_fu_2974(3),
      R => '0'
    );
\inputBuf_511_V_45_fu_1318[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220343898_out
    );
\inputBuf_511_V_45_fu_1318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220343898_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_45_fu_1318(0),
      R => '0'
    );
\inputBuf_511_V_45_fu_1318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220343898_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_45_fu_1318(1),
      R => '0'
    );
\inputBuf_511_V_45_fu_1318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220343898_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_45_fu_1318(2),
      R => '0'
    );
\inputBuf_511_V_45_fu_1318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220343898_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_45_fu_1318(3),
      R => '0'
    );
\inputBuf_511_V_460_fu_2978[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220262655_out
    );
\inputBuf_511_V_460_fu_2978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220262655_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_460_fu_2978(0),
      R => '0'
    );
\inputBuf_511_V_460_fu_2978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220262655_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_460_fu_2978(1),
      R => '0'
    );
\inputBuf_511_V_460_fu_2978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220262655_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_460_fu_2978(2),
      R => '0'
    );
\inputBuf_511_V_460_fu_2978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220262655_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_460_fu_2978(3),
      R => '0'
    );
\inputBuf_511_V_461_fu_2982[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220263658_out
    );
\inputBuf_511_V_461_fu_2982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220263658_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_461_fu_2982(0),
      R => '0'
    );
\inputBuf_511_V_461_fu_2982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220263658_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_461_fu_2982(1),
      R => '0'
    );
\inputBuf_511_V_461_fu_2982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220263658_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_461_fu_2982(2),
      R => '0'
    );
\inputBuf_511_V_461_fu_2982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220263658_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_461_fu_2982(3),
      R => '0'
    );
\inputBuf_511_V_462_fu_2986[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220264661_out
    );
\inputBuf_511_V_462_fu_2986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220264661_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_462_fu_2986(0),
      R => '0'
    );
\inputBuf_511_V_462_fu_2986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220264661_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_462_fu_2986(1),
      R => '0'
    );
\inputBuf_511_V_462_fu_2986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220264661_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_462_fu_2986(2),
      R => '0'
    );
\inputBuf_511_V_462_fu_2986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220264661_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_462_fu_2986(3),
      R => '0'
    );
\inputBuf_511_V_463_fu_2990[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220265664_out
    );
\inputBuf_511_V_463_fu_2990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220265664_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_463_fu_2990(0),
      R => '0'
    );
\inputBuf_511_V_463_fu_2990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220265664_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_463_fu_2990(1),
      R => '0'
    );
\inputBuf_511_V_463_fu_2990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220265664_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_463_fu_2990(2),
      R => '0'
    );
\inputBuf_511_V_463_fu_2990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220265664_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_463_fu_2990(3),
      R => '0'
    );
\inputBuf_511_V_464_fu_2994[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220266667_out
    );
\inputBuf_511_V_464_fu_2994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220266667_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_464_fu_2994(0),
      R => '0'
    );
\inputBuf_511_V_464_fu_2994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220266667_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_464_fu_2994(1),
      R => '0'
    );
\inputBuf_511_V_464_fu_2994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220266667_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_464_fu_2994(2),
      R => '0'
    );
\inputBuf_511_V_464_fu_2994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220266667_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_464_fu_2994(3),
      R => '0'
    );
\inputBuf_511_V_465_fu_2998[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_465_fu_2998[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220268673_out
    );
\inputBuf_511_V_465_fu_2998[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      O => \inputBuf_511_V_465_fu_2998[3]_i_2_n_1\
    );
\inputBuf_511_V_465_fu_2998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220268673_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_465_fu_2998(0),
      R => '0'
    );
\inputBuf_511_V_465_fu_2998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220268673_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_465_fu_2998(1),
      R => '0'
    );
\inputBuf_511_V_465_fu_2998_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220268673_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_465_fu_2998(2),
      R => '0'
    );
\inputBuf_511_V_465_fu_2998_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220268673_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_465_fu_2998(3),
      R => '0'
    );
\inputBuf_511_V_466_fu_3002[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220269676_out
    );
\inputBuf_511_V_466_fu_3002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220269676_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_466_fu_3002(0),
      R => '0'
    );
\inputBuf_511_V_466_fu_3002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220269676_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_466_fu_3002(1),
      R => '0'
    );
\inputBuf_511_V_466_fu_3002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220269676_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_466_fu_3002(2),
      R => '0'
    );
\inputBuf_511_V_466_fu_3002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220269676_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_466_fu_3002(3),
      R => '0'
    );
\inputBuf_511_V_467_fu_3006[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220270679_out
    );
\inputBuf_511_V_467_fu_3006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220270679_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_467_fu_3006(0),
      R => '0'
    );
\inputBuf_511_V_467_fu_3006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220270679_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_467_fu_3006(1),
      R => '0'
    );
\inputBuf_511_V_467_fu_3006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220270679_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_467_fu_3006(2),
      R => '0'
    );
\inputBuf_511_V_467_fu_3006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220270679_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_467_fu_3006(3),
      R => '0'
    );
\inputBuf_511_V_468_fu_3010[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220271682_out
    );
\inputBuf_511_V_468_fu_3010[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\
    );
\inputBuf_511_V_468_fu_3010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220271682_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_468_fu_3010(0),
      R => '0'
    );
\inputBuf_511_V_468_fu_3010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220271682_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_468_fu_3010(1),
      R => '0'
    );
\inputBuf_511_V_468_fu_3010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220271682_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_468_fu_3010(2),
      R => '0'
    );
\inputBuf_511_V_468_fu_3010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220271682_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_468_fu_3010(3),
      R => '0'
    );
\inputBuf_511_V_469_fu_3014[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220272685_out
    );
\inputBuf_511_V_469_fu_3014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220272685_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_469_fu_3014(0),
      R => '0'
    );
\inputBuf_511_V_469_fu_3014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220272685_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_469_fu_3014(1),
      R => '0'
    );
\inputBuf_511_V_469_fu_3014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220272685_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_469_fu_3014(2),
      R => '0'
    );
\inputBuf_511_V_469_fu_3014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220272685_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_469_fu_3014(3),
      R => '0'
    );
\inputBuf_511_V_46_fu_1322[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_46_fu_1322[3]_i_1_n_1\
    );
\inputBuf_511_V_46_fu_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_46_fu_1322[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_46_fu_1322(0),
      R => '0'
    );
\inputBuf_511_V_46_fu_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_46_fu_1322[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_46_fu_1322(1),
      R => '0'
    );
\inputBuf_511_V_46_fu_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_46_fu_1322[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_46_fu_1322(2),
      R => '0'
    );
\inputBuf_511_V_46_fu_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_46_fu_1322[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_46_fu_1322(3),
      R => '0'
    );
\inputBuf_511_V_470_fu_3018[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_470_fu_3018[3]_i_1_n_1\
    );
\inputBuf_511_V_470_fu_3018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_470_fu_3018[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_470_fu_3018(0),
      R => '0'
    );
\inputBuf_511_V_470_fu_3018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_470_fu_3018[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_470_fu_3018(1),
      R => '0'
    );
\inputBuf_511_V_470_fu_3018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_470_fu_3018[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_470_fu_3018(2),
      R => '0'
    );
\inputBuf_511_V_470_fu_3018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_470_fu_3018[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_470_fu_3018(3),
      R => '0'
    );
\inputBuf_511_V_471_fu_3022[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_471_fu_3022[3]_i_1_n_1\
    );
\inputBuf_511_V_471_fu_3022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_471_fu_3022[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_471_fu_3022(0),
      R => '0'
    );
\inputBuf_511_V_471_fu_3022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_471_fu_3022[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_471_fu_3022(1),
      R => '0'
    );
\inputBuf_511_V_471_fu_3022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_471_fu_3022[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_471_fu_3022(2),
      R => '0'
    );
\inputBuf_511_V_471_fu_3022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_471_fu_3022[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_471_fu_3022(3),
      R => '0'
    );
\inputBuf_511_V_472_fu_3026[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220275694_out
    );
\inputBuf_511_V_472_fu_3026[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\
    );
\inputBuf_511_V_472_fu_3026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220275694_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_472_fu_3026(0),
      R => '0'
    );
\inputBuf_511_V_472_fu_3026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220275694_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_472_fu_3026(1),
      R => '0'
    );
\inputBuf_511_V_472_fu_3026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220275694_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_472_fu_3026(2),
      R => '0'
    );
\inputBuf_511_V_472_fu_3026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220275694_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_472_fu_3026(3),
      R => '0'
    );
\inputBuf_511_V_473_fu_3030[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      O => \inputBuf_511_V_473_fu_3030[3]_i_1_n_1\
    );
\inputBuf_511_V_473_fu_3030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_473_fu_3030[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_473_fu_3030(0),
      R => '0'
    );
\inputBuf_511_V_473_fu_3030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_473_fu_3030[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_473_fu_3030(1),
      R => '0'
    );
\inputBuf_511_V_473_fu_3030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_473_fu_3030[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_473_fu_3030(2),
      R => '0'
    );
\inputBuf_511_V_473_fu_3030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_473_fu_3030[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_473_fu_3030(3),
      R => '0'
    );
\inputBuf_511_V_474_fu_3034[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(8),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220277700_out
    );
\inputBuf_511_V_474_fu_3034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220277700_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_474_fu_3034(0),
      R => '0'
    );
\inputBuf_511_V_474_fu_3034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220277700_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_474_fu_3034(1),
      R => '0'
    );
\inputBuf_511_V_474_fu_3034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220277700_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_474_fu_3034(2),
      R => '0'
    );
\inputBuf_511_V_474_fu_3034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220277700_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_474_fu_3034(3),
      R => '0'
    );
\inputBuf_511_V_475_fu_3038[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(8),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220279706_out
    );
\inputBuf_511_V_475_fu_3038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220279706_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_475_fu_3038(0),
      R => '0'
    );
\inputBuf_511_V_475_fu_3038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220279706_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_475_fu_3038(1),
      R => '0'
    );
\inputBuf_511_V_475_fu_3038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220279706_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_475_fu_3038(2),
      R => '0'
    );
\inputBuf_511_V_475_fu_3038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220279706_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_475_fu_3038(3),
      R => '0'
    );
\inputBuf_511_V_476_fu_3042[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220280709_out
    );
\inputBuf_511_V_476_fu_3042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220280709_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_476_fu_3042(0),
      R => '0'
    );
\inputBuf_511_V_476_fu_3042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220280709_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_476_fu_3042(1),
      R => '0'
    );
\inputBuf_511_V_476_fu_3042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220280709_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_476_fu_3042(2),
      R => '0'
    );
\inputBuf_511_V_476_fu_3042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220280709_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_476_fu_3042(3),
      R => '0'
    );
\inputBuf_511_V_477_fu_3046[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220281712_out
    );
\inputBuf_511_V_477_fu_3046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220281712_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_477_fu_3046(0),
      R => '0'
    );
\inputBuf_511_V_477_fu_3046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220281712_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_477_fu_3046(1),
      R => '0'
    );
\inputBuf_511_V_477_fu_3046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220281712_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_477_fu_3046(2),
      R => '0'
    );
\inputBuf_511_V_477_fu_3046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220281712_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_477_fu_3046(3),
      R => '0'
    );
\inputBuf_511_V_478_fu_3050[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_478_fu_3050[3]_i_1_n_1\
    );
\inputBuf_511_V_478_fu_3050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_478_fu_3050[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_478_fu_3050(0),
      R => '0'
    );
\inputBuf_511_V_478_fu_3050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_478_fu_3050[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_478_fu_3050(1),
      R => '0'
    );
\inputBuf_511_V_478_fu_3050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_478_fu_3050[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_478_fu_3050(2),
      R => '0'
    );
\inputBuf_511_V_478_fu_3050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_478_fu_3050[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_478_fu_3050(3),
      R => '0'
    );
\inputBuf_511_V_479_fu_3054[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(8),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220283718_out
    );
\inputBuf_511_V_479_fu_3054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220283718_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_479_fu_3054(0),
      R => '0'
    );
\inputBuf_511_V_479_fu_3054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220283718_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_479_fu_3054(1),
      R => '0'
    );
\inputBuf_511_V_479_fu_3054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220283718_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_479_fu_3054(2),
      R => '0'
    );
\inputBuf_511_V_479_fu_3054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220283718_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_479_fu_3054(3),
      R => '0'
    );
\inputBuf_511_V_47_fu_1326[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220345904_out
    );
\inputBuf_511_V_47_fu_1326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220345904_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_47_fu_1326(0),
      R => '0'
    );
\inputBuf_511_V_47_fu_1326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220345904_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_47_fu_1326(1),
      R => '0'
    );
\inputBuf_511_V_47_fu_1326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220345904_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_47_fu_1326(2),
      R => '0'
    );
\inputBuf_511_V_47_fu_1326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220345904_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_47_fu_1326(3),
      R => '0'
    );
\inputBuf_511_V_480_fu_3058[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => \inputBuf_511_V_449_fu_2934[3]_i_3_n_1\,
      I3 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I4 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220284721_out
    );
\inputBuf_511_V_480_fu_3058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220284721_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_480_fu_3058(0),
      R => '0'
    );
\inputBuf_511_V_480_fu_3058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220284721_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_480_fu_3058(1),
      R => '0'
    );
\inputBuf_511_V_480_fu_3058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220284721_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_480_fu_3058(2),
      R => '0'
    );
\inputBuf_511_V_480_fu_3058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220284721_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_480_fu_3058(3),
      R => '0'
    );
\inputBuf_511_V_481_fu_3062[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220285724_out
    );
\inputBuf_511_V_481_fu_3062[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\
    );
\inputBuf_511_V_481_fu_3062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220285724_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_481_fu_3062(0),
      R => '0'
    );
\inputBuf_511_V_481_fu_3062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220285724_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_481_fu_3062(1),
      R => '0'
    );
\inputBuf_511_V_481_fu_3062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220285724_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_481_fu_3062(2),
      R => '0'
    );
\inputBuf_511_V_481_fu_3062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220285724_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_481_fu_3062(3),
      R => '0'
    );
\inputBuf_511_V_482_fu_3066[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_2_fu_1146[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220286727_out
    );
\inputBuf_511_V_482_fu_3066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220286727_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_482_fu_3066(0),
      R => '0'
    );
\inputBuf_511_V_482_fu_3066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220286727_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_482_fu_3066(1),
      R => '0'
    );
\inputBuf_511_V_482_fu_3066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220286727_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_482_fu_3066(2),
      R => '0'
    );
\inputBuf_511_V_482_fu_3066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220286727_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_482_fu_3066(3),
      R => '0'
    );
\inputBuf_511_V_483_fu_3070[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220287730_out
    );
\inputBuf_511_V_483_fu_3070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220287730_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_483_fu_3070(0),
      R => '0'
    );
\inputBuf_511_V_483_fu_3070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220287730_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_483_fu_3070(1),
      R => '0'
    );
\inputBuf_511_V_483_fu_3070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220287730_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_483_fu_3070(2),
      R => '0'
    );
\inputBuf_511_V_483_fu_3070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220287730_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_483_fu_3070(3),
      R => '0'
    );
\inputBuf_511_V_484_fu_3074[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220288733_out
    );
\inputBuf_511_V_484_fu_3074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220288733_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_484_fu_3074(0),
      R => '0'
    );
\inputBuf_511_V_484_fu_3074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220288733_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_484_fu_3074(1),
      R => '0'
    );
\inputBuf_511_V_484_fu_3074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220288733_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_484_fu_3074(2),
      R => '0'
    );
\inputBuf_511_V_484_fu_3074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220288733_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_484_fu_3074(3),
      R => '0'
    );
\inputBuf_511_V_485_fu_3078[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220290739_out
    );
\inputBuf_511_V_485_fu_3078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220290739_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_485_fu_3078(0),
      R => '0'
    );
\inputBuf_511_V_485_fu_3078_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220290739_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_485_fu_3078(1),
      R => '0'
    );
\inputBuf_511_V_485_fu_3078_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220290739_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_485_fu_3078(2),
      R => '0'
    );
\inputBuf_511_V_485_fu_3078_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220290739_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_485_fu_3078(3),
      R => '0'
    );
\inputBuf_511_V_486_fu_3082[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220291742_out
    );
\inputBuf_511_V_486_fu_3082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220291742_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_486_fu_3082(0),
      R => '0'
    );
\inputBuf_511_V_486_fu_3082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220291742_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_486_fu_3082(1),
      R => '0'
    );
\inputBuf_511_V_486_fu_3082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220291742_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_486_fu_3082(2),
      R => '0'
    );
\inputBuf_511_V_486_fu_3082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220291742_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_486_fu_3082(3),
      R => '0'
    );
\inputBuf_511_V_487_fu_3086[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220292745_out
    );
\inputBuf_511_V_487_fu_3086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220292745_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_487_fu_3086(0),
      R => '0'
    );
\inputBuf_511_V_487_fu_3086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220292745_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_487_fu_3086(1),
      R => '0'
    );
\inputBuf_511_V_487_fu_3086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220292745_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_487_fu_3086(2),
      R => '0'
    );
\inputBuf_511_V_487_fu_3086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220292745_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_487_fu_3086(3),
      R => '0'
    );
\inputBuf_511_V_488_fu_3090[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220293748_out
    );
\inputBuf_511_V_488_fu_3090[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\
    );
\inputBuf_511_V_488_fu_3090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220293748_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_488_fu_3090(0),
      R => '0'
    );
\inputBuf_511_V_488_fu_3090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220293748_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_488_fu_3090(1),
      R => '0'
    );
\inputBuf_511_V_488_fu_3090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220293748_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_488_fu_3090(2),
      R => '0'
    );
\inputBuf_511_V_488_fu_3090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220293748_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_488_fu_3090(3),
      R => '0'
    );
\inputBuf_511_V_489_fu_3094[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220294751_out
    );
\inputBuf_511_V_489_fu_3094_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220294751_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_489_fu_3094(0),
      R => '0'
    );
\inputBuf_511_V_489_fu_3094_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220294751_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_489_fu_3094(1),
      R => '0'
    );
\inputBuf_511_V_489_fu_3094_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220294751_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_489_fu_3094(2),
      R => '0'
    );
\inputBuf_511_V_489_fu_3094_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220294751_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_489_fu_3094(3),
      R => '0'
    );
\inputBuf_511_V_48_fu_1330[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220346907_out
    );
\inputBuf_511_V_48_fu_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220346907_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_48_fu_1330(0),
      R => '0'
    );
\inputBuf_511_V_48_fu_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220346907_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_48_fu_1330(1),
      R => '0'
    );
\inputBuf_511_V_48_fu_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220346907_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_48_fu_1330(2),
      R => '0'
    );
\inputBuf_511_V_48_fu_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220346907_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_48_fu_1330(3),
      R => '0'
    );
\inputBuf_511_V_490_fu_3098[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I2 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_490_fu_3098[3]_i_1_n_1\
    );
\inputBuf_511_V_490_fu_3098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_490_fu_3098[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_490_fu_3098(0),
      R => '0'
    );
\inputBuf_511_V_490_fu_3098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_490_fu_3098[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_490_fu_3098(1),
      R => '0'
    );
\inputBuf_511_V_490_fu_3098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_490_fu_3098[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_490_fu_3098(2),
      R => '0'
    );
\inputBuf_511_V_490_fu_3098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_490_fu_3098[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_490_fu_3098(3),
      R => '0'
    );
\inputBuf_511_V_491_fu_3102[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220296757_out
    );
\inputBuf_511_V_491_fu_3102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220296757_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_491_fu_3102(0),
      R => '0'
    );
\inputBuf_511_V_491_fu_3102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220296757_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_491_fu_3102(1),
      R => '0'
    );
\inputBuf_511_V_491_fu_3102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220296757_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_491_fu_3102(2),
      R => '0'
    );
\inputBuf_511_V_491_fu_3102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220296757_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_491_fu_3102(3),
      R => '0'
    );
\inputBuf_511_V_492_fu_3106[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220297760_out
    );
\inputBuf_511_V_492_fu_3106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220297760_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_492_fu_3106(0),
      R => '0'
    );
\inputBuf_511_V_492_fu_3106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220297760_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_492_fu_3106(1),
      R => '0'
    );
\inputBuf_511_V_492_fu_3106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220297760_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_492_fu_3106(2),
      R => '0'
    );
\inputBuf_511_V_492_fu_3106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220297760_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_492_fu_3106(3),
      R => '0'
    );
\inputBuf_511_V_493_fu_3110[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220298763_out
    );
\inputBuf_511_V_493_fu_3110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220298763_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_493_fu_3110(0),
      R => '0'
    );
\inputBuf_511_V_493_fu_3110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220298763_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_493_fu_3110(1),
      R => '0'
    );
\inputBuf_511_V_493_fu_3110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220298763_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_493_fu_3110(2),
      R => '0'
    );
\inputBuf_511_V_493_fu_3110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220298763_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_493_fu_3110(3),
      R => '0'
    );
\inputBuf_511_V_494_fu_3114[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220299766_out
    );
\inputBuf_511_V_494_fu_3114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220299766_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_494_fu_3114(0),
      R => '0'
    );
\inputBuf_511_V_494_fu_3114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220299766_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_494_fu_3114(1),
      R => '0'
    );
\inputBuf_511_V_494_fu_3114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220299766_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_494_fu_3114(2),
      R => '0'
    );
\inputBuf_511_V_494_fu_3114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220299766_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_494_fu_3114(3),
      R => '0'
    );
\inputBuf_511_V_495_fu_3118[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220301772_out
    );
\inputBuf_511_V_495_fu_3118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220301772_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_495_fu_3118(0),
      R => '0'
    );
\inputBuf_511_V_495_fu_3118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220301772_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_495_fu_3118(1),
      R => '0'
    );
\inputBuf_511_V_495_fu_3118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220301772_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_495_fu_3118(2),
      R => '0'
    );
\inputBuf_511_V_495_fu_3118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220301772_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_495_fu_3118(3),
      R => '0'
    );
\inputBuf_511_V_496_fu_3122[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220302775_out
    );
\inputBuf_511_V_496_fu_3122[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\
    );
\inputBuf_511_V_496_fu_3122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220302775_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_496_fu_3122(0),
      R => '0'
    );
\inputBuf_511_V_496_fu_3122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220302775_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_496_fu_3122(1),
      R => '0'
    );
\inputBuf_511_V_496_fu_3122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220302775_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_496_fu_3122(2),
      R => '0'
    );
\inputBuf_511_V_496_fu_3122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220302775_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_496_fu_3122(3),
      R => '0'
    );
\inputBuf_511_V_497_fu_3126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220303778_out
    );
\inputBuf_511_V_497_fu_3126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220303778_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_497_fu_3126(0),
      R => '0'
    );
\inputBuf_511_V_497_fu_3126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220303778_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_497_fu_3126(1),
      R => '0'
    );
\inputBuf_511_V_497_fu_3126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220303778_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_497_fu_3126(2),
      R => '0'
    );
\inputBuf_511_V_497_fu_3126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220303778_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_497_fu_3126(3),
      R => '0'
    );
\inputBuf_511_V_498_fu_3130[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220304781_out
    );
\inputBuf_511_V_498_fu_3130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220304781_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_498_fu_3130(0),
      R => '0'
    );
\inputBuf_511_V_498_fu_3130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220304781_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_498_fu_3130(1),
      R => '0'
    );
\inputBuf_511_V_498_fu_3130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220304781_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_498_fu_3130(2),
      R => '0'
    );
\inputBuf_511_V_498_fu_3130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220304781_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_498_fu_3130(3),
      R => '0'
    );
\inputBuf_511_V_499_fu_3134[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220305784_out
    );
\inputBuf_511_V_499_fu_3134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220305784_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_499_fu_3134(0),
      R => '0'
    );
\inputBuf_511_V_499_fu_3134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220305784_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_499_fu_3134(1),
      R => '0'
    );
\inputBuf_511_V_499_fu_3134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220305784_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_499_fu_3134(2),
      R => '0'
    );
\inputBuf_511_V_499_fu_3134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220305784_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_499_fu_3134(3),
      R => '0'
    );
\inputBuf_511_V_49_fu_1334[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220347910_out
    );
\inputBuf_511_V_49_fu_1334[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\
    );
\inputBuf_511_V_49_fu_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220347910_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_49_fu_1334(0),
      R => '0'
    );
\inputBuf_511_V_49_fu_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220347910_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_49_fu_1334(1),
      R => '0'
    );
\inputBuf_511_V_49_fu_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220347910_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_49_fu_1334(2),
      R => '0'
    );
\inputBuf_511_V_49_fu_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220347910_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_49_fu_1334(3),
      R => '0'
    );
\inputBuf_511_V_4_fu_1154[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220146312_out
    );
\inputBuf_511_V_4_fu_1154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220146312_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_4_fu_1154(0),
      R => '0'
    );
\inputBuf_511_V_4_fu_1154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220146312_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_4_fu_1154(1),
      R => '0'
    );
\inputBuf_511_V_4_fu_1154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220146312_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_4_fu_1154(2),
      R => '0'
    );
\inputBuf_511_V_4_fu_1154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220146312_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_4_fu_1154(3),
      R => '0'
    );
\inputBuf_511_V_500_fu_3138[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220306787_out
    );
\inputBuf_511_V_500_fu_3138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220306787_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_500_fu_3138(0),
      R => '0'
    );
\inputBuf_511_V_500_fu_3138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220306787_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_500_fu_3138(1),
      R => '0'
    );
\inputBuf_511_V_500_fu_3138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220306787_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_500_fu_3138(2),
      R => '0'
    );
\inputBuf_511_V_500_fu_3138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220306787_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_500_fu_3138(3),
      R => '0'
    );
\inputBuf_511_V_501_fu_3142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220307790_out
    );
\inputBuf_511_V_501_fu_3142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220307790_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_501_fu_3142(0),
      R => '0'
    );
\inputBuf_511_V_501_fu_3142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220307790_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_501_fu_3142(1),
      R => '0'
    );
\inputBuf_511_V_501_fu_3142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220307790_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_501_fu_3142(2),
      R => '0'
    );
\inputBuf_511_V_501_fu_3142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220307790_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_501_fu_3142(3),
      R => '0'
    );
\inputBuf_511_V_502_fu_3146[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_502_fu_3146[3]_i_1_n_1\
    );
\inputBuf_511_V_502_fu_3146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_502_fu_3146[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_502_fu_3146(0),
      R => '0'
    );
\inputBuf_511_V_502_fu_3146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_502_fu_3146[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_502_fu_3146(1),
      R => '0'
    );
\inputBuf_511_V_502_fu_3146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_502_fu_3146[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_502_fu_3146(2),
      R => '0'
    );
\inputBuf_511_V_502_fu_3146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_502_fu_3146[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_502_fu_3146(3),
      R => '0'
    );
\inputBuf_511_V_503_fu_3150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => \inputBuf_511_V_503_fu_3150[3]_i_1_n_1\
    );
\inputBuf_511_V_503_fu_3150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_503_fu_3150[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_503_fu_3150(0),
      R => '0'
    );
\inputBuf_511_V_503_fu_3150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_503_fu_3150[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_503_fu_3150(1),
      R => '0'
    );
\inputBuf_511_V_503_fu_3150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_503_fu_3150[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_503_fu_3150(2),
      R => '0'
    );
\inputBuf_511_V_503_fu_3150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_503_fu_3150[3]_i_1_n_1\,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_503_fu_3150(3),
      R => '0'
    );
\inputBuf_511_V_504_fu_3154[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220310799_out
    );
\inputBuf_511_V_504_fu_3154[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\
    );
\inputBuf_511_V_504_fu_3154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220310799_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_504_fu_3154(0),
      R => '0'
    );
\inputBuf_511_V_504_fu_3154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220310799_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_504_fu_3154(1),
      R => '0'
    );
\inputBuf_511_V_504_fu_3154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220310799_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_504_fu_3154(2),
      R => '0'
    );
\inputBuf_511_V_504_fu_3154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220310799_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_504_fu_3154(3),
      R => '0'
    );
\inputBuf_511_V_505_fu_3158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220312805_out
    );
\inputBuf_511_V_505_fu_3158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220312805_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_505_fu_3158(0),
      R => '0'
    );
\inputBuf_511_V_505_fu_3158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220312805_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_505_fu_3158(1),
      R => '0'
    );
\inputBuf_511_V_505_fu_3158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220312805_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_505_fu_3158(2),
      R => '0'
    );
\inputBuf_511_V_505_fu_3158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220312805_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_505_fu_3158(3),
      R => '0'
    );
\inputBuf_511_V_506_fu_3162[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I2 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220313808_out
    );
\inputBuf_511_V_506_fu_3162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220313808_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_506_fu_3162(0),
      R => '0'
    );
\inputBuf_511_V_506_fu_3162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220313808_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_506_fu_3162(1),
      R => '0'
    );
\inputBuf_511_V_506_fu_3162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220313808_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_506_fu_3162(2),
      R => '0'
    );
\inputBuf_511_V_506_fu_3162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220313808_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_506_fu_3162(3),
      R => '0'
    );
\inputBuf_511_V_507_fu_3166[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220314811_out
    );
\inputBuf_511_V_507_fu_3166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220314811_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_507_fu_3166(0),
      R => '0'
    );
\inputBuf_511_V_507_fu_3166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220314811_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_507_fu_3166(1),
      R => '0'
    );
\inputBuf_511_V_507_fu_3166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220314811_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_507_fu_3166(2),
      R => '0'
    );
\inputBuf_511_V_507_fu_3166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220314811_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_507_fu_3166(3),
      R => '0'
    );
\inputBuf_511_V_508_fu_3170[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I3 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220315814_out
    );
\inputBuf_511_V_508_fu_3170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220315814_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_508_fu_3170(0),
      R => '0'
    );
\inputBuf_511_V_508_fu_3170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220315814_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_508_fu_3170(1),
      R => '0'
    );
\inputBuf_511_V_508_fu_3170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220315814_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_508_fu_3170(2),
      R => '0'
    );
\inputBuf_511_V_508_fu_3170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220315814_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_508_fu_3170(3),
      R => '0'
    );
\inputBuf_511_V_509_fu_3174[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      I3 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220316817_out
    );
\inputBuf_511_V_509_fu_3174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220316817_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_509_fu_3174(0),
      R => '0'
    );
\inputBuf_511_V_509_fu_3174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220316817_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_509_fu_3174(1),
      R => '0'
    );
\inputBuf_511_V_509_fu_3174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220316817_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_509_fu_3174(2),
      R => '0'
    );
\inputBuf_511_V_509_fu_3174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220316817_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_509_fu_3174(3),
      R => '0'
    );
\inputBuf_511_V_50_fu_1338[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220348913_out
    );
\inputBuf_511_V_50_fu_1338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220348913_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_50_fu_1338(0),
      R => '0'
    );
\inputBuf_511_V_50_fu_1338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220348913_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_50_fu_1338(1),
      R => '0'
    );
\inputBuf_511_V_50_fu_1338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220348913_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_50_fu_1338(2),
      R => '0'
    );
\inputBuf_511_V_50_fu_1338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220348913_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_50_fu_1338(3),
      R => '0'
    );
\inputBuf_511_V_510_fu_3178[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220317820_out
    );
\inputBuf_511_V_510_fu_3178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220317820_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_510_fu_3178(0),
      R => '0'
    );
\inputBuf_511_V_510_fu_3178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220317820_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_510_fu_3178(1),
      R => '0'
    );
\inputBuf_511_V_510_fu_3178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220317820_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_510_fu_3178(2),
      R => '0'
    );
\inputBuf_511_V_510_fu_3178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220317820_out,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_510_fu_3178(3),
      R => '0'
    );
\inputBuf_511_V_511_fu_3182[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_3_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_4_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_5_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_6_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_7_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220107
    );
\inputBuf_511_V_511_fu_3182[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503050F050F050F"
    )
        port map (
      I0 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_10_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000302000000"
    )
        port map (
      I0 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_100_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555544454545"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_160_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I3 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_161_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_101_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A22AA22AA22AA22"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_114_n_1\,
      I1 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_102_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFDDDFDDDFDD"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_162_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_163_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_103_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCCCDCCFDCFCDCFF"
    )
        port map (
      I0 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_164_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_104_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F070F070F0FFFF"
    )
        port map (
      I0 => \inputBuf_511_V_289_fu_2294[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_353_fu_2550[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I3 => \inputBuf_511_V_97_fu_1526[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I5 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_105_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070F0F0F"
    )
        port map (
      I0 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I3 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_165_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_106_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF305030F0"
    )
        port map (
      I0 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => sf_1_fu_1134_reg(1),
      I4 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_166_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_107_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"101C1C1C"
    )
        port map (
      I0 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => sf_1_fu_1134_reg(1),
      I3 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_108_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_511_fu_3182[3]_i_109_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000022"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_40_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_41_n_1\,
      I2 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_42_n_1\,
      I5 => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_11_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053005F00F300FF"
    )
        port map (
      I0 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_110_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000011"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_167_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_111_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001100"
    )
        port map (
      I0 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_112_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_113_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_114_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_115_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_116_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"770F000000000000"
    )
        port map (
      I0 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_145_fu_1718[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_117_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151555502A202A2"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I5 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_118_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD5DDDDD8D"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_168_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_119_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003F55"
    )
        port map (
      I0 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_12_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_120_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_121_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_122_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_123_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_124_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_169_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      I5 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_125_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_511_fu_3182[3]_i_126_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      O => \inputBuf_511_V_511_fu_3182[3]_i_127_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      O => \inputBuf_511_V_511_fu_3182[3]_i_128_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_129_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAFBB"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_43_n_1\,
      I1 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(1),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_44_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_13_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_130_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_131_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(0),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_132_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF000044440000"
    )
        port map (
      I0 => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_289_fu_2294[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(2),
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_133_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_134_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000535"
    )
        port map (
      I0 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => sf_1_fu_1134_reg(0),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_135_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11000003"
    )
        port map (
      I0 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_136_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFF0000"
    )
        port map (
      I0 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(2),
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_137_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00320F3250F25FF2"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_138_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44000F00"
    )
        port map (
      I0 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_139_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFAAFF800000"
    )
        port map (
      I0 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(1),
      I4 => sf_1_fu_1134_reg(2),
      I5 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_14_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_140_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I5 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_141_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_511_fu_3182[3]_i_142_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_143_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_144_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000350"
    )
        port map (
      I0 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_145_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010F0F0FFF"
    )
        port map (
      I0 => \inputBuf_511_V_369_fu_2614[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => sf_1_fu_1134_reg(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_146_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000BF0FB00FBF0"
    )
        port map (
      I0 => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_147_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000555500007F55"
    )
        port map (
      I0 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_129_fu_1654[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_128_n_1\,
      I3 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_130_n_1\,
      I5 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_148_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11000F00"
    )
        port map (
      I0 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_149_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F035F50FFF35F5"
    )
        port map (
      I0 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(1),
      I5 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_15_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05000530FF00F530"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_142_n_1\,
      I1 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => sf_1_fu_1134_reg(1),
      I4 => sf_1_fu_1134_reg(0),
      I5 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_150_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_151_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_152_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(0),
      I3 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_153_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_154_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_155_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000000000002"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_170_n_1\,
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(4),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_511_fu_3182[3]_i_156_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003F5500"
    )
        port map (
      I0 => \inputBuf_511_V_370_fu_2618[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(1),
      I5 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_157_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01030F0F"
    )
        port map (
      I0 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_158_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_511_fu_3182[3]_i_159_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AA8822202200"
    )
        port map (
      I0 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_45_n_1\,
      I4 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I5 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_16_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_3_n_1\,
      I1 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_387_fu_2686[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_160_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40434040"
    )
        port map (
      I0 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_45_n_1\,
      I4 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_161_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_162_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0035"
    )
        port map (
      I0 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_163_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_164_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05350F35F535FF35"
    )
        port map (
      I0 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_146_fu_1722[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_165_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330000533FF0005"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_171_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_172_n_1\,
      I2 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(1),
      I4 => sf_1_fu_1134_reg(2),
      I5 => \inputBuf_511_V_97_fu_1526[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_166_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_511_fu_3182[3]_i_167_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_511_fu_3182[3]_i_168_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_169_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007700F7FF77FFF7"
    )
        port map (
      I0 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_178_fu_1850[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_17_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_170_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_171\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFEFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_171_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(7),
      O => \inputBuf_511_V_511_fu_3182[3]_i_172_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E0CCEC"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_46_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_18_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBAFAAAA"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_47_n_1\,
      I1 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(1),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_48_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_19_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545555"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_8_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_9_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_10_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_11_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_12_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_2_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055454545"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_49_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_50_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_51_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_20_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0111"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_52_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_40_fu_1298[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_53_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_54_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_21_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEFEFEFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_55_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_56_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(2),
      I5 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_22_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_57_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_58_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_59_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_60_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_61_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_62_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_23_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEFEFFF"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_63_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_64_n_1\,
      I2 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_24_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEF"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_66_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_67_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I3 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_68_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_69_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_25_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_70_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_71_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_72_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_73_n_1\,
      I4 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_74_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_26_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_73_n_1\,
      I2 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_75_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_76_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_27_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_73_n_1\,
      I2 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_77_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_78_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_28_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_79_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_80_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_81_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_82_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_83_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_84_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_29_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFEAAFEBEFEBEFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_13_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(0),
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_14_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_15_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_16_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_3_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFFFF"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_85_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_86_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_87_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => sf_1_fu_1134_reg(1),
      I5 => \inputBuf_511_V_429_fu_2854[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_30_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0110011C"
    )
        port map (
      I0 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(0),
      I4 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_88_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_31_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_89_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_90_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_91_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_92_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_93_n_1\,
      I5 => \icmp_ln289_reg_13510[0]_i_4_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_32_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70507F507F5F7F5F"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_94_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_95_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => sf_1_fu_1134_reg(1),
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_96_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_97_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_33_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF11F1"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_52_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_98_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_99_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_100_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_101_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_102_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_34_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_103_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_104_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_105_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_106_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_107_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_108_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_35_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01100004"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_109_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(1),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_110_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_37_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(5),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_511_fu_3182[3]_i_38_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_39_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_17_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_18_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_19_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_20_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_21_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_22_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_4_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FF7FFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      I5 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_40_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_41_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_511_fu_3182[3]_i_42_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFFEEEFEE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_111_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => sf_1_fu_1134_reg(2),
      I3 => sf_1_fu_1134_reg(1),
      I4 => \inputBuf_511_V_210_fu_1978[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_43_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0008080C0C"
    )
        port map (
      I0 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_41_n_1\,
      I3 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(1),
      I5 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_44_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_511_fu_3182[3]_i_45_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00307050"
    )
        port map (
      I0 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(2),
      I3 => sf_1_fu_1134_reg(0),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_46_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00500300"
    )
        port map (
      I0 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_47_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00070057"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_112_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_48_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDCCFCFFFFCCFC"
    )
        port map (
      I0 => \inputBuf_511_V_112_fu_1586[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_113_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_114_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_115_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_73_n_1\,
      I5 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_49_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_23_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_24_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_25_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_26_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_27_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_28_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_5_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_50_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001F11"
    )
        port map (
      I0 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_116_n_1\,
      I3 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_117_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_51_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_52_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F505F30303F3F"
    )
        port map (
      I0 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_456_fu_2962[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_50_n_1\,
      I3 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_18_fu_1210[3]_i_2_n_1\,
      I5 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_53_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFAFAFAAAAAAAAA"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_118_n_1\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_194_fu_1914[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_114_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_54_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555550F33"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_119_n_1\,
      I1 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(1),
      I5 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_55_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800888"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(0),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_56_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00303535"
    )
        port map (
      I0 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_57_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F22FF22"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_120_n_1\,
      I1 => \inputBuf_511_V_145_fu_1718[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_384_fu_2674[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_121_n_1\,
      I4 => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_122_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_58_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_123_n_1\,
      I1 => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_124_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_121_n_1\,
      I4 => \inputBuf_511_V_465_fu_2998[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_125_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_59_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_29_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_30_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_31_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_32_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_33_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_34_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_6_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F700F0FFFF00F0"
    )
        port map (
      I0 => \inputBuf_511_V_81_fu_1462[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_126_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_120_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_3_n_1\,
      I4 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_127_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_60_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400F4F0F4F0F4"
    )
        port map (
      I0 => \inputBuf_511_V_400_fu_2738[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I2 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_45_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_128_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_61_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCDCFCD"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_129_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_130_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_131_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_62_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F22FF22"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_120_n_1\,
      I1 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I4 => \inputBuf_511_V_376_fu_2642[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_132_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_63_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110300"
    )
        port map (
      I0 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_64_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0008020A"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(0),
      I3 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_133_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_66_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700070007000700F"
    )
        port map (
      I0 => \inputBuf_511_V_344_fu_2514[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      I5 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_67_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_68_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_134_n_1\,
      I1 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_135_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_136_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_137_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_69_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88A8A8A8"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_35_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I3 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_37_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_7_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEFEEEF"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_138_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_139_n_1\,
      I2 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_130_n_1\,
      I4 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_120_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_70_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFCDCFCFFFFDCFC"
    )
        port map (
      I0 => \inputBuf_511_V_288_fu_2290[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_140_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I3 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_114_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_141_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_71_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30005500"
    )
        port map (
      I0 => \inputBuf_511_V_352_fu_2546[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_488_fu_3090[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(0),
      I3 => sf_1_fu_1134_reg(1),
      I4 => sf_1_fu_1134_reg(2),
      O => \inputBuf_511_V_511_fu_3182[3]_i_72_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_73_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_3_n_1\,
      I1 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_10_n_1\,
      I2 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_9_n_1\,
      I3 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_8_n_1\,
      I4 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_7_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_74_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F770F000000"
    )
        port map (
      I0 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_142_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(0),
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_75_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050F373F050FFFFF"
    )
        port map (
      I0 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_143_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_130_n_1\,
      I3 => \inputBuf_511_V_248_fu_2130[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_144_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_76_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003F005500000000"
    )
        port map (
      I0 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_273_fu_2230[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(2),
      I4 => sf_1_fu_1134_reg(1),
      I5 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_511_fu_3182[3]_i_77_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800484"
    )
        port map (
      I0 => sf_1_fu_1134_reg(2),
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(0),
      I3 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_145_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_78_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_146_n_1\,
      I1 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_123_n_1\,
      I3 => \inputBuf_511_V_264_fu_2194[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_147_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_79_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10D013D3"
    )
        port map (
      I0 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_8_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEEAEEAAAE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_148_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      I5 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_80_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7300730FFF00FF0F"
    )
        port map (
      I0 => \inputBuf_511_V_259_fu_2174[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_472_fu_3026[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_81_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAABBBF"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_149_n_1\,
      I1 => \inputBuf_511_V_216_fu_2002[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_65_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_150_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_82_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_151_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_152_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_36_n_1\,
      I4 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_153_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_83_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAEFFAE"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_154_n_1\,
      I1 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I2 => \inputBuf_511_V_417_fu_2806[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_120_n_1\,
      I4 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_155_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_84_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDCCFCFFFFCCFC"
    )
        port map (
      I0 => \inputBuf_511_V_328_fu_2450[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_511_fu_3182[3]_i_156_n_1\,
      I2 => \inputBuf_511_V_449_fu_2934[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_511_fu_3182[3]_i_73_n_1\,
      I5 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_85_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C40C0404C43C3"
    )
        port map (
      I0 => \inputBuf_511_V_339_fu_2494[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(2),
      I3 => \inputBuf_511_V_384_fu_2674[3]_i_2_n_1\,
      I4 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I5 => \inputBuf_511_V_225_fu_2038[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_86_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF3FCDCDFFFF"
    )
        port map (
      I0 => \inputBuf_511_V_136_fu_1682[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(2),
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(0),
      I4 => \inputBuf_511_V_448_fu_2930[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_468_fu_3010[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_87_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777700000FFF0000"
    )
        port map (
      I0 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_152_fu_1746[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_296_fu_2322[3]_i_2_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_88_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500000000330F"
    )
        port map (
      I0 => \inputBuf_511_V_280_fu_2258[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_408_fu_2770[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_89_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFAFFFAFFFAFF"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_38_n_1\,
      I1 => \inputBuf_511_V_392_fu_2706[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_511_fu_3182[3]_i_39_n_1\,
      I3 => \inputBuf_511_V_449_fu_2934[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_9_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF000011110000"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \inputBuf_511_V_168_fu_1810[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_33_fu_1270[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_240_fu_2098[3]_i_2_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_90_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00071107"
    )
        port map (
      I0 => sf_1_fu_1134_reg(1),
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => \inputBuf_511_V_481_fu_3062[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_157_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_91_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000553F"
    )
        port map (
      I0 => \inputBuf_511_V_120_fu_1618[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_200_fu_1938[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_92_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF000044440000"
    )
        port map (
      I0 => \inputBuf_511_V_432_fu_2866[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(0),
      I2 => \inputBuf_511_V_418_fu_2810[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_232_fu_2066[3]_i_2_n_1\,
      I4 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I5 => sf_1_fu_1134_reg(1),
      O => \inputBuf_511_V_511_fu_3182[3]_i_93_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFCAA0CA"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      I1 => \inputBuf_511_V_130_fu_1658[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(1),
      I4 => \inputBuf_511_V_323_fu_2430[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_511_fu_3182[3]_i_158_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_94_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \inputBuf_511_V_24_fu_1234[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \inputBuf_511_V_312_fu_2386[3]_i_2_n_1\,
      I4 => \inputBuf_511_V_504_fu_3154[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_95_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0880088"
    )
        port map (
      I0 => \inputBuf_511_V_304_fu_2354[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_424_fu_2834[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_360_fu_2578[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_96_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA00EA00EA00EA"
    )
        port map (
      I0 => \inputBuf_511_V_511_fu_3182[3]_i_130_n_1\,
      I1 => \inputBuf_511_V_104_fu_1554[3]_i_2_n_1\,
      I2 => \inputBuf_511_V_496_fu_3122[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_16_fu_1202[3]_i_3_n_1\,
      I4 => \inputBuf_511_V_241_fu_2102[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_289_fu_2294[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_97_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFF0CF0ACF00CF"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      I1 => \inputBuf_511_V_184_fu_1874[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(1),
      I3 => sf_1_fu_1134_reg(2),
      I4 => \inputBuf_511_V_226_fu_2042[3]_i_2_n_1\,
      I5 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_98_n_1\
    );
\inputBuf_511_V_511_fu_3182[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF03FF57FF33FF57"
    )
        port map (
      I0 => \inputBuf_511_V_440_fu_2898[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(1),
      I2 => sf_1_fu_1134_reg(0),
      I3 => \inputBuf_511_V_511_fu_3182[3]_i_159_n_1\,
      I4 => sf_1_fu_1134_reg(2),
      I5 => \inputBuf_511_V_162_fu_1786[3]_i_2_n_1\,
      O => \inputBuf_511_V_511_fu_3182[3]_i_99_n_1\
    );
\inputBuf_511_V_511_fu_3182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220107,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(0),
      Q => inputBuf_511_V_511_fu_3182(0),
      R => '0'
    );
\inputBuf_511_V_511_fu_3182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220107,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(1),
      Q => inputBuf_511_V_511_fu_3182(1),
      R => '0'
    );
\inputBuf_511_V_511_fu_3182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220107,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(2),
      Q => inputBuf_511_V_511_fu_3182(2),
      R => '0'
    );
\inputBuf_511_V_511_fu_3182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220107,
      D => \inputBuf_511_V_510_fu_3178_reg[3]_0\(3),
      Q => inputBuf_511_V_511_fu_3182(3),
      R => '0'
    );
\inputBuf_511_V_51_fu_1342[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      O => \inputBuf_511_V_51_fu_1342[3]_i_1_n_1\
    );
\inputBuf_511_V_51_fu_1342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_51_fu_1342[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_51_fu_1342(0),
      R => '0'
    );
\inputBuf_511_V_51_fu_1342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_51_fu_1342[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_51_fu_1342(1),
      R => '0'
    );
\inputBuf_511_V_51_fu_1342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_51_fu_1342[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_51_fu_1342(2),
      R => '0'
    );
\inputBuf_511_V_51_fu_1342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_51_fu_1342[3]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_51_fu_1342(3),
      R => '0'
    );
\inputBuf_511_V_52_fu_1346[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220350919_out
    );
\inputBuf_511_V_52_fu_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220350919_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_52_fu_1346(0),
      R => '0'
    );
\inputBuf_511_V_52_fu_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220350919_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_52_fu_1346(1),
      R => '0'
    );
\inputBuf_511_V_52_fu_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220350919_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_52_fu_1346(2),
      R => '0'
    );
\inputBuf_511_V_52_fu_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220350919_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_52_fu_1346(3),
      R => '0'
    );
\inputBuf_511_V_53_fu_1350[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220351922_out
    );
\inputBuf_511_V_53_fu_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220351922_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_53_fu_1350(0),
      R => '0'
    );
\inputBuf_511_V_53_fu_1350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220351922_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_53_fu_1350(1),
      R => '0'
    );
\inputBuf_511_V_53_fu_1350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220351922_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_53_fu_1350(2),
      R => '0'
    );
\inputBuf_511_V_53_fu_1350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220351922_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_53_fu_1350(3),
      R => '0'
    );
\inputBuf_511_V_54_fu_1354[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220352925_out
    );
\inputBuf_511_V_54_fu_1354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220352925_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_54_fu_1354(0),
      R => '0'
    );
\inputBuf_511_V_54_fu_1354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220352925_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_54_fu_1354(1),
      R => '0'
    );
\inputBuf_511_V_54_fu_1354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220352925_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_54_fu_1354(2),
      R => '0'
    );
\inputBuf_511_V_54_fu_1354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220352925_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_54_fu_1354(3),
      R => '0'
    );
\inputBuf_511_V_55_fu_1358[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_49_fu_1334[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220353928_out
    );
\inputBuf_511_V_55_fu_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220353928_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_55_fu_1358(0),
      R => '0'
    );
\inputBuf_511_V_55_fu_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220353928_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_55_fu_1358(1),
      R => '0'
    );
\inputBuf_511_V_55_fu_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220353928_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_55_fu_1358(2),
      R => '0'
    );
\inputBuf_511_V_55_fu_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220353928_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_55_fu_1358(3),
      R => '0'
    );
\inputBuf_511_V_56_fu_1362[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220354931_out
    );
\inputBuf_511_V_56_fu_1362[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\
    );
\inputBuf_511_V_56_fu_1362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220354931_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_56_fu_1362(0),
      R => '0'
    );
\inputBuf_511_V_56_fu_1362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220354931_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_56_fu_1362(1),
      R => '0'
    );
\inputBuf_511_V_56_fu_1362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220354931_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_56_fu_1362(2),
      R => '0'
    );
\inputBuf_511_V_56_fu_1362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220354931_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_56_fu_1362(3),
      R => '0'
    );
\inputBuf_511_V_57_fu_1366[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220355934_out
    );
\inputBuf_511_V_57_fu_1366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220355934_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_57_fu_1366(0),
      R => '0'
    );
\inputBuf_511_V_57_fu_1366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220355934_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_57_fu_1366(1),
      R => '0'
    );
\inputBuf_511_V_57_fu_1366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220355934_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_57_fu_1366(2),
      R => '0'
    );
\inputBuf_511_V_57_fu_1366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220355934_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_57_fu_1366(3),
      R => '0'
    );
\inputBuf_511_V_58_fu_1370[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220356937_out
    );
\inputBuf_511_V_58_fu_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220356937_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_58_fu_1370(0),
      R => '0'
    );
\inputBuf_511_V_58_fu_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220356937_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_58_fu_1370(1),
      R => '0'
    );
\inputBuf_511_V_58_fu_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220356937_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_58_fu_1370(2),
      R => '0'
    );
\inputBuf_511_V_58_fu_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220356937_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_58_fu_1370(3),
      R => '0'
    );
\inputBuf_511_V_59_fu_1374[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220357940_out
    );
\inputBuf_511_V_59_fu_1374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220357940_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_59_fu_1374(0),
      R => '0'
    );
\inputBuf_511_V_59_fu_1374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220357940_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_59_fu_1374(1),
      R => '0'
    );
\inputBuf_511_V_59_fu_1374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220357940_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_59_fu_1374(2),
      R => '0'
    );
\inputBuf_511_V_59_fu_1374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220357940_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_59_fu_1374(3),
      R => '0'
    );
\inputBuf_511_V_5_fu_1158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220157340_out
    );
\inputBuf_511_V_5_fu_1158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220157340_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_5_fu_1158(0),
      R => '0'
    );
\inputBuf_511_V_5_fu_1158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220157340_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_5_fu_1158(1),
      R => '0'
    );
\inputBuf_511_V_5_fu_1158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220157340_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_5_fu_1158(2),
      R => '0'
    );
\inputBuf_511_V_5_fu_1158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220157340_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_5_fu_1158(3),
      R => '0'
    );
\inputBuf_511_V_60_fu_1378[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220358943_out
    );
\inputBuf_511_V_60_fu_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220358943_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_60_fu_1378(0),
      R => '0'
    );
\inputBuf_511_V_60_fu_1378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220358943_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_60_fu_1378(1),
      R => '0'
    );
\inputBuf_511_V_60_fu_1378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220358943_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_60_fu_1378(2),
      R => '0'
    );
\inputBuf_511_V_60_fu_1378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220358943_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_60_fu_1378(3),
      R => '0'
    );
\inputBuf_511_V_61_fu_1382[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220359946_out
    );
\inputBuf_511_V_61_fu_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220359946_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_61_fu_1382(0),
      R => '0'
    );
\inputBuf_511_V_61_fu_1382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220359946_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_61_fu_1382(1),
      R => '0'
    );
\inputBuf_511_V_61_fu_1382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220359946_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_61_fu_1382(2),
      R => '0'
    );
\inputBuf_511_V_61_fu_1382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220359946_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_61_fu_1382(3),
      R => '0'
    );
\inputBuf_511_V_62_fu_1386[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220360949_out
    );
\inputBuf_511_V_62_fu_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220360949_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_62_fu_1386(0),
      R => '0'
    );
\inputBuf_511_V_62_fu_1386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220360949_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_62_fu_1386(1),
      R => '0'
    );
\inputBuf_511_V_62_fu_1386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220360949_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_62_fu_1386(2),
      R => '0'
    );
\inputBuf_511_V_62_fu_1386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220360949_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_62_fu_1386(3),
      R => '0'
    );
\inputBuf_511_V_63_fu_1390[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \inputBuf_511_V_56_fu_1362[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220361952_out
    );
\inputBuf_511_V_63_fu_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220361952_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_63_fu_1390(0),
      R => '0'
    );
\inputBuf_511_V_63_fu_1390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220361952_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_63_fu_1390(1),
      R => '0'
    );
\inputBuf_511_V_63_fu_1390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220361952_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_63_fu_1390(2),
      R => '0'
    );
\inputBuf_511_V_63_fu_1390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220361952_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_63_fu_1390(3),
      R => '0'
    );
\inputBuf_511_V_64_fu_1394[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220362955_out
    );
\inputBuf_511_V_64_fu_1394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220362955_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_64_fu_1394(0),
      R => '0'
    );
\inputBuf_511_V_64_fu_1394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220362955_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_64_fu_1394(1),
      R => '0'
    );
\inputBuf_511_V_64_fu_1394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220362955_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_64_fu_1394(2),
      R => '0'
    );
\inputBuf_511_V_64_fu_1394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220362955_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_64_fu_1394(3),
      R => '0'
    );
\inputBuf_511_V_65_fu_1398[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\,
      I4 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220363958_out
    );
\inputBuf_511_V_65_fu_1398[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(5),
      I1 => sf_1_fu_1134_reg(4),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      O => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\
    );
\inputBuf_511_V_65_fu_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220363958_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_65_fu_1398(0),
      R => '0'
    );
\inputBuf_511_V_65_fu_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220363958_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_65_fu_1398(1),
      R => '0'
    );
\inputBuf_511_V_65_fu_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220363958_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_65_fu_1398(2),
      R => '0'
    );
\inputBuf_511_V_65_fu_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220363958_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_65_fu_1398(3),
      R => '0'
    );
\inputBuf_511_V_66_fu_1402[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I4 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220364961_out
    );
\inputBuf_511_V_66_fu_1402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220364961_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_66_fu_1402(0),
      R => '0'
    );
\inputBuf_511_V_66_fu_1402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220364961_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_66_fu_1402(1),
      R => '0'
    );
\inputBuf_511_V_66_fu_1402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220364961_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_66_fu_1402(2),
      R => '0'
    );
\inputBuf_511_V_66_fu_1402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220364961_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_66_fu_1402(3),
      R => '0'
    );
\inputBuf_511_V_67_fu_1406[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220365964_out
    );
\inputBuf_511_V_67_fu_1406[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\
    );
\inputBuf_511_V_67_fu_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220365964_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_67_fu_1406(0),
      R => '0'
    );
\inputBuf_511_V_67_fu_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220365964_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_67_fu_1406(1),
      R => '0'
    );
\inputBuf_511_V_67_fu_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220365964_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_67_fu_1406(2),
      R => '0'
    );
\inputBuf_511_V_67_fu_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220365964_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_67_fu_1406(3),
      R => '0'
    );
\inputBuf_511_V_68_fu_1410[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      I5 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220366967_out
    );
\inputBuf_511_V_68_fu_1410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220366967_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_68_fu_1410(0),
      R => '0'
    );
\inputBuf_511_V_68_fu_1410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220366967_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_68_fu_1410(1),
      R => '0'
    );
\inputBuf_511_V_68_fu_1410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220366967_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_68_fu_1410(2),
      R => '0'
    );
\inputBuf_511_V_68_fu_1410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220366967_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_68_fu_1410(3),
      R => '0'
    );
\inputBuf_511_V_69_fu_1414[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I4 => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220367970_out
    );
\inputBuf_511_V_69_fu_1414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220367970_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_69_fu_1414(0),
      R => '0'
    );
\inputBuf_511_V_69_fu_1414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220367970_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_69_fu_1414(1),
      R => '0'
    );
\inputBuf_511_V_69_fu_1414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220367970_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_69_fu_1414(2),
      R => '0'
    );
\inputBuf_511_V_69_fu_1414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220367970_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_69_fu_1414(3),
      R => '0'
    );
\inputBuf_511_V_6_fu_1162[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220168373_out
    );
\inputBuf_511_V_6_fu_1162[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\
    );
\inputBuf_511_V_6_fu_1162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220168373_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_6_fu_1162(0),
      R => '0'
    );
\inputBuf_511_V_6_fu_1162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220168373_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_6_fu_1162(1),
      R => '0'
    );
\inputBuf_511_V_6_fu_1162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220168373_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_6_fu_1162(2),
      R => '0'
    );
\inputBuf_511_V_6_fu_1162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220168373_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_6_fu_1162(3),
      R => '0'
    );
\inputBuf_511_V_70_fu_1418[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I4 => \inputBuf_511_V_65_fu_1398[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220368973_out
    );
\inputBuf_511_V_70_fu_1418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220368973_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_70_fu_1418(0),
      R => '0'
    );
\inputBuf_511_V_70_fu_1418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220368973_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_70_fu_1418(1),
      R => '0'
    );
\inputBuf_511_V_70_fu_1418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220368973_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_70_fu_1418(2),
      R => '0'
    );
\inputBuf_511_V_70_fu_1418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220368973_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_70_fu_1418(3),
      R => '0'
    );
\inputBuf_511_V_71_fu_1422[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220369976_out
    );
\inputBuf_511_V_71_fu_1422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220369976_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_71_fu_1422(0),
      R => '0'
    );
\inputBuf_511_V_71_fu_1422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220369976_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_71_fu_1422(1),
      R => '0'
    );
\inputBuf_511_V_71_fu_1422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220369976_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_71_fu_1422(2),
      R => '0'
    );
\inputBuf_511_V_71_fu_1422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220369976_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_71_fu_1422(3),
      R => '0'
    );
\inputBuf_511_V_72_fu_1426[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220370979_out
    );
\inputBuf_511_V_72_fu_1426[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(4),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\
    );
\inputBuf_511_V_72_fu_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220370979_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_72_fu_1426(0),
      R => '0'
    );
\inputBuf_511_V_72_fu_1426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220370979_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_72_fu_1426(1),
      R => '0'
    );
\inputBuf_511_V_72_fu_1426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220370979_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_72_fu_1426(2),
      R => '0'
    );
\inputBuf_511_V_72_fu_1426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220370979_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_72_fu_1426(3),
      R => '0'
    );
\inputBuf_511_V_73_fu_1430[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220371982_out
    );
\inputBuf_511_V_73_fu_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220371982_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_73_fu_1430(0),
      R => '0'
    );
\inputBuf_511_V_73_fu_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220371982_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_73_fu_1430(1),
      R => '0'
    );
\inputBuf_511_V_73_fu_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220371982_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_73_fu_1430(2),
      R => '0'
    );
\inputBuf_511_V_73_fu_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220371982_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_73_fu_1430(3),
      R => '0'
    );
\inputBuf_511_V_74_fu_1434[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_74_fu_1434[3]_i_1_n_1\
    );
\inputBuf_511_V_74_fu_1434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_74_fu_1434[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_74_fu_1434(0),
      R => '0'
    );
\inputBuf_511_V_74_fu_1434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_74_fu_1434[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_74_fu_1434(1),
      R => '0'
    );
\inputBuf_511_V_74_fu_1434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_74_fu_1434[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_74_fu_1434(2),
      R => '0'
    );
\inputBuf_511_V_74_fu_1434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_74_fu_1434[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_74_fu_1434(3),
      R => '0'
    );
\inputBuf_511_V_75_fu_1438[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \inputBuf_511_V_19_fu_1214[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(8),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220373988_out
    );
\inputBuf_511_V_75_fu_1438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220373988_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_75_fu_1438(0),
      R => '0'
    );
\inputBuf_511_V_75_fu_1438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220373988_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_75_fu_1438(1),
      R => '0'
    );
\inputBuf_511_V_75_fu_1438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220373988_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_75_fu_1438(2),
      R => '0'
    );
\inputBuf_511_V_75_fu_1438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220373988_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_75_fu_1438(3),
      R => '0'
    );
\inputBuf_511_V_76_fu_1442[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220374991_out
    );
\inputBuf_511_V_76_fu_1442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220374991_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_76_fu_1442(0),
      R => '0'
    );
\inputBuf_511_V_76_fu_1442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220374991_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_76_fu_1442(1),
      R => '0'
    );
\inputBuf_511_V_76_fu_1442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220374991_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_76_fu_1442(2),
      R => '0'
    );
\inputBuf_511_V_76_fu_1442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220374991_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_76_fu_1442(3),
      R => '0'
    );
\inputBuf_511_V_77_fu_1446[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220375994_out
    );
\inputBuf_511_V_77_fu_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220375994_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_77_fu_1446(0),
      R => '0'
    );
\inputBuf_511_V_77_fu_1446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220375994_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_77_fu_1446(1),
      R => '0'
    );
\inputBuf_511_V_77_fu_1446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220375994_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_77_fu_1446(2),
      R => '0'
    );
\inputBuf_511_V_77_fu_1446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220375994_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_77_fu_1446(3),
      R => '0'
    );
\inputBuf_511_V_78_fu_1450[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_72_fu_1426[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => \inputBuf_511_V_78_fu_1450[3]_i_1_n_1\
    );
\inputBuf_511_V_78_fu_1450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_78_fu_1450[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_78_fu_1450(0),
      R => '0'
    );
\inputBuf_511_V_78_fu_1450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_78_fu_1450[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_78_fu_1450(1),
      R => '0'
    );
\inputBuf_511_V_78_fu_1450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_78_fu_1450[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_78_fu_1450(2),
      R => '0'
    );
\inputBuf_511_V_78_fu_1450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \inputBuf_511_V_78_fu_1450[3]_i_1_n_1\,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_78_fu_1450(3),
      R => '0'
    );
\inputBuf_511_V_79_fu_1454[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I2 => \inputBuf_511_V_67_fu_1406[3]_i_2_n_1\,
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(7),
      I5 => sf_1_fu_1134_reg(8),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203771000_out
    );
\inputBuf_511_V_79_fu_1454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203771000_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_79_fu_1454(0),
      R => '0'
    );
\inputBuf_511_V_79_fu_1454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203771000_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_79_fu_1454(1),
      R => '0'
    );
\inputBuf_511_V_79_fu_1454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203771000_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_79_fu_1454(2),
      R => '0'
    );
\inputBuf_511_V_79_fu_1454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203771000_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_79_fu_1454(3),
      R => '0'
    );
\inputBuf_511_V_7_fu_1166[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220179406_out
    );
\inputBuf_511_V_7_fu_1166[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep_n_1\,
      I3 => sf_1_fu_1134_reg(0),
      O => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\
    );
\inputBuf_511_V_7_fu_1166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220179406_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_7_fu_1166(0),
      R => '0'
    );
\inputBuf_511_V_7_fu_1166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220179406_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_7_fu_1166(1),
      R => '0'
    );
\inputBuf_511_V_7_fu_1166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220179406_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_7_fu_1166(2),
      R => '0'
    );
\inputBuf_511_V_7_fu_1166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220179406_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_7_fu_1166(3),
      R => '0'
    );
\inputBuf_511_V_80_fu_1458[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203781003_out
    );
\inputBuf_511_V_80_fu_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203781003_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_80_fu_1458(0),
      R => '0'
    );
\inputBuf_511_V_80_fu_1458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203781003_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_80_fu_1458(1),
      R => '0'
    );
\inputBuf_511_V_80_fu_1458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203781003_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_80_fu_1458(2),
      R => '0'
    );
\inputBuf_511_V_80_fu_1458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203781003_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_80_fu_1458(3),
      R => '0'
    );
\inputBuf_511_V_81_fu_1462[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_81_fu_1462[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203791006_out
    );
\inputBuf_511_V_81_fu_1462[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(8),
      O => \inputBuf_511_V_81_fu_1462[3]_i_2_n_1\
    );
\inputBuf_511_V_81_fu_1462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203791006_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_81_fu_1462(0),
      R => '0'
    );
\inputBuf_511_V_81_fu_1462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203791006_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_81_fu_1462(1),
      R => '0'
    );
\inputBuf_511_V_81_fu_1462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203791006_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_81_fu_1462(2),
      R => '0'
    );
\inputBuf_511_V_81_fu_1462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203791006_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_81_fu_1462(3),
      R => '0'
    );
\inputBuf_511_V_82_fu_1466[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203801009_out
    );
\inputBuf_511_V_82_fu_1466[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(6),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\
    );
\inputBuf_511_V_82_fu_1466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203801009_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_82_fu_1466(0),
      R => '0'
    );
\inputBuf_511_V_82_fu_1466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203801009_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_82_fu_1466(1),
      R => '0'
    );
\inputBuf_511_V_82_fu_1466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203801009_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_82_fu_1466(2),
      R => '0'
    );
\inputBuf_511_V_82_fu_1466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203801009_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_82_fu_1466(3),
      R => '0'
    );
\inputBuf_511_V_83_fu_1470[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203811012_out
    );
\inputBuf_511_V_83_fu_1470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203811012_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_83_fu_1470(0),
      R => '0'
    );
\inputBuf_511_V_83_fu_1470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203811012_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_83_fu_1470(1),
      R => '0'
    );
\inputBuf_511_V_83_fu_1470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203811012_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_83_fu_1470(2),
      R => '0'
    );
\inputBuf_511_V_83_fu_1470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203811012_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_83_fu_1470(3),
      R => '0'
    );
\inputBuf_511_V_84_fu_1474[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203821015_out
    );
\inputBuf_511_V_84_fu_1474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203821015_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_84_fu_1474(0),
      R => '0'
    );
\inputBuf_511_V_84_fu_1474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203821015_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_84_fu_1474(1),
      R => '0'
    );
\inputBuf_511_V_84_fu_1474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203821015_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_84_fu_1474(2),
      R => '0'
    );
\inputBuf_511_V_84_fu_1474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203821015_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_84_fu_1474(3),
      R => '0'
    );
\inputBuf_511_V_85_fu_1478[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203831018_out
    );
\inputBuf_511_V_85_fu_1478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203831018_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_85_fu_1478(0),
      R => '0'
    );
\inputBuf_511_V_85_fu_1478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203831018_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_85_fu_1478(1),
      R => '0'
    );
\inputBuf_511_V_85_fu_1478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203831018_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_85_fu_1478(2),
      R => '0'
    );
\inputBuf_511_V_85_fu_1478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203831018_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_85_fu_1478(3),
      R => '0'
    );
\inputBuf_511_V_86_fu_1482[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203841021_out
    );
\inputBuf_511_V_86_fu_1482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203841021_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_86_fu_1482(0),
      R => '0'
    );
\inputBuf_511_V_86_fu_1482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203841021_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_86_fu_1482(1),
      R => '0'
    );
\inputBuf_511_V_86_fu_1482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203841021_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_86_fu_1482(2),
      R => '0'
    );
\inputBuf_511_V_86_fu_1482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203841021_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_86_fu_1482(3),
      R => '0'
    );
\inputBuf_511_V_87_fu_1486[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_82_fu_1466[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203851024_out
    );
\inputBuf_511_V_87_fu_1486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203851024_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_87_fu_1486(0),
      R => '0'
    );
\inputBuf_511_V_87_fu_1486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203851024_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_87_fu_1486(1),
      R => '0'
    );
\inputBuf_511_V_87_fu_1486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203851024_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_87_fu_1486(2),
      R => '0'
    );
\inputBuf_511_V_87_fu_1486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203851024_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_87_fu_1486(3),
      R => '0'
    );
\inputBuf_511_V_88_fu_1490[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203861027_out
    );
\inputBuf_511_V_88_fu_1490[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(8),
      I1 => sf_1_fu_1134_reg(7),
      I2 => sf_1_fu_1134_reg(6),
      I3 => sf_1_fu_1134_reg(5),
      I4 => sf_1_fu_1134_reg(4),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\
    );
\inputBuf_511_V_88_fu_1490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203861027_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_88_fu_1490(0),
      R => '0'
    );
\inputBuf_511_V_88_fu_1490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203861027_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_88_fu_1490(1),
      R => '0'
    );
\inputBuf_511_V_88_fu_1490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203861027_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_88_fu_1490(2),
      R => '0'
    );
\inputBuf_511_V_88_fu_1490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203861027_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_88_fu_1490(3),
      R => '0'
    );
\inputBuf_511_V_89_fu_1494[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203871030_out
    );
\inputBuf_511_V_89_fu_1494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203871030_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_89_fu_1494(0),
      R => '0'
    );
\inputBuf_511_V_89_fu_1494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203871030_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_89_fu_1494(1),
      R => '0'
    );
\inputBuf_511_V_89_fu_1494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203871030_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_89_fu_1494(2),
      R => '0'
    );
\inputBuf_511_V_89_fu_1494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203871030_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_89_fu_1494(3),
      R => '0'
    );
\inputBuf_511_V_8_fu_1170[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I3 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220190439_out
    );
\inputBuf_511_V_8_fu_1170[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(6),
      I1 => sf_1_fu_1134_reg(8),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(4),
      I4 => sf_1_fu_1134_reg(5),
      I5 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      O => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\
    );
\inputBuf_511_V_8_fu_1170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220190439_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_8_fu_1170(0),
      R => '0'
    );
\inputBuf_511_V_8_fu_1170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220190439_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_8_fu_1170(1),
      R => '0'
    );
\inputBuf_511_V_8_fu_1170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220190439_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_8_fu_1170(2),
      R => '0'
    );
\inputBuf_511_V_8_fu_1170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220190439_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_8_fu_1170(3),
      R => '0'
    );
\inputBuf_511_V_90_fu_1498[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203881033_out
    );
\inputBuf_511_V_90_fu_1498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203881033_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_90_fu_1498(0),
      R => '0'
    );
\inputBuf_511_V_90_fu_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203881033_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_90_fu_1498(1),
      R => '0'
    );
\inputBuf_511_V_90_fu_1498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203881033_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_90_fu_1498(2),
      R => '0'
    );
\inputBuf_511_V_90_fu_1498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203881033_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_90_fu_1498(3),
      R => '0'
    );
\inputBuf_511_V_91_fu_1502[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203891036_out
    );
\inputBuf_511_V_91_fu_1502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203891036_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_91_fu_1502(0),
      R => '0'
    );
\inputBuf_511_V_91_fu_1502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203891036_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_91_fu_1502(1),
      R => '0'
    );
\inputBuf_511_V_91_fu_1502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203891036_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_91_fu_1502(2),
      R => '0'
    );
\inputBuf_511_V_91_fu_1502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203891036_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_91_fu_1502(3),
      R => '0'
    );
\inputBuf_511_V_92_fu_1506[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203901039_out
    );
\inputBuf_511_V_92_fu_1506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203901039_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_92_fu_1506(0),
      R => '0'
    );
\inputBuf_511_V_92_fu_1506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203901039_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_92_fu_1506(1),
      R => '0'
    );
\inputBuf_511_V_92_fu_1506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203901039_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_92_fu_1506(2),
      R => '0'
    );
\inputBuf_511_V_92_fu_1506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203901039_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_92_fu_1506(3),
      R => '0'
    );
\inputBuf_511_V_93_fu_1510[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      I3 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203911042_out
    );
\inputBuf_511_V_93_fu_1510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203911042_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_93_fu_1510(0),
      R => '0'
    );
\inputBuf_511_V_93_fu_1510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203911042_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_93_fu_1510(1),
      R => '0'
    );
\inputBuf_511_V_93_fu_1510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203911042_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_93_fu_1510(2),
      R => '0'
    );
\inputBuf_511_V_93_fu_1510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203911042_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_93_fu_1510(3),
      R => '0'
    );
\inputBuf_511_V_94_fu_1514[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_6_fu_1162[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203921045_out
    );
\inputBuf_511_V_94_fu_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203921045_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_94_fu_1514(0),
      R => '0'
    );
\inputBuf_511_V_94_fu_1514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203921045_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_94_fu_1514(1),
      R => '0'
    );
\inputBuf_511_V_94_fu_1514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203921045_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_94_fu_1514(2),
      R => '0'
    );
\inputBuf_511_V_94_fu_1514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203921045_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_94_fu_1514(3),
      R => '0'
    );
\inputBuf_511_V_95_fu_1518[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inputBuf_511_V_7_fu_1166[3]_i_2_n_1\,
      I1 => \inputBuf_511_V_88_fu_1490[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203931048_out
    );
\inputBuf_511_V_95_fu_1518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203931048_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_95_fu_1518(0),
      R => '0'
    );
\inputBuf_511_V_95_fu_1518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203931048_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_95_fu_1518(1),
      R => '0'
    );
\inputBuf_511_V_95_fu_1518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203931048_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_95_fu_1518(2),
      R => '0'
    );
\inputBuf_511_V_95_fu_1518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203931048_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_95_fu_1518(3),
      R => '0'
    );
\inputBuf_511_V_96_fu_1522[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \inputBuf_511_V_32_fu_1266[3]_i_2_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203941051_out
    );
\inputBuf_511_V_96_fu_1522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203941051_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_96_fu_1522(0),
      R => '0'
    );
\inputBuf_511_V_96_fu_1522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203941051_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_96_fu_1522(1),
      R => '0'
    );
\inputBuf_511_V_96_fu_1522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203941051_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_96_fu_1522(2),
      R => '0'
    );
\inputBuf_511_V_96_fu_1522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203941051_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_96_fu_1522(3),
      R => '0'
    );
\inputBuf_511_V_97_fu_1526[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I4 => \inputBuf_511_V_97_fu_1526[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203951054_out
    );
\inputBuf_511_V_97_fu_1526[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => sf_1_fu_1134_reg(4),
      I1 => sf_1_fu_1134_reg(5),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(6),
      O => \inputBuf_511_V_97_fu_1526[3]_i_2_n_1\
    );
\inputBuf_511_V_97_fu_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203951054_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_97_fu_1526(0),
      R => '0'
    );
\inputBuf_511_V_97_fu_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203951054_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_97_fu_1526(1),
      R => '0'
    );
\inputBuf_511_V_97_fu_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203951054_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_97_fu_1526(2),
      R => '0'
    );
\inputBuf_511_V_97_fu_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203951054_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_97_fu_1526(3),
      R => '0'
    );
\inputBuf_511_V_98_fu_1530[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I2 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      I3 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203961057_out
    );
\inputBuf_511_V_98_fu_1530[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(7),
      I3 => sf_1_fu_1134_reg(8),
      I4 => sf_1_fu_1134_reg(5),
      I5 => sf_1_fu_1134_reg(4),
      O => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\
    );
\inputBuf_511_V_98_fu_1530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203961057_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_98_fu_1530(0),
      R => '0'
    );
\inputBuf_511_V_98_fu_1530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203961057_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_98_fu_1530(1),
      R => '0'
    );
\inputBuf_511_V_98_fu_1530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203961057_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_98_fu_1530(2),
      R => '0'
    );
\inputBuf_511_V_98_fu_1530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203961057_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_98_fu_1530(3),
      R => '0'
    );
\inputBuf_511_V_99_fu_1534[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      I1 => \inputBuf_511_V_98_fu_1530[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      I4 => sf_1_fu_1134_reg(0),
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203971060_out
    );
\inputBuf_511_V_99_fu_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203971060_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(0),
      Q => inputBuf_511_V_99_fu_1534(0),
      R => '0'
    );
\inputBuf_511_V_99_fu_1534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203971060_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(1),
      Q => inputBuf_511_V_99_fu_1534(1),
      R => '0'
    );
\inputBuf_511_V_99_fu_1534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203971060_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(2),
      Q => inputBuf_511_V_99_fu_1534(2),
      R => '0'
    );
\inputBuf_511_V_99_fu_1534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_32203971060_out,
      D => \inputBuf_511_V_126_fu_1642_reg[3]_0\(3),
      Q => inputBuf_511_V_99_fu_1534(3),
      R => '0'
    );
\inputBuf_511_V_9_fu_1174[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      I1 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I2 => \inputBuf_511_V_1_fu_1142[3]_i_2_n_1\,
      I3 => \inputBuf_511_V_8_fu_1170[3]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220201472_out
    );
\inputBuf_511_V_9_fu_1174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220201472_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_9_fu_1174(0),
      R => '0'
    );
\inputBuf_511_V_9_fu_1174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220201472_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_9_fu_1174(1),
      R => '0'
    );
\inputBuf_511_V_9_fu_1174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220201472_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_9_fu_1174(2),
      R => '0'
    );
\inputBuf_511_V_9_fu_1174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220201472_out,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_9_fu_1174(3),
      R => '0'
    );
\inputBuf_511_V_fu_1138[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      I1 => \inputBuf_511_V_fu_1138[3]_i_2_n_1\,
      I2 => \sf_1_fu_1134_reg[2]_rep_n_1\,
      I3 => \inputBuf_511_V_fu_1138[3]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220101
    );
\inputBuf_511_V_fu_1138[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      I1 => \^grp_matrix_vector_activa_fu_28_in_v_v_tready\,
      O => \inputBuf_511_V_fu_1138[3]_i_2_n_1\
    );
\inputBuf_511_V_fu_1138[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sf_1_fu_1134_reg[3]_rep_n_1\,
      I1 => sf_1_fu_1134_reg(6),
      I2 => sf_1_fu_1134_reg(8),
      I3 => sf_1_fu_1134_reg(7),
      I4 => sf_1_fu_1134_reg(4),
      I5 => sf_1_fu_1134_reg(5),
      O => \inputBuf_511_V_fu_1138[3]_i_3_n_1\
    );
\inputBuf_511_V_fu_1138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220101,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(0),
      Q => inputBuf_511_V_fu_1138(0),
      R => '0'
    );
\inputBuf_511_V_fu_1138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220101,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(1),
      Q => inputBuf_511_V_fu_1138(1),
      R => '0'
    );
\inputBuf_511_V_fu_1138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220101,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(2),
      Q => inputBuf_511_V_fu_1138(2),
      R => '0'
    );
\inputBuf_511_V_fu_1138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220101,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_0\(3),
      Q => inputBuf_511_V_fu_1138(3),
      R => '0'
    );
\ireg[107]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_fu_9556_p3(10)
    );
\ireg[107]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_fu_9556_p3(9)
    );
\ireg[107]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_fu_9556_p3(8)
    );
\ireg[107]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_6_V_1_fu_1130_reg(11),
      O => \ireg[107]_i_6_n_1\
    );
\ireg[107]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_6_V_1_fu_1130_reg(10),
      O => \ireg[107]_i_7_n_1\
    );
\ireg[107]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_6_V_1_fu_1130_reg(9),
      O => \ireg[107]_i_8_n_1\
    );
\ireg[111]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_6_V_1_fu_1130_reg(14),
      O => \ireg[111]_i_2_n_1\
    );
\ireg[111]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_fu_9556_p3(12)
    );
\ireg[111]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_fu_9556_p3(11)
    );
\ireg[111]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(15),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_6_V_1_fu_1130_reg(14),
      O => \ireg[111]_i_5_n_1\
    );
\ireg[111]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(13),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_6_V_1_fu_1130_reg(14),
      O => \ireg[111]_i_6_n_1\
    );
\ireg[111]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_6_V_1_fu_1130_reg(13),
      O => \ireg[111]_i_7_n_1\
    );
\ireg[111]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_6_V_1_fu_1130_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_6_V_1_fu_1130_reg(12),
      O => \ireg[111]_i_8_n_1\
    );
\ireg[112]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_1,
      I1 => icmp_ln289_reg_13510,
      I2 => \icmp_ln289_reg_13510[0]_i_4_n_1\,
      O => \^grp_matrix_vector_activa_fu_28_out_v_v_tvalid\
    );
\ireg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(10),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_6_fu_9598_p3(10)
    );
\ireg[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(9),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_6_fu_9598_p3(9)
    );
\ireg[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(8),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_6_fu_9598_p3(8)
    );
\ireg[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(10),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_0_V_1_fu_1106_reg(11),
      O => \ireg[11]_i_6_n_1\
    );
\ireg[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(9),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_0_V_1_fu_1106_reg(10),
      O => \ireg[11]_i_7_n_1\
    );
\ireg[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(8),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_0_V_1_fu_1106_reg(9),
      O => \ireg[11]_i_8_n_1\
    );
\ireg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_0_V_1_fu_1106_reg(14),
      O => \ireg[15]_i_2_n_1\
    );
\ireg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(12),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_6_fu_9598_p3(12)
    );
\ireg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(11),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_6_fu_9598_p3(11)
    );
\ireg[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(15),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_0_V_1_fu_1106_reg(14),
      O => \ireg[15]_i_5_n_1\
    );
\ireg[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(13),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_0_V_1_fu_1106_reg(14),
      O => \ireg[15]_i_6_n_1\
    );
\ireg[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(12),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_0_V_1_fu_1106_reg(13),
      O => \ireg[15]_i_7_n_1\
    );
\ireg[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_0_V_1_fu_1106_reg(11),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_0_V_1_fu_1106_reg(12),
      O => \ireg[15]_i_8_n_1\
    );
\ireg[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_1_V_reg_13469(0),
      O => mul_ln1352_1_fu_9631_p2(0)
    );
\ireg[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBBB444B444B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_1_V_1_fu_1110_reg(1),
      I2 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I3 => w_m_weights_1_V_reg_13469(1),
      I4 => w_m_weights_1_V_reg_13469(0),
      I5 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      O => \ireg[19]_i_5_n_1\
    );
\ireg[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_1_V_1_fu_1110_reg(0),
      I2 => w_m_weights_1_V_reg_13469(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => \ireg[19]_i_6_n_1\
    );
\ireg[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(10),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_5_fu_9591_p3(10)
    );
\ireg[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(9),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_5_fu_9591_p3(9)
    );
\ireg[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(8),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_5_fu_9591_p3(8)
    );
\ireg[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(10),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_1_V_1_fu_1110_reg(11),
      O => \ireg[27]_i_6_n_1\
    );
\ireg[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(9),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_1_V_1_fu_1110_reg(10),
      O => \ireg[27]_i_7_n_1\
    );
\ireg[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(8),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_1_V_1_fu_1110_reg(9),
      O => \ireg[27]_i_8_n_1\
    );
\ireg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_1_V_1_fu_1110_reg(14),
      O => \ireg[31]_i_2_n_1\
    );
\ireg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(12),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_5_fu_9591_p3(12)
    );
\ireg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(11),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_5_fu_9591_p3(11)
    );
\ireg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(15),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_1_V_1_fu_1110_reg(14),
      O => \ireg[31]_i_5_n_1\
    );
\ireg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(13),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_1_V_1_fu_1110_reg(14),
      O => \ireg[31]_i_6_n_1\
    );
\ireg[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(12),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_1_V_1_fu_1110_reg(13),
      O => \ireg[31]_i_7_n_1\
    );
\ireg[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_1_V_1_fu_1110_reg(11),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_1_V_1_fu_1110_reg(12),
      O => \ireg[31]_i_8_n_1\
    );
\ireg[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_2_V_reg_13474(0),
      O => mul_ln1352_2_fu_9650_p2(0)
    );
\ireg[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBBB444B444B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_2_V_1_fu_1114_reg(1),
      I2 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I3 => w_m_weights_2_V_reg_13474(1),
      I4 => w_m_weights_2_V_reg_13474(0),
      I5 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      O => \ireg[35]_i_5_n_1\
    );
\ireg[35]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_2_V_1_fu_1114_reg(0),
      I2 => w_m_weights_2_V_reg_13474(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => \ireg[35]_i_6_n_1\
    );
\ireg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => trunc_ln647_reg_13464(0),
      O => mul_ln1352_fu_9612_p2(0)
    );
\ireg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBBB444B444B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_0_V_1_fu_1106_reg(1),
      I2 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I3 => trunc_ln647_reg_13464(1),
      I4 => trunc_ln647_reg_13464(0),
      I5 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      O => \ireg[3]_i_5_n_1\
    );
\ireg[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_0_V_1_fu_1106_reg(0),
      I2 => trunc_ln647_reg_13464(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => \ireg[3]_i_6_n_1\
    );
\ireg[43]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(10),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_4_fu_9584_p3(10)
    );
\ireg[43]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(9),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_4_fu_9584_p3(9)
    );
\ireg[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(8),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_4_fu_9584_p3(8)
    );
\ireg[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(10),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_2_V_1_fu_1114_reg(11),
      O => \ireg[43]_i_6_n_1\
    );
\ireg[43]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(9),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_2_V_1_fu_1114_reg(10),
      O => \ireg[43]_i_7_n_1\
    );
\ireg[43]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(8),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_2_V_1_fu_1114_reg(9),
      O => \ireg[43]_i_8_n_1\
    );
\ireg[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I1 => accu_0_2_V_1_fu_1114_reg(14),
      O => \ireg[47]_i_2_n_1\
    );
\ireg[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(12),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_4_fu_9584_p3(12)
    );
\ireg[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(11),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      O => select_ln271_4_fu_9584_p3(11)
    );
\ireg[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(15),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_2_V_1_fu_1114_reg(14),
      O => \ireg[47]_i_5_n_1\
    );
\ireg[47]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(13),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_2_V_1_fu_1114_reg(14),
      O => \ireg[47]_i_6_n_1\
    );
\ireg[47]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(12),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_2_V_1_fu_1114_reg(13),
      O => \ireg[47]_i_7_n_1\
    );
\ireg[47]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_2_V_1_fu_1114_reg(11),
      I1 => \icmp_ln271_reg_13499_reg[0]_rep_n_1\,
      I2 => accu_0_2_V_1_fu_1114_reg(12),
      O => \ireg[47]_i_8_n_1\
    );
\ireg[51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_3_V_reg_13479(0),
      O => mul_ln1352_3_fu_9669_p2(0)
    );
\ireg[51]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBBB444B444B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_3_V_1_fu_1118_reg(1),
      I2 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I3 => w_m_weights_3_V_reg_13479(1),
      I4 => w_m_weights_3_V_reg_13479(0),
      I5 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      O => \ireg[51]_i_5_n_1\
    );
\ireg[51]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_3_V_1_fu_1118_reg(0),
      I2 => w_m_weights_3_V_reg_13479(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => \ireg[51]_i_6_n_1\
    );
\ireg[59]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_3_fu_9577_p3(10)
    );
\ireg[59]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_3_fu_9577_p3(9)
    );
\ireg[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_3_fu_9577_p3(8)
    );
\ireg[59]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_3_V_1_fu_1118_reg(11),
      O => \ireg[59]_i_6_n_1\
    );
\ireg[59]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_3_V_1_fu_1118_reg(10),
      O => \ireg[59]_i_7_n_1\
    );
\ireg[59]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_3_V_1_fu_1118_reg(9),
      O => \ireg[59]_i_8_n_1\
    );
\ireg[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_3_V_1_fu_1118_reg(14),
      O => \ireg[63]_i_2_n_1\
    );
\ireg[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_3_fu_9577_p3(12)
    );
\ireg[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_3_fu_9577_p3(11)
    );
\ireg[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(15),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_3_V_1_fu_1118_reg(14),
      O => \ireg[63]_i_5_n_1\
    );
\ireg[63]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(13),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_3_V_1_fu_1118_reg(14),
      O => \ireg[63]_i_6_n_1\
    );
\ireg[63]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_3_V_1_fu_1118_reg(13),
      O => \ireg[63]_i_7_n_1\
    );
\ireg[63]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_3_V_1_fu_1118_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_3_V_1_fu_1118_reg(12),
      O => \ireg[63]_i_8_n_1\
    );
\ireg[67]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_4_V_reg_13484(0),
      O => mul_ln1352_4_fu_9688_p2(0)
    );
\ireg[67]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBBB444B444B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_4_V_1_fu_1122_reg(1),
      I2 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I3 => w_m_weights_4_V_reg_13484(1),
      I4 => w_m_weights_4_V_reg_13484(0),
      I5 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      O => \ireg[67]_i_5_n_1\
    );
\ireg[67]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_4_V_1_fu_1122_reg(0),
      I2 => w_m_weights_4_V_reg_13484(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => \ireg[67]_i_6_n_1\
    );
\ireg[75]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_2_fu_9570_p3(10)
    );
\ireg[75]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_2_fu_9570_p3(9)
    );
\ireg[75]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_2_fu_9570_p3(8)
    );
\ireg[75]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_4_V_1_fu_1122_reg(11),
      O => \ireg[75]_i_6_n_1\
    );
\ireg[75]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_4_V_1_fu_1122_reg(10),
      O => \ireg[75]_i_7_n_1\
    );
\ireg[75]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_4_V_1_fu_1122_reg(9),
      O => \ireg[75]_i_8_n_1\
    );
\ireg[79]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_4_V_1_fu_1122_reg(14),
      O => \ireg[79]_i_2_n_1\
    );
\ireg[79]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_2_fu_9570_p3(12)
    );
\ireg[79]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_2_fu_9570_p3(11)
    );
\ireg[79]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(15),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_4_V_1_fu_1122_reg(14),
      O => \ireg[79]_i_5_n_1\
    );
\ireg[79]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(13),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_4_V_1_fu_1122_reg(14),
      O => \ireg[79]_i_6_n_1\
    );
\ireg[79]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_4_V_1_fu_1122_reg(13),
      O => \ireg[79]_i_7_n_1\
    );
\ireg[79]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_4_V_1_fu_1122_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_4_V_1_fu_1122_reg(12),
      O => \ireg[79]_i_8_n_1\
    );
\ireg[83]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_5_V_reg_13489(0),
      O => mul_ln1352_5_fu_9707_p2(0)
    );
\ireg[83]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBBB444B444B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_5_V_1_fu_1126_reg(1),
      I2 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I3 => w_m_weights_5_V_reg_13489(1),
      I4 => w_m_weights_5_V_reg_13489(0),
      I5 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      O => \ireg[83]_i_5_n_1\
    );
\ireg[83]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_5_V_1_fu_1126_reg(0),
      I2 => w_m_weights_5_V_reg_13489(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => \ireg[83]_i_6_n_1\
    );
\ireg[91]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_1_fu_9563_p3(10)
    );
\ireg[91]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_1_fu_9563_p3(9)
    );
\ireg[91]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_1_fu_9563_p3(8)
    );
\ireg[91]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(10),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_5_V_1_fu_1126_reg(11),
      O => \ireg[91]_i_6_n_1\
    );
\ireg[91]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(9),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_5_V_1_fu_1126_reg(10),
      O => \ireg[91]_i_7_n_1\
    );
\ireg[91]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(8),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_5_V_1_fu_1126_reg(9),
      O => \ireg[91]_i_8_n_1\
    );
\ireg[95]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_5_V_1_fu_1126_reg(14),
      O => \ireg[95]_i_2_n_1\
    );
\ireg[95]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_1_fu_9563_p3(12)
    );
\ireg[95]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      O => select_ln271_1_fu_9563_p3(11)
    );
\ireg[95]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(15),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_5_V_1_fu_1126_reg(14),
      O => \ireg[95]_i_5_n_1\
    );
\ireg[95]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(13),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_5_V_1_fu_1126_reg(14),
      O => \ireg[95]_i_6_n_1\
    );
\ireg[95]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(12),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_5_V_1_fu_1126_reg(13),
      O => \ireg[95]_i_7_n_1\
    );
\ireg[95]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_0_5_V_1_fu_1126_reg(11),
      I1 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I2 => accu_0_5_V_1_fu_1126_reg(12),
      O => \ireg[95]_i_8_n_1\
    );
\ireg[99]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I1 => w_m_weights_6_V_reg_13494(0),
      O => mul_ln1352_6_fu_9726_p2(0)
    );
\ireg[99]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBBB444B444B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_6_V_1_fu_1130_reg(1),
      I2 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      I3 => w_m_weights_6_V_reg_13494(1),
      I4 => w_m_weights_6_V_reg_13494(0),
      I5 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(1),
      O => \ireg[99]_i_5_n_1\
    );
\ireg[99]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \icmp_ln271_reg_13499_reg_n_1_[0]\,
      I1 => accu_0_6_V_1_fu_1130_reg(0),
      I2 => w_m_weights_6_V_reg_13494(0),
      I3 => ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220(0),
      O => \ireg[99]_i_6_n_1\
    );
\nf_0_fu_3186[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I2 => icmp_ln289_fu_9502_p2,
      I3 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      O => nf_0_fu_3186
    );
\nf_0_fu_3186[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      I1 => icmp_ln289_fu_9502_p2,
      O => nf_0_fu_31860
    );
\nf_0_fu_3186[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nf_0_fu_3186_reg(0),
      I1 => \ap_phi_reg_pp0_iter1_p_Val2_s_reg_3220[3]_i_4_n_1\,
      O => \nf_0_fu_3186[0]_i_4_n_1\
    );
\nf_0_fu_3186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[0]_i_3_n_8\,
      Q => nf_0_fu_3186_reg(0),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_0_fu_3186_reg[0]_i_3_n_1\,
      CO(2) => \nf_0_fu_3186_reg[0]_i_3_n_2\,
      CO(1) => \nf_0_fu_3186_reg[0]_i_3_n_3\,
      CO(0) => \nf_0_fu_3186_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => nf_0_fu_3186_reg(0),
      O(3) => \nf_0_fu_3186_reg[0]_i_3_n_5\,
      O(2) => \nf_0_fu_3186_reg[0]_i_3_n_6\,
      O(1) => \nf_0_fu_3186_reg[0]_i_3_n_7\,
      O(0) => \nf_0_fu_3186_reg[0]_i_3_n_8\,
      S(3 downto 1) => nf_0_fu_3186_reg(3 downto 1),
      S(0) => \nf_0_fu_3186[0]_i_4_n_1\
    );
\nf_0_fu_3186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[8]_i_1_n_6\,
      Q => nf_0_fu_3186_reg(10),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[8]_i_1_n_5\,
      Q => nf_0_fu_3186_reg(11),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[12]_i_1_n_8\,
      Q => nf_0_fu_3186_reg(12),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_0_fu_3186_reg[8]_i_1_n_1\,
      CO(3) => \nf_0_fu_3186_reg[12]_i_1_n_1\,
      CO(2) => \nf_0_fu_3186_reg[12]_i_1_n_2\,
      CO(1) => \nf_0_fu_3186_reg[12]_i_1_n_3\,
      CO(0) => \nf_0_fu_3186_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_0_fu_3186_reg[12]_i_1_n_5\,
      O(2) => \nf_0_fu_3186_reg[12]_i_1_n_6\,
      O(1) => \nf_0_fu_3186_reg[12]_i_1_n_7\,
      O(0) => \nf_0_fu_3186_reg[12]_i_1_n_8\,
      S(3 downto 0) => nf_0_fu_3186_reg(15 downto 12)
    );
\nf_0_fu_3186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[12]_i_1_n_7\,
      Q => nf_0_fu_3186_reg(13),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[12]_i_1_n_6\,
      Q => nf_0_fu_3186_reg(14),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[12]_i_1_n_5\,
      Q => nf_0_fu_3186_reg(15),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[16]_i_1_n_8\,
      Q => nf_0_fu_3186_reg(16),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_0_fu_3186_reg[12]_i_1_n_1\,
      CO(3) => \nf_0_fu_3186_reg[16]_i_1_n_1\,
      CO(2) => \nf_0_fu_3186_reg[16]_i_1_n_2\,
      CO(1) => \nf_0_fu_3186_reg[16]_i_1_n_3\,
      CO(0) => \nf_0_fu_3186_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_0_fu_3186_reg[16]_i_1_n_5\,
      O(2) => \nf_0_fu_3186_reg[16]_i_1_n_6\,
      O(1) => \nf_0_fu_3186_reg[16]_i_1_n_7\,
      O(0) => \nf_0_fu_3186_reg[16]_i_1_n_8\,
      S(3 downto 0) => nf_0_fu_3186_reg(19 downto 16)
    );
\nf_0_fu_3186_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[16]_i_1_n_7\,
      Q => nf_0_fu_3186_reg(17),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[16]_i_1_n_6\,
      Q => nf_0_fu_3186_reg(18),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[16]_i_1_n_5\,
      Q => nf_0_fu_3186_reg(19),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[0]_i_3_n_7\,
      Q => nf_0_fu_3186_reg(1),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[20]_i_1_n_8\,
      Q => nf_0_fu_3186_reg(20),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_0_fu_3186_reg[16]_i_1_n_1\,
      CO(3) => \nf_0_fu_3186_reg[20]_i_1_n_1\,
      CO(2) => \nf_0_fu_3186_reg[20]_i_1_n_2\,
      CO(1) => \nf_0_fu_3186_reg[20]_i_1_n_3\,
      CO(0) => \nf_0_fu_3186_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_0_fu_3186_reg[20]_i_1_n_5\,
      O(2) => \nf_0_fu_3186_reg[20]_i_1_n_6\,
      O(1) => \nf_0_fu_3186_reg[20]_i_1_n_7\,
      O(0) => \nf_0_fu_3186_reg[20]_i_1_n_8\,
      S(3 downto 0) => nf_0_fu_3186_reg(23 downto 20)
    );
\nf_0_fu_3186_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[20]_i_1_n_7\,
      Q => nf_0_fu_3186_reg(21),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[20]_i_1_n_6\,
      Q => nf_0_fu_3186_reg(22),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[20]_i_1_n_5\,
      Q => nf_0_fu_3186_reg(23),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[24]_i_1_n_8\,
      Q => nf_0_fu_3186_reg(24),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_0_fu_3186_reg[20]_i_1_n_1\,
      CO(3) => \nf_0_fu_3186_reg[24]_i_1_n_1\,
      CO(2) => \nf_0_fu_3186_reg[24]_i_1_n_2\,
      CO(1) => \nf_0_fu_3186_reg[24]_i_1_n_3\,
      CO(0) => \nf_0_fu_3186_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_0_fu_3186_reg[24]_i_1_n_5\,
      O(2) => \nf_0_fu_3186_reg[24]_i_1_n_6\,
      O(1) => \nf_0_fu_3186_reg[24]_i_1_n_7\,
      O(0) => \nf_0_fu_3186_reg[24]_i_1_n_8\,
      S(3 downto 0) => nf_0_fu_3186_reg(27 downto 24)
    );
\nf_0_fu_3186_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[24]_i_1_n_7\,
      Q => nf_0_fu_3186_reg(25),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[24]_i_1_n_6\,
      Q => nf_0_fu_3186_reg(26),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[24]_i_1_n_5\,
      Q => nf_0_fu_3186_reg(27),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[28]_i_1_n_8\,
      Q => nf_0_fu_3186_reg(28),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_0_fu_3186_reg[24]_i_1_n_1\,
      CO(3) => \NLW_nf_0_fu_3186_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \nf_0_fu_3186_reg[28]_i_1_n_2\,
      CO(1) => \nf_0_fu_3186_reg[28]_i_1_n_3\,
      CO(0) => \nf_0_fu_3186_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_0_fu_3186_reg[28]_i_1_n_5\,
      O(2) => \nf_0_fu_3186_reg[28]_i_1_n_6\,
      O(1) => \nf_0_fu_3186_reg[28]_i_1_n_7\,
      O(0) => \nf_0_fu_3186_reg[28]_i_1_n_8\,
      S(3 downto 0) => nf_0_fu_3186_reg(31 downto 28)
    );
\nf_0_fu_3186_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[28]_i_1_n_7\,
      Q => nf_0_fu_3186_reg(29),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[0]_i_3_n_6\,
      Q => nf_0_fu_3186_reg(2),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[28]_i_1_n_6\,
      Q => nf_0_fu_3186_reg(30),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[28]_i_1_n_5\,
      Q => nf_0_fu_3186_reg(31),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[0]_i_3_n_5\,
      Q => nf_0_fu_3186_reg(3),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[4]_i_1_n_8\,
      Q => nf_0_fu_3186_reg(4),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_0_fu_3186_reg[0]_i_3_n_1\,
      CO(3) => \nf_0_fu_3186_reg[4]_i_1_n_1\,
      CO(2) => \nf_0_fu_3186_reg[4]_i_1_n_2\,
      CO(1) => \nf_0_fu_3186_reg[4]_i_1_n_3\,
      CO(0) => \nf_0_fu_3186_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_0_fu_3186_reg[4]_i_1_n_5\,
      O(2) => \nf_0_fu_3186_reg[4]_i_1_n_6\,
      O(1) => \nf_0_fu_3186_reg[4]_i_1_n_7\,
      O(0) => \nf_0_fu_3186_reg[4]_i_1_n_8\,
      S(3 downto 0) => nf_0_fu_3186_reg(7 downto 4)
    );
\nf_0_fu_3186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[4]_i_1_n_7\,
      Q => nf_0_fu_3186_reg(5),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[4]_i_1_n_6\,
      Q => nf_0_fu_3186_reg(6),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[4]_i_1_n_5\,
      Q => nf_0_fu_3186_reg(7),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[8]_i_1_n_8\,
      Q => nf_0_fu_3186_reg(8),
      R => nf_0_fu_3186
    );
\nf_0_fu_3186_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_0_fu_3186_reg[4]_i_1_n_1\,
      CO(3) => \nf_0_fu_3186_reg[8]_i_1_n_1\,
      CO(2) => \nf_0_fu_3186_reg[8]_i_1_n_2\,
      CO(1) => \nf_0_fu_3186_reg[8]_i_1_n_3\,
      CO(0) => \nf_0_fu_3186_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_0_fu_3186_reg[8]_i_1_n_5\,
      O(2) => \nf_0_fu_3186_reg[8]_i_1_n_6\,
      O(1) => \nf_0_fu_3186_reg[8]_i_1_n_7\,
      O(0) => \nf_0_fu_3186_reg[8]_i_1_n_8\,
      S(3 downto 0) => nf_0_fu_3186_reg(11 downto 8)
    );
\nf_0_fu_3186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_0_fu_31860,
      D => \nf_0_fu_3186_reg[8]_i_1_n_7\,
      Q => nf_0_fu_3186_reg(9),
      R => nf_0_fu_3186
    );
\odata[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_out_v_v_tvalid\,
      I1 => \odata_reg[112]\(0),
      O => \ireg_reg[112]\(0)
    );
\sf_1_fu_1134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => icmp_ln289_fu_9502_p2,
      I1 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      I2 => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      O => sf_1_fu_1134
    );
\sf_1_fu_1134[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_28_weight_v_v_tready\,
      I1 => icmp_ln289_fu_9502_p2,
      O => sf_1_fu_11340
    );
\sf_1_fu_1134[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_1_fu_1134_reg(0),
      O => sf_fu_9496_p2(0)
    );
\sf_1_fu_1134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_8\,
      Q => sf_1_fu_1134_reg(0),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_1_fu_1134_reg[0]_i_3_n_1\,
      CO(2) => \sf_1_fu_1134_reg[0]_i_3_n_2\,
      CO(1) => \sf_1_fu_1134_reg[0]_i_3_n_3\,
      CO(0) => \sf_1_fu_1134_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sf_1_fu_1134_reg[0]_i_3_n_5\,
      O(2) => \sf_1_fu_1134_reg[0]_i_3_n_6\,
      O(1) => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      O(0) => \sf_1_fu_1134_reg[0]_i_3_n_8\,
      S(3) => \sf_1_fu_1134_reg[3]_rep_n_1\,
      S(2 downto 1) => sf_1_fu_1134_reg(2 downto 1),
      S(0) => sf_fu_9496_p2(0)
    );
\sf_1_fu_1134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[8]_i_1_n_6\,
      Q => \sf_1_fu_1134_reg__0\(10),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[8]_i_1_n_5\,
      Q => \sf_1_fu_1134_reg__0\(11),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[12]_i_1_n_8\,
      Q => \sf_1_fu_1134_reg__0\(12),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1134_reg[8]_i_1_n_1\,
      CO(3) => \sf_1_fu_1134_reg[12]_i_1_n_1\,
      CO(2) => \sf_1_fu_1134_reg[12]_i_1_n_2\,
      CO(1) => \sf_1_fu_1134_reg[12]_i_1_n_3\,
      CO(0) => \sf_1_fu_1134_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_1134_reg[12]_i_1_n_5\,
      O(2) => \sf_1_fu_1134_reg[12]_i_1_n_6\,
      O(1) => \sf_1_fu_1134_reg[12]_i_1_n_7\,
      O(0) => \sf_1_fu_1134_reg[12]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(15 downto 12)
    );
\sf_1_fu_1134_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[12]_i_1_n_7\,
      Q => \sf_1_fu_1134_reg__0\(13),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[12]_i_1_n_6\,
      Q => \sf_1_fu_1134_reg__0\(14),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[12]_i_1_n_5\,
      Q => \sf_1_fu_1134_reg__0\(15),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[16]_i_1_n_8\,
      Q => \sf_1_fu_1134_reg__0\(16),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1134_reg[12]_i_1_n_1\,
      CO(3) => \sf_1_fu_1134_reg[16]_i_1_n_1\,
      CO(2) => \sf_1_fu_1134_reg[16]_i_1_n_2\,
      CO(1) => \sf_1_fu_1134_reg[16]_i_1_n_3\,
      CO(0) => \sf_1_fu_1134_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_1134_reg[16]_i_1_n_5\,
      O(2) => \sf_1_fu_1134_reg[16]_i_1_n_6\,
      O(1) => \sf_1_fu_1134_reg[16]_i_1_n_7\,
      O(0) => \sf_1_fu_1134_reg[16]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(19 downto 16)
    );
\sf_1_fu_1134_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[16]_i_1_n_7\,
      Q => \sf_1_fu_1134_reg__0\(17),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[16]_i_1_n_6\,
      Q => \sf_1_fu_1134_reg__0\(18),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[16]_i_1_n_5\,
      Q => \sf_1_fu_1134_reg__0\(19),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => sf_1_fu_1134_reg(1),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_1134_reg[1]_rep_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_1134_reg[1]_rep__0_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_1134_reg[1]_rep__1_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_1134_reg[1]_rep__2_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_1134_reg[1]_rep__3_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_1134_reg[1]_rep__4_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_1134_reg[1]_rep__5_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[20]_i_1_n_8\,
      Q => \sf_1_fu_1134_reg__0\(20),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1134_reg[16]_i_1_n_1\,
      CO(3) => \sf_1_fu_1134_reg[20]_i_1_n_1\,
      CO(2) => \sf_1_fu_1134_reg[20]_i_1_n_2\,
      CO(1) => \sf_1_fu_1134_reg[20]_i_1_n_3\,
      CO(0) => \sf_1_fu_1134_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_1134_reg[20]_i_1_n_5\,
      O(2) => \sf_1_fu_1134_reg[20]_i_1_n_6\,
      O(1) => \sf_1_fu_1134_reg[20]_i_1_n_7\,
      O(0) => \sf_1_fu_1134_reg[20]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(23 downto 20)
    );
\sf_1_fu_1134_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[20]_i_1_n_7\,
      Q => \sf_1_fu_1134_reg__0\(21),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[20]_i_1_n_6\,
      Q => \sf_1_fu_1134_reg__0\(22),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[20]_i_1_n_5\,
      Q => \sf_1_fu_1134_reg__0\(23),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[24]_i_1_n_8\,
      Q => \sf_1_fu_1134_reg__0\(24),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1134_reg[20]_i_1_n_1\,
      CO(3) => \sf_1_fu_1134_reg[24]_i_1_n_1\,
      CO(2) => \sf_1_fu_1134_reg[24]_i_1_n_2\,
      CO(1) => \sf_1_fu_1134_reg[24]_i_1_n_3\,
      CO(0) => \sf_1_fu_1134_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_1134_reg[24]_i_1_n_5\,
      O(2) => \sf_1_fu_1134_reg[24]_i_1_n_6\,
      O(1) => \sf_1_fu_1134_reg[24]_i_1_n_7\,
      O(0) => \sf_1_fu_1134_reg[24]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(27 downto 24)
    );
\sf_1_fu_1134_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[24]_i_1_n_7\,
      Q => \sf_1_fu_1134_reg__0\(25),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[24]_i_1_n_6\,
      Q => \sf_1_fu_1134_reg__0\(26),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[24]_i_1_n_5\,
      Q => \sf_1_fu_1134_reg__0\(27),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[28]_i_1_n_8\,
      Q => \sf_1_fu_1134_reg__0\(28),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1134_reg[24]_i_1_n_1\,
      CO(3) => \NLW_sf_1_fu_1134_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sf_1_fu_1134_reg[28]_i_1_n_2\,
      CO(1) => \sf_1_fu_1134_reg[28]_i_1_n_3\,
      CO(0) => \sf_1_fu_1134_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_1134_reg[28]_i_1_n_5\,
      O(2) => \sf_1_fu_1134_reg[28]_i_1_n_6\,
      O(1) => \sf_1_fu_1134_reg[28]_i_1_n_7\,
      O(0) => \sf_1_fu_1134_reg[28]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_1134_reg__0\(31 downto 28)
    );
\sf_1_fu_1134_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[28]_i_1_n_7\,
      Q => \sf_1_fu_1134_reg__0\(29),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_6\,
      Q => sf_1_fu_1134_reg(2),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_1134_reg[2]_rep_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_1134_reg[2]_rep__0_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_1134_reg[2]_rep__1_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_1134_reg[2]_rep__2_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_1134_reg[2]_rep__3_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[28]_i_1_n_6\,
      Q => \sf_1_fu_1134_reg__0\(30),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[28]_i_1_n_5\,
      Q => \sf_1_fu_1134_reg__0\(31),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_5\,
      Q => sf_1_fu_1134_reg(3),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[0]_i_3_n_5\,
      Q => \sf_1_fu_1134_reg[3]_rep_n_1\,
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[4]_i_1_n_8\,
      Q => sf_1_fu_1134_reg(4),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1134_reg[0]_i_3_n_1\,
      CO(3) => \sf_1_fu_1134_reg[4]_i_1_n_1\,
      CO(2) => \sf_1_fu_1134_reg[4]_i_1_n_2\,
      CO(1) => \sf_1_fu_1134_reg[4]_i_1_n_3\,
      CO(0) => \sf_1_fu_1134_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_1134_reg[4]_i_1_n_5\,
      O(2) => \sf_1_fu_1134_reg[4]_i_1_n_6\,
      O(1) => \sf_1_fu_1134_reg[4]_i_1_n_7\,
      O(0) => \sf_1_fu_1134_reg[4]_i_1_n_8\,
      S(3 downto 0) => sf_1_fu_1134_reg(7 downto 4)
    );
\sf_1_fu_1134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[4]_i_1_n_7\,
      Q => sf_1_fu_1134_reg(5),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[4]_i_1_n_6\,
      Q => sf_1_fu_1134_reg(6),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[4]_i_1_n_5\,
      Q => sf_1_fu_1134_reg(7),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[8]_i_1_n_8\,
      Q => sf_1_fu_1134_reg(8),
      R => sf_1_fu_1134
    );
\sf_1_fu_1134_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1134_reg[4]_i_1_n_1\,
      CO(3) => \sf_1_fu_1134_reg[8]_i_1_n_1\,
      CO(2) => \sf_1_fu_1134_reg[8]_i_1_n_2\,
      CO(1) => \sf_1_fu_1134_reg[8]_i_1_n_3\,
      CO(0) => \sf_1_fu_1134_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_1134_reg[8]_i_1_n_5\,
      O(2) => \sf_1_fu_1134_reg[8]_i_1_n_6\,
      O(1) => \sf_1_fu_1134_reg[8]_i_1_n_7\,
      O(0) => \sf_1_fu_1134_reg[8]_i_1_n_8\,
      S(3 downto 1) => \sf_1_fu_1134_reg__0\(11 downto 9),
      S(0) => sf_1_fu_1134_reg(8)
    );
\sf_1_fu_1134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_11340,
      D => \sf_1_fu_1134_reg[8]_i_1_n_7\,
      Q => \sf_1_fu_1134_reg__0\(9),
      R => sf_1_fu_1134
    );
\trunc_ln647_reg_13464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(0),
      Q => trunc_ln647_reg_13464(0),
      R => '0'
    );
\trunc_ln647_reg_13464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(1),
      Q => trunc_ln647_reg_13464(1),
      R => '0'
    );
\trunc_ln647_reg_13464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(2),
      Q => trunc_ln647_reg_13464(2),
      R => '0'
    );
\trunc_ln647_reg_13464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(3),
      Q => trunc_ln647_reg_13464(3),
      R => '0'
    );
\w_m_weights_1_V_reg_13469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(4),
      Q => w_m_weights_1_V_reg_13469(0),
      R => '0'
    );
\w_m_weights_1_V_reg_13469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(5),
      Q => w_m_weights_1_V_reg_13469(1),
      R => '0'
    );
\w_m_weights_1_V_reg_13469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(6),
      Q => w_m_weights_1_V_reg_13469(2),
      R => '0'
    );
\w_m_weights_1_V_reg_13469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(7),
      Q => w_m_weights_1_V_reg_13469(3),
      R => '0'
    );
\w_m_weights_2_V_reg_13474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(8),
      Q => w_m_weights_2_V_reg_13474(0),
      R => '0'
    );
\w_m_weights_2_V_reg_13474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(9),
      Q => w_m_weights_2_V_reg_13474(1),
      R => '0'
    );
\w_m_weights_2_V_reg_13474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(10),
      Q => w_m_weights_2_V_reg_13474(2),
      R => '0'
    );
\w_m_weights_2_V_reg_13474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(11),
      Q => w_m_weights_2_V_reg_13474(3),
      R => '0'
    );
\w_m_weights_3_V_reg_13479_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(12),
      Q => w_m_weights_3_V_reg_13479(0),
      R => '0'
    );
\w_m_weights_3_V_reg_13479_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(13),
      Q => w_m_weights_3_V_reg_13479(1),
      R => '0'
    );
\w_m_weights_3_V_reg_13479_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(14),
      Q => w_m_weights_3_V_reg_13479(2),
      R => '0'
    );
\w_m_weights_3_V_reg_13479_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(15),
      Q => w_m_weights_3_V_reg_13479(3),
      R => '0'
    );
\w_m_weights_4_V_reg_13484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(16),
      Q => w_m_weights_4_V_reg_13484(0),
      R => '0'
    );
\w_m_weights_4_V_reg_13484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(17),
      Q => w_m_weights_4_V_reg_13484(1),
      R => '0'
    );
\w_m_weights_4_V_reg_13484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(18),
      Q => w_m_weights_4_V_reg_13484(2),
      R => '0'
    );
\w_m_weights_4_V_reg_13484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(19),
      Q => w_m_weights_4_V_reg_13484(3),
      R => '0'
    );
\w_m_weights_5_V_reg_13489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(20),
      Q => w_m_weights_5_V_reg_13489(0),
      R => '0'
    );
\w_m_weights_5_V_reg_13489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(21),
      Q => w_m_weights_5_V_reg_13489(1),
      R => '0'
    );
\w_m_weights_5_V_reg_13489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(22),
      Q => w_m_weights_5_V_reg_13489(2),
      R => '0'
    );
\w_m_weights_5_V_reg_13489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(23),
      Q => w_m_weights_5_V_reg_13489(3),
      R => '0'
    );
\w_m_weights_6_V_reg_13494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(24),
      Q => w_m_weights_6_V_reg_13494(0),
      R => '0'
    );
\w_m_weights_6_V_reg_13494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(25),
      Q => w_m_weights_6_V_reg_13494(1),
      R => '0'
    );
\w_m_weights_6_V_reg_13494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(26),
      Q => w_m_weights_6_V_reg_13494(2),
      R => '0'
    );
\w_m_weights_6_V_reg_13494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln289_reg_13510[0]_i_1_n_1\,
      D => \inputBuf_511_V_426_fu_2842_reg[0]_1\(27),
      Q => w_m_weights_6_V_reg_13494(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 111 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 : entity is "yes";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8 is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_out_V_V_TDATA : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal grp_Matrix_Vector_Activa_fu_28_out_V_V_TVALID : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY : STD_LOGIC;
  signal \ibuf_inst/p_0_in\ : STD_LOGIC;
  signal in0_V_V_TDATA_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in0_V_V_TVALID_int : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_10 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_11 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_12 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_13 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_14 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_15 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_23 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_24 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_25 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_26 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_27 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_28 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_29 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_30 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_31 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_32 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_33 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_34 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_7 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_8 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_9 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_116 : STD_LOGIC;
  signal weights_V_V_TDATA_int : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal weights_V_V_TVALID_int : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activa_fu_28: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_Matrix_Vector_Activa
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activa_fu_28_n_6,
      \ap_CS_fsm_reg[3]\ => regslice_both_out_V_V_U_n_116,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_28_ap_start_reg => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY => grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY,
      grp_Matrix_Vector_Activa_fu_28_out_V_V_TVALID => grp_Matrix_Vector_Activa_fu_28_out_V_V_TVALID,
      grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY => grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY,
      \inputBuf_511_V_126_fu_1642_reg[3]_0\(3) => regslice_both_in0_V_V_U_n_7,
      \inputBuf_511_V_126_fu_1642_reg[3]_0\(2) => regslice_both_in0_V_V_U_n_8,
      \inputBuf_511_V_126_fu_1642_reg[3]_0\(1) => regslice_both_in0_V_V_U_n_9,
      \inputBuf_511_V_126_fu_1642_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_10,
      \inputBuf_511_V_190_fu_1898_reg[3]_0\(3) => regslice_both_in0_V_V_U_n_11,
      \inputBuf_511_V_190_fu_1898_reg[3]_0\(2) => regslice_both_in0_V_V_U_n_12,
      \inputBuf_511_V_190_fu_1898_reg[3]_0\(1) => regslice_both_in0_V_V_U_n_13,
      \inputBuf_511_V_190_fu_1898_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_14,
      \inputBuf_511_V_254_fu_2154_reg[3]_0\(3) => regslice_both_in0_V_V_U_n_15,
      \inputBuf_511_V_254_fu_2154_reg[3]_0\(2) => regslice_both_in0_V_V_U_n_16,
      \inputBuf_511_V_254_fu_2154_reg[3]_0\(1) => regslice_both_in0_V_V_U_n_17,
      \inputBuf_511_V_254_fu_2154_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_18,
      \inputBuf_511_V_318_fu_2410_reg[3]_0\(3) => regslice_both_in0_V_V_U_n_19,
      \inputBuf_511_V_318_fu_2410_reg[3]_0\(2) => regslice_both_in0_V_V_U_n_20,
      \inputBuf_511_V_318_fu_2410_reg[3]_0\(1) => regslice_both_in0_V_V_U_n_21,
      \inputBuf_511_V_318_fu_2410_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_22,
      \inputBuf_511_V_382_fu_2666_reg[3]_0\(3) => regslice_both_in0_V_V_U_n_23,
      \inputBuf_511_V_382_fu_2666_reg[3]_0\(2) => regslice_both_in0_V_V_U_n_24,
      \inputBuf_511_V_382_fu_2666_reg[3]_0\(1) => regslice_both_in0_V_V_U_n_25,
      \inputBuf_511_V_382_fu_2666_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_26,
      \inputBuf_511_V_426_fu_2842_reg[0]_0\(4) => in0_V_V_TVALID_int,
      \inputBuf_511_V_426_fu_2842_reg[0]_0\(3 downto 0) => in0_V_V_TDATA_int(3 downto 0),
      \inputBuf_511_V_426_fu_2842_reg[0]_1\(28) => weights_V_V_TVALID_int,
      \inputBuf_511_V_426_fu_2842_reg[0]_1\(27 downto 0) => weights_V_V_TDATA_int(27 downto 0),
      \inputBuf_511_V_446_fu_2922_reg[3]_0\(3) => regslice_both_in0_V_V_U_n_27,
      \inputBuf_511_V_446_fu_2922_reg[3]_0\(2) => regslice_both_in0_V_V_U_n_28,
      \inputBuf_511_V_446_fu_2922_reg[3]_0\(1) => regslice_both_in0_V_V_U_n_29,
      \inputBuf_511_V_446_fu_2922_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_30,
      \inputBuf_511_V_510_fu_3178_reg[3]_0\(3) => regslice_both_in0_V_V_U_n_31,
      \inputBuf_511_V_510_fu_3178_reg[3]_0\(2) => regslice_both_in0_V_V_U_n_32,
      \inputBuf_511_V_510_fu_3178_reg[3]_0\(1) => regslice_both_in0_V_V_U_n_33,
      \inputBuf_511_V_510_fu_3178_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_34,
      \ireg_reg[112]\(0) => grp_Matrix_Vector_Activa_fu_28_n_3,
      \odata_reg[112]\(0) => \ibuf_inst/p_0_in\,
      out_V_V_TDATA(111 downto 0) => grp_Matrix_Vector_Activa_fu_28_out_V_V_TDATA(111 downto 0)
    );
grp_Matrix_Vector_Activa_fu_28_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activa_fu_28_n_6,
      Q => grp_Matrix_Vector_Activa_fu_28_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_V_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both
     port map (
      D(4) => in0_V_V_TVALID,
      D(3 downto 0) => in0_V_V_TDATA(3 downto 0),
      Q(4) => in0_V_V_TVALID_int,
      Q(3 downto 0) => in0_V_V_TDATA_int(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY => grp_Matrix_Vector_Activa_fu_28_in_V_V_TREADY,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \odata_reg[0]_rep__5\(0) => ap_CS_fsm_state3,
      \odata_reg[3]_rep\(3) => regslice_both_in0_V_V_U_n_7,
      \odata_reg[3]_rep\(2) => regslice_both_in0_V_V_U_n_8,
      \odata_reg[3]_rep\(1) => regslice_both_in0_V_V_U_n_9,
      \odata_reg[3]_rep\(0) => regslice_both_in0_V_V_U_n_10,
      \odata_reg[3]_rep__0\(3) => regslice_both_in0_V_V_U_n_11,
      \odata_reg[3]_rep__0\(2) => regslice_both_in0_V_V_U_n_12,
      \odata_reg[3]_rep__0\(1) => regslice_both_in0_V_V_U_n_13,
      \odata_reg[3]_rep__0\(0) => regslice_both_in0_V_V_U_n_14,
      \odata_reg[3]_rep__1\(3) => regslice_both_in0_V_V_U_n_15,
      \odata_reg[3]_rep__1\(2) => regslice_both_in0_V_V_U_n_16,
      \odata_reg[3]_rep__1\(1) => regslice_both_in0_V_V_U_n_17,
      \odata_reg[3]_rep__1\(0) => regslice_both_in0_V_V_U_n_18,
      \odata_reg[3]_rep__2\(3) => regslice_both_in0_V_V_U_n_19,
      \odata_reg[3]_rep__2\(2) => regslice_both_in0_V_V_U_n_20,
      \odata_reg[3]_rep__2\(1) => regslice_both_in0_V_V_U_n_21,
      \odata_reg[3]_rep__2\(0) => regslice_both_in0_V_V_U_n_22,
      \odata_reg[3]_rep__3\(3) => regslice_both_in0_V_V_U_n_23,
      \odata_reg[3]_rep__3\(2) => regslice_both_in0_V_V_U_n_24,
      \odata_reg[3]_rep__3\(1) => regslice_both_in0_V_V_U_n_25,
      \odata_reg[3]_rep__3\(0) => regslice_both_in0_V_V_U_n_26,
      \odata_reg[3]_rep__4\(3) => regslice_both_in0_V_V_U_n_27,
      \odata_reg[3]_rep__4\(2) => regslice_both_in0_V_V_U_n_28,
      \odata_reg[3]_rep__4\(1) => regslice_both_in0_V_V_U_n_29,
      \odata_reg[3]_rep__4\(0) => regslice_both_in0_V_V_U_n_30,
      \odata_reg[3]_rep__5\(3) => regslice_both_in0_V_V_U_n_31,
      \odata_reg[3]_rep__5\(2) => regslice_both_in0_V_V_U_n_32,
      \odata_reg[3]_rep__5\(1) => regslice_both_in0_V_V_U_n_33,
      \odata_reg[3]_rep__5\(0) => regslice_both_in0_V_V_U_n_34
    );
regslice_both_out_V_V_U: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized1\
     port map (
      D(112) => grp_Matrix_Vector_Activa_fu_28_out_V_V_TVALID,
      D(111 downto 0) => grp_Matrix_Vector_Activa_fu_28_out_V_V_TDATA(111 downto 0),
      Q(112) => out_V_V_TVALID,
      Q(111 downto 0) => out_V_V_TDATA(111 downto 0),
      \ap_CS_fsm_reg[0]\(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\(0) => ap_NS_fsm(0),
      \ireg_reg[112]\(0) => \ibuf_inst/p_0_in\,
      \odata_reg[112]\(0) => grp_Matrix_Vector_Activa_fu_28_n_3,
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TREADY_0 => regslice_both_out_V_V_U_n_116
    );
regslice_both_weights_V_V_U: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_regslice_both__parameterized0\
     port map (
      D(28) => weights_V_V_TVALID,
      D(27 downto 0) => weights_V_V_TDATA(27 downto 0),
      Q(28) => weights_V_V_TVALID_int,
      Q(27 downto 0) => weights_V_V_TDATA_int(27 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY => grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY,
      \ireg_reg[32]\(0) => ap_CS_fsm_state3,
      weights_V_V_TREADY => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 111 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0,StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 : entity is "StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8,Vivado 2020.1.1";
  attribute hls_module : string;
  attribute hls_module of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 : entity is "yes";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0 is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:weights_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V_V TVALID";
  attribute X_INTERFACE_INFO of out_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V_V TREADY";
  attribute X_INTERFACE_INFO of out_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_V_TDATA : signal is "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_V_TDATA : signal is "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 14, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_V_TDATA : signal is "XIL_INTERFACENAME weights_V_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_0_StreamingFCLayer_Batch_8_StreamingFCLayer_Batch_8
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TDATA(7 downto 0) => in0_V_V_TDATA(7 downto 0),
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID => in0_V_V_TVALID,
      out_V_V_TDATA(111 downto 0) => out_V_V_TDATA(111 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TVALID => out_V_V_TVALID,
      weights_V_V_TDATA(31 downto 0) => weights_V_V_TDATA(31 downto 0),
      weights_V_V_TREADY => weights_V_V_TREADY,
      weights_V_V_TVALID => weights_V_V_TVALID
    );
end STRUCTURE;
