{"children":[{"children":[{"data":[328,297,0,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 256 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"256b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 128 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"128b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[85,416,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 466 due to a loop initiation interval of 466.","type":"text"}],"text":"1 register of width 32 bits and depth 4","type":"text"},{"details":[{"text":" Depth was increased by a factor of 466 due to a loop initiation interval of 466.","type":"text"}],"text":"1 register of width 33 bits and depth 4","type":"text"},{"text":"Register,\n1 reg, 32 width by 4 depth,\n1 reg, 33 width by 4 depth","type":"brief"}],"name":"Variable: \n - 'i' (hls1.cpp:32)","type":"resource"},{"children":[{"count":2,"data":[536,853,21,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"FFwd Destination","type":"resource"}],"data":[538,853,21,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"25"}]],"name":"State","type":"resource"},{"count":1,"data":[448,1994,15,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"25"}]],"name":"Load","type":"resource"}],"data":[448,2026,15,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":25}]],"name":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp:25","type":"resource"},{"children":[{"count":"1","data":[2,33,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"State","type":"resource"},{"count":2,"data":[46,1,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"FFwd Destination","type":"resource"},{"count":1,"data":[13,11,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"32"}]],"name":"Iteration Initiation","type":"resource"}],"data":[131,55,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":32}]],"name":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp:32","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"15"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":15}]],"name":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp:15","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"37"}]],"name":"Non-Blocking Stream Write","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":37}]],"name":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp:37","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"34"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"34"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[448,1994,15,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"34"}]],"name":"Load","type":"resource"},{"count":1,"data":[371,2202,1,0,31],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"34"}]],"name":"Store","type":"resource"}],"data":[903,4396,16,1.5,31],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":34}]],"name":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp:34","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"35"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"35"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[257,204,0,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"35"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[448,1994,15,0,0],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"35"}]],"name":"Load","type":"resource"},{"count":1,"data":[374,2202,1,0,31],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":"35"}]],"name":"Store","type":"resource"}],"data":[1081,4400,16,1,31],"debug":[[{"filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp","line":35}]],"name":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp:35","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3518,12443,68,2.5,64],"debug":[[{"filename":"src/hls1.cpp","line":32}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"slavereg_comp","total_kernel_resources":[3518,12443,68,2.5,64],"total_percent":[1.27383,0.561564,0.728172,2.50645,0.197628],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[3518,12443,68,2.5,64],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[3518,12443,68,3,64],"total_percent":[1.27383,0.561564,0.728172,2.50645,0.197628],"type":"module"}