# system info cpu on 2018.11.17.21:31:38
system_info:
name,value
DEVICE,EP2C5Q208C8
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1542461468
#
#
# Files generated for cpu on 2018.11.17.21:31:38
files:
filepath,kind,attributes,module,is_top
cpu/simulation/cpu.vhd,VHDL,,cpu,true
cpu/simulation/cpu_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,cpu,false
cpu/simulation/cpu_sdram_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,cpu,false
cpu/simulation/cpu_width_adapter.vhd,VHDL,,cpu,false
cpu/simulation/cpu_width_adapter_001.vhd,VHDL,,cpu,false
cpu/simulation/cpu_cpu_instruction_master_translator.vhd,VHDL,,cpu,false
cpu/simulation/cpu_cpu_data_master_translator.vhd,VHDL,,cpu,false
cpu/simulation/cpu_cpu_jtag_debug_module_translator.vhd,VHDL,,cpu,false
cpu/simulation/cpu_sdram_s1_translator.vhd,VHDL,,cpu,false
cpu/simulation/cpu_epcs_epcs_control_port_translator.vhd,VHDL,,cpu,false
cpu/simulation/cpu_jtag_avalon_jtag_slave_translator.vhd,VHDL,,cpu,false
cpu/simulation/cpu_sysid_control_slave_translator.vhd,VHDL,,cpu,false
cpu/simulation/submodules/cpu_SDRAM.vhd,VHDL,,cpu_SDRAM,false
cpu/simulation/submodules/cpu_EPCS.vhd,VHDL,,cpu_EPCS,false
cpu/simulation/submodules/cpu_EPCS_boot_rom.hex,HEX,,cpu_EPCS,false
cpu/simulation/submodules/cpu_SYSID.vho,VHDL,,cpu_SYSID,false
cpu/simulation/submodules/cpu_CPU.ocp,OTHER,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU.sdc,SDC,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU.vhd,VHDL_ENCRYPT,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_bht_ram.dat,DAT,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_bht_ram.hex,HEX,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_bht_ram.mif,MIF,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_ic_tag_ram.dat,DAT,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_ic_tag_ram.hex,HEX,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_ic_tag_ram.mif,MIF,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_jtag_debug_module_sysclk.vhd,VHDL,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_jtag_debug_module_tck.vhd,VHDL,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_jtag_debug_module_wrapper.vhd,VHDL,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_mult_cell.vhd,VHDL,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_nios2_waves.do,OTHER,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_ociram_default_contents.dat,DAT,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_ociram_default_contents.hex,HEX,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_ociram_default_contents.mif,MIF,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_oci_test_bench.vhd,VHDL,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_rf_ram_a.dat,DAT,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_rf_ram_a.hex,HEX,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_rf_ram_a.mif,MIF,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_rf_ram_b.dat,DAT,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_rf_ram_b.hex,HEX,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_rf_ram_b.mif,MIF,,cpu_CPU,false
cpu/simulation/submodules/cpu_CPU_test_bench.vhd,VHDL,,cpu_CPU,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cpu.SDRAM,cpu_SDRAM
cpu.EPCS,cpu_EPCS
cpu.SYSID,cpu_SYSID
cpu.CPU,cpu_CPU
cpu.JTAG,cpu_JTAG
cpu.CPU_instruction_master_translator,altera_merlin_master_translator
cpu.CPU_data_master_translator,altera_merlin_master_translator
cpu.CPU_instruction_master_translator,altera_merlin_master_translator
cpu.CPU_data_master_translator,altera_merlin_master_translator
cpu.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
cpu.SDRAM_s1_translator,altera_merlin_slave_translator
cpu.EPCS_epcs_control_port_translator,altera_merlin_slave_translator
cpu.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
cpu.SYSID_control_slave_translator,altera_merlin_slave_translator
cpu.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
cpu.SDRAM_s1_translator,altera_merlin_slave_translator
cpu.EPCS_epcs_control_port_translator,altera_merlin_slave_translator
cpu.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
cpu.SYSID_control_slave_translator,altera_merlin_slave_translator
cpu.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
cpu.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
cpu.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu.SDRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu.EPCS_epcs_control_port_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu.JTAG_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu.SYSID_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu.SDRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,cpu_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
cpu.EPCS_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,cpu_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
cpu.JTAG_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,cpu_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
cpu.SYSID_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,cpu_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
cpu.SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,cpu_SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
cpu.SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,cpu_SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
cpu.addr_router,cpu_addr_router
cpu.addr_router_001,cpu_addr_router_001
cpu.id_router,cpu_id_router
cpu.id_router_002,cpu_id_router
cpu.id_router_001,cpu_id_router_001
cpu.id_router_003,cpu_id_router_003
cpu.id_router_004,cpu_id_router_003
cpu.limiter,altera_merlin_traffic_limiter
cpu.burst_adapter,altera_merlin_burst_adapter
cpu.rst_controller,altera_reset_controller
cpu.cmd_xbar_demux,cpu_cmd_xbar_demux
cpu.cmd_xbar_demux_001,cpu_cmd_xbar_demux_001
cpu.cmd_xbar_mux,cpu_cmd_xbar_mux
cpu.cmd_xbar_mux_001,cpu_cmd_xbar_mux
cpu.cmd_xbar_mux_002,cpu_cmd_xbar_mux
cpu.rsp_xbar_demux,cpu_rsp_xbar_demux
cpu.rsp_xbar_demux_001,cpu_rsp_xbar_demux
cpu.rsp_xbar_demux_002,cpu_rsp_xbar_demux
cpu.rsp_xbar_demux_003,cpu_rsp_xbar_demux_003
cpu.rsp_xbar_demux_004,cpu_rsp_xbar_demux_003
cpu.rsp_xbar_mux,cpu_rsp_xbar_mux
cpu.rsp_xbar_mux_001,cpu_rsp_xbar_mux_001
cpu.width_adapter,altera_merlin_width_adapter
cpu.width_adapter_001,altera_merlin_width_adapter
cpu.width_adapter,altera_merlin_width_adapter
cpu.width_adapter_001,altera_merlin_width_adapter
cpu.irq_mapper,cpu_irq_mapper
