#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 23 18:36:51 2023
# Process ID: 29200
# Current directory: C:/Users/Kithdara Hansamal/Downloads/SOC/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29204 C:\Users\Kithdara Hansamal\Downloads\SOC\SOC\SOC.xpr
# Log file: C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/vivado.log
# Journal file: C:/Users/Kithdara Hansamal/Downloads/SOC/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado18/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Block_RAM' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'Block_RAM' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'BLOCK_RAM_2' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'BLOCK_RAM_2' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'Block_RAM_3' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'Block_RAM_3' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'Block_RAM_4' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'Block_RAM_4' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'SOC.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 768.422 ; gain = 175.980
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset BLOCK_RAM_2 [get_ips  {BLOCK_RAM_2 Block_RAM Block_RAM_3 Block_RAM_4}] -log ip_upgrade.log
Upgrading 'BLOCK_RAM_2'
INFO: [Project 1-386] Moving file 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/BLOCK_RAM_2/BLOCK_RAM_2.xci' from fileset 'BLOCK_RAM_2' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-3422] Upgraded BLOCK_RAM_2 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BLOCK_RAM_2'...
Upgrading 'Block_RAM'
INFO: [Project 1-386] Moving file 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM.xci' from fileset 'Block_RAM' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded Block_RAM (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Block_RAM'...
Upgrading 'Block_RAM_3'
INFO: [Project 1-386] Moving file 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM_3/Block_RAM_3.xci' from fileset 'Block_RAM_3' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded Block_RAM_3 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Block_RAM_3'...
Upgrading 'Block_RAM_4'
INFO: [Project 1-386] Moving file 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM_4_1/Block_RAM_4.xci' from fileset 'Block_RAM_4' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded Block_RAM_4 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Block_RAM_4'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 990.441 ; gain = 220.387
export_ip_user_files -of_objects [get_ips {BLOCK_RAM_2 Block_RAM Block_RAM_3 Block_RAM_4}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files {C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Kithdara'
WARNING: [Vivado 12-818] No files matched 'Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM.xci'
export_ip_user_files -of_objects [get_files {C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Kithdara'
WARNING: [Vivado 12-818] No files matched 'Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM.xci'
export_simulation -of_objects [get_files {{C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM.xci}}] -directory {C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.ip_user_files} -ipstatic_source_dir {C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset Block_RAM
set_property top Block_RAM [get_fileset Block_RAM]
move_files -fileset [get_fileset Block_RAM] [get_files -of_objects [get_fileset sources_1] {{C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM.xci}}]
launch_run Block_RAM_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Block_RAM'...
[Sat Dec 23 18:40:33 2023] Launched Block_RAM_synth_1...
Run output will be captured here: C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.runs/Block_RAM_synth_1/runme.log
wait_on_run Block_RAM_synth_1

[Sat Dec 23 18:40:34 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:40:39 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:40:44 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:40:49 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:40:59 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:41:09 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:41:19 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:41:29 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:41:49 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:42:09 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:42:29 2023] Waiting for Block_RAM_synth_1 to finish...
[Sat Dec 23 18:42:49 2023] Waiting for Block_RAM_synth_1 to finish...

*** Running vivado
    with args -log Block_RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_RAM.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Block_RAM.tcl -notrace
Command: synth_design -top Block_RAM -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 421.887 ; gain = 97.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Block_RAM' [c:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/synth/Block_RAM.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Block_RAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     45.2944 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/synth/Block_RAM.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'Block_RAM' (9#1) [c:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/synth/Block_RAM.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized12 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized11 has unconnected port ADDRB[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:01:46 . Memory (MB): peak = 693.891 ; gain = 369.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 693.891 ; gain = 369.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 693.891 ; gain = 369.141
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.runs/Block_RAM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.runs/Block_RAM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 791.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.543 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 793.035 ; gain = 1.492
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:56 . Memory (MB): peak = 793.035 ; gain = 468.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:56 . Memory (MB): peak = 793.035 ; gain = 468.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.runs/Block_RAM_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:56 . Memory (MB): peak = 793.035 ; gain = 468.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:57 . Memory (MB): peak = 793.035 ; gain = 468.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:57 . Memory (MB): peak = 793.035 ; gain = 468.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 793.035 ; gain = 468.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 793.930 ; gain = 469.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------+------+
|      |Instance                                     |Module                                    |Cells |
+------+---------------------------------------------+------------------------------------------+------+
|1     |top                                          |                                          |    16|
|2     |  U0                                         |blk_mem_gen_v8_4_2                        |    16|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                  |    16|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |    16|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                  |    16|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|8     |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|9     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|10    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|11    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|12    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|13    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|14    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|15    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|16    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|17    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|18    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|19    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|20    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|21    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|22    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|23    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|24    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|25    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|26    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|27    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|28    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|29    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|30    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|31    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|32    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|33    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|34    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|35    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|36    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|37    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+---------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 194 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:02:00 . Memory (MB): peak = 804.008 ; gain = 380.113
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 804.008 ; gain = 479.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 816.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:09 . Memory (MB): peak = 816.824 ; gain = 503.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 816.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.runs/Block_RAM_synth_1/Block_RAM.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Block_RAM, cache-ID = b103eef697f4143f
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.runs/Block_RAM_synth_1/Block_RAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Block_RAM_utilization_synth.rpt -pb Block_RAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 18:42:50 2023...
[Sat Dec 23 18:42:54 2023] Block_RAM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:21 . Memory (MB): peak = 1012.973 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BRAM_Test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BRAM_Test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_RAM
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/new/BRAM_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sim_1/new/BRAM_Test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 514f4008c8f04a94aad05c893868adb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BRAM_Test_tb_behav xil_defaultlib.BRAM_Test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_top
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_v8_4_2_syn...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Block_RAM
Compiling module xil_defaultlib.BRAM_Test
Compiling module xil_defaultlib.BRAM_Test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BRAM_Test_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kithdara -notrace
invalid command name "--2021-12-26"
    while executing
"--2021-12-26 14:57:28--  http://hansamal%5Cappdata%5Clocal%5Ctemp%5Cwsar_download.log/"
    (file "C:/Users/Kithdara" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 23 18:43:05 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BRAM_Test_tb_behav -key {Behavioral:sim_1:Functional:BRAM_Test_tb} -tclbatch {BRAM_Test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BRAM_Test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sim_1/new/BRAM_Test_tb.sv" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BRAM_Test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.391 ; gain = 24.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 22:48:38 2023...
