\hypertarget{struct_s_cn_s_c_b___type}{\section{S\-Cn\-S\-C\-B\-\_\-\-Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
}


Structure type to access the System Control and I\-D Register not in the S\-C\-B.  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_s_cn_s_c_b___type_a9c1cf408b90b40c62f396da41416290f}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}1\mbox{]}}\label{struct_s_cn_s_c_b___type_a9c1cf408b90b40c62f396da41416290f}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_cn_s_c_b___type_ad99a25f5d4c163d9005ca607c24f6a98}{I\-C\-T\-R}
\item 
\hypertarget{struct_s_cn_s_c_b___type_a7343aadfc9e7a15e58c26b67c5d576c1}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}1\mbox{]}}\label{struct_s_cn_s_c_b___type_a7343aadfc9e7a15e58c26b67c5d576c1}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_cn_s_c_b___type_aacadedade30422fed705e8dfc8e6cd8d}{A\-C\-T\-L\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and I\-D Register not in the S\-C\-B. 

\subsection{Member Data Documentation}
\hypertarget{struct_s_cn_s_c_b___type_aacadedade30422fed705e8dfc8e6cd8d}{\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}!A\-C\-T\-L\-R@{A\-C\-T\-L\-R}}
\index{A\-C\-T\-L\-R@{A\-C\-T\-L\-R}!SCnSCB_Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-C\-T\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-Cn\-S\-C\-B\-\_\-\-Type\-::\-A\-C\-T\-L\-R}}\label{struct_s_cn_s_c_b___type_aacadedade30422fed705e8dfc8e6cd8d}
Offset\-: 0x008 (R/\-W) Auxiliary Control Register \hypertarget{struct_s_cn_s_c_b___type_ad99a25f5d4c163d9005ca607c24f6a98}{\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}!I\-C\-T\-R@{I\-C\-T\-R}}
\index{I\-C\-T\-R@{I\-C\-T\-R}!SCnSCB_Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t S\-Cn\-S\-C\-B\-\_\-\-Type\-::\-I\-C\-T\-R}}\label{struct_s_cn_s_c_b___type_ad99a25f5d4c163d9005ca607c24f6a98}
Offset\-: 0x004 (R/ ) Interrupt Controller Type Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/core\-\_\-cm3.\-h\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
