# Reading pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/cosROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/cosROM.v 
# -- Compiling module cosROM
# 
# Top level modules:
# 	cosROM
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/sinROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/sinROM.v 
# -- Compiling module sinROM
# 
# Top level modules:
# 	sinROM
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v 
# -- Compiling module mainMemorySegment
# 
# Top level modules:
# 	mainMemorySegment
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/execScalar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/execScalar.sv 
# -- Compiling module execScalar
# 
# Top level modules:
# 	execScalar
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv 
# -- Compiling package processor_sv_unit
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/flagRegister.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SetFlags.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SetFlags.sv 
# -- Compiling module SetFlags
# 
# Top level modules:
# 	SetFlags
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv 
# -- Compiling module Operator
# 
# Top level modules:
# 	Operator
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:43 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
# End time: 19:42:43 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/buffer.sv 
# -- Compiling module buffer
# 
# Top level modules:
# 	buffer
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv 
# -- Compiling module instructionDecode
# 
# Top level modules:
# 	instructionDecode
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/registerBank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/registerBank.sv 
# -- Compiling module registerBank
# 
# Top level modules:
# 	registerBank
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/signExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/signExtend.sv 
# -- Compiling module signExtend
# 
# Top level modules:
# 	signExtend
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/controlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv 
# -- Compiling module immSrcControl
# 
# Top level modules:
# 	immSrcControl
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv 
# -- Compiling module branchFlagControl
# 
# Top level modules:
# 	branchFlagControl
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/operatorsAluMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/operatorsAluMux.sv 
# -- Compiling module operatorsALUMux
# 
# Top level modules:
# 	operatorsALUMux
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/aluControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/aluControl.sv 
# -- Compiling module aluControl
# 
# Top level modules:
# 	aluControl
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv 
# -- Compiling module memWriteControl
# 
# Top level modules:
# 	memWriteControl
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv 
# -- Compiling module memToRegControl
# 
# Top level modules:
# 	memToRegControl
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux41.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux41.sv 
# -- Compiling module mux41
# 
# Top level modules:
# 	mux41
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionFetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionFetch.sv 
# -- Compiling module instructionFetch
# 
# Top level modules:
# 	instructionFetch
# End time: 19:42:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:44 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/pcUpdate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/pcUpdate.sv 
# -- Compiling module pcUpdate
# 
# Top level modules:
# 	pcUpdate
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv 
# -- Compiling module regWriteControl
# 
# Top level modules:
# 	regWriteControl
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/writeBack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/writeBack.sv 
# -- Compiling module writeBack
# 
# Top level modules:
# 	writeBack
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/exec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/exec.sv 
# -- Compiling package exec_sv_unit
# -- Compiling module exec
# 
# Top level modules:
# 	exec
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/hazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/hazardUnit.sv 
# -- Compiling module hazardUnit
# 
# Top level modules:
# 	hazardUnit
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/resetModule.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/resetModule.sv 
# -- Compiling module resetModule
# 
# Top level modules:
# 	resetModule
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/branchTaken.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/branchTaken.sv 
# -- Compiling module branchTaken
# 
# Top level modules:
# 	branchTaken
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/IOMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/IOMemory.sv 
# -- Compiling module IOMemory
# 
# Top level modules:
# 	IOMemory
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/chipSet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/chipSet.sv 
# -- Compiling module chipSet
# 
# Top level modules:
# 	chipSet
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/dataMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/dataMemory.sv 
# -- Compiling module dataMemory
# 
# Top level modules:
# 	dataMemory
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv 
# -- Compiling module memoryStage
# 
# Top level modules:
# 	memoryStage
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALUMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALUMux.sv 
# -- Compiling module ALUMux
# 
# Top level modules:
# 	ALUMux
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv 
# -- Compiling module modeSelectorUnit
# 
# Top level modules:
# 	modeSelectorUnit
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/execVect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:45 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/execVect.sv 
# -- Compiling package execVect_sv_unit
# -- Compiling module execVect
# 
# Top level modules:
# 	execVect
# End time: 19:42:45 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALUVect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALUVect.sv 
# -- Compiling module ALUVect
# 
# Top level modules:
# 	ALUVect
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALUElement.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALUElement.sv 
# -- Compiling module ALUElement
# 
# Top level modules:
# 	ALUElement
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv 
# -- Compiling module mainMemory
# 
# Top level modules:
# 	mainMemory
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv 
# -- Compiling module mux81
# 
# Top level modules:
# 	mux81
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionMemory.sv 
# -- Compiling module instructionMemory
# 
# Top level modules:
# 	instructionMemory
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv 
# -- Compiling package processor_sv_unit
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture {C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture" C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:42:46 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 19:42:46 on Nov 21,2023
# Loading sv_std.std
# Loading work.processor_tb
# Loading work.processor_sv_unit
# Loading work.processor
# Loading work.branchTaken
# Loading work.resetModule
# Loading work.hazardUnit
# Loading work.instructionFetch
# Loading work.pcUpdate
# Loading work.buffer
# Loading work.adder
# Loading work.mux2_1
# Loading work.instructionMemory
# Loading work.instructionDecode
# Loading work.signExtend
# Loading work.registerBank
# Loading work.controlUnit
# Loading work.immSrcControl
# Loading work.branchFlagControl
# Loading work.aluControl
# Loading work.memWriteControl
# Loading work.memToRegControl
# Loading work.regWriteControl
# Loading work.modeSelectorUnit
# Loading work.exec_sv_unit
# Loading work.exec
# Loading work.execScalar
# Loading work.ALUMux
# Loading work.operatorsALUMux
# Loading work.mux41
# Loading work.ALU
# Loading work.Operator
# Loading work.Mux
# Loading work.SetFlags
# Loading work.execVect_sv_unit
# Loading work.execVect
# Loading work.ALUVect
# Loading work.cosROM
# Loading altera_mf_ver.altsyncram
# Loading work.sinROM
# Loading work.ALUElement
# Loading work.flagRegister
# Loading work.memoryStage
# Loading work.dataMemory
# Loading work.IOMemory
# Loading work.mainMemory
# Loading work.mainMemorySegment
# Loading work.mux81
# Loading work.chipSet
# Loading work.writeBack
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'switches'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myInstructionFetch/mypc/adder File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/pcUpdate.sv Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'pc'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myInstructionDecode File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv Line: 139
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'd'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux41.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/aluMux/controlOp1Mux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/operatorsAluMux.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'd'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux41.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/aluMux/controlOp2Mux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/operatorsAluMux.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mov'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_comp'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_add'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_sub'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mul'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_div'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_xor'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_and'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_not'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mod'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mov'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_comp'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_add'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_sub'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mul'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_div'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_xor'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_and'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_not'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mod'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'result'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'result'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SetFlags.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/set_flags File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (144) does not match connection size (1) for port 'address1'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'switches'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'switches'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/dataMemory.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryA File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryA File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryB File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryB File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryC File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryC File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryD File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryD File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryE File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryE File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryF File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryF File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'g'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputAMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'h'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputAMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'g'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputBMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'h'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputBMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 147
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luisA  Hostname: LAZH  ProcessID: 10232
#           Attempting to use alternate WLF file "./wlftmw8jkn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmw8jkn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryA.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryB.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryC.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryD.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryE.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryF.altsyncram_component.m_default.altsyncram_inst
# ** Error: Primera lectura escalar incorrecta
#    Time: 300 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 40
# ** Error: Segunda lectura escalar incorrecta
#    Time: 320 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 49
# ** Error: Tercera lectura escalar incorrecta
#    Time: 340 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 59
# ** Error: Cuarta lectura escalar incorrecta
#    Time: 360 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 70
# ** Error: Quinta lectura escalar incorrecta
#    Time: 380 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 81
# ** Error: Sexta lectura escalar incorrecta
#    Time: 400 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 92
# ** Error: Septima lectura escalar incorrecta
#    Time: 420 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 103
# ** Error: Octava lectura escalar incorrecta
#    Time: 440 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 114
# ** Error: Novena lectura escalar incorrecta
#    Time: 460 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 125
# ** Error: Decima lectura escalar incorrecta
#    Time: 480 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 136
# ** Error: undecima lectura escalar incorrecta
#    Time: 500 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 147
# ** Error: duodecima lectura escalar incorrecta
#    Time: 520 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 159
# ** Error: Lectura primer componente vectorial incorrecta
#    Time: 540 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 173
# ** Error: Lectura segundo componente vectorial incorrecta
#    Time: 560 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 183
# ** Error: Lectura tercer componente vectorial incorrecta
#    Time: 580 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 194
# ** Error: Lectura cuarto componente vectorial incorrecta
#    Time: 600 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 206
# ** Error: Lectura quinto componente vectorial incorrecta
#    Time: 620 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 217
# ** Error: Lectura sexto componente vectorial incorrecta
#    Time: 640 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 228
add wave -position insertpoint sim:/processor_tb/myprocesor/myhazardUnit/*
# Break key hit
# Break in Module altsyncram_body at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 49250
# Error opening C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/simulation/modelsim/altera/verilog/src/altera_mf.v
# Path name 'C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/simulation/modelsim/altera/verilog/src/altera_mf.v' doesn't exist.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'switches'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 9
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myInstructionFetch/mypc/adder File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/pcUpdate.sv Line: 6
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'pc'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myInstructionDecode File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv Line: 139
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'd'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux41.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/aluMux/controlOp1Mux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/operatorsAluMux.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'd'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux41.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/aluMux/controlOp2Mux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/operatorsAluMux.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mov'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_comp'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_add'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_sub'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mul'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_div'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_xor'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_and'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_not'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mod'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Operator.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/operator File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mov'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_comp'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_add'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_sub'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mul'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_div'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_xor'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_and'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_not'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'r_mod'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'result'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/Mux.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/mux1 File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (25) for port 'result'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SetFlags.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myExec/myExecScalar/AluMux1/alu/set_flags File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/ALU.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (144) does not match connection size (1) for port 'address1'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'switches'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor.sv Line: 244
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'switches'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/dataMemory.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/memoryStage.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryA File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryA File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryB File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryB File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryC File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryC File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryD File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryD File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryE File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryE File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'data_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryF File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/memoryF File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'g'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputAMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'h'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputAMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'g'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputBMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'h'. The port definition is at: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mux81.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/myprocesor/myMemoryStage/myDataMemory/myMainMemory/outputBMux File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/mainMemory.sv Line: 147
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryA.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryB.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryC.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryD.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryE.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: processor_tb.myprocesor.myMemoryStage.myDataMemory.myMainMemory.memoryF.altsyncram_component.m_default.altsyncram_inst
# ** Error: Primera lectura escalar incorrecta
#    Time: 300 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 40
# ** Error: Segunda lectura escalar incorrecta
#    Time: 320 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 49
# ** Error: Tercera lectura escalar incorrecta
#    Time: 340 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 59
# ** Error: Cuarta lectura escalar incorrecta
#    Time: 360 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 70
# ** Error: Quinta lectura escalar incorrecta
#    Time: 380 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 81
# ** Error: Sexta lectura escalar incorrecta
#    Time: 400 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 92
# ** Error: Septima lectura escalar incorrecta
#    Time: 420 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 103
# ** Error: Octava lectura escalar incorrecta
#    Time: 440 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 114
# ** Error: Novena lectura escalar incorrecta
#    Time: 460 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 125
# ** Error: Decima lectura escalar incorrecta
#    Time: 480 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 136
# ** Error: undecima lectura escalar incorrecta
#    Time: 500 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 147
# ** Error: duodecima lectura escalar incorrecta
#    Time: 520 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 159
# ** Error: Lectura primer componente vectorial incorrecta
#    Time: 540 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 173
# ** Error: Lectura segundo componente vectorial incorrecta
#    Time: 560 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 183
# ** Error: Lectura tercer componente vectorial incorrecta
#    Time: 580 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 194
# ** Error: Lectura cuarto componente vectorial incorrecta
#    Time: 600 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 206
# ** Error: Lectura quinto componente vectorial incorrecta
#    Time: 620 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 217
# ** Error: Lectura sexto componente vectorial incorrecta
#    Time: 640 ns  Scope: processor_tb File: C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/processor_tb.sv Line: 228
# Break key hit
# Break in Module altsyncram_body at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 50356
# End time: 19:43:47 on Nov 21,2023, Elapsed time: 0:01:01
# Errors: 18, Warnings: 46
