{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "design_src": "SBD",
      "device": "xc7z007sclg400-1",
      "name": "bd_afc3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2022.2"
    },
    "design_tree": {},
    "interface_ports": {
      "S00_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S00_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        }
      },
      "M00_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "M00_AXI"
      },
      "M01_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "M01_AXI"
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I"
      },
      "aresetn": {
        "type": "rst",
        "direction": "I"
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI": {
            "range": "4G",
            "width": "32"
          }
        },
        "memory_maps": {
          "M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M01_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}