<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">cache_miss_handler_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">cache_miss_handler</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.cache_miss_handler_m.html">cache_miss_handler_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="i_cache_hit">
            <p>i_cache_hit</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#5">src/cache_miss_handler.v, 5:49</a>
            </p>
          </td>
          <td>
            <h4>tc_cache_hit</h4>
            <p>
              <a href="instruction_cache.html#tc_cache_hit">instruction_cache.tc_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#237">src/instruction_cache.v:237</a>
            </p>
          </td>
          <td>
            <h4>r_cache_hit</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_cache_hit">instruction_cache.cache_miss_handler_m.r_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#100">src/cache_miss_handler.v:100</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_tag_bits">
            <p>i_tag_bits</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#6">src/cache_miss_handler.v, 6:49</a>
            </p>
          </td>
          <td>
            <h4>tc_tag_bits</h4>
            <p>
              <a href="instruction_cache.html#tc_tag_bits">instruction_cache.tc_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#238">src/instruction_cache.v:238</a>
            </p>
          </td>
          <td>
            <h4>r_tag_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_tag_bits">instruction_cache.cache_miss_handler_m.r_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#101">src/cache_miss_handler.v:101</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_set_bits">
            <p>i_set_bits</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#7">src/cache_miss_handler.v, 7:49</a>
            </p>
          </td>
          <td>
            <h4>tc_set_bits</h4>
            <p>
              <a href="instruction_cache.html#tc_set_bits">instruction_cache.tc_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#239">src/instruction_cache.v:239</a>
            </p>
          </td>
          <td>
            <h4>r_set_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_set_bits">instruction_cache.cache_miss_handler_m.r_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#102">src/cache_miss_handler.v:102</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_block_offset_bits">
            <p>i_block_offset_bits</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#8">src/cache_miss_handler.v, 8:49</a>
            </p>
          </td>
          <td>
            <h4>tc_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.html#tc_block_offset_bits">instruction_cache.tc_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#240">src/instruction_cache.v:240</a>
            </p>
          </td>
          <td>
            <h4>r_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_block_offset_bits">instruction_cache.cache_miss_handler_m.r_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#103">src/cache_miss_handler.v:103</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_status_array_data">
            <p>i_status_array_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#10">src/cache_miss_handler.v, 10:49</a>
            </p>
          </td>
          <td>
            <h4>tc_sa_data</h4>
            <p>
              <a href="instruction_cache.html#tc_sa_data">instruction_cache.tc_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#242">src/instruction_cache.v:242</a>
            </p>
          </td>
          <td>
            <h4>r_status_array_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_status_array_data">instruction_cache.cache_miss_handler_m.r_status_array_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#105">src/cache_miss_handler.v:105</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_valid">
            <p>i_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#11">src/cache_miss_handler.v, 11:49</a>
            </p>
          </td>
          <td>
            <h4>tc_valid</h4>
            <p>
              <a href="instruction_cache.html#tc_valid">instruction_cache.tc_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#243">src/instruction_cache.v:243</a>
            </p>
          </td>
          <td>
            <h4>r_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_valid">instruction_cache.cache_miss_handler_m.r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#106">src/cache_miss_handler.v:106</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_mem_if_data">
            <p>i_mem_if_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [39:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#13">src/cache_miss_handler.v, 13:49</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data</h4>
            <p>
              <a href="instruction_cache.html#i_mem_data">instruction_cache.i_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#245">src/instruction_cache.v:245</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_mem_data">instruction_cache.cache_miss_handler_m.mem_ctrl.i_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#186">src/cache_miss_handler.v:186</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_mem_if_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_mem_if_data">instruction_cache.cache_miss_handler_m.r_mem_if_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#108">src/cache_miss_handler.v:108</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_mem_if_valid">
            <p>i_mem_if_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#14">src/cache_miss_handler.v, 14:49</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.html#i_mem_data_valid">instruction_cache.i_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#246">src/instruction_cache.v:246</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_mem_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.i_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#187">src/cache_miss_handler.v:187</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_mem_if_valid">instruction_cache.cache_miss_handler_m.r_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#109">src/cache_miss_handler.v:109</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#16">src/cache_miss_handler.v, 16:49</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.html#clk">instruction_cache.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#248">src/instruction_cache.v:248</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#clk">instruction_cache.cache_miss_handler_m.ctrl_unit.clk</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#156">src/cache_miss_handler.v:156</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#clk">instruction_cache.cache_miss_handler_m.mem_ctrl.clk</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#189">src/cache_miss_handler.v:189</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#clk">instruction_cache.cache_miss_handler_m.arrays_updater_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#227">src/cache_miss_handler.v:227</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#17">src/cache_miss_handler.v, 17:49</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.html#arst_n">instruction_cache.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#249">src/instruction_cache.v:249</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#arst_n">instruction_cache.cache_miss_handler_m.ctrl_unit.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#157">src/cache_miss_handler.v:157</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#arst_n">instruction_cache.cache_miss_handler_m.mem_ctrl.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#190">src/cache_miss_handler.v:190</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#arst_n">instruction_cache.cache_miss_handler_m.arrays_updater_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#228">src/cache_miss_handler.v:228</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#18">src/cache_miss_handler.v, 18:49</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.html#i_halt">instruction_cache.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#250">src/instruction_cache.v:250</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_halt">instruction_cache.cache_miss_handler_m.ctrl_unit.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#158">src/cache_miss_handler.v:158</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_halt">instruction_cache.cache_miss_handler_m.mem_ctrl.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#191">src/cache_miss_handler.v:191</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_halt">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#229">src/cache_miss_handler.v:229</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_ready">instruction_cache.cache_miss_handler_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#144">src/cache_miss_handler.v:144</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_sa_blocks_halt">
            <p>i_sa_blocks_halt</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#20">src/cache_miss_handler.v, 20:49</a>
            </p>
          </td>
          <td>
            <h4>ics1_ready</h4>
            <p>
              <a href="instruction_cache.html#ics1_ready">instruction_cache.ics1_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#252">src/instruction_cache.v:252</a>
            </p>
          </td>
          <td>
            <h4>i_sa_blocks_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_sa_blocks_halt">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_sa_blocks_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#232">src/cache_miss_handler.v:232</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_ta_blocks_halt">
            <p>i_ta_blocks_halt</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#21">src/cache_miss_handler.v, 21:49</a>
            </p>
          </td>
          <td>
            <h4>ics1_ready</h4>
            <p>
              <a href="instruction_cache.html#ics1_ready">instruction_cache.ics1_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#253">src/instruction_cache.v:253</a>
            </p>
          </td>
          <td>
            <h4>i_ta_blocks_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_ta_blocks_halt">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_ta_blocks_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#231">src/cache_miss_handler.v:231</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_da_blocks_halt">
            <p>i_da_blocks_halt</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#22">src/cache_miss_handler.v, 22:49</a>
            </p>
          </td>
          <td>
            <h4>dac_ready</h4>
            <p>
              <a href="instruction_cache.html#dac_ready">instruction_cache.dac_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#254">src/instruction_cache.v:254</a>
            </p>
          </td>
          <td>
            <h4>i_da_blocks_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_da_blocks_halt">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_da_blocks_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#233">src/cache_miss_handler.v:233</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_da_set_bits">
            <p>o_da_set_bits</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#25">src/cache_miss_handler.v, 25:49</a>
            </p>
          </td>
          <td>
            <h4>o_da_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_da_addr">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#245">src/cache_miss_handler.v:245</a>
            </p>
          </td>
          <td>
            <h4>cmh_da_set_addr</h4>
            <p>
              <a href="instruction_cache.html#cmh_da_set_addr">instruction_cache.cmh_da_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#256">src/instruction_cache.v:256</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_da_way_index">
            <p>o_da_way_index</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [1:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#26">src/cache_miss_handler.v, 26:49</a>
            </p>
          </td>
          <td>
            <h4>o_da_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_da_addr">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#245">src/cache_miss_handler.v:245</a>
            </p>
          </td>
          <td>
            <h4>cmh_da_way_index</h4>
            <p>
              <a href="instruction_cache.html#cmh_da_way_index">instruction_cache.cmh_da_way_index</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#257">src/instruction_cache.v:257</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_da_block_offset_bits">
            <p>o_da_block_offset_bits</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [1:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#27">src/cache_miss_handler.v, 27:49</a>
            </p>
          </td>
          <td>
            <h4>o_da_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_da_addr">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#245">src/cache_miss_handler.v:245</a>
            </p>
          </td>
          <td>
            <h4>cmh_da_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.html#cmh_da_block_offset_bits">instruction_cache.cmh_da_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#258">src/instruction_cache.v:258</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_da_write_data">
            <p>o_da_write_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [79:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#28">src/cache_miss_handler.v, 28:49</a>
            </p>
          </td>
          <td>
            <h4>o_da_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_da_data">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#246">src/cache_miss_handler.v:246</a>
            </p>
          </td>
          <td>
            <h4>cmh_da_write_data</h4>
            <p>
              <a href="instruction_cache.html#cmh_da_write_data">instruction_cache.cmh_da_write_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#259">src/instruction_cache.v:259</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_da_blocks_if_valid">
            <p>o_da_blocks_if_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#29">src/cache_miss_handler.v, 29:49</a>
            </p>
          </td>
          <td>
            <h4>o_da_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_da_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#247">src/cache_miss_handler.v:247</a>
            </p>
          </td>
          <td>
            <h4>cmh_da_blocks_if_valid</h4>
            <p>
              <a href="instruction_cache.html#cmh_da_blocks_if_valid">instruction_cache.cmh_da_blocks_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#260">src/instruction_cache.v:260</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ta_write_addr">
            <p>o_ta_write_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#31">src/cache_miss_handler.v, 31:49</a>
            </p>
          </td>
          <td>
            <h4>o_ta_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_ta_addr">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#235">src/cache_miss_handler.v:235</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_set_addr</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_set_addr">instruction_cache.cmh_w_ta_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#262">src/instruction_cache.v:262</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ta_write_data">
            <p>o_ta_write_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#32">src/cache_miss_handler.v, 32:49</a>
            </p>
          </td>
          <td>
            <h4>o_ta_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_ta_data">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#236">src/cache_miss_handler.v:236</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_data</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_data">instruction_cache.cmh_w_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#263">src/instruction_cache.v:263</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ta_blocks_mask">
            <p>o_ta_blocks_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#33">src/cache_miss_handler.v, 33:49</a>
            </p>
          </td>
          <td>
            <h4>o_ta_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_ta_mask">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_mask</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#237">src/cache_miss_handler.v:237</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_blocks_mask</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_blocks_mask">instruction_cache.cmh_w_ta_blocks_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#264">src/instruction_cache.v:264</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ta_blocks_if_valid">
            <p>o_ta_blocks_if_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#34">src/cache_miss_handler.v, 34:49</a>
            </p>
          </td>
          <td>
            <h4>o_ta_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_ta_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#238">src/cache_miss_handler.v:238</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_ta_valid</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_ta_valid">instruction_cache.cmh_w_ta_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#265">src/instruction_cache.v:265</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_sa_write_addr">
            <p>o_sa_write_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#36">src/cache_miss_handler.v, 36:49</a>
            </p>
          </td>
          <td>
            <h4>o_sa_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_sa_addr">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#240">src/cache_miss_handler.v:240</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_set_addr</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_set_addr">instruction_cache.cmh_w_sa_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#267">src/instruction_cache.v:267</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_sa_write_data">
            <p>o_sa_write_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#37">src/cache_miss_handler.v, 37:49</a>
            </p>
          </td>
          <td>
            <h4>o_sa_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_sa_data">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#241">src/cache_miss_handler.v:241</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_data</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_data">instruction_cache.cmh_w_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#268">src/instruction_cache.v:268</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_sa_blocks_mask">
            <p>o_sa_blocks_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#38">src/cache_miss_handler.v, 38:49</a>
            </p>
          </td>
          <td>
            <h4>o_sa_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_sa_mask">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_mask</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#242">src/cache_miss_handler.v:242</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_blocks_mask</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_blocks_mask">instruction_cache.cmh_w_sa_blocks_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#269">src/instruction_cache.v:269</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_sa_blocks_if_valid">
            <p>o_sa_blocks_if_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#39">src/cache_miss_handler.v, 39:49</a>
            </p>
          </td>
          <td>
            <h4>o_sa_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_sa_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#243">src/cache_miss_handler.v:243</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_valid</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_valid">instruction_cache.cmh_w_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#270">src/instruction_cache.v:270</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_mem_if_addr">
            <p>o_mem_if_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#41">src/cache_miss_handler.v, 41:49</a>
            </p>
          </td>
          <td>
            <h4>o_mem_req_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_req_addr">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_req_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#194">src/cache_miss_handler.v:194</a>
            </p>
          </td>
          <td>
            <h4>o_mem_addr</h4>
            <p>
              <a href="instruction_cache.html#o_mem_addr">instruction_cache.o_mem_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#272">src/instruction_cache.v:272</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_mem_if_req_valid">
            <p>o_mem_if_req_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#42">src/cache_miss_handler.v, 42:49</a>
            </p>
          </td>
          <td>
            <h4>o_mem_req_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_req_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_req_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#195">src/cache_miss_handler.v:195</a>
            </p>
          </td>
          <td>
            <h4>o_mem_req_valid</h4>
            <p>
              <a href="instruction_cache.html#o_mem_req_valid">instruction_cache.o_mem_req_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#273">src/instruction_cache.v:273</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_mem_if_ready">
            <p>o_mem_if_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#43">src/cache_miss_handler.v, 43:49</a>
            </p>
          </td>
          <td>
            <h4>o_mem_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_ready">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_ready</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#196">src/cache_miss_handler.v:196</a>
            </p>
          </td>
          <td>
            <h4>o_mem_if_ready</h4>
            <p>
              <a href="instruction_cache.html#o_mem_if_ready">instruction_cache.o_mem_if_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#274">src/instruction_cache.v:274</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_miss_state">
            <p>o_miss_state</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#45">src/cache_miss_handler.v, 45:49</a>
            </p>
          </td>
          <td>
            <h4>cu_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#cu_miss_state">instruction_cache.cache_miss_handler_m.cu_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#143">src/cache_miss_handler.v:143</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_ready">instruction_cache.cache_miss_handler_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#144">src/cache_miss_handler.v:144</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>cmh_miss_state</h4>
            <p>
              <a href="instruction_cache.html#cmh_miss_state">instruction_cache.cmh_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#276">src/instruction_cache.v:276</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_missed_word">
            <p>o_missed_word</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#48">src/cache_miss_handler.v, 48:49</a>
            </p>
          </td>
          <td>
            <h4>o_missed_word</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#o_missed_word">instruction_cache.cache_miss_handler_m.missed_word_driver_m.o_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#260">src/cache_miss_handler.v:260</a>
            </p>
          </td>
          <td>
            <h4>cmh_missed_word</h4>
            <p>
              <a href="instruction_cache.html#cmh_missed_word">instruction_cache.cmh_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#278">src/instruction_cache.v:278</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_missed_word_valid">
            <p>o_missed_word_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#49">src/cache_miss_handler.v, 49:49</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#o_valid">instruction_cache.cache_miss_handler_m.missed_word_driver_m.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#261">src/cache_miss_handler.v:261</a>
            </p>
          </td>
          <td>
            <h4>cmh_missed_word_valid</h4>
            <p>
              <a href="instruction_cache.html#cmh_missed_word_valid">instruction_cache.cmh_missed_word_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#279">src/instruction_cache.v:279</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#50">src/cache_miss_handler.v, 50:49</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_halt">instruction_cache.cache_miss_handler_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#144">src/cache_miss_handler.v:144</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>o_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_miss_state">instruction_cache.cache_miss_handler_m.o_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#144">src/cache_miss_handler.v:144</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SET_BITS_WIDTH">
            <p>SET_BITS_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#52">src/cache_miss_handler.v, 52:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#52">src/cache_miss_handler.v:52</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="B_OFFSET_BITS_WIDTH">
            <p>B_OFFSET_BITS_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#53">src/cache_miss_handler.v, 53:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#53">src/cache_miss_handler.v:53</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="TAG_BITS_WIDTH">
            <p>TAG_BITS_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#54">src/cache_miss_handler.v, 54:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#54">src/cache_miss_handler.v:54</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SA_WORD_WIDTH">
            <p>SA_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#56">src/cache_miss_handler.v, 56:16</a>
            </p>
          </td>
          <td>
            <p>32'h8</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#56">src/cache_miss_handler.v:56</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SA_SRAM_ADDR_WIDTH">
            <p>SA_SRAM_ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#57">src/cache_miss_handler.v, 57:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#57">src/cache_miss_handler.v:57</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="TA_SRAM_WORD_WIDTH">
            <p>TA_SRAM_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#59">src/cache_miss_handler.v, 59:16</a>
            </p>
          </td>
          <td>
            <p>32'h20</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#59">src/cache_miss_handler.v:59</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="TA_SRAM_ADDR_WIDTH">
            <p>TA_SRAM_ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#60">src/cache_miss_handler.v, 60:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#60">src/cache_miss_handler.v:60</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DA_SRAM_WORD_WIDTH">
            <p>DA_SRAM_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#62">src/cache_miss_handler.v, 62:16</a>
            </p>
          </td>
          <td>
            <p>32'sh14</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#62">src/cache_miss_handler.v:62</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DA_WRITE_WIDTH">
            <p>DA_WRITE_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#63">src/cache_miss_handler.v, 63:16</a>
            </p>
          </td>
          <td>
            <p>32'sh50</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#63">src/cache_miss_handler.v:63</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DA_SRAM_ADDR_WIDTH">
            <p>DA_SRAM_ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#64">src/cache_miss_handler.v, 64:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#64">src/cache_miss_handler.v:64</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="MEM_IF_ADDR">
            <p>MEM_IF_ADDR</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#66">src/cache_miss_handler.v, 66:16</a>
            </p>
          </td>
          <td>
            <p>32'sh10</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#66">src/cache_miss_handler.v:66</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="MEM_IF_DATA">
            <p>MEM_IF_DATA</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#67">src/cache_miss_handler.v, 67:16</a>
            </p>
          </td>
          <td>
            <p>32'sh28</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#67">src/cache_miss_handler.v:67</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_WAYS">
            <p>NUM_WAYS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#68">src/cache_miss_handler.v, 68:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#68">src/cache_miss_handler.v:68</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="MEM_BLOCK_DATA_WIDTH">
            <p>MEM_BLOCK_DATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#70">src/cache_miss_handler.v, 70:16</a>
            </p>
          </td>
          <td>
            <p>32'sh140</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#70">src/cache_miss_handler.v:70</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_WORDS_P_BLOCK">
            <p>NUM_WORDS_P_BLOCK</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#71">src/cache_miss_handler.v, 71:16</a>
            </p>
          </td>
          <td>
            <p>32'sh10</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#71">src/cache_miss_handler.v:71</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_cache_hit">
            <p>r_cache_hit</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#75">src/cache_miss_handler.v, 75:37</a>
            </p>
          </td>
          <td>
            <h4>i_cache_hit</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_cache_hit">instruction_cache.cache_miss_handler_m.i_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#100">src/cache_miss_handler.v:100</a>
            </p>
          </td>
          <td>
            <h4>i_cache_hit</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_cache_hit">instruction_cache.cache_miss_handler_m.ctrl_unit.i_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#147">src/cache_miss_handler.v:147</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#88">src/cache_miss_handler.v:88</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_tag_bits">
            <p>r_tag_bits</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#76">src/cache_miss_handler.v, 76:37</a>
            </p>
          </td>
          <td>
            <h4>i_tag_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_tag_bits">instruction_cache.cache_miss_handler_m.i_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#101">src/cache_miss_handler.v:101</a>
            </p>
          </td>
          <td>
            <h4>i_block_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_block_addr">instruction_cache.cache_miss_handler_m.mem_ctrl.i_block_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#179">src/cache_miss_handler.v:179</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>8'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#89">src/cache_miss_handler.v:89</a>
            </p>
          </td>
          <td>
            <h4>i_tag_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_tag_bits">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#215">src/cache_miss_handler.v:215</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_set_bits">
            <p>r_set_bits</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#77">src/cache_miss_handler.v, 77:37</a>
            </p>
          </td>
          <td>
            <h4>i_set_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_set_bits">instruction_cache.cache_miss_handler_m.i_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#102">src/cache_miss_handler.v:102</a>
            </p>
          </td>
          <td>
            <h4>i_block_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_block_addr">instruction_cache.cache_miss_handler_m.mem_ctrl.i_block_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#179">src/cache_miss_handler.v:179</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#90">src/cache_miss_handler.v:90</a>
            </p>
          </td>
          <td>
            <h4>i_set_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_set_addr">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#212">src/cache_miss_handler.v:212</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_block_offset_bits">
            <p>r_block_offset_bits</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#78">src/cache_miss_handler.v, 78:37</a>
            </p>
          </td>
          <td>
            <h4>i_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_block_offset_bits">instruction_cache.cache_miss_handler_m.i_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#103">src/cache_miss_handler.v:103</a>
            </p>
          </td>
          <td>
            <h4>i_block_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_block_addr">instruction_cache.cache_miss_handler_m.mem_ctrl.i_block_addr</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#179">src/cache_miss_handler.v:179</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#91">src/cache_miss_handler.v:91</a>
            </p>
          </td>
          <td>
            <h4>i_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#i_block_offset_bits">instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#257">src/cache_miss_handler.v:257</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_status_array_data">
            <p>r_status_array_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#80">src/cache_miss_handler.v, 80:37</a>
            </p>
          </td>
          <td>
            <h4>i_status_array_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_status_array_data">instruction_cache.cache_miss_handler_m.i_status_array_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#105">src/cache_miss_handler.v:105</a>
            </p>
          </td>
          <td>
            <h4>i_sa_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#117">src/cache_miss_handler.v:117</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>8'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#93">src/cache_miss_handler.v:93</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="6" id="r_valid">
            <p>r_valid</p>
          </td>
          <td rowspan="6">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#81">src/cache_miss_handler.v, 81:37</a>
            </p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_valid">instruction_cache.cache_miss_handler_m.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#106">src/cache_miss_handler.v:106</a>
            </p>
          </td>
          <td>
            <h4>i_sa_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data_valid">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#118">src/cache_miss_handler.v:118</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#94">src/cache_miss_handler.v:94</a>
            </p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#148">src/cache_miss_handler.v:148</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_block_addr_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_block_addr_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.i_block_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#180">src/cache_miss_handler.v:180</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_set_addr_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_set_addr_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_set_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#213">src/cache_miss_handler.v:213</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_tag_bits_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_tag_bits_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_tag_bits_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#216">src/cache_miss_handler.v:216</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#i_valid">instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#258">src/cache_miss_handler.v:258</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_mem_if_data">
            <p>r_mem_if_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [39:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#83">src/cache_miss_handler.v, 83:37</a>
            </p>
          </td>
          <td>
            <h4>i_mem_if_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_mem_if_data">instruction_cache.cache_miss_handler_m.i_mem_if_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#108">src/cache_miss_handler.v:108</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>40'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#96">src/cache_miss_handler.v:96</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_mem_if_valid">
            <p>r_mem_if_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#84">src/cache_miss_handler.v, 84:37</a>
            </p>
          </td>
          <td>
            <h4>i_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_mem_if_valid">instruction_cache.cache_miss_handler_m.i_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#109">src/cache_miss_handler.v:109</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#97">src/cache_miss_handler.v:97</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="lru_block_replacement_mask">
            <p>lru_block_replacement_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#113">src/cache_miss_handler.v, 113:25</a>
            </p>
          </td>
          <td>
            <h4>o_block_replacement_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#o_block_replacement_mask">instruction_cache.cache_miss_handler_m.lru_unit_m.o_block_replacement_mask</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#120">src/cache_miss_handler.v:120</a>
            </p>
          </td>
          <td>
            <h4>i_block_replacement_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_block_replacement_mask">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_block_replacement_mask</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#218">src/cache_miss_handler.v:218</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="lru_brm_valid">
            <p>lru_brm_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#114">src/cache_miss_handler.v, 114:10</a>
            </p>
          </td>
          <td>
            <h4>o_brm_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#o_brm_valid">instruction_cache.cache_miss_handler_m.lru_unit_m.o_brm_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#121">src/cache_miss_handler.v:121</a>
            </p>
          </td>
          <td>
            <h4>i_brm_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_brm_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_brm_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#219">src/cache_miss_handler.v:219</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="mc_cu_mem_data_received">
            <p>mc_cu_mem_data_received</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#126">src/cache_miss_handler.v, 126:10</a>
            </p>
          </td>
          <td>
            <h4>o_mem_data_received</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_data_received">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_data_received</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#198">src/cache_miss_handler.v:198</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data_received</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_mem_data_received">instruction_cache.cache_miss_handler_m.ctrl_unit.i_mem_data_received</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#150">src/cache_miss_handler.v:150</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="mc_cu_mem_if_valid">
            <p>mc_cu_mem_if_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#127">src/cache_miss_handler.v, 127:10</a>
            </p>
          </td>
          <td>
            <h4>o_mem_data_rcvd_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_data_rcvd_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_data_rcvd_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#199">src/cache_miss_handler.v:199</a>
            </p>
          </td>
          <td>
            <h4>i_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_mem_if_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.i_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#151">src/cache_miss_handler.v:151</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="au_cu_arrays_update_complete">
            <p>au_cu_arrays_update_complete</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#130">src/cache_miss_handler.v, 130:10</a>
            </p>
          </td>
          <td>
            <h4>o_arrays_update_complete</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_arrays_update_complete">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_arrays_update_complete</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#249">src/cache_miss_handler.v:249</a>
            </p>
          </td>
          <td>
            <h4>i_arrays_update_complete</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_arrays_update_complete">instruction_cache.cache_miss_handler_m.ctrl_unit.i_arrays_update_complete</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#153">src/cache_miss_handler.v:153</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="au_cu_auc_valid">
            <p>au_cu_auc_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#131">src/cache_miss_handler.v, 131:10</a>
            </p>
          </td>
          <td>
            <h4>o_auc_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#o_auc_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.o_auc_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#250">src/cache_miss_handler.v:250</a>
            </p>
          </td>
          <td>
            <h4>i_auc_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#i_auc_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.i_auc_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#154">src/cache_miss_handler.v:154</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cu_mc_initiate_mem_req">
            <p>cu_mc_initiate_mem_req</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#133">src/cache_miss_handler.v, 133:10</a>
            </p>
          </td>
          <td>
            <h4>o_initiate_mem_req</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_initiate_mem_req">instruction_cache.cache_miss_handler_m.ctrl_unit.o_initiate_mem_req</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#162">src/cache_miss_handler.v:162</a>
            </p>
          </td>
          <td>
            <h4>i_initiate_req</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_initiate_req">instruction_cache.cache_miss_handler_m.mem_ctrl.i_initiate_req</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#182">src/cache_miss_handler.v:182</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cu_mc_valid">
            <p>cu_mc_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#134">src/cache_miss_handler.v, 134:10</a>
            </p>
          </td>
          <td>
            <h4>o_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_mem_if_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.o_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#163">src/cache_miss_handler.v:163</a>
            </p>
          </td>
          <td>
            <h4>i_ir_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#i_ir_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.i_ir_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#183">src/cache_miss_handler.v:183</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="cu_miss_state">
            <p>cu_miss_state</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#135">src/cache_miss_handler.v, 135:10</a>
            </p>
          </td>
          <td>
            <h4>o_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_miss_state">instruction_cache.cache_miss_handler_m.ctrl_unit.o_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#160">src/cache_miss_handler.v:160</a>
            </p>
          </td>
          <td>
            <h4>i_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_miss_state">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#225">src/cache_miss_handler.v:225</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_miss_state">instruction_cache.cache_miss_handler_m.o_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#143">src/cache_miss_handler.v:143</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cu_initiate_array_update">
            <p>cu_initiate_array_update</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#136">src/cache_miss_handler.v, 136:10</a>
            </p>
          </td>
          <td>
            <h4>o_initiate_array_update</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_initiate_array_update">instruction_cache.cache_miss_handler_m.ctrl_unit.o_initiate_array_update</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#165">src/cache_miss_handler.v:165</a>
            </p>
          </td>
          <td>
            <h4>i_initiate_arrays_update</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_initiate_arrays_update">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_initiate_arrays_update</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#209">src/cache_miss_handler.v:209</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cu_send_missed_word">
            <p>cu_send_missed_word</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#137">src/cache_miss_handler.v, 137:10</a>
            </p>
          </td>
          <td>
            <h4>o_send_missed_word</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_send_missed_word">instruction_cache.cache_miss_handler_m.ctrl_unit.o_send_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#166">src/cache_miss_handler.v:166</a>
            </p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#i_valid">instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#258">src/cache_miss_handler.v:258</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="cu_valid">
            <p>cu_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#138">src/cache_miss_handler.v, 138:10</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_valid">instruction_cache.cache_miss_handler_m.ctrl_unit.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#167">src/cache_miss_handler.v:167</a>
            </p>
          </td>
          <td>
            <h4>i_iau_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_iau_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_iau_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#210">src/cache_miss_handler.v:210</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#i_valid">instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#258">src/cache_miss_handler.v:258</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cu_ready">
            <p>cu_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#139">src/cache_miss_handler.v, 139:10</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.ctrl_unit.html#o_ready">instruction_cache.cache_miss_handler_m.ctrl_unit.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#171">src/cache_miss_handler.v:171</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="mc_mem_block_data">
            <p>mc_mem_block_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [319:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#174">src/cache_miss_handler.v, 174:37</a>
            </p>
          </td>
          <td>
            <h4>o_mem_block_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_block_data">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_block_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#202">src/cache_miss_handler.v:202</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_mem_data">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#221">src/cache_miss_handler.v:221</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_mem_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#i_mem_data">instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_mem_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#256">src/cache_miss_handler.v:256</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="mc_mem_block_data_valid">
            <p>mc_mem_block_data_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#175">src/cache_miss_handler.v, 175:10</a>
            </p>
          </td>
          <td>
            <h4>o_mem_block_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_block_data_valid">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_block_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#204">src/cache_miss_handler.v:204</a>
            </p>
          </td>
          <td>
            <h4>i_mem_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_mem_data_valid">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_mem_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#223">src/cache_miss_handler.v:223</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.missed_word_driver_m.html#i_valid">instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#258">src/cache_miss_handler.v:258</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="mc_mem_num_words_rcvd">
            <p>mc_mem_num_words_rcvd</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [4:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__cache_miss_handler.v.html#176">src/cache_miss_handler.v, 176:40</a>
            </p>
          </td>
          <td>
            <h4>o_mem_num_words_rcvd</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.mem_ctrl.html#o_mem_num_words_rcvd">instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_num_words_rcvd</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#203">src/cache_miss_handler.v:203</a>
            </p>
          </td>
          <td>
            <h4>i_mem_num_words_rcvd</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.arrays_updater_m.html#i_mem_num_words_rcvd">instruction_cache.cache_miss_handler_m.arrays_updater_m.i_mem_num_words_rcvd</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#222">src/cache_miss_handler.v:222</a>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>