#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb  9 10:27:14 2022
# Process ID: 10238
# Current directory: /home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source nexys4ddr.tcl
# Log file: /home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4ddr.tcl
# create_project -force -name nexys4ddr -part xc7a100t-CSG324-1
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.508 ; gain = 0.023 ; free physical = 105 ; free virtual = 3317
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/infrarrojo.v}
# read_verilog {/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/motores.v}
# read_verilog {/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/ultrasonido.v}
# read_verilog {/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/divFreq.v}
# read_verilog {/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/PWMUS.v}
# read_verilog {/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v}
# read_xdc nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4ddr.xdc]
# synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1875.172 ; gain = 201.719 ; free physical = 196 ; free virtual = 2722
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:876]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:876]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:877]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:877]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:878]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:878]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:879]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:879]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:881]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:881]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:882]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:882]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2971]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2986]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:3009]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2370]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2382]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2391]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2414]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2475]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2568]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2636]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2648]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2660]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2669]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2724]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2766]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2786]
INFO: [Synth 8-6157] synthesizing module 'infrarrojo' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/infrarrojo.v:26]
INFO: [Synth 8-6155] done synthesizing module 'infrarrojo' (1#1) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/infrarrojo.v:26]
INFO: [Synth 8-6157] synthesizing module 'motores' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/motores.v:41]
	Parameter A bound to: 0 - type: integer 
	Parameter R bound to: 1 - type: integer 
	Parameter P bound to: 2 - type: integer 
	Parameter GD bound to: 3 - type: integer 
	Parameter GI bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'motores' (2#1) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/motores.v:41]
INFO: [Synth 8-6157] synthesizing module 'ultrasonido' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/ultrasonido.v:22]
	Parameter Start bound to: 0 - type: integer 
	Parameter Pulse bound to: 1 - type: integer 
	Parameter Echo bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divFreq' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/divFreq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divFreq' (3#1) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/divFreq.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/ultrasonido.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonido' (4#1) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/ultrasonido.v:22]
INFO: [Synth 8-6157] synthesizing module 'PWMUS' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/PWMUS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PWMUS' (5#1) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/module/verilog/PWMUS.v:22]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1352]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6025]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6130]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6302]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6304]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6305]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6309]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (6#1) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6025]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5194]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5403]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5406]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5407]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5899]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5900]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5901]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5902]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5903]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5904]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5908]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5922]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5930]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5933]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5936]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5938]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5236]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (7#1) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5194]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2953]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3061]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3062]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3063]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4599]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4603]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4622]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3257]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_uncached_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3278]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4885]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4887]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2492]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2491]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2505]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5179]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:80]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:643]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:671]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:94]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:95]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:96]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:97]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:98]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:99]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:100]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:101]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:102]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:656]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (8#1) [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
WARNING: [Synth 8-6014] Unused sequential element PWMUS_cntrl_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2379]
WARNING: [Synth 8-6014] Unused sequential element buttons_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2388]
WARNING: [Synth 8-6014] Unused sequential element scratch_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2410]
WARNING: [Synth 8-6014] Unused sequential element bus_errors_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2411]
WARNING: [Synth 8-6014] Unused sequential element dig_0_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2444]
WARNING: [Synth 8-6014] Unused sequential element dig_1_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2448]
WARNING: [Synth 8-6014] Unused sequential element dig_2_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2452]
WARNING: [Synth 8-6014] Unused sequential element dig_3_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2456]
WARNING: [Synth 8-6014] Unused sequential element dig_4_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2460]
WARNING: [Synth 8-6014] Unused sequential element dig_5_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2464]
WARNING: [Synth 8-6014] Unused sequential element dig_6_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2468]
WARNING: [Synth 8-6014] Unused sequential element dig_7_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2472]
WARNING: [Synth 8-6014] Unused sequential element L_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2493]
WARNING: [Synth 8-6014] Unused sequential element LC_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2494]
WARNING: [Synth 8-6014] Unused sequential element C_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2495]
WARNING: [Synth 8-6014] Unused sequential element RC_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2496]
WARNING: [Synth 8-6014] Unused sequential element R_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2497]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_r_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2533]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_r_width_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2537]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_r_period_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2541]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_g_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2545]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_g_width_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2549]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_g_period_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2553]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_b_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2557]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_b_width_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2561]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_b_period_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2565]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_r_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2601]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_r_width_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2605]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_r_period_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2609]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_g_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2613]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_g_width_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2617]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_g_period_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2621]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_b_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2625]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_b_width_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2629]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_b_period_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2633]
WARNING: [Synth 8-6014] Unused sequential element leds_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2645]
WARNING: [Synth 8-6014] Unused sequential element mt_driver_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2657]
WARNING: [Synth 8-6014] Unused sequential element switchs_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2666]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2699]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2703]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2707]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2712]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2713]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2721]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2751]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2752]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2753]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2761]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2762]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2763]
WARNING: [Synth 8-6014] Unused sequential element init_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2781]
WARNING: [Synth 8-6014] Unused sequential element distance_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2782]
WARNING: [Synth 8-6014] Unused sequential element done_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2783]
WARNING: [Synth 8-6014] Unused sequential element mem_adr_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2804]
WARNING: [Synth 8-6014] Unused sequential element mem_we_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2808]
WARNING: [Synth 8-6014] Unused sequential element mem_data_w_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2812]
WARNING: [Synth 8-6014] Unused sequential element mem_data_r_re_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2813]
WARNING: [Synth 8-6014] Unused sequential element storage_dat0_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:3037]
WARNING: [Synth 8-6014] Unused sequential element storage_1_dat0_reg was removed.  [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:3058]
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr' (9#1) [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_exclusiveOk
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_args_totalyConsistent
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_bypassTranslation
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_mem_rsp_payload_last
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2012.203 ; gain = 338.750 ; free physical = 239 ; free virtual = 2717
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 2012.203 ; gain = 338.750 ; free physical = 257 ; free virtual = 2734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 2012.203 ; gain = 338.750 ; free physical = 257 ; free virtual = 2734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2012.203 ; gain = 0.000 ; free physical = 231 ; free virtual = 2709
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:294]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:294]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
Finished Parsing XDC File [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.000 ; gain = 0.000 ; free physical = 106 ; free virtual = 2592
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2106.000 ; gain = 0.000 ; free physical = 106 ; free virtual = 2592
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2106.000 ; gain = 432.547 ; free physical = 164 ; free virtual = 2635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2106.000 ; gain = 432.547 ; free physical = 153 ; free virtual = 2636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 2106.000 ; gain = 432.547 ; free physical = 153 ; free virtual = 2633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'ultrasonido'
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2530]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:1087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:1057]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:3041]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:3062]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                               00 |                               00
                   Pulse |                               01 |                               01
                    Echo |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'ultrasonido'
INFO: [Synth 8-6430] The Block RAM "nexys4ddr/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 2106.000 ; gain = 432.547 ; free physical = 175 ; free virtual = 2677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 68    
	               30 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 162   
+---RAMs : 
	            3600K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 97    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 164   
	   3 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys4ddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               19 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 15    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 46    
+---RAMs : 
	            3600K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 47    
Module motores 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
Module divFreq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module ultrasonido 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
Module PWMUS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 77    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 70    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 91    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/opt/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2500]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-4471] merging register 'v_count_reg[9:0]' into 'v_count_reg[9:0]' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:1134]
INFO: [Synth 8-4471] merging register 'h_count_reg[9:0]' into 'h_count_reg[9:0]' [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:1133]
DSP Report: Generating DSP p_r_adr_reg, operation Mode is: C'+A2*(B:0x280).
DSP Report: register v_count_reg is absorbed into DSP p_r_adr_reg.
DSP Report: register h_count_reg is absorbed into DSP p_r_adr_reg.
DSP Report: register p_r_adr_reg is absorbed into DSP p_r_adr_reg.
DSP Report: operator p_r_adr0 is absorbed into DSP p_r_adr_reg.
DSP Report: operator p_r_adr1 is absorbed into DSP p_r_adr_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "nexys4ddr/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__119' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__95' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__71' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__47' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__23' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__120' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__96' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__72' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__48' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__24' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__0' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__121' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__97' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__73' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__49' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__25' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__1' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__122' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__98' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__74' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__50' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__26' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__2' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__123' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__99' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__75' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__51' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__27' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__3' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__124' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__100' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__76' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__52' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__28' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__4' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__125' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__101' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__77' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__53' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__29' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__5' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__126' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__102' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__78' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__54' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__30' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__6' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__127' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__103' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__79' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__55' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__31' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__7' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__128' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__104' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__80' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__56' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__32' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__8' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__129' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__105' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__81' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__57' (FD) to 'i_0/mem_3_reg_mux_sel__130'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__33' (FD) to 'i_0/mem_3_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__9' (FD) to 'i_0/mem_3_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__130' (FD) to 'i_0/mem_3_reg_mux_sel__82'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__106' (FD) to 'i_0/mem_3_reg_mux_sel__34'
INFO: [Synth 8-3886] merging instance 'i_0/mem_3_reg_mux_sel__82' (FD) to 'i_0/mem_3_reg_mux_sel__58'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface13_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface12_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface11_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface7_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface4_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:29 . Memory (MB): peak = 2106.000 ; gain = 432.547 ; free physical = 265 ; free virtual = 2739
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 278, Available = 270. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|nexys4ddr   | mem_dat0_reg | 8192x32       | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+-------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)    | W |   | 128 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)    | W |   | 128 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|nexys4ddr                       | mem_3_reg               | 512 K x 12(WRITE_FIRST) |   | R | 512 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 120    | 
+--------------------------------+-------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+-------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives        | 
+------------+---------------+-----------+----------------------+-------------------+
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	       | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	       | 
|nexys4ddr   | mem_1_reg     | Implied   | 2 K x 32             | RAM128X1D x 512	  | 
|nexys4ddr   | mem_2_reg     | Implied   | 4 K x 32             | RAM128X1D x 1024	 | 
+------------+---------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'          | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'          | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'          | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|nexys4ddr   | C'+A2*(B:0x280) | 10     | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:38 ; elapsed = 00:05:11 . Memory (MB): peak = 2118.000 ; gain = 444.547 ; free physical = 122 ; free virtual = 2583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:42 ; elapsed = 00:05:15 . Memory (MB): peak = 2126.000 ; gain = 452.547 ; free physical = 121 ; free virtual = 2576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------+-------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)    | W |   | 1 K x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)    | W |   | 128 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)    | W |   | 128 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|nexys4ddr                       | mem_3_reg               | 512 K x 12(WRITE_FIRST) |   | R | 512 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 120    | 
+--------------------------------+-------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+-------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives        | 
+------------+---------------+-----------+----------------------+-------------------+
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	       | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	       | 
|nexys4ddr   | mem_1_reg     | Implied   | 2 K x 32             | RAM128X1D x 512	  | 
|nexys4ddr   | mem_2_reg     | Implied   | 4 K x 32             | RAM128X1D x 1024	 | 
+------------+---------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_5_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_3_reg_7_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:57 ; elapsed = 00:05:30 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 176 ; free virtual = 2539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_2085 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2095 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2092 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2089 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2086 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:12 ; elapsed = 00:05:46 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 171 ; free virtual = 2537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:12 ; elapsed = 00:05:46 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 176 ; free virtual = 2537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:14 ; elapsed = 00:05:48 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 177 ; free virtual = 2538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:14 ; elapsed = 00:05:48 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 178 ; free virtual = 2540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:15 ; elapsed = 00:05:49 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 178 ; free virtual = 2540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:15 ; elapsed = 00:05:49 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 178 ; free virtual = 2540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   317|
|3     |DSP48E1     |     1|
|4     |DSP48E1_2   |     1|
|5     |DSP48E1_3   |     3|
|6     |LUT1        |   330|
|7     |LUT2        |   364|
|8     |LUT3        |   581|
|9     |LUT4        |   892|
|10    |LUT5        |   844|
|11    |LUT6        |  1761|
|12    |MUXF7       |   192|
|13    |MUXF8       |    80|
|14    |RAM128X1D   |  1536|
|15    |RAM32M      |     4|
|16    |RAMB18E1    |     4|
|17    |RAMB18E1_2  |     4|
|18    |RAMB36E1    |     1|
|19    |RAMB36E1_1  |    60|
|20    |RAMB36E1_10 |     1|
|21    |RAMB36E1_2  |    60|
|22    |RAMB36E1_3  |     1|
|23    |RAMB36E1_4  |     1|
|24    |RAMB36E1_5  |     1|
|25    |RAMB36E1_6  |     1|
|26    |RAMB36E1_7  |     1|
|27    |RAMB36E1_8  |     1|
|28    |RAMB36E1_9  |     1|
|29    |FDRE        |  3005|
|30    |FDSE        |    41|
|31    |IBUF        |    20|
|32    |OBUF        |    48|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 | 10158|
|2     |  PWMUS                    |PWMUS            |    73|
|3     |  VexRiscv                 |VexRiscv         |  5210|
|4     |    IBusCachedPlugin_cache |InstructionCache |  1582|
|5     |    dataCache_1            |DataCache        |   693|
|6     |  motores                  |motores          |     8|
|7     |  ultrasonido              |ultrasonido      |   257|
|8     |    freq1                  |divFreq          |    53|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:15 ; elapsed = 00:05:49 . Memory (MB): peak = 2213.109 ; gain = 539.656 ; free physical = 176 ; free virtual = 2539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 192 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:03 ; elapsed = 00:05:34 . Memory (MB): peak = 2213.109 ; gain = 445.859 ; free physical = 236 ; free virtual = 2599
Synthesis Optimization Complete : Time (s): cpu = 00:05:16 ; elapsed = 00:05:49 . Memory (MB): peak = 2213.117 ; gain = 539.656 ; free physical = 236 ; free virtual = 2599
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2213.117 ; gain = 0.000 ; free physical = 250 ; free virtual = 2631
INFO: [Netlist 29-17] Analyzing 2271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:294]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:294]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc:296]
Finished Parsing XDC File [/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2213.117 ; gain = 0.000 ; free physical = 160 ; free virtual = 2551
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1540 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1536 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
388 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:09 ; elapsed = 00:06:50 . Memory (MB): peak = 2213.117 ; gain = 797.609 ; free physical = 322 ; free virtual = 2710
# report_timing_summary -file nexys4ddr_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 2443.863 ; gain = 230.746 ; free physical = 121 ; free virtual = 2413
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_synth.rpt
# report_utilization -file nexys4ddr_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2521.441 ; gain = 77.578 ; free physical = 116 ; free virtual = 2416

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 234b627ed

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2521.441 ; gain = 0.000 ; free physical = 123 ; free virtual = 2416

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bed397f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 148 ; free virtual = 2292
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16e550ec3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 149 ; free virtual = 2293
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21618b600

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 158 ; free virtual = 2292
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 21618b600

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 154 ; free virtual = 2296
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21618b600

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 160 ; free virtual = 2295
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21618b600

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 160 ; free virtual = 2295
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              28  |                                             12  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               5  |               3  |                                             48  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 159 ; free virtual = 2294
Ending Logic Optimization Task | Checksum: 1111497b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2615.441 ; gain = 0.000 ; free physical = 159 ; free virtual = 2294

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 137 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 126 newly gated: 1 Total Ports: 274
Number of Flops added for Enable Generation: 10

Ending PowerOpt Patch Enables Task | Checksum: 18df02f08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 447 ; free virtual = 2182
Ending Power Optimization Task | Checksum: 18df02f08

Time (s): cpu = 00:01:53 ; elapsed = 00:01:03 . Memory (MB): peak = 3057.641 ; gain = 442.199 ; free physical = 473 ; free virtual = 2208

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 22c2a445a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 453 ; free virtual = 2195
Ending Final Cleanup Task | Checksum: 22c2a445a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 457 ; free virtual = 2198

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 457 ; free virtual = 2198
Ending Netlist Obfuscation Task | Checksum: 22c2a445a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 455 ; free virtual = 2198
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:45 ; elapsed = 00:01:51 . Memory (MB): peak = 3057.641 ; gain = 613.777 ; free physical = 453 ; free virtual = 2197
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 424 ; free virtual = 2168
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14b8d48bf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 424 ; free virtual = 2168
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 424 ; free virtual = 2168

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13a8f164b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 371 ; free virtual = 2137

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1af41487a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 395 ; free virtual = 2155

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1af41487a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 399 ; free virtual = 2155
Phase 1 Placer Initialization | Checksum: 1af41487a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 397 ; free virtual = 2153

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1af41487a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 394 ; free virtual = 2152

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 18e5c0f2d

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 306 ; free virtual = 2106
Phase 2 Global Placement | Checksum: 18e5c0f2d

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 309 ; free virtual = 2103

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e5c0f2d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:57 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 296 ; free virtual = 2107

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cea6a3a8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:06 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 215 ; free virtual = 2058

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12d6b136d

Time (s): cpu = 00:01:38 ; elapsed = 00:01:07 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 210 ; free virtual = 2056

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12d6b136d

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 208 ; free virtual = 2053

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c53863dc

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 148 ; free virtual = 2035

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 106668d63

Time (s): cpu = 00:01:50 ; elapsed = 00:01:20 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 161 ; free virtual = 2056

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 106668d63

Time (s): cpu = 00:01:50 ; elapsed = 00:01:21 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 161 ; free virtual = 2056
Phase 3 Detail Placement | Checksum: 106668d63

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 168 ; free virtual = 2056

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 106668d63

Time (s): cpu = 00:01:52 ; elapsed = 00:01:22 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 175 ; free virtual = 2055

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 106668d63

Time (s): cpu = 00:01:53 ; elapsed = 00:01:23 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 176 ; free virtual = 2057

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 106668d63

Time (s): cpu = 00:01:54 ; elapsed = 00:01:24 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 169 ; free virtual = 2057

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 185 ; free virtual = 2074
Phase 4.4 Final Placement Cleanup | Checksum: 1531ea535

Time (s): cpu = 00:01:54 ; elapsed = 00:01:25 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 183 ; free virtual = 2075
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1531ea535

Time (s): cpu = 00:01:55 ; elapsed = 00:01:25 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 174 ; free virtual = 2077
Ending Placer Task | Checksum: eb151cbc

Time (s): cpu = 00:01:55 ; elapsed = 00:01:25 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 174 ; free virtual = 2078
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:35 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 190 ; free virtual = 2090
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
# report_utilization -file nexys4ddr_utilization_place.rpt
# report_io -file nexys4ddr_io.rpt
report_io: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 180 ; free virtual = 2094
# report_control_sets -verbose -file nexys4ddr_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 179 ; free virtual = 2097
# report_clock_utilization -file nexys4ddr_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 115 ; free virtual = 2048
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 55649b58 ConstDB: 0 ShapeSum: 95b08164 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef997a71

Time (s): cpu = 00:01:45 ; elapsed = 00:01:27 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 1844
Post Restoration Checksum: NetGraph: 316d9891 NumContArr: be2be1e0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef997a71

Time (s): cpu = 00:01:45 ; elapsed = 00:01:28 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 121 ; free virtual = 1818

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ef997a71

Time (s): cpu = 00:01:46 ; elapsed = 00:01:28 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 118 ; free virtual = 1808

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ef997a71

Time (s): cpu = 00:01:46 ; elapsed = 00:01:28 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 117 ; free virtual = 1807
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7f104e61

Time (s): cpu = 00:02:23 ; elapsed = 00:01:45 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 157 ; free virtual = 1781
Phase 2 Router Initialization | Checksum: a6576adb

Time (s): cpu = 00:02:24 ; elapsed = 00:01:46 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 157 ; free virtual = 1781

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8663
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8663
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f5cbcc1

Time (s): cpu = 00:03:21 ; elapsed = 00:02:04 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 172 ; free virtual = 1794

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12f5cbcc1

Time (s): cpu = 00:03:22 ; elapsed = 00:02:05 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 171 ; free virtual = 1793
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: c1b8dbb4

Time (s): cpu = 00:03:31 ; elapsed = 00:02:08 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 158 ; free virtual = 1793

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 767
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 1549b6bec

Time (s): cpu = 00:04:20 ; elapsed = 00:02:29 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 159 ; free virtual = 1787
Phase 4 Rip-up And Reroute | Checksum: 1549b6bec

Time (s): cpu = 00:04:20 ; elapsed = 00:02:29 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 159 ; free virtual = 1787

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1549b6bec

Time (s): cpu = 00:04:21 ; elapsed = 00:02:29 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 159 ; free virtual = 1787

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1549b6bec

Time (s): cpu = 00:04:21 ; elapsed = 00:02:30 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 158 ; free virtual = 1786
Phase 5 Delay and Skew Optimization | Checksum: 1549b6bec

Time (s): cpu = 00:04:21 ; elapsed = 00:02:30 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 157 ; free virtual = 1786

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1549b6bec

Time (s): cpu = 00:04:25 ; elapsed = 00:02:32 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 147 ; free virtual = 1782
Phase 6.1 Hold Fix Iter | Checksum: 1549b6bec

Time (s): cpu = 00:04:25 ; elapsed = 00:02:32 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 147 ; free virtual = 1782
Phase 6 Post Hold Fix | Checksum: 1549b6bec

Time (s): cpu = 00:04:25 ; elapsed = 00:02:33 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 147 ; free virtual = 1782

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.72172 %
  Global Horizontal Routing Utilization  = 4.98416 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1549b6bec

Time (s): cpu = 00:04:26 ; elapsed = 00:02:33 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 148 ; free virtual = 1783

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1549b6bec

Time (s): cpu = 00:04:26 ; elapsed = 00:02:33 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 148 ; free virtual = 1783

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16e485e02

Time (s): cpu = 00:04:30 ; elapsed = 00:02:37 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 143 ; free virtual = 1780

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 16e485e02

Time (s): cpu = 00:04:30 ; elapsed = 00:02:37 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 143 ; free virtual = 1780
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:30 ; elapsed = 00:02:38 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 172 ; free virtual = 1808

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:47 ; elapsed = 00:02:46 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 174 ; free virtual = 1813
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 175 ; free virtual = 1808
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force nexys4ddr_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 173 ; free virtual = 1808
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 128 ; free virtual = 1763
INFO: [Common 17-1381] The checkpoint '/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 141 ; free virtual = 1731
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9474 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ultrasonido/freq1/newCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66950 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 139 ; free virtual = 1717
# report_route_status -file nexys4ddr_route_status.rpt
# report_drc -file nexys4ddr_drc.rpt
Command: report_drc -file nexys4ddr_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/nexys4ddr_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 151 ; free virtual = 1698
# report_timing_summary -datasheet -max_paths 10 -file nexys4ddr_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 146 ; free virtual = 1698
# report_power -file nexys4ddr_power.rpt
Command: report_power -file nexys4ddr_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3057.641 ; gain = 0.000 ; free physical = 162 ; free virtual = 1689
# write_bitstream -force nexys4ddr.bit 
Command: write_bitstream -force nexys4ddr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg multiplier stage VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg multiplier stage VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg multiplier stage VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_r_adr_reg multiplier stage p_r_adr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexys4ddr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/daniela/Documentos/UNAL/2021_2/Digitales_2/Proyecto/wp08-2021-2-gr-03/SoC_project/build/nexys4ddr/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb  9 10:45:05 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:07 ; elapsed = 00:01:55 . Memory (MB): peak = 3268.262 ; gain = 210.621 ; free physical = 561 ; free virtual = 1821
# quit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  9 10:45:09 2022...
