Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 22 16:41:52 2021
| Host         : DESKTOP-DKSSV9Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: bar/pulse/unitx/new_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bar/pulse_down/unitx/new_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bar/pulse_left/unitx/new_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bar/pulse_right/unitx/new_clock_reg/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: bar/sixp25mhz/new_clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task2a_instance/audio_cap/sclk_reg/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: task2a_instance/clk_20khz/new_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.349        0.000                      0                  415        0.104        0.000                      0                  415        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.349        0.000                      0                  415        0.104        0.000                      0                  415        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.472ns (37.021%)  route 2.504ns (62.979%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.123     9.059    bar/sixp25mhz/clear
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    bar/sixp25mhz/CLOCK
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.618    14.408    bar/sixp25mhz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.472ns (37.021%)  route 2.504ns (62.979%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.123     9.059    bar/sixp25mhz/clear
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    bar/sixp25mhz/CLOCK
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.618    14.408    bar/sixp25mhz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.472ns (37.021%)  route 2.504ns (62.979%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.123     9.059    bar/sixp25mhz/clear
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    bar/sixp25mhz/CLOCK
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.618    14.408    bar/sixp25mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.472ns (37.021%)  route 2.504ns (62.979%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.123     9.059    bar/sixp25mhz/clear
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    bar/sixp25mhz/CLOCK
    SLICE_X32Y45         FDRE                                         r  bar/sixp25mhz/count_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.618    14.408    bar/sixp25mhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 task2a_instance/audio_cap/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task2a_instance/audio_cap/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.138ns (24.846%)  route 3.442ns (75.154%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.553     5.074    task2a_instance/audio_cap/CLK
    SLICE_X46Y60         FDRE                                         r  task2a_instance/audio_cap/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  task2a_instance/audio_cap/count2_reg[6]/Q
                         net (fo=9, routed)           1.201     6.792    task2a_instance/audio_cap/count2_reg[6]
    SLICE_X45Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.916 r  task2a_instance/audio_cap/sclk_i_18/O
                         net (fo=1, routed)           0.670     7.587    task2a_instance/audio_cap/sclk_i_18_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.711 r  task2a_instance/audio_cap/sclk_i_15/O
                         net (fo=1, routed)           0.407     8.118    task2a_instance/audio_cap/sclk_i_15_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.242 r  task2a_instance/audio_cap/sclk_i_10/O
                         net (fo=1, routed)           0.589     8.831    task2a_instance/audio_cap/sclk_i_10_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.955 r  task2a_instance/audio_cap/sclk_i_4/O
                         net (fo=1, routed)           0.575     9.530    task2a_instance/audio_cap/sclk_i_4_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.654 r  task2a_instance/audio_cap/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.654    task2a_instance/audio_cap/sclk_i_1_n_0
    SLICE_X44Y61         FDRE                                         r  task2a_instance/audio_cap/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.435    14.776    task2a_instance/audio_cap/CLK
    SLICE_X44Y61         FDRE                                         r  task2a_instance/audio_cap/sclk_reg/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.031    15.044    task2a_instance/audio_cap/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.472ns (37.261%)  route 2.478ns (62.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.098     9.034    bar/sixp25mhz/clear
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.442    14.783    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[0]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618    14.430    bar/sixp25mhz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.472ns (37.261%)  route 2.478ns (62.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.098     9.034    bar/sixp25mhz/clear
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.442    14.783    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[1]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618    14.430    bar/sixp25mhz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.472ns (37.261%)  route 2.478ns (62.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.098     9.034    bar/sixp25mhz/clear
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.442    14.783    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[2]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618    14.430    bar/sixp25mhz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.472ns (37.261%)  route 2.478ns (62.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.098     9.034    bar/sixp25mhz/clear
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.442    14.783    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.618    14.430    bar/sixp25mhz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 bar/sixp25mhz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/sixp25mhz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 1.472ns (38.391%)  route 2.362ns (61.609%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.562     5.083    bar/sixp25mhz/CLOCK
    SLICE_X32Y38         FDRE                                         r  bar/sixp25mhz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  bar/sixp25mhz/count_reg[3]/Q
                         net (fo=3, routed)           1.381     6.920    bar/sixp25mhz/count_reg[3]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  bar/sixp25mhz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.044    bar/sixp25mhz/count0_carry_i_3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  bar/sixp25mhz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.594    bar/sixp25mhz/count0_carry_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  bar/sixp25mhz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.708    bar/sixp25mhz/count0_carry__0_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.936 r  bar/sixp25mhz/count0_carry__1/CO[2]
                         net (fo=32, routed)          0.982     8.918    bar/sixp25mhz/clear
    SLICE_X32Y44         FDRE                                         r  bar/sixp25mhz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    bar/sixp25mhz/CLOCK
    SLICE_X32Y44         FDRE                                         r  bar/sixp25mhz/count_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.618    14.408    bar/sixp25mhz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 task2a_instance/clk_20khz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task2a_instance/clk_20khz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    task2a_instance/clk_20khz/CLK
    SLICE_X35Y49         FDRE                                         r  task2a_instance/clk_20khz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  task2a_instance/clk_20khz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    task2a_instance/clk_20khz/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  task2a_instance/clk_20khz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    task2a_instance/clk_20khz/count_reg[24]_i_1__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  task2a_instance/clk_20khz/count_reg[28]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.922    task2a_instance/clk_20khz/count_reg[28]_i_1__4_n_7
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.829     1.957    task2a_instance/clk_20khz/CLK
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    task2a_instance/clk_20khz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 task2a_instance/clk_20khz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task2a_instance/clk_20khz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    task2a_instance/clk_20khz/CLK
    SLICE_X35Y49         FDRE                                         r  task2a_instance/clk_20khz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  task2a_instance/clk_20khz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    task2a_instance/clk_20khz/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  task2a_instance/clk_20khz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    task2a_instance/clk_20khz/count_reg[24]_i_1__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  task2a_instance/clk_20khz/count_reg[28]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.933    task2a_instance/clk_20khz/count_reg[28]_i_1__4_n_5
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.829     1.957    task2a_instance/clk_20khz/CLK
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    task2a_instance/clk_20khz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 task2a_instance/clk_20khz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task2a_instance/clk_20khz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    task2a_instance/clk_20khz/CLK
    SLICE_X35Y49         FDRE                                         r  task2a_instance/clk_20khz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  task2a_instance/clk_20khz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    task2a_instance/clk_20khz/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  task2a_instance/clk_20khz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    task2a_instance/clk_20khz/count_reg[24]_i_1__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  task2a_instance/clk_20khz/count_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.958    task2a_instance/clk_20khz/count_reg[28]_i_1__4_n_6
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.829     1.957    task2a_instance/clk_20khz/CLK
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    task2a_instance/clk_20khz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 task2a_instance/clk_20khz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task2a_instance/clk_20khz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    task2a_instance/clk_20khz/CLK
    SLICE_X35Y49         FDRE                                         r  task2a_instance/clk_20khz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  task2a_instance/clk_20khz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    task2a_instance/clk_20khz/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  task2a_instance/clk_20khz/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    task2a_instance/clk_20khz/count_reg[24]_i_1__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  task2a_instance/clk_20khz/count_reg[28]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.958    task2a_instance/clk_20khz/count_reg[28]_i_1__4_n_4
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.829     1.957    task2a_instance/clk_20khz/CLK
    SLICE_X35Y50         FDRE                                         r  task2a_instance/clk_20khz/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    task2a_instance/clk_20khz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bar/pulse/unitx/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/pulse/unitx/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    bar/pulse/unitx/CLOCK
    SLICE_X29Y43         FDRE                                         r  bar/pulse/unitx/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  bar/pulse/unitx/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.704    bar/pulse/unitx/count_reg[31]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  bar/pulse/unitx/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    bar/pulse/unitx/count_reg[28]_i_1__0_n_4
    SLICE_X29Y43         FDRE                                         r  bar/pulse/unitx/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.833     1.960    bar/pulse/unitx/CLOCK
    SLICE_X29Y43         FDRE                                         r  bar/pulse/unitx/count_reg[31]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    bar/pulse/unitx/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bar/pulse_right/unitx/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/pulse_right/unitx/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.559     1.442    bar/pulse_right/unitx/CLOCK
    SLICE_X33Y35         FDRE                                         r  bar/pulse_right/unitx/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bar/pulse_right/unitx/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.700    bar/pulse_right/unitx/count_reg[31]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  bar/pulse_right/unitx/count_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.808    bar/pulse_right/unitx/count_reg[28]_i_1__2_n_4
    SLICE_X33Y35         FDRE                                         r  bar/pulse_right/unitx/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.827     1.954    bar/pulse_right/unitx/CLOCK
    SLICE_X33Y35         FDRE                                         r  bar/pulse_right/unitx/count_reg[31]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    bar/pulse_right/unitx/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task2a_instance/clk_20khz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task2a_instance/clk_20khz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    task2a_instance/clk_20khz/CLK
    SLICE_X35Y47         FDRE                                         r  task2a_instance/clk_20khz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  task2a_instance/clk_20khz/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    task2a_instance/clk_20khz/count_reg[19]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  task2a_instance/clk_20khz/count_reg[16]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.812    task2a_instance/clk_20khz/count_reg[16]_i_1__4_n_4
    SLICE_X35Y47         FDRE                                         r  task2a_instance/clk_20khz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.832     1.959    task2a_instance/clk_20khz/CLK
    SLICE_X35Y47         FDRE                                         r  task2a_instance/clk_20khz/count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    task2a_instance/clk_20khz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task2a_instance/clk_20khz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task2a_instance/clk_20khz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    task2a_instance/clk_20khz/CLK
    SLICE_X35Y48         FDRE                                         r  task2a_instance/clk_20khz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  task2a_instance/clk_20khz/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    task2a_instance/clk_20khz/count_reg[23]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  task2a_instance/clk_20khz/count_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.812    task2a_instance/clk_20khz/count_reg[20]_i_1__4_n_4
    SLICE_X35Y48         FDRE                                         r  task2a_instance/clk_20khz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.832     1.959    task2a_instance/clk_20khz/CLK
    SLICE_X35Y48         FDRE                                         r  task2a_instance/clk_20khz/count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    task2a_instance/clk_20khz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bar/pulse_down/unitx/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/pulse_down/unitx/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.558     1.441    bar/pulse_down/unitx/CLOCK
    SLICE_X35Y34         FDRE                                         r  bar/pulse_down/unitx/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  bar/pulse_down/unitx/count_reg[27]/Q
                         net (fo=2, routed)           0.117     1.699    bar/pulse_down/unitx/count_reg[27]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  bar/pulse_down/unitx/count_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.807    bar/pulse_down/unitx/count_reg[24]_i_1__3_n_4
    SLICE_X35Y34         FDRE                                         r  bar/pulse_down/unitx/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.825     1.952    bar/pulse_down/unitx/CLOCK
    SLICE_X35Y34         FDRE                                         r  bar/pulse_down/unitx/count_reg[27]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.546    bar/pulse_down/unitx/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bar/pulse_left/unitx/new_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bar/pulse_left/unitx/new_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.556     1.439    bar/pulse_left/unitx/CLOCK
    SLICE_X31Y31         FDRE                                         r  bar/pulse_left/unitx/new_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  bar/pulse_left/unitx/new_clock_reg/Q
                         net (fo=3, routed)           0.168     1.748    bar/pulse_left/unitx/new_clock
    SLICE_X31Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.793 r  bar/pulse_left/unitx/new_clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.793    bar/pulse_left/unitx/new_clock_i_1__1_n_0
    SLICE_X31Y31         FDRE                                         r  bar/pulse_left/unitx/new_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.823     1.950    bar/pulse_left/unitx/CLOCK
    SLICE_X31Y31         FDRE                                         r  bar/pulse_left/unitx/new_clock_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.091     1.530    bar/pulse_left/unitx/new_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y27   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y25   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   bar/pulse/unitx/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   bar/pulse/unitx/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   bar/pulse/unitx/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37   bar/pulse/unitx/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y38   bar/pulse/unitx/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y38   bar/pulse/unitx/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   bar/sixp25mhz/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   bar/sixp25mhz/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   bar/sixp25mhz/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   bar/sixp25mhz/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   bar/sixp25mhz/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   led_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   led_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   led_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   bar/sixp25mhz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   bar/sixp25mhz/count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   an_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   bar/pulse/unitx/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   bar/pulse/unitx/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   bar/pulse/unitx/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   bar/pulse/unitx/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   bar/pulse_down/unitx/count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   bar/pulse_down/unitx/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   bar/pulse_down/unitx/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   bar/pulse_down/unitx/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   bar/pulse_down/unitx/count_reg[3]/C



