// Seed: 3864091720
module module_0 (
    input wire id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input supply0 id_5,
    output wand id_6
);
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output logic id_2,
    output uwire id_3,
    output wire void id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri0 id_7
    , id_11,
    output tri1 id_8,
    input tri0 id_9
);
  always
    id_2#(
        .id_9(1),
        .id_7(1),
        .id_0(1),
        .id_9(1 ? -1 : 1),
        .id_9(1 && 1 + 1),
        .id_6(1),
        .id_7(-1),
        .id_9(1)
    ) <= -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7,
      id_9,
      id_7,
      id_6,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
