$date
	Mon Nov 18 15:29:02 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! p_Y_L $end
$var wire 1 " p_Y $end
$var reg 1 # p_A $end
$var reg 1 $ p_B $end
$var reg 1 % p_C $end
$var reg 8 & p_D [7:0] $end
$var reg 1 ' p_EN_L $end
$var integer 32 ( k [31:0] $end
$scope module mux $end
$var wire 8 ) d [7:0] $end
$var wire 3 * s [2:0] $end
$var reg 1 " F $end
$var reg 1 + w1 $end
$var reg 1 , w2 $end
$scope task mux2x1 $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / s $end
$var reg 1 0 y2x1 $end
$upscope $end
$scope task mux4x1 $end
$var reg 4 1 din [3:0] $end
$var reg 2 2 sel [1:0] $end
$var reg 1 3 y4x1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
b0 2
b0 1
00
0/
0.
0-
0,
0+
b0 *
b0 )
bx (
1'
b0 &
0%
0$
0#
0"
z!
$end
#50
b10 1
b100100 &
b100100 )
b0 (
0'
#100
b1000 1
b1 2
b10000001 &
b10000001 )
b1 *
1%
b1 (
#150
b0 1
b10 2
b1001 &
b1001 )
1$
b10 *
0%
b10 (
#200
b110 1
b11 2
b1100011 &
b1100011 )
b11 *
1%
b11 (
#250
1-
1/
1+
03
b0 1
b0 2
b1101 &
b1101 )
1#
0$
b100 *
0%
b100 (
#300
0-
0+
b1000 1
b1 2
b10001101 &
b10001101 )
b101 *
1%
b101 (
#350
1"
10
1-
1.
1,
1+
13
b110 1
b10 2
b1100101 &
b1100101 )
1$
b110 *
0%
b110 (
#400
0"
00
0-
0.
0,
0+
03
b1 1
b11 2
b10010 &
b10010 )
b111 *
1%
b111 (
#450
1"
10
1-
0/
b0 1
1+
03
b0 2
b1 &
b1 )
0#
0$
b0 *
0%
b1000 (
#500
0"
00
0-
0+
b0 1
b1 2
b1101 &
b1101 )
b1 *
1%
b1001 (
#550
1"
10
1-
1.
1,
1+
13
b111 1
b10 2
b1110110 &
b1110110 )
1$
b10 *
0%
b1010 (
#600
0.
0,
03
b11 1
b11 2
b111101 &
b111101 )
b11 *
1%
b1011 (
#650
0"
00
1/
03
b1110 1
b0 2
b11101101 &
b11101101 )
1#
0$
b100 *
0%
b1100 (
#700
0-
0+
b1000 1
b1 2
b10001100 &
b10001100 )
b101 *
1%
b1101 (
#750
1"
10
1.
1,
13
b1111 1
b10 2
b11111001 &
b11111001 )
1$
b110 *
0%
b1110 (
#800
13
b1100 1
b11 2
b11000110 &
b11000110 )
b111 *
1%
b1111 (
#850
b10000 (
