 行政院國家科學委員會補助專題研究計畫 
□期中進度報告 
■期末報告 
 
高效率可變增益多級切換電容電壓倍乘/倍除之 
轉換器/逆轉器的分析設計與實作 
 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC 100－2221－E－324－005 
執行期間： 100 年 8 月 1 日至 101 年 7 月 31 日 
 
執行機構及系所：朝陽科技大學資訊工程系 
 
計畫主持人：張原豪 
共同主持人： 
計畫參與人員：陳昱彰 
 
 
 
 
本計畫除繳交成果報告外，另須繳交以下出國報告： 
□赴國外移地研究心得報告 
□赴大陸地區移地研究心得報告 
■出席國際學術會議心得報告及發表之論文 
□國際合作研究計畫國外研究報告 
 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            □涉及專利或其他智慧財產權，□一年□二年後可公開查詢 
 
中   華   民   國 101 年 9 月 20 日 
 
Fig. 1. Configuration of closed-loop SCVMI. 
 
B23B21 CC   (cell B2) are discharged in series to supply bC . 
At the same time, A13A11 CC   (cell A1) are discharged in 
series to transfer the power into A23A21 CC   (cell A2) in 
parallel. With the help of interleaved operations, A1Cv , B1Cv  
( A2Cv , B2Cv ) are toward the goal values of SV  ( SV3  ), and 
so bCv  can be boosted up to SV33   at most. Accordingly, it 
stands to reason that cc nm  -stage SCVM booster can 
provide the gain value of cc nm   at most. 
Secondly, the H-bridge is discussed. As in Fig. 1, the H-
bridge is a full-wave bridge structure between Cbv  and ov , 
and its function is to convert Cbv  (DC) into ov  (AC). For 
more details, it has MOSFETs  BBAA ,,, SSSS  plus 4 diodes in 
parallel. By using SPWM,  BBAA ,,, SSSS  are controlled to 
keep ov  on following the sinusoidal reference refV . There is 
a power-usage band-stop filter (BSF), and its function is like 
a trap to eliminate harmonics of ov  for better total harmonic 
distortion. As in the lower half of Fig. 1, the controller is 
composed of low-pass filter (LPF), SPWM block and phase 
generator. From a view of signal flow, ov  is sent into LPF for 
high-frequency noise rejection. Then, the filtered oV  is 
compared with refV  to obtain the tracking error e , as well as 
the control signal conv  to produce the duty cycle via SPWM 
block. The goal of SPWM control is to keep oV  on following 
the different desired refV  for better output regulation. 
 
III. MODELLING AND ANALYSIS OF SCVMI 
A. Modelling of SCVM Booster: 
The first-order Thevenin model of cc nm  -stage SCVM 
booster is derived. Now, we remove H-bridge from the power 
unit, and set the circuit open temporarily. Based on Fig. 2(a)- 
 
Fig. 2(a). Phase I topology of 33 -stage SCVM booster. 
 
 
Fig. 2(b). Phase II topology 33 -stage SCVM booster. 
 
(b), the dynamic equations for Phase I-II are derived. Because 
of the complementary operations of cells A1 and B1, A2 and 
B2, we take two variables as: 2/)]()([)(
B1A11
tvtvtv CCC  / 
2/)]()([)(
B2A22
tvtvtv CCC   for averaged capacitor voltage 
in cells A1,B1/A2,B2. Then, by using state-space averaging, 
the state equation of cc nm  -stage SCVM booster can be 
)()()(' tuBtxAtx bstbstbstbstbst  ,                                     (1a) 
)()( txCty bstbstbst  ,                                                          (1b) 
where  
 T
bCCCbst
vvvx
21
 ,  bCbst vy  ,  SVbstu ,         (2a,b,c) 






















bb
c
c
c
c
c
c
c
bst
CRCR
n
CRCRnCR
n
CRn
m
CRCR
m
CRm
A
22
2323
331
1
0
2
1
2
1
22
0
2
1
22
1
,                    (2d) 
T
c
bst CRm
B 





 00
2
1
1
,  100bstC ,                                  (2e,f) 
therein cT mRrR 1 , RnrR cT 2 , cTc nRrRmR 3 , 
and CT rrR  2  is the parasitic resistance. By substituting 
0' bstx  of (1), the steady-state buffer capacitor voltage bCV  
can be obtained as: SS
1
C VVV 

ccbstbstbstb nmBAC . And 
bstA  is divided into 4 blocks 11A ~ 22A , and decomposed as 
(3a), where bstΔ  is obtained as (3b) when CCb 100 . 







 






















I
AAIA
IAA
I
AA
AA
A
bst
bst
00
00
 12
1
1111
1
11212221
1211 ,      (3a) 
bccc
bst
CRnRRnm
AAAA

 
)(
1
3
2
21
2212
1
112122 .              (3b) 
control of the SCVM booster, and is implemented via full-
custom fabrication of National Chip Implementation Center 
(CIC), Taiwan. This SCVMI hardware is tested practically 
( SV 3.0V , LR 5.1k , Agilent Infiniium 54830B oscillo-
scope, channel 1: signal attenuation rate of 10 times, channel 
2: normal). Fig. 6 shows the waveforms of ov  for various 
refV : mV V0.23 , of kHz1 / mV V5.26 , of kHz8.0 . In 
Fig. 6(a), rms o,V  is 1.627V , i.e. the AC peak of ov  is 23.01V  
(  1021.627 23.01V ), and practical of Hz1.1002 . In Fig. 
6(b), rms o,V  is 1.889V , i.e. the AC peak of ov  is 26.71V  
( V71.261021.889  ), and of Hz2.801  practically. 
Clearly, this SCVMI is stable for boost DC-AC conversion, 
and ov  are really following refV . 
 
V. CONCLUSION 
  A closed-loop scheme of cc nm  -stage SCVMI is proposed 
by combining the two-phase interleaved phase generator and 
SPWM control for boost DC-AC conversion and regulation. 
Here, the modelling and analysis are derived, and all results 
(simulation/experiment) are illustrated to show the efficacy of 
the proposed scheme. The advantages of this scheme are as 
follows. (i) The SC-based SCVMI needs no magnetic element 
(except BSF), so I.C. fabrication is promising. (ii) Since these 
four SC cells are working in the anti-phase, the symmetrical 
regularity makes the realization of phase generator much 
easier. (iii) Since the SCVM booster has a high conversion 
ratio of cc nm   at most (voltage multiplier), the number of 
pumping capacitors is fewer under the same voltage gain. 
 
ACKNOWLEDGMENT 
The circuit research of Yuen-Haw Chang is financially 
supported by the National Science Council of Taiwan (NSC 
100-2221-E-324-005). 
 
REFERENCES 
[1] J. K. Dickson, “On-chip high voltage generation in NMOS integrated 
circuits using an improved voltage multiplier technique,” IEEE J. Solid-
State Circuits, vol. 11, pp. 374-378, 1976. 
[2] G. Zhu and A. Ioinovici, “Steady-state characteristics of switched-
capacitor electronic converters,” J. of Circuits, Systems and Computers, 
vol. 7, no.2, pp. 69-91, 1997. 
[3] O. C. Mak and A. Ioinovici, “Switched-capacitor inverter with high 
power density and enhanced regulation capability,” IEEE Trans. 
Circuit Syst. I, vol. 45, pp. 336–347, 1998. 
[4] Y.-H. Chang, “Design and analysis of power-CMOS-gate-based 
switched-capacitor boost DC-AC inverter,” IEEE Trans. Circuits Syst. I, 
vol.51, no.10, pp. 1998-2016, 2004. 
[5] M. S. Makowski, “Realizability conditions and bounds on synthesis of 
switched-capacitor DC-DC voltage multiplier circuits,” IEEE Trans. 
Circuits Syst. I, vol.44, no.8, pp. 684-691, 1997.  
[6] J. A. Starzyk, Y.-W. Jan, and F. Qiu, “A dc-dc charge pump design 
based on voltage doublers,” IEEE Trans. Circuits Syst. I, vol.48, no.3, 
pp. 350-359, 2001. 
[7] Y.-H. Chang, “Design and analysis of pulse-width-modulation-based 
two-stage current-mode multi-phase voltage double,” IET Circuits 
Devices Syst., vol.4, iss.4, pp.269-281, 2010.  
[8] Y.-H. Chang, “Design and analysis of a generalised n-stage current-
mode multiphase switched-capacitor converter,” Int. Journal of 
Electronics, vol.97, no.7, pp.737-757, July 2010. 
 
Fig. 4(a). ov  ( :Vref mV V44 , of kHz1 ). 
 
Fig. 4(b). ov  ( :Vref mV V28 , of kHz8.0 ).  
 
Fig. 5(a). SCVM booster and phase generator. 
    
           Fig. 5(b). H-bridge.       Fig. 5(c). SPWM.  
 
Fig. 6(a). ov  ( :Vref mV V0.23 , of kHz1 ).  
 
Fig. 6(b). ov  ( :Vref mV V5.26 , of kHz8.0 ). 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
 
1. 在學術方面，本計劃提出一多級式切換電容電壓倍乘/倍除之轉換器/逆轉器(SCVMI)的分析設計
與實作，其中配合弦波脈波寬度調變的技術(SPWM)，在電壓模式(voltage-mode)的控制考量下，
整合設計出一閉迴路升/降壓型直-直流轉換器/直-交流逆轉換器架構，以求高效率轉換/調整之應
用目標。待計畫完成後，將彙整研究結果，撰寫論文投稿國際期刊，以提升學術研究之水準。 
（本計畫年度內共已發表 SCI 論文 5 篇、EI 級國際會議論文 3 篇） 
 
2. 在實際方面，本計畫研究一輕巧、高效率、可變倍壓之多級式 SC 直流升/降壓轉換器、直-交流
逆轉換器之驅動晶片或控制晶片的設計，如此可以提供做為未來實作時的理論與原型設計之基
礎，在執行計畫中擬向國科會 CIC 國家晶片製程中心申請晶片下線製作，並藉以提升產學界對電
源轉換系統之興趣與技術水準，強化電子產品之技術與市場競爭力。 
（本計畫年度已獲國家晶片設計製程中心 CIC 審查通過下線晶片共 3 顆）。 
 
3. 在教育方面，對於參予計畫之工作人員，除了可以提升並訓練其對混合模式大型積體電路設計與
模擬、元件電性理論萃取分析、元件製程與佈局、系統整合設計…等能力外，還可增加其對整個
積體電路各層設計的重點、多級式 SC 直流升/降壓轉換器、直-交流逆轉換器之驅動晶片或控制
晶片的電路分析與佈局設計、晶片系統整合故障保護機制之開發能力…等，使參與計畫的同學能
培植成國家未來積體電路設計產業之重要基礎人才。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
IEEE-PEDS 2011 出席證明: 
 
 
Fig. 1. Configuration of closed-loop SCVMI. 
 
B23B21 CC   (cell B2) are discharged in series to supply bC . 
At the same time, A13A11 CC   (cell A1) are discharged in 
series to transfer the power into A23A21 CC   (cell A2) in 
parallel. With the help of interleaved operations, A1Cv , B1Cv  
( A2Cv , B2Cv ) are toward the goal values of SV  ( SV3  ), and 
so bCv  can be boosted up to SV33   at most. Accordingly, it 
stands to reason that cc nm  -stage SCVM booster can 
provide the gain value of cc nm   at most. 
Secondly, the H-bridge is discussed. As in Fig. 1, the H-
bridge is a full-wave bridge structure between Cbv  and ov , 
and its function is to convert Cbv  (DC) into ov  (AC). For 
more details, it has MOSFETs  BBAA ,,, SSSS  plus 4 diodes in 
parallel. By using SPWM,  BBAA ,,, SSSS  are controlled to 
keep ov  on following the sinusoidal reference refV . There is 
a power-usage band-stop filter (BSF), and its function is like 
a trap to eliminate harmonics of ov  for better total harmonic 
distortion. As in the lower half of Fig. 1, the controller is 
composed of low-pass filter (LPF), SPWM block and phase 
generator. From a view of signal flow, ov  is sent into LPF for 
high-frequency noise rejection. Then, the filtered oV  is 
compared with refV  to obtain the tracking error e , as well as 
the control signal conv  to produce the duty cycle via SPWM 
block. The goal of SPWM control is to keep oV  on following 
the different desired refV  for better output regulation. 
 
III. MODELLING AND ANALYSIS OF SCVMI 
A. Modelling of SCVM Booster: 
The first-order Thevenin model of cc nm  -stage SCVM 
booster is derived. Now, we remove H-bridge from the power 
unit, and set the circuit open temporarily. Based on Fig. 2(a)- 
 
Fig. 2(a). Phase I topology of 33 -stage SCVM booster. 
 
 
Fig. 2(b). Phase II topology 33 -stage SCVM booster. 
 
(b), the dynamic equations for Phase I-II are derived. Because 
of the complementary operations of cells A1 and B1, A2 and 
B2, we take two variables as: 2/)]()([)(
B1A11
tvtvtv CCC  / 
2/)]()([)(
B2A22
tvtvtv CCC   for averaged capacitor voltage 
in cells A1,B1/A2,B2. Then, by using state-space averaging, 
the state equation of cc nm  -stage SCVM booster can be 
)()()(' tuBtxAtx bstbstbstbstbst  ,                                     (1a) 
)()( txCty bstbstbst  ,                                                          (1b) 
where  
 T
bCCCbst
vvvx
21
 ,  bCbst vy  ,  SVbstu ,         (2a,b,c) 






















bb
c
c
c
c
c
c
c
bst
CRCR
n
CRCRnCR
n
CRn
m
CRCR
m
CRm
A
22
2323
331
1
0
2
1
2
1
22
0
2
1
22
1
,                    (2d) 
T
c
bst CRm
B 





 00
2
1
1
,  100bstC ,                                  (2e,f) 
therein cT mRrR 1 , RnrR cT 2 , cTc nRrRmR 3 , 
and CT rrR  2  is the parasitic resistance. By substituting 
0' bstx  of (1), the steady-state buffer capacitor voltage bCV  
can be obtained as: SS
1
C VVV 

ccbstbstbstb nmBAC . And 
bstA  is divided into 4 blocks 11A ~ 22A , and decomposed as 
(3a), where bstΔ  is obtained as (3b) when CCb 100 . 







 






















I
AAIA
IAA
I
AA
AA
A
bst
bst
00
00
 12
1
1111
1
11212221
1211 ,      (3a) 
bccc
bst
CRnRRnm
AAAA

 
)(
1
3
2
21
2212
1
112122 .              (3b) 
 524
control of the SCVM booster, and is implemented via full-
custom fabrication of National Chip Implementation Center 
(CIC), Taiwan. This SCVMI hardware is tested practically 
( SV 3.0V , LR 5.1k , Agilent Infiniium 54830B oscillo-
scope, channel 1: signal attenuation rate of 10 times, channel 
2: normal). Fig. 6 shows the waveforms of ov  for various 
refV : mV V0.23 , of kHz1 / mV V5.26 , of kHz8.0 . In 
Fig. 6(a), rms o,V  is 1.627V , i.e. the AC peak of ov  is 23.01V  
(  1021.627 23.01V ), and practical of Hz1.1002 . In Fig. 
6(b), rms o,V  is 1.889V , i.e. the AC peak of ov  is 26.71V  
( V71.261021.889  ), and of Hz2.801  practically. 
Clearly, this SCVMI is stable for boost DC-AC conversion, 
and ov  are really following refV . 
 
V. CONCLUSION 
  A closed-loop scheme of cc nm  -stage SCVMI is proposed 
by combining the two-phase interleaved phase generator and 
SPWM control for boost DC-AC conversion and regulation. 
Here, the modelling and analysis are derived, and all results 
(simulation/experiment) are illustrated to show the efficacy of 
the proposed scheme. The advantages of this scheme are as 
follows. (i) The SC-based SCVMI needs no magnetic element 
(except BSF), so I.C. fabrication is promising. (ii) Since these 
four SC cells are working in the anti-phase, the symmetrical 
regularity makes the realization of phase generator much 
easier. (iii) Since the SCVM booster has a high conversion 
ratio of cc nm   at most (voltage multiplier), the number of 
pumping capacitors is fewer under the same voltage gain. 
 
ACKNOWLEDGMENT 
The circuit research of Yuen-Haw Chang is financially 
supported by the National Science Council of Taiwan (NSC 
100-2221-E-324-005). 
 
REFERENCES 
[1] J. K. Dickson, “On-chip high voltage generation in NMOS integrated 
circuits using an improved voltage multiplier technique,” IEEE J. Solid-
State Circuits, vol. 11, pp. 374-378, 1976. 
[2] G. Zhu and A. Ioinovici, “Steady-state characteristics of switched-
capacitor electronic converters,” J. of Circuits, Systems and Computers, 
vol. 7, no.2, pp. 69-91, 1997. 
[3] O. C. Mak and A. Ioinovici, “Switched-capacitor inverter with high 
power density and enhanced regulation capability,” IEEE Trans. 
Circuit Syst. I, vol. 45, pp. 336–347, 1998. 
[4] Y.-H. Chang, “Design and analysis of power-CMOS-gate-based 
switched-capacitor boost DC-AC inverter,” IEEE Trans. Circuits Syst. I, 
vol.51, no.10, pp. 1998-2016, 2004. 
[5] M. S. Makowski, “Realizability conditions and bounds on synthesis of 
switched-capacitor DC-DC voltage multiplier circuits,” IEEE Trans. 
Circuits Syst. I, vol.44, no.8, pp. 684-691, 1997.  
[6] J. A. Starzyk, Y.-W. Jan, and F. Qiu, “A dc-dc charge pump design 
based on voltage doublers,” IEEE Trans. Circuits Syst. I, vol.48, no.3, 
pp. 350-359, 2001. 
[7] Y.-H. Chang, “Design and analysis of pulse-width-modulation-based 
two-stage current-mode multi-phase voltage double,” IET Circuits 
Devices Syst., vol.4, iss.4, pp.269-281, 2010.  
[8] Y.-H. Chang, “Design and analysis of a generalised n-stage current-
mode multiphase switched-capacitor converter,” Int. Journal of 
Electronics, vol.97, no.7, pp.737-757, July 2010. 
 
Fig. 4(a). ov  ( :Vref mV V44 , of kHz1 ). 
 
Fig. 4(b). ov  ( :Vref mV V28 , of kHz8.0 ).  
 
Fig. 5(a). SCVM booster and phase generator. 
    
           Fig. 5(b). H-bridge.       Fig. 5(c). SPWM.  
 
Fig. 6(a). ov  ( :Vref mV V0.23 , of kHz1 ).  
 
Fig. 6(b). ov  ( :Vref mV V5.26 , of kHz8.0 ). 
 526
IEEE-PEDS 2011 出席證明: 
 
 
Fig. 1. Configuration of closed-loop SCVMI. 
 
B23B21 CC   (cell B2) are discharged in series to supply bC . 
At the same time, A13A11 CC   (cell A1) are discharged in 
series to transfer the power into A23A21 CC   (cell A2) in 
parallel. With the help of interleaved operations, A1Cv , B1Cv  
( A2Cv , B2Cv ) are toward the goal values of SV  ( SV3  ), and 
so bCv  can be boosted up to SV33   at most. Accordingly, it 
stands to reason that cc nm  -stage SCVM booster can 
provide the gain value of cc nm   at most. 
Secondly, the H-bridge is discussed. As in Fig. 1, the H-
bridge is a full-wave bridge structure between Cbv  and ov , 
and its function is to convert Cbv  (DC) into ov  (AC). For 
more details, it has MOSFETs  BBAA ,,, SSSS  plus 4 diodes in 
parallel. By using SPWM,  BBAA ,,, SSSS  are controlled to 
keep ov  on following the sinusoidal reference refV . There is 
a power-usage band-stop filter (BSF), and its function is like 
a trap to eliminate harmonics of ov  for better total harmonic 
distortion. As in the lower half of Fig. 1, the controller is 
composed of low-pass filter (LPF), SPWM block and phase 
generator. From a view of signal flow, ov  is sent into LPF for 
high-frequency noise rejection. Then, the filtered oV  is 
compared with refV  to obtain the tracking error e , as well as 
the control signal conv  to produce the duty cycle via SPWM 
block. The goal of SPWM control is to keep oV  on following 
the different desired refV  for better output regulation. 
 
III. MODELLING AND ANALYSIS OF SCVMI 
A. Modelling of SCVM Booster: 
The first-order Thevenin model of cc nm  -stage SCVM 
booster is derived. Now, we remove H-bridge from the power 
unit, and set the circuit open temporarily. Based on Fig. 2(a)- 
 
Fig. 2(a). Phase I topology of 33 -stage SCVM booster. 
 
 
Fig. 2(b). Phase II topology 33 -stage SCVM booster. 
 
(b), the dynamic equations for Phase I-II are derived. Because 
of the complementary operations of cells A1 and B1, A2 and 
B2, we take two variables as: 2/)]()([)(
B1A11
tvtvtv CCC  / 
2/)]()([)(
B2A22
tvtvtv CCC   for averaged capacitor voltage 
in cells A1,B1/A2,B2. Then, by using state-space averaging, 
the state equation of cc nm  -stage SCVM booster can be 
)()()(' tuBtxAtx bstbstbstbstbst  ,                                     (1a) 
)()( txCty bstbstbst  ,                                                          (1b) 
where  
 T
bCCCbst
vvvx
21
 ,  bCbst vy  ,  SVbstu ,         (2a,b,c) 






















bb
c
c
c
c
c
c
c
bst
CRCR
n
CRCRnCR
n
CRn
m
CRCR
m
CRm
A
22
2323
331
1
0
2
1
2
1
22
0
2
1
22
1
,                    (2d) 
T
c
bst CRm
B 





 00
2
1
1
,  100bstC ,                                  (2e,f) 
therein cT mRrR 1 , RnrR cT 2 , cTc nRrRmR 3 , 
and CT rrR  2  is the parasitic resistance. By substituting 
0' bstx  of (1), the steady-state buffer capacitor voltage bCV  
can be obtained as: SS
1
C VVV 

ccbstbstbstb nmBAC . And 
bstA  is divided into 4 blocks 11A ~ 22A , and decomposed as 
(3a), where bstΔ  is obtained as (3b) when CCb 100 . 







 






















I
AAIA
IAA
I
AA
AA
A
bst
bst
00
00
 12
1
1111
1
11212221
1211 ,      (3a) 
bccc
bst
CRnRRnm
AAAA

 
)(
1
3
2
21
2212
1
112122 .              (3b) 
 524
control of the SCVM booster, and is implemented via full-
custom fabrication of National Chip Implementation Center 
(CIC), Taiwan. This SCVMI hardware is tested practically 
( SV 3.0V , LR 5.1k , Agilent Infiniium 54830B oscillo-
scope, channel 1: signal attenuation rate of 10 times, channel 
2: normal). Fig. 6 shows the waveforms of ov  for various 
refV : mV V0.23 , of kHz1 / mV V5.26 , of kHz8.0 . In 
Fig. 6(a), rms o,V  is 1.627V , i.e. the AC peak of ov  is 23.01V  
(  1021.627 23.01V ), and practical of Hz1.1002 . In Fig. 
6(b), rms o,V  is 1.889V , i.e. the AC peak of ov  is 26.71V  
( V71.261021.889  ), and of Hz2.801  practically. 
Clearly, this SCVMI is stable for boost DC-AC conversion, 
and ov  are really following refV . 
 
V. CONCLUSION 
  A closed-loop scheme of cc nm  -stage SCVMI is proposed 
by combining the two-phase interleaved phase generator and 
SPWM control for boost DC-AC conversion and regulation. 
Here, the modelling and analysis are derived, and all results 
(simulation/experiment) are illustrated to show the efficacy of 
the proposed scheme. The advantages of this scheme are as 
follows. (i) The SC-based SCVMI needs no magnetic element 
(except BSF), so I.C. fabrication is promising. (ii) Since these 
four SC cells are working in the anti-phase, the symmetrical 
regularity makes the realization of phase generator much 
easier. (iii) Since the SCVM booster has a high conversion 
ratio of cc nm   at most (voltage multiplier), the number of 
pumping capacitors is fewer under the same voltage gain. 
 
ACKNOWLEDGMENT 
The circuit research of Yuen-Haw Chang is financially 
supported by the National Science Council of Taiwan (NSC 
100-2221-E-324-005). 
 
REFERENCES 
[1] J. K. Dickson, “On-chip high voltage generation in NMOS integrated 
circuits using an improved voltage multiplier technique,” IEEE J. Solid-
State Circuits, vol. 11, pp. 374-378, 1976. 
[2] G. Zhu and A. Ioinovici, “Steady-state characteristics of switched-
capacitor electronic converters,” J. of Circuits, Systems and Computers, 
vol. 7, no.2, pp. 69-91, 1997. 
[3] O. C. Mak and A. Ioinovici, “Switched-capacitor inverter with high 
power density and enhanced regulation capability,” IEEE Trans. 
Circuit Syst. I, vol. 45, pp. 336–347, 1998. 
[4] Y.-H. Chang, “Design and analysis of power-CMOS-gate-based 
switched-capacitor boost DC-AC inverter,” IEEE Trans. Circuits Syst. I, 
vol.51, no.10, pp. 1998-2016, 2004. 
[5] M. S. Makowski, “Realizability conditions and bounds on synthesis of 
switched-capacitor DC-DC voltage multiplier circuits,” IEEE Trans. 
Circuits Syst. I, vol.44, no.8, pp. 684-691, 1997.  
[6] J. A. Starzyk, Y.-W. Jan, and F. Qiu, “A dc-dc charge pump design 
based on voltage doublers,” IEEE Trans. Circuits Syst. I, vol.48, no.3, 
pp. 350-359, 2001. 
[7] Y.-H. Chang, “Design and analysis of pulse-width-modulation-based 
two-stage current-mode multi-phase voltage double,” IET Circuits 
Devices Syst., vol.4, iss.4, pp.269-281, 2010.  
[8] Y.-H. Chang, “Design and analysis of a generalised n-stage current-
mode multiphase switched-capacitor converter,” Int. Journal of 
Electronics, vol.97, no.7, pp.737-757, July 2010. 
 
Fig. 4(a). ov  ( :Vref mV V44 , of kHz1 ). 
 
Fig. 4(b). ov  ( :Vref mV V28 , of kHz8.0 ).  
 
Fig. 5(a). SCVM booster and phase generator. 
    
           Fig. 5(b). H-bridge.       Fig. 5(c). SPWM.  
 
Fig. 6(a). ov  ( :Vref mV V0.23 , of kHz1 ).  
 
Fig. 6(b). ov  ( :Vref mV V5.26 , of kHz8.0 ). 
 526
100 年度專題研究計畫研究成果彙整表 
計畫主持人：張原豪 計畫編號：100-2221-E-324-005- 
計畫名稱：高效率可變增益多級切換電容電壓倍乘/倍除之轉換器/逆轉器的分析設計與實作 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 3 3 100% 
本計畫年度已獲
國家晶片設計製
程中心CIC審查通
過下線晶片共 3顆
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 1 1 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 5 4 100% 
本計畫年度內共
已發表 SCI 論文 5
篇. 
研究報告/技術報告 0 0 100%  
研討會論文 4 3 100% 
篇 
本計畫年度內共
已發表 EI 級國際
會議論文 3 篇,其
他 1篇. 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 □申請中 ■無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
本計畫目的在提出一多級式切換電容電壓倍乘/倍除之轉換器/逆轉器(SCVMI)的分析設計
與實作，其中配合弦波脈波寬度調變的技術(SPWM)，在電壓模式(voltage-mode)的控制考量
下，整合設計出一閉迴路升/降壓型直-直流轉換器/直-交流逆轉換器，其相關成果已發表至
國際期刊及會議論文當中。 
（本計畫年度內共已發表 SCI 論文 5篇、EI 級國際會議論文 3篇） 
（本計畫年度已獲國家晶片設計製程中心 CIC 審查通過下線晶片共 3顆） 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
 
1.在學術方面，本計劃提出一多級式切換電容電壓倍乘/倍除之轉換器/逆轉器(SCVMI)的
分析設計與實作，其中配合弦波脈波寬度調變的技術(SPWM)，在電壓模式(voltage-mode)
的控制考量下，整合設計出一閉迴路升/降壓型直-直流轉換器/直-交流逆轉換器架構，以
求高效率轉換/調整之應用目標。待計畫完成後，將彙整研究結果，撰寫論文投稿國際期
刊，以提升學術研究之水準。 
（本計畫年度內共已發表 SCI 論文 5篇、EI 級國際會議論文 3篇） 
 
2.在實際方面，本計畫研究一輕巧、高效率、可變倍壓之多級式 SC 直流升/降壓轉換器、
直-交流逆轉換器之驅動晶片或控制晶片的設計，如此可以提供做為未來實作時的理論與
原型設計之基礎，在執行計畫中擬向國科會 CIC 國家晶片製程中心申請晶片下線製作，並
藉以提升產學界對電源轉換系統之興趣與技術水準，強化電子產品之技術與市場競爭力。
（本計畫年度已獲國家晶片設計製程中心 CIC 審查通過下線晶片共 3顆）。 
