// Seed: 3918417191
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    output tri0 id_6
);
  assign id_6 = ("" - id_5);
endmodule
module module_1 #(
    parameter id_10 = 32'd61,
    parameter id_24 = 32'd90
) (
    output supply0 id_0,
    input wire id_1,
    input uwire id_2[-1  <<  id_10 : 1],
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wand _id_10,
    input supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output supply1 id_14,
    output tri1 id_15[-1 : id_24],
    input tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    output wand id_19,
    input tri0 id_20,
    input tri0 id_21,
    output tri0 id_22,
    input uwire id_23,
    input supply1 _id_24,
    input supply1 id_25,
    input supply1 id_26,
    input tri0 id_27
);
  wire id_29;
  wire id_30;
  ;
  assign id_15#(.id_2(1)) = -1;
  module_0 modCall_1 (
      id_15,
      id_27,
      id_17,
      id_19,
      id_12,
      id_25,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
