\hypertarget{group___i2_s___flags___definition}{}\doxysection{I2S Flags Definition}
\label{group___i2_s___flags___definition}\index{I2S Flags Definition@{I2S Flags Definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga1373e54f6f92378cced5de0686ff3cb9}{I2\+S\+\_\+\+FLAG\+\_\+\+RXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95289b0733d92829f9f0189574dc1d54}{SPI\+\_\+\+SR\+\_\+\+RXP}}       /$\ast$ I2S status flag \+: Rx-\/Packet available flag                 $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga56ef8f6d8fca0360c5d588ec8c4bdfcd}{I2\+S\+\_\+\+FLAG\+\_\+\+TXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7199bbdd797f0238aaaf9cc42e4f64}{SPI\+\_\+\+SR\+\_\+\+TXP}}       /$\ast$ I2S status flag \+: Tx-\/Packet space available flag           $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga090eac259a84682c85d2408afb02acbb}{I2\+S\+\_\+\+FLAG\+\_\+\+DXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f785111c63d6e951018ebc0fffacf6}{SPI\+\_\+\+SR\+\_\+\+DXP}}       /$\ast$ I2S status flag \+: Dx-\/Packet space available flag           $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_gaec08a8ad716bef1b87a8c8d992ab89ec}{I2\+S\+\_\+\+FLAG\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}       /$\ast$ I2S Error flag  \+: Underrun flag                            $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga02033ad3c8128ecbc74dcce213beaf0f}{I2\+S\+\_\+\+FLAG\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}       /$\ast$ I2S Error flag  \+: Overrun flag                             $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_ga8024182f5fa967ff82f10a822855f539}{I2\+S\+\_\+\+FLAG\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e3c940fb46d8b32456c59819e615be}{SPI\+\_\+\+SR\+\_\+\+TIFRE}}     /$\ast$ I2S Error flag  \+: TI mode frame format error flag          $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_gaef433580f12aaa44221f7624c4349852}{I2\+S\+\_\+\+FLAG\+\_\+\+MASK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95289b0733d92829f9f0189574dc1d54}{SPI\+\_\+\+SR\+\_\+\+RXP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7199bbdd797f0238aaaf9cc42e4f64}{SPI\+\_\+\+SR\+\_\+\+TXP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f785111c63d6e951018ebc0fffacf6}{SPI\+\_\+\+SR\+\_\+\+DXP}} $\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e3c940fb46d8b32456c59819e615be}{SPI\+\_\+\+SR\+\_\+\+TIFRE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_s___flags___definition_ga090eac259a84682c85d2408afb02acbb}\label{group___i2_s___flags___definition_ga090eac259a84682c85d2408afb02acbb}} 
\index{I2S Flags Definition@{I2S Flags Definition}!I2S\_FLAG\_DXP@{I2S\_FLAG\_DXP}}
\index{I2S\_FLAG\_DXP@{I2S\_FLAG\_DXP}!I2S Flags Definition@{I2S Flags Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_FLAG\_DXP}{I2S\_FLAG\_DXP}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+FLAG\+\_\+\+DXP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f785111c63d6e951018ebc0fffacf6}{SPI\+\_\+\+SR\+\_\+\+DXP}}       /$\ast$ I2S status flag \+: Dx-\/Packet space available flag           $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00329}{329}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___flags___definition_ga8024182f5fa967ff82f10a822855f539}\label{group___i2_s___flags___definition_ga8024182f5fa967ff82f10a822855f539}} 
\index{I2S Flags Definition@{I2S Flags Definition}!I2S\_FLAG\_FRE@{I2S\_FLAG\_FRE}}
\index{I2S\_FLAG\_FRE@{I2S\_FLAG\_FRE}!I2S Flags Definition@{I2S Flags Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_FLAG\_FRE}{I2S\_FLAG\_FRE}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+FLAG\+\_\+\+FRE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e3c940fb46d8b32456c59819e615be}{SPI\+\_\+\+SR\+\_\+\+TIFRE}}     /$\ast$ I2S Error flag  \+: TI mode frame format error flag          $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00332}{332}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___flags___definition_gaef433580f12aaa44221f7624c4349852}\label{group___i2_s___flags___definition_gaef433580f12aaa44221f7624c4349852}} 
\index{I2S Flags Definition@{I2S Flags Definition}!I2S\_FLAG\_MASK@{I2S\_FLAG\_MASK}}
\index{I2S\_FLAG\_MASK@{I2S\_FLAG\_MASK}!I2S Flags Definition@{I2S Flags Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_FLAG\_MASK}{I2S\_FLAG\_MASK}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+FLAG\+\_\+\+MASK~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95289b0733d92829f9f0189574dc1d54}{SPI\+\_\+\+SR\+\_\+\+RXP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7199bbdd797f0238aaaf9cc42e4f64}{SPI\+\_\+\+SR\+\_\+\+TXP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f785111c63d6e951018ebc0fffacf6}{SPI\+\_\+\+SR\+\_\+\+DXP}} $\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e3c940fb46d8b32456c59819e615be}{SPI\+\_\+\+SR\+\_\+\+TIFRE}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00334}{334}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___flags___definition_ga02033ad3c8128ecbc74dcce213beaf0f}\label{group___i2_s___flags___definition_ga02033ad3c8128ecbc74dcce213beaf0f}} 
\index{I2S Flags Definition@{I2S Flags Definition}!I2S\_FLAG\_OVR@{I2S\_FLAG\_OVR}}
\index{I2S\_FLAG\_OVR@{I2S\_FLAG\_OVR}!I2S Flags Definition@{I2S Flags Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_FLAG\_OVR}{I2S\_FLAG\_OVR}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+FLAG\+\_\+\+OVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}       /$\ast$ I2S Error flag  \+: Overrun flag                             $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00331}{331}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___flags___definition_ga1373e54f6f92378cced5de0686ff3cb9}\label{group___i2_s___flags___definition_ga1373e54f6f92378cced5de0686ff3cb9}} 
\index{I2S Flags Definition@{I2S Flags Definition}!I2S\_FLAG\_RXP@{I2S\_FLAG\_RXP}}
\index{I2S\_FLAG\_RXP@{I2S\_FLAG\_RXP}!I2S Flags Definition@{I2S Flags Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_FLAG\_RXP}{I2S\_FLAG\_RXP}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+FLAG\+\_\+\+RXP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95289b0733d92829f9f0189574dc1d54}{SPI\+\_\+\+SR\+\_\+\+RXP}}       /$\ast$ I2S status flag \+: Rx-\/Packet available flag                 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00327}{327}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___flags___definition_ga56ef8f6d8fca0360c5d588ec8c4bdfcd}\label{group___i2_s___flags___definition_ga56ef8f6d8fca0360c5d588ec8c4bdfcd}} 
\index{I2S Flags Definition@{I2S Flags Definition}!I2S\_FLAG\_TXP@{I2S\_FLAG\_TXP}}
\index{I2S\_FLAG\_TXP@{I2S\_FLAG\_TXP}!I2S Flags Definition@{I2S Flags Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_FLAG\_TXP}{I2S\_FLAG\_TXP}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+FLAG\+\_\+\+TXP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7199bbdd797f0238aaaf9cc42e4f64}{SPI\+\_\+\+SR\+\_\+\+TXP}}       /$\ast$ I2S status flag \+: Tx-\/Packet space available flag           $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00328}{328}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___flags___definition_gaec08a8ad716bef1b87a8c8d992ab89ec}\label{group___i2_s___flags___definition_gaec08a8ad716bef1b87a8c8d992ab89ec}} 
\index{I2S Flags Definition@{I2S Flags Definition}!I2S\_FLAG\_UDR@{I2S\_FLAG\_UDR}}
\index{I2S\_FLAG\_UDR@{I2S\_FLAG\_UDR}!I2S Flags Definition@{I2S Flags Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_FLAG\_UDR}{I2S\_FLAG\_UDR}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+FLAG\+\_\+\+UDR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}       /$\ast$ I2S Error flag  \+: Underrun flag                            $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00330}{330}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

