INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/src/Filter/CIC/CIC_DOWN_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIC_DOWN_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/src/Filter/CIC/CIC_DOWN_S3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIC_DOWN_S3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/sim/DDS_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-receiver/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
