
IO_Tile_3_33

 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (6 2)  (198 531)  (198 531)  routing T_4_33.span4_vert_11 <X> T_4_33.lc_trk_g0_3
 (7 2)  (199 531)  (199 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (200 531)  (200 531)  routing T_4_33.span4_vert_11 <X> T_4_33.lc_trk_g0_3
 (8 3)  (200 530)  (200 530)  routing T_4_33.span4_vert_11 <X> T_4_33.lc_trk_g0_3
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g0_3 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (5 8)  (359 536)  (359 536)  routing T_7_33.span4_horz_r_1 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (8 9)  (362 537)  (362 537)  routing T_7_33.span4_horz_r_1 <X> T_7_33.lc_trk_g1_1
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 539)  (377 539)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (4 15)  (358 542)  (358 542)  routing T_7_33.span4_horz_r_6 <X> T_7_33.lc_trk_g1_6
 (5 15)  (359 542)  (359 542)  routing T_7_33.span4_horz_r_6 <X> T_7_33.lc_trk_g1_6
 (7 15)  (361 542)  (361 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (4 3)  (412 530)  (412 530)  routing T_8_33.span4_horz_r_2 <X> T_8_33.lc_trk_g0_2
 (5 3)  (413 530)  (413 530)  routing T_8_33.span4_horz_r_2 <X> T_8_33.lc_trk_g0_2
 (7 3)  (415 530)  (415 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_2 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (11 1)  (525 529)  (525 529)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_25
 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (12 6)  (526 535)  (526 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (11 2)  (579 531)  (579 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (4 8)  (562 536)  (562 536)  routing T_11_33.span4_vert_8 <X> T_11_33.lc_trk_g1_0
 (4 9)  (562 537)  (562 537)  routing T_11_33.span4_vert_8 <X> T_11_33.lc_trk_g1_0
 (6 9)  (564 537)  (564 537)  routing T_11_33.span4_vert_8 <X> T_11_33.lc_trk_g1_0
 (7 9)  (565 537)  (565 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_0 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (11 6)  (633 535)  (633 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14
 (12 6)  (634 535)  (634 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14


IO_Tile_16_33

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (13 1)  (909 529)  (909 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 1)  (910 529)  (910 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (4 8)  (998 536)  (998 536)  routing T_19_33.span4_vert_8 <X> T_19_33.lc_trk_g1_0
 (4 9)  (998 537)  (998 537)  routing T_19_33.span4_vert_8 <X> T_19_33.lc_trk_g1_0
 (6 9)  (1000 537)  (1000 537)  routing T_19_33.span4_vert_8 <X> T_19_33.lc_trk_g1_0
 (7 9)  (1001 537)  (1001 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_0 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 3)  (1052 530)  (1052 530)  routing T_20_33.span4_vert_26 <X> T_20_33.lc_trk_g0_2
 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span4_vert_26 <X> T_20_33.lc_trk_g0_2
 (6 3)  (1054 530)  (1054 530)  routing T_20_33.span4_vert_26 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1052 540)  (1052 540)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (13 1)  (1287 529)  (1287 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0
 (14 1)  (1288 529)  (1288 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span4_vert_35 <X> T_25_33.lc_trk_g1_3
 (6 10)  (1324 539)  (1324 539)  routing T_25_33.span4_vert_35 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
 (8 10)  (1326 539)  (1326 539)  routing T_25_33.span4_vert_35 <X> T_25_33.lc_trk_g1_3


IO_Tile_26_33

 (4 0)  (1364 528)  (1364 528)  routing T_26_33.span4_vert_8 <X> T_26_33.lc_trk_g0_0
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span4_vert_8 <X> T_26_33.lc_trk_g0_0
 (6 1)  (1366 529)  (1366 529)  routing T_26_33.span4_vert_8 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit


IO_Tile_28_33

 (14 1)  (1492 529)  (1492 529)  routing T_28_33.span4_horz_l_12 <X> T_28_33.span4_horz_r_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span12_vert_9 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 3)  (1581 530)  (1581 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (6 3)  (1582 530)  (1582 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span12_vert_20 <X> T_30_33.lc_trk_g1_4
 (6 13)  (1582 541)  (1582 541)  routing T_30_33.span12_vert_20 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g0_4
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (6 6)  (1636 535)  (1636 535)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1638 535)  (1638 535)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g0_7
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_10_31

 (4 12)  (496 508)  (496 508)  routing T_10_31.sp4_v_t_36 <X> T_10_31.sp4_v_b_9
 (6 12)  (498 508)  (498 508)  routing T_10_31.sp4_v_t_36 <X> T_10_31.sp4_v_b_9


LogicTile_14_31

 (3 12)  (711 508)  (711 508)  routing T_14_31.sp12_v_b_1 <X> T_14_31.sp12_h_r_1
 (3 13)  (711 509)  (711 509)  routing T_14_31.sp12_v_b_1 <X> T_14_31.sp12_h_r_1


LogicTile_15_31

 (3 12)  (765 508)  (765 508)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1
 (3 13)  (765 509)  (765 509)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1


LogicTile_17_31

 (19 14)  (893 510)  (893 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_18_31

 (3 4)  (931 500)  (931 500)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0
 (3 5)  (931 501)  (931 501)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0


LogicTile_20_31

 (12 3)  (1048 499)  (1048 499)  routing T_20_31.sp4_h_l_39 <X> T_20_31.sp4_v_t_39


LogicTile_22_31

 (2 6)  (1146 502)  (1146 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_31

 (11 14)  (1317 510)  (1317 510)  routing T_25_31.sp4_h_l_43 <X> T_25_31.sp4_v_t_46


LogicTile_30_31

 (3 7)  (1567 503)  (1567 503)  routing T_30_31.sp12_h_l_23 <X> T_30_31.sp12_v_t_23


IO_Tile_33_31

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit


IO_Tile_0_30

 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_1 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 480)  (9 480)  routing T_0_30.span4_horz_1 <X> T_0_30.lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (5 14)  (12 494)  (12 494)  routing T_0_30.span4_horz_47 <X> T_0_30.lc_trk_g1_7
 (6 14)  (11 494)  (11 494)  routing T_0_30.span4_horz_47 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span4_horz_47 <X> T_0_30.lc_trk_g1_7
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit
 (8 15)  (9 495)  (9 495)  routing T_0_30.span4_horz_47 <X> T_0_30.lc_trk_g1_7


LogicTile_1_30

 (10 14)  (28 494)  (28 494)  routing T_1_30.sp4_v_b_5 <X> T_1_30.sp4_h_l_47


LogicTile_4_30

 (9 2)  (189 482)  (189 482)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_h_l_36
 (10 2)  (190 482)  (190 482)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_h_l_36


RAM_Tile_8_30

 (10 14)  (406 494)  (406 494)  routing T_8_30.sp4_v_b_5 <X> T_8_30.sp4_h_l_47


LogicTile_10_30

 (4 2)  (496 482)  (496 482)  routing T_10_30.sp4_v_b_4 <X> T_10_30.sp4_v_t_37
 (6 2)  (498 482)  (498 482)  routing T_10_30.sp4_v_b_4 <X> T_10_30.sp4_v_t_37


LogicTile_12_30

 (4 2)  (604 482)  (604 482)  routing T_12_30.sp4_v_b_0 <X> T_12_30.sp4_v_t_37


LogicTile_22_30

 (5 8)  (1149 488)  (1149 488)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6
 (4 9)  (1148 489)  (1148 489)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6
 (6 9)  (1150 489)  (1150 489)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6


LogicTile_26_30

 (11 1)  (1359 481)  (1359 481)  routing T_26_30.sp4_h_l_43 <X> T_26_30.sp4_h_r_2
 (13 1)  (1361 481)  (1361 481)  routing T_26_30.sp4_h_l_43 <X> T_26_30.sp4_h_r_2


LogicTile_27_30

 (5 12)  (1407 492)  (1407 492)  routing T_27_30.sp4_v_b_3 <X> T_27_30.sp4_h_r_9
 (4 13)  (1406 493)  (1406 493)  routing T_27_30.sp4_v_b_3 <X> T_27_30.sp4_h_r_9
 (6 13)  (1408 493)  (1408 493)  routing T_27_30.sp4_v_b_3 <X> T_27_30.sp4_h_r_9


LogicTile_30_30

 (10 11)  (1574 491)  (1574 491)  routing T_30_30.sp4_h_l_39 <X> T_30_30.sp4_v_t_42


LogicTile_31_30

 (11 2)  (1629 482)  (1629 482)  routing T_31_30.sp4_h_l_44 <X> T_31_30.sp4_v_t_39


IO_Tile_33_30

 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


LogicTile_1_29

 (19 5)  (37 469)  (37 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_4_29

 (11 14)  (191 478)  (191 478)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_v_t_46
 (13 14)  (193 478)  (193 478)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_v_t_46
 (12 15)  (192 479)  (192 479)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_v_t_46


RAM_Tile_8_29

 (19 5)  (415 469)  (415 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (8 7)  (404 471)  (404 471)  routing T_8_29.sp4_v_b_1 <X> T_8_29.sp4_v_t_41
 (10 7)  (406 471)  (406 471)  routing T_8_29.sp4_v_b_1 <X> T_8_29.sp4_v_t_41
 (13 7)  (409 471)  (409 471)  routing T_8_29.sp4_v_b_0 <X> T_8_29.sp4_h_l_40


LogicTile_11_29

 (11 10)  (557 474)  (557 474)  routing T_11_29.sp4_h_r_2 <X> T_11_29.sp4_v_t_45
 (13 10)  (559 474)  (559 474)  routing T_11_29.sp4_h_r_2 <X> T_11_29.sp4_v_t_45
 (9 11)  (555 475)  (555 475)  routing T_11_29.sp4_v_b_7 <X> T_11_29.sp4_v_t_42
 (12 11)  (558 475)  (558 475)  routing T_11_29.sp4_h_r_2 <X> T_11_29.sp4_v_t_45


LogicTile_12_29

 (19 0)  (619 464)  (619 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 14)  (619 478)  (619 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_15_29

 (3 4)  (765 468)  (765 468)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (3 5)  (765 469)  (765 469)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (12 8)  (774 472)  (774 472)  routing T_15_29.sp4_v_b_8 <X> T_15_29.sp4_h_r_8
 (11 9)  (773 473)  (773 473)  routing T_15_29.sp4_v_b_8 <X> T_15_29.sp4_h_r_8
 (3 12)  (765 476)  (765 476)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1
 (3 13)  (765 477)  (765 477)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1


LogicTile_17_29

 (9 3)  (883 467)  (883 467)  routing T_17_29.sp4_v_b_5 <X> T_17_29.sp4_v_t_36
 (10 3)  (884 467)  (884 467)  routing T_17_29.sp4_v_b_5 <X> T_17_29.sp4_v_t_36


LogicTile_19_29

 (12 11)  (994 475)  (994 475)  routing T_19_29.sp4_h_l_45 <X> T_19_29.sp4_v_t_45


LogicTile_20_29

 (12 8)  (1048 472)  (1048 472)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_8
 (11 9)  (1047 473)  (1047 473)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_8
 (13 9)  (1049 473)  (1049 473)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_8


LogicTile_21_29

 (3 11)  (1093 475)  (1093 475)  routing T_21_29.sp12_v_b_1 <X> T_21_29.sp12_h_l_22


LogicTile_22_29

 (2 6)  (1146 470)  (1146 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (12 8)  (1156 472)  (1156 472)  routing T_22_29.sp4_v_b_8 <X> T_22_29.sp4_h_r_8
 (11 9)  (1155 473)  (1155 473)  routing T_22_29.sp4_v_b_8 <X> T_22_29.sp4_h_r_8


LogicTile_23_29

 (2 8)  (1200 472)  (1200 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_29

 (10 3)  (1262 467)  (1262 467)  routing T_24_29.sp4_h_l_45 <X> T_24_29.sp4_v_t_36


RAM_Tile_25_29

 (4 0)  (1310 464)  (1310 464)  routing T_25_29.sp4_h_l_43 <X> T_25_29.sp4_v_b_0
 (6 0)  (1312 464)  (1312 464)  routing T_25_29.sp4_h_l_43 <X> T_25_29.sp4_v_b_0
 (5 1)  (1311 465)  (1311 465)  routing T_25_29.sp4_h_l_43 <X> T_25_29.sp4_v_b_0


LogicTile_26_29

 (12 11)  (1360 475)  (1360 475)  routing T_26_29.sp4_h_l_45 <X> T_26_29.sp4_v_t_45
 (4 12)  (1352 476)  (1352 476)  routing T_26_29.sp4_h_l_44 <X> T_26_29.sp4_v_b_9
 (5 13)  (1353 477)  (1353 477)  routing T_26_29.sp4_h_l_44 <X> T_26_29.sp4_v_b_9


IO_Tile_33_29

 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 449)  (13 449)  routing T_0_28.span4_horz_24 <X> T_0_28.lc_trk_g0_0
 (5 1)  (12 449)  (12 449)  routing T_0_28.span4_horz_24 <X> T_0_28.lc_trk_g0_0
 (6 1)  (11 449)  (11 449)  routing T_0_28.span4_horz_24 <X> T_0_28.lc_trk_g0_0
 (7 1)  (10 449)  (10 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_24 lc_trk_g0_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (16 4)  (1 452)  (1 452)  IOB_0 IO Functioning bit
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_horz_23 <X> T_0_28.lc_trk_g0_7
 (6 6)  (11 454)  (11 454)  routing T_0_28.span4_horz_23 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (4 3)  (76 451)  (76 451)  routing T_2_28.sp4_v_b_7 <X> T_2_28.sp4_h_l_37


LogicTile_3_28

 (10 14)  (136 462)  (136 462)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_l_47


LogicTile_11_28

 (19 7)  (565 455)  (565 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_15_28

 (3 4)  (765 452)  (765 452)  routing T_15_28.sp12_v_b_0 <X> T_15_28.sp12_h_r_0
 (3 5)  (765 453)  (765 453)  routing T_15_28.sp12_v_b_0 <X> T_15_28.sp12_h_r_0


LogicTile_23_28

 (2 8)  (1200 456)  (1200 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_28

 (4 12)  (1352 460)  (1352 460)  routing T_26_28.sp4_h_l_44 <X> T_26_28.sp4_v_b_9
 (5 13)  (1353 461)  (1353 461)  routing T_26_28.sp4_h_l_44 <X> T_26_28.sp4_v_b_9


IO_Tile_33_28

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (19 7)  (91 439)  (91 439)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_3_27

 (19 5)  (145 437)  (145 437)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_10_27

 (6 0)  (498 432)  (498 432)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_v_b_0
 (5 1)  (497 433)  (497 433)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_v_b_0


LogicTile_19_27

 (19 1)  (1001 433)  (1001 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_27

 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_10_26

 (9 7)  (501 423)  (501 423)  routing T_10_26.sp4_v_b_8 <X> T_10_26.sp4_v_t_41
 (10 7)  (502 423)  (502 423)  routing T_10_26.sp4_v_b_8 <X> T_10_26.sp4_v_t_41


LogicTile_15_26

 (10 1)  (772 417)  (772 417)  routing T_15_26.sp4_h_r_8 <X> T_15_26.sp4_v_b_1
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 417)  (786 417)  routing T_15_26.bot_op_2 <X> T_15_26.lc_trk_g0_2
 (25 2)  (787 418)  (787 418)  routing T_15_26.sp4_v_b_6 <X> T_15_26.lc_trk_g0_6
 (22 3)  (784 419)  (784 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 419)  (785 419)  routing T_15_26.sp4_v_b_6 <X> T_15_26.lc_trk_g0_6
 (3 12)  (765 428)  (765 428)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1
 (3 13)  (765 429)  (765 429)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 430)  (793 430)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (799 430)  (799 430)  LC_7 Logic Functioning bit
 (39 14)  (801 430)  (801 430)  LC_7 Logic Functioning bit
 (30 15)  (792 431)  (792 431)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 431)  (793 431)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 431)  (799 431)  LC_7 Logic Functioning bit
 (39 15)  (801 431)  (801 431)  LC_7 Logic Functioning bit
 (47 15)  (809 431)  (809 431)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_26

 (0 0)  (816 416)  (816 416)  Negative Clock bit

 (6 0)  (822 416)  (822 416)  routing T_16_26.sp4_h_r_7 <X> T_16_26.sp4_v_b_0
 (8 0)  (824 416)  (824 416)  routing T_16_26.sp4_h_l_36 <X> T_16_26.sp4_h_r_1
 (27 0)  (843 416)  (843 416)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (39 0)  (855 416)  (855 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (42 0)  (858 416)  (858 416)  LC_0 Logic Functioning bit
 (44 0)  (860 416)  (860 416)  LC_0 Logic Functioning bit
 (45 0)  (861 416)  (861 416)  LC_0 Logic Functioning bit
 (22 1)  (838 417)  (838 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 417)  (839 417)  routing T_16_26.sp4_v_b_18 <X> T_16_26.lc_trk_g0_2
 (24 1)  (840 417)  (840 417)  routing T_16_26.sp4_v_b_18 <X> T_16_26.lc_trk_g0_2
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (39 1)  (855 417)  (855 417)  LC_0 Logic Functioning bit
 (41 1)  (857 417)  (857 417)  LC_0 Logic Functioning bit
 (42 1)  (858 417)  (858 417)  LC_0 Logic Functioning bit
 (49 1)  (865 417)  (865 417)  Carry_In_Mux bit 

 (52 1)  (868 417)  (868 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 418)  (816 418)  routing T_16_26.glb_netwk_6 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (1 2)  (817 418)  (817 418)  routing T_16_26.glb_netwk_6 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (2 2)  (818 418)  (818 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 418)  (824 418)  routing T_16_26.sp4_h_r_5 <X> T_16_26.sp4_h_l_36
 (10 2)  (826 418)  (826 418)  routing T_16_26.sp4_h_r_5 <X> T_16_26.sp4_h_l_36
 (27 2)  (843 418)  (843 418)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 418)  (852 418)  LC_1 Logic Functioning bit
 (39 2)  (855 418)  (855 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (42 2)  (858 418)  (858 418)  LC_1 Logic Functioning bit
 (44 2)  (860 418)  (860 418)  LC_1 Logic Functioning bit
 (45 2)  (861 418)  (861 418)  LC_1 Logic Functioning bit
 (48 2)  (864 418)  (864 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (36 3)  (852 419)  (852 419)  LC_1 Logic Functioning bit
 (39 3)  (855 419)  (855 419)  LC_1 Logic Functioning bit
 (41 3)  (857 419)  (857 419)  LC_1 Logic Functioning bit
 (42 3)  (858 419)  (858 419)  LC_1 Logic Functioning bit
 (1 4)  (817 420)  (817 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (827 420)  (827 420)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_5
 (13 4)  (829 420)  (829 420)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_5
 (21 4)  (837 420)  (837 420)  routing T_16_26.wire_logic_cluster/lc_3/out <X> T_16_26.lc_trk_g1_3
 (22 4)  (838 420)  (838 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 420)  (841 420)  routing T_16_26.wire_logic_cluster/lc_2/out <X> T_16_26.lc_trk_g1_2
 (27 4)  (843 420)  (843 420)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 420)  (852 420)  LC_2 Logic Functioning bit
 (39 4)  (855 420)  (855 420)  LC_2 Logic Functioning bit
 (41 4)  (857 420)  (857 420)  LC_2 Logic Functioning bit
 (42 4)  (858 420)  (858 420)  LC_2 Logic Functioning bit
 (44 4)  (860 420)  (860 420)  LC_2 Logic Functioning bit
 (45 4)  (861 420)  (861 420)  LC_2 Logic Functioning bit
 (48 4)  (864 420)  (864 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (817 421)  (817 421)  routing T_16_26.lc_trk_g0_2 <X> T_16_26.wire_logic_cluster/lc_7/cen
 (12 5)  (828 421)  (828 421)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_5
 (22 5)  (838 421)  (838 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 421)  (846 421)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 421)  (852 421)  LC_2 Logic Functioning bit
 (39 5)  (855 421)  (855 421)  LC_2 Logic Functioning bit
 (41 5)  (857 421)  (857 421)  LC_2 Logic Functioning bit
 (42 5)  (858 421)  (858 421)  LC_2 Logic Functioning bit
 (16 6)  (832 422)  (832 422)  routing T_16_26.sp4_v_b_5 <X> T_16_26.lc_trk_g1_5
 (17 6)  (833 422)  (833 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 422)  (834 422)  routing T_16_26.sp4_v_b_5 <X> T_16_26.lc_trk_g1_5
 (27 6)  (843 422)  (843 422)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 422)  (852 422)  LC_3 Logic Functioning bit
 (39 6)  (855 422)  (855 422)  LC_3 Logic Functioning bit
 (41 6)  (857 422)  (857 422)  LC_3 Logic Functioning bit
 (42 6)  (858 422)  (858 422)  LC_3 Logic Functioning bit
 (44 6)  (860 422)  (860 422)  LC_3 Logic Functioning bit
 (45 6)  (861 422)  (861 422)  LC_3 Logic Functioning bit
 (48 6)  (864 422)  (864 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (846 423)  (846 423)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 423)  (852 423)  LC_3 Logic Functioning bit
 (39 7)  (855 423)  (855 423)  LC_3 Logic Functioning bit
 (41 7)  (857 423)  (857 423)  LC_3 Logic Functioning bit
 (42 7)  (858 423)  (858 423)  LC_3 Logic Functioning bit
 (8 8)  (824 424)  (824 424)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_h_r_7
 (10 8)  (826 424)  (826 424)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_h_r_7
 (27 8)  (843 424)  (843 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 424)  (846 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (39 8)  (855 424)  (855 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (42 8)  (858 424)  (858 424)  LC_4 Logic Functioning bit
 (44 8)  (860 424)  (860 424)  LC_4 Logic Functioning bit
 (45 8)  (861 424)  (861 424)  LC_4 Logic Functioning bit
 (51 8)  (867 424)  (867 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (41 9)  (857 425)  (857 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (27 10)  (843 426)  (843 426)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 426)  (844 426)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 426)  (846 426)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (39 10)  (855 426)  (855 426)  LC_5 Logic Functioning bit
 (41 10)  (857 426)  (857 426)  LC_5 Logic Functioning bit
 (42 10)  (858 426)  (858 426)  LC_5 Logic Functioning bit
 (44 10)  (860 426)  (860 426)  LC_5 Logic Functioning bit
 (45 10)  (861 426)  (861 426)  LC_5 Logic Functioning bit
 (36 11)  (852 427)  (852 427)  LC_5 Logic Functioning bit
 (39 11)  (855 427)  (855 427)  LC_5 Logic Functioning bit
 (41 11)  (857 427)  (857 427)  LC_5 Logic Functioning bit
 (42 11)  (858 427)  (858 427)  LC_5 Logic Functioning bit
 (48 11)  (864 427)  (864 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (830 428)  (830 428)  routing T_16_26.wire_logic_cluster/lc_0/out <X> T_16_26.lc_trk_g3_0
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 428)  (834 428)  routing T_16_26.wire_logic_cluster/lc_1/out <X> T_16_26.lc_trk_g3_1
 (27 12)  (843 428)  (843 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 428)  (844 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 428)  (846 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 428)  (852 428)  LC_6 Logic Functioning bit
 (39 12)  (855 428)  (855 428)  LC_6 Logic Functioning bit
 (41 12)  (857 428)  (857 428)  LC_6 Logic Functioning bit
 (42 12)  (858 428)  (858 428)  LC_6 Logic Functioning bit
 (45 12)  (861 428)  (861 428)  LC_6 Logic Functioning bit
 (52 12)  (868 428)  (868 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (833 429)  (833 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 429)  (846 429)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 429)  (852 429)  LC_6 Logic Functioning bit
 (39 13)  (855 429)  (855 429)  LC_6 Logic Functioning bit
 (41 13)  (857 429)  (857 429)  LC_6 Logic Functioning bit
 (42 13)  (858 429)  (858 429)  LC_6 Logic Functioning bit
 (1 14)  (817 430)  (817 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 430)  (830 430)  routing T_16_26.wire_logic_cluster/lc_4/out <X> T_16_26.lc_trk_g3_4
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 430)  (834 430)  routing T_16_26.wire_logic_cluster/lc_5/out <X> T_16_26.lc_trk_g3_5
 (25 14)  (841 430)  (841 430)  routing T_16_26.wire_logic_cluster/lc_6/out <X> T_16_26.lc_trk_g3_6
 (0 15)  (816 431)  (816 431)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 431)  (817 431)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_26

 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g2_1 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 416)  (905 416)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 416)  (908 416)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 416)  (911 416)  LC_0 Logic Functioning bit
 (39 0)  (913 416)  (913 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (43 0)  (917 416)  (917 416)  LC_0 Logic Functioning bit
 (45 0)  (919 416)  (919 416)  LC_0 Logic Functioning bit
 (46 0)  (920 416)  (920 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (922 416)  (922 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (925 416)  (925 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (927 416)  (927 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (37 1)  (911 417)  (911 417)  LC_0 Logic Functioning bit
 (39 1)  (913 417)  (913 417)  LC_0 Logic Functioning bit
 (41 1)  (915 417)  (915 417)  LC_0 Logic Functioning bit
 (43 1)  (917 417)  (917 417)  LC_0 Logic Functioning bit
 (47 1)  (921 417)  (921 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (925 417)  (925 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 418)  (874 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (1 2)  (875 418)  (875 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (2 2)  (876 418)  (876 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 418)  (888 418)  routing T_17_26.sp4_h_l_1 <X> T_17_26.lc_trk_g0_4
 (15 3)  (889 419)  (889 419)  routing T_17_26.sp4_h_l_1 <X> T_17_26.lc_trk_g0_4
 (16 3)  (890 419)  (890 419)  routing T_17_26.sp4_h_l_1 <X> T_17_26.lc_trk_g0_4
 (17 3)  (891 419)  (891 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (874 420)  (874 420)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (1 4)  (875 420)  (875 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 421)  (875 421)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (15 7)  (889 423)  (889 423)  routing T_17_26.bot_op_4 <X> T_17_26.lc_trk_g1_4
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (15 8)  (889 424)  (889 424)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g2_1
 (16 8)  (890 424)  (890 424)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g2_1
 (17 8)  (891 424)  (891 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 9)  (896 425)  (896 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 425)  (899 425)  routing T_17_26.sp4_r_v_b_34 <X> T_17_26.lc_trk_g2_2
 (1 14)  (875 430)  (875 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 431)  (875 431)  routing T_17_26.lc_trk_g0_4 <X> T_17_26.wire_logic_cluster/lc_7/s_r


LogicTile_18_26

 (0 2)  (928 418)  (928 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (1 2)  (929 418)  (929 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (2 2)  (930 418)  (930 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (954 418)  (954 418)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 418)  (955 418)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 418)  (956 418)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 418)  (958 418)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 418)  (959 418)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 418)  (962 418)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (968 418)  (968 418)  LC_1 Logic Functioning bit
 (42 2)  (970 418)  (970 418)  LC_1 Logic Functioning bit
 (45 2)  (973 418)  (973 418)  LC_1 Logic Functioning bit
 (47 2)  (975 418)  (975 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (955 419)  (955 419)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 419)  (956 419)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 419)  (957 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 419)  (959 419)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 419)  (965 419)  LC_1 Logic Functioning bit
 (39 3)  (967 419)  (967 419)  LC_1 Logic Functioning bit
 (40 3)  (968 419)  (968 419)  LC_1 Logic Functioning bit
 (41 3)  (969 419)  (969 419)  LC_1 Logic Functioning bit
 (42 3)  (970 419)  (970 419)  LC_1 Logic Functioning bit
 (43 3)  (971 419)  (971 419)  LC_1 Logic Functioning bit
 (0 4)  (928 420)  (928 420)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_7/cen
 (1 4)  (929 420)  (929 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 421)  (928 421)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_7/cen
 (1 5)  (929 421)  (929 421)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_7/cen
 (21 6)  (949 422)  (949 422)  routing T_18_26.sp4_h_l_2 <X> T_18_26.lc_trk_g1_7
 (22 6)  (950 422)  (950 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 422)  (951 422)  routing T_18_26.sp4_h_l_2 <X> T_18_26.lc_trk_g1_7
 (24 6)  (952 422)  (952 422)  routing T_18_26.sp4_h_l_2 <X> T_18_26.lc_trk_g1_7
 (21 12)  (949 428)  (949 428)  routing T_18_26.bnl_op_3 <X> T_18_26.lc_trk_g3_3
 (22 12)  (950 428)  (950 428)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (949 429)  (949 429)  routing T_18_26.bnl_op_3 <X> T_18_26.lc_trk_g3_3
 (14 14)  (942 430)  (942 430)  routing T_18_26.bnl_op_4 <X> T_18_26.lc_trk_g3_4
 (15 14)  (943 430)  (943 430)  routing T_18_26.sp4_h_l_16 <X> T_18_26.lc_trk_g3_5
 (16 14)  (944 430)  (944 430)  routing T_18_26.sp4_h_l_16 <X> T_18_26.lc_trk_g3_5
 (17 14)  (945 430)  (945 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (14 15)  (942 431)  (942 431)  routing T_18_26.bnl_op_4 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (946 431)  (946 431)  routing T_18_26.sp4_h_l_16 <X> T_18_26.lc_trk_g3_5


LogicTile_19_26

 (17 2)  (999 418)  (999 418)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (1008 418)  (1008 418)  routing T_19_26.lc_trk_g0_5 <X> T_19_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 418)  (1009 418)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 418)  (1010 418)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 418)  (1011 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 418)  (1014 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 418)  (1016 418)  routing T_19_26.lc_trk_g1_1 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 418)  (1018 418)  LC_1 Logic Functioning bit
 (38 2)  (1020 418)  (1020 418)  LC_1 Logic Functioning bit
 (41 2)  (1023 418)  (1023 418)  LC_1 Logic Functioning bit
 (43 2)  (1025 418)  (1025 418)  LC_1 Logic Functioning bit
 (46 2)  (1028 418)  (1028 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (29 3)  (1011 419)  (1011 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 419)  (1012 419)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (37 3)  (1019 419)  (1019 419)  LC_1 Logic Functioning bit
 (39 3)  (1021 419)  (1021 419)  LC_1 Logic Functioning bit
 (41 3)  (1023 419)  (1023 419)  LC_1 Logic Functioning bit
 (43 3)  (1025 419)  (1025 419)  LC_1 Logic Functioning bit
 (16 4)  (998 420)  (998 420)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g1_1
 (17 4)  (999 420)  (999 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1000 420)  (1000 420)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g1_1
 (18 5)  (1000 421)  (1000 421)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g1_1
 (0 8)  (982 424)  (982 424)  routing T_19_26.glb_netwk_3 <X> T_19_26.glb2local_1
 (1 8)  (983 424)  (983 424)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_3 glb2local_1
 (0 9)  (982 425)  (982 425)  routing T_19_26.glb_netwk_3 <X> T_19_26.glb2local_1
 (22 12)  (1004 428)  (1004 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_20_26

 (11 12)  (1047 428)  (1047 428)  routing T_20_26.sp4_h_l_40 <X> T_20_26.sp4_v_b_11
 (13 12)  (1049 428)  (1049 428)  routing T_20_26.sp4_h_l_40 <X> T_20_26.sp4_v_b_11
 (12 13)  (1048 429)  (1048 429)  routing T_20_26.sp4_h_l_40 <X> T_20_26.sp4_v_b_11


LogicTile_21_26

 (12 2)  (1102 418)  (1102 418)  routing T_21_26.sp4_v_b_2 <X> T_21_26.sp4_h_l_39
 (3 4)  (1093 420)  (1093 420)  routing T_21_26.sp12_v_b_0 <X> T_21_26.sp12_h_r_0
 (3 5)  (1093 421)  (1093 421)  routing T_21_26.sp12_v_b_0 <X> T_21_26.sp12_h_r_0
 (17 10)  (1107 426)  (1107 426)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1108 426)  (1108 426)  routing T_21_26.bnl_op_5 <X> T_21_26.lc_trk_g2_5
 (18 11)  (1108 427)  (1108 427)  routing T_21_26.bnl_op_5 <X> T_21_26.lc_trk_g2_5
 (17 12)  (1107 428)  (1107 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (1121 428)  (1121 428)  routing T_21_26.lc_trk_g2_5 <X> T_21_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 428)  (1122 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 428)  (1123 428)  routing T_21_26.lc_trk_g2_5 <X> T_21_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 428)  (1127 428)  LC_6 Logic Functioning bit
 (39 12)  (1129 428)  (1129 428)  LC_6 Logic Functioning bit
 (27 13)  (1117 429)  (1117 429)  routing T_21_26.lc_trk_g3_1 <X> T_21_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 429)  (1118 429)  routing T_21_26.lc_trk_g3_1 <X> T_21_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 429)  (1119 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 429)  (1126 429)  LC_6 Logic Functioning bit
 (38 13)  (1128 429)  (1128 429)  LC_6 Logic Functioning bit
 (53 13)  (1143 429)  (1143 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_22_26

 (8 0)  (1152 416)  (1152 416)  routing T_22_26.sp4_v_b_7 <X> T_22_26.sp4_h_r_1
 (9 0)  (1153 416)  (1153 416)  routing T_22_26.sp4_v_b_7 <X> T_22_26.sp4_h_r_1
 (10 0)  (1154 416)  (1154 416)  routing T_22_26.sp4_v_b_7 <X> T_22_26.sp4_h_r_1
 (6 2)  (1150 418)  (1150 418)  routing T_22_26.sp4_h_l_42 <X> T_22_26.sp4_v_t_37


LogicTile_24_26

 (5 13)  (1257 429)  (1257 429)  routing T_24_26.sp4_h_r_9 <X> T_24_26.sp4_v_b_9
 (2 14)  (1254 430)  (1254 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_26

 (0 0)  (1306 416)  (1306 416)  Negative Clock bit

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (1327 416)  (1327 416)  routing T_25_26.sp4_v_b_3 <X> T_25_26.lc_trk_g0_3
 (22 0)  (1328 416)  (1328 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 416)  (1329 416)  routing T_25_26.sp4_v_b_3 <X> T_25_26.lc_trk_g0_3
 (25 0)  (1331 416)  (1331 416)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g0_2
 (26 0)  (1332 416)  (1332 416)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.input0_0
 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g0_2
 (25 1)  (1331 417)  (1331 417)  routing T_25_26.sp4_v_b_10 <X> T_25_26.lc_trk_g0_2
 (27 1)  (1333 417)  (1333 417)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.input0_0
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 418)  (1321 418)  routing T_25_26.sp4_v_t_8 <X> T_25_26.lc_trk_g0_5
 (16 2)  (1322 418)  (1322 418)  routing T_25_26.sp4_v_t_8 <X> T_25_26.lc_trk_g0_5
 (17 2)  (1323 418)  (1323 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (15 3)  (1321 419)  (1321 419)  routing T_25_26.sp4_v_b_20 <X> T_25_26.lc_trk_g0_4
 (16 3)  (1322 419)  (1322 419)  routing T_25_26.sp4_v_b_20 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (26 3)  (1332 419)  (1332 419)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.input0_1
 (28 3)  (1334 419)  (1334 419)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (26 4)  (1332 420)  (1332 420)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_2
 (29 4)  (1335 420)  (1335 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (16 5)  (1322 421)  (1322 421)  routing T_25_26.sp12_h_r_8 <X> T_25_26.lc_trk_g1_0
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (1332 421)  (1332 421)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_2
 (27 5)  (1333 421)  (1333 421)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (30 5)  (1336 421)  (1336 421)  routing T_25_26.lc_trk_g0_3 <X> T_25_26.wire_bram/ram/WDATA_5
 (37 5)  (1343 421)  (1343 421)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp12_h_l_18 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (1328 422)  (1328 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (18 7)  (1324 423)  (1324 423)  routing T_25_26.sp12_h_l_18 <X> T_25_26.lc_trk_g1_5
 (27 7)  (1333 423)  (1333 423)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.input0_3
 (28 7)  (1334 423)  (1334 423)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.input0_3
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (17 8)  (1323 424)  (1323 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 424)  (1328 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1329 424)  (1329 424)  routing T_25_26.sp12_v_b_11 <X> T_25_26.lc_trk_g2_3
 (18 9)  (1324 425)  (1324 425)  routing T_25_26.sp4_r_v_b_33 <X> T_25_26.lc_trk_g2_1
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (14 10)  (1320 426)  (1320 426)  routing T_25_26.sp4_h_r_36 <X> T_25_26.lc_trk_g2_4
 (26 10)  (1332 426)  (1332 426)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_5
 (15 11)  (1321 427)  (1321 427)  routing T_25_26.sp4_h_r_36 <X> T_25_26.lc_trk_g2_4
 (16 11)  (1322 427)  (1322 427)  routing T_25_26.sp4_h_r_36 <X> T_25_26.lc_trk_g2_4
 (17 11)  (1323 427)  (1323 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (1333 427)  (1333 427)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_5
 (28 11)  (1334 427)  (1334 427)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (26 12)  (1332 428)  (1332 428)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.input0_6
 (27 12)  (1333 428)  (1333 428)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.wire_bram/ram/WDATA_1
 (29 12)  (1335 428)  (1335 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_1
 (35 12)  (1341 428)  (1341 428)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.input2_6
 (38 12)  (1344 428)  (1344 428)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (17 13)  (1323 429)  (1323 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (1334 429)  (1334 429)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 429)  (1338 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 429)  (1339 429)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.input2_6
 (34 13)  (1340 429)  (1340 429)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.input2_6
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp4_v_b_37 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 430)  (1324 430)  routing T_25_26.sp4_v_b_37 <X> T_25_26.lc_trk_g3_5
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g0_5 <X> T_25_26.input0_7
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE
 (14 15)  (1320 431)  (1320 431)  routing T_25_26.sp4_r_v_b_44 <X> T_25_26.lc_trk_g3_4
 (17 15)  (1323 431)  (1323 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1324 431)  (1324 431)  routing T_25_26.sp4_v_b_37 <X> T_25_26.lc_trk_g3_5
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 431)  (1339 431)  routing T_25_26.lc_trk_g2_1 <X> T_25_26.input2_7


LogicTile_27_26

 (6 6)  (1408 422)  (1408 422)  routing T_27_26.sp4_h_l_47 <X> T_27_26.sp4_v_t_38


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g0_4
 (6 5)  (11 405)  (11 405)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 406)  (12 406)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g0_7
 (7 6)  (10 406)  (10 406)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 406)  (9 406)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g0_7
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (6 15)  (132 415)  (132 415)  routing T_3_25.sp4_h_r_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25



LogicTile_5_25

 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25



LogicTile_7_25

 (5 14)  (347 414)  (347 414)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_h_l_44
 (19 15)  (361 415)  (361 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_25

 (4 2)  (400 402)  (400 402)  routing T_8_25.sp4_h_r_6 <X> T_8_25.sp4_v_t_37
 (6 2)  (402 402)  (402 402)  routing T_8_25.sp4_h_r_6 <X> T_8_25.sp4_v_t_37
 (5 3)  (401 403)  (401 403)  routing T_8_25.sp4_h_r_6 <X> T_8_25.sp4_v_t_37
 (8 3)  (404 403)  (404 403)  routing T_8_25.sp4_h_r_1 <X> T_8_25.sp4_v_t_36
 (9 3)  (405 403)  (405 403)  routing T_8_25.sp4_h_r_1 <X> T_8_25.sp4_v_t_36


LogicTile_9_25

 (3 8)  (441 408)  (441 408)  routing T_9_25.sp12_h_r_1 <X> T_9_25.sp12_v_b_1
 (3 9)  (441 409)  (441 409)  routing T_9_25.sp12_h_r_1 <X> T_9_25.sp12_v_b_1
 (19 13)  (457 413)  (457 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_10_25

 (15 6)  (507 406)  (507 406)  routing T_10_25.sp4_h_r_5 <X> T_10_25.lc_trk_g1_5
 (16 6)  (508 406)  (508 406)  routing T_10_25.sp4_h_r_5 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (510 407)  (510 407)  routing T_10_25.sp4_h_r_5 <X> T_10_25.lc_trk_g1_5
 (5 8)  (497 408)  (497 408)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_h_r_6
 (4 9)  (496 409)  (496 409)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_h_r_6
 (4 12)  (496 412)  (496 412)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_9
 (6 12)  (498 412)  (498 412)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_9
 (5 13)  (497 413)  (497 413)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_9
 (31 14)  (523 414)  (523 414)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 414)  (526 414)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 414)  (532 414)  LC_7 Logic Functioning bit
 (41 14)  (533 414)  (533 414)  LC_7 Logic Functioning bit
 (42 14)  (534 414)  (534 414)  LC_7 Logic Functioning bit
 (43 14)  (535 414)  (535 414)  LC_7 Logic Functioning bit
 (46 14)  (538 414)  (538 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (40 15)  (532 415)  (532 415)  LC_7 Logic Functioning bit
 (41 15)  (533 415)  (533 415)  LC_7 Logic Functioning bit
 (42 15)  (534 415)  (534 415)  LC_7 Logic Functioning bit
 (43 15)  (535 415)  (535 415)  LC_7 Logic Functioning bit


LogicTile_11_25

 (14 0)  (560 400)  (560 400)  routing T_11_25.wire_logic_cluster/lc_0/out <X> T_11_25.lc_trk_g0_0
 (21 0)  (567 400)  (567 400)  routing T_11_25.bnr_op_3 <X> T_11_25.lc_trk_g0_3
 (22 0)  (568 400)  (568 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (575 400)  (575 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 400)  (580 400)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 400)  (584 400)  LC_0 Logic Functioning bit
 (39 0)  (585 400)  (585 400)  LC_0 Logic Functioning bit
 (43 0)  (589 400)  (589 400)  LC_0 Logic Functioning bit
 (45 0)  (591 400)  (591 400)  LC_0 Logic Functioning bit
 (17 1)  (563 401)  (563 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 401)  (567 401)  routing T_11_25.bnr_op_3 <X> T_11_25.lc_trk_g0_3
 (30 1)  (576 401)  (576 401)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 401)  (577 401)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 401)  (578 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (584 401)  (584 401)  LC_0 Logic Functioning bit
 (39 1)  (585 401)  (585 401)  LC_0 Logic Functioning bit
 (43 1)  (589 401)  (589 401)  LC_0 Logic Functioning bit
 (47 1)  (593 401)  (593 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (594 401)  (594 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (599 401)  (599 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (1 2)  (547 402)  (547 402)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (575 402)  (575 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 402)  (578 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 402)  (580 402)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 402)  (586 402)  LC_1 Logic Functioning bit
 (42 2)  (588 402)  (588 402)  LC_1 Logic Functioning bit
 (45 2)  (591 402)  (591 402)  LC_1 Logic Functioning bit
 (46 2)  (592 402)  (592 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (572 403)  (572 403)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 403)  (573 403)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 403)  (575 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 403)  (577 403)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 403)  (582 403)  LC_1 Logic Functioning bit
 (38 3)  (584 403)  (584 403)  LC_1 Logic Functioning bit
 (41 3)  (587 403)  (587 403)  LC_1 Logic Functioning bit
 (43 3)  (589 403)  (589 403)  LC_1 Logic Functioning bit
 (48 3)  (594 403)  (594 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (599 403)  (599 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 404)  (546 404)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (1 4)  (547 404)  (547 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (567 404)  (567 404)  routing T_11_25.bnr_op_3 <X> T_11_25.lc_trk_g1_3
 (22 4)  (568 404)  (568 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (571 404)  (571 404)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (1 5)  (547 405)  (547 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (21 5)  (567 405)  (567 405)  routing T_11_25.bnr_op_3 <X> T_11_25.lc_trk_g1_3
 (22 5)  (568 405)  (568 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 405)  (569 405)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (24 5)  (570 405)  (570 405)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (25 5)  (571 405)  (571 405)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (25 8)  (571 408)  (571 408)  routing T_11_25.rgt_op_2 <X> T_11_25.lc_trk_g2_2
 (22 9)  (568 409)  (568 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 409)  (570 409)  routing T_11_25.rgt_op_2 <X> T_11_25.lc_trk_g2_2
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_25

 (22 0)  (622 400)  (622 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 400)  (624 400)  routing T_12_25.bot_op_3 <X> T_12_25.lc_trk_g0_3
 (22 2)  (622 402)  (622 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 402)  (623 402)  routing T_12_25.sp12_h_l_12 <X> T_12_25.lc_trk_g0_7
 (27 2)  (627 402)  (627 402)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 402)  (628 402)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 402)  (630 402)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 402)  (631 402)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 402)  (634 402)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 402)  (635 402)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.input_2_1
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (38 2)  (638 402)  (638 402)  LC_1 Logic Functioning bit
 (40 2)  (640 402)  (640 402)  LC_1 Logic Functioning bit
 (42 2)  (642 402)  (642 402)  LC_1 Logic Functioning bit
 (27 3)  (627 403)  (627 403)  routing T_12_25.lc_trk_g1_0 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 403)  (630 403)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 403)  (632 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 403)  (635 403)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.input_2_1
 (36 3)  (636 403)  (636 403)  LC_1 Logic Functioning bit
 (43 3)  (643 403)  (643 403)  LC_1 Logic Functioning bit
 (14 4)  (614 404)  (614 404)  routing T_12_25.lft_op_0 <X> T_12_25.lc_trk_g1_0
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (39 4)  (639 404)  (639 404)  LC_2 Logic Functioning bit
 (40 4)  (640 404)  (640 404)  LC_2 Logic Functioning bit
 (41 4)  (641 404)  (641 404)  LC_2 Logic Functioning bit
 (50 4)  (650 404)  (650 404)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (615 405)  (615 405)  routing T_12_25.lft_op_0 <X> T_12_25.lc_trk_g1_0
 (17 5)  (617 405)  (617 405)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 5)  (631 405)  (631 405)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (37 5)  (637 405)  (637 405)  LC_2 Logic Functioning bit
 (38 5)  (638 405)  (638 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (40 5)  (640 405)  (640 405)  LC_2 Logic Functioning bit
 (41 5)  (641 405)  (641 405)  LC_2 Logic Functioning bit
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 406)  (618 406)  routing T_12_25.bnr_op_5 <X> T_12_25.lc_trk_g1_5
 (18 7)  (618 407)  (618 407)  routing T_12_25.bnr_op_5 <X> T_12_25.lc_trk_g1_5
 (22 14)  (622 414)  (622 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 414)  (623 414)  routing T_12_25.sp4_h_r_31 <X> T_12_25.lc_trk_g3_7
 (24 14)  (624 414)  (624 414)  routing T_12_25.sp4_h_r_31 <X> T_12_25.lc_trk_g3_7
 (21 15)  (621 415)  (621 415)  routing T_12_25.sp4_h_r_31 <X> T_12_25.lc_trk_g3_7


LogicTile_13_25

 (3 0)  (657 400)  (657 400)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_v_b_0
 (11 0)  (665 400)  (665 400)  routing T_13_25.sp4_h_l_45 <X> T_13_25.sp4_v_b_2
 (13 0)  (667 400)  (667 400)  routing T_13_25.sp4_h_l_45 <X> T_13_25.sp4_v_b_2
 (3 1)  (657 401)  (657 401)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_v_b_0
 (12 1)  (666 401)  (666 401)  routing T_13_25.sp4_h_l_45 <X> T_13_25.sp4_v_b_2
 (2 4)  (656 404)  (656 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_25

 (8 4)  (716 404)  (716 404)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_h_r_4
 (9 4)  (717 404)  (717 404)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_h_r_4
 (10 4)  (718 404)  (718 404)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_h_r_4
 (10 5)  (718 405)  (718 405)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_v_b_4
 (12 6)  (720 406)  (720 406)  routing T_14_25.sp4_v_b_5 <X> T_14_25.sp4_h_l_40
 (4 8)  (712 408)  (712 408)  routing T_14_25.sp4_h_l_43 <X> T_14_25.sp4_v_b_6
 (5 9)  (713 409)  (713 409)  routing T_14_25.sp4_h_l_43 <X> T_14_25.sp4_v_b_6
 (8 9)  (716 409)  (716 409)  routing T_14_25.sp4_h_l_42 <X> T_14_25.sp4_v_b_7
 (9 9)  (717 409)  (717 409)  routing T_14_25.sp4_h_l_42 <X> T_14_25.sp4_v_b_7


LogicTile_15_25

 (0 0)  (762 400)  (762 400)  Negative Clock bit

 (15 0)  (777 400)  (777 400)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g0_1
 (16 0)  (778 400)  (778 400)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g0_1
 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (780 400)  (780 400)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g0_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 400)  (796 400)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 400)  (799 400)  LC_0 Logic Functioning bit
 (39 0)  (801 400)  (801 400)  LC_0 Logic Functioning bit
 (15 1)  (777 401)  (777 401)  routing T_15_25.sp4_v_t_5 <X> T_15_25.lc_trk_g0_0
 (16 1)  (778 401)  (778 401)  routing T_15_25.sp4_v_t_5 <X> T_15_25.lc_trk_g0_0
 (17 1)  (779 401)  (779 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (780 401)  (780 401)  routing T_15_25.sp4_h_l_4 <X> T_15_25.lc_trk_g0_1
 (31 1)  (793 401)  (793 401)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 401)  (799 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 402)  (776 402)  routing T_15_25.sp4_v_b_4 <X> T_15_25.lc_trk_g0_4
 (22 2)  (784 402)  (784 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 402)  (785 402)  routing T_15_25.sp4_v_b_23 <X> T_15_25.lc_trk_g0_7
 (24 2)  (786 402)  (786 402)  routing T_15_25.sp4_v_b_23 <X> T_15_25.lc_trk_g0_7
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 402)  (790 402)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 402)  (792 402)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 402)  (793 402)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 402)  (795 402)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 402)  (796 402)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 402)  (798 402)  LC_1 Logic Functioning bit
 (37 2)  (799 402)  (799 402)  LC_1 Logic Functioning bit
 (38 2)  (800 402)  (800 402)  LC_1 Logic Functioning bit
 (39 2)  (801 402)  (801 402)  LC_1 Logic Functioning bit
 (41 2)  (803 402)  (803 402)  LC_1 Logic Functioning bit
 (43 2)  (805 402)  (805 402)  LC_1 Logic Functioning bit
 (16 3)  (778 403)  (778 403)  routing T_15_25.sp4_v_b_4 <X> T_15_25.lc_trk_g0_4
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (29 3)  (791 403)  (791 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 403)  (793 403)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 403)  (798 403)  LC_1 Logic Functioning bit
 (38 3)  (800 403)  (800 403)  LC_1 Logic Functioning bit
 (0 4)  (762 404)  (762 404)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_r_10 <X> T_15_25.sp4_v_b_3
 (17 4)  (779 404)  (779 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (787 404)  (787 404)  routing T_15_25.sp4_v_b_2 <X> T_15_25.lc_trk_g1_2
 (26 4)  (788 404)  (788 404)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 404)  (789 404)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 404)  (790 404)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 404)  (795 404)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 404)  (796 404)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 404)  (798 404)  LC_2 Logic Functioning bit
 (38 4)  (800 404)  (800 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (50 4)  (812 404)  (812 404)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (813 404)  (813 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (22 5)  (784 405)  (784 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (785 405)  (785 405)  routing T_15_25.sp4_v_b_2 <X> T_15_25.lc_trk_g1_2
 (26 5)  (788 405)  (788 405)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 405)  (789 405)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 405)  (792 405)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (37 5)  (799 405)  (799 405)  LC_2 Logic Functioning bit
 (38 5)  (800 405)  (800 405)  LC_2 Logic Functioning bit
 (41 5)  (803 405)  (803 405)  LC_2 Logic Functioning bit
 (42 5)  (804 405)  (804 405)  LC_2 Logic Functioning bit
 (43 5)  (805 405)  (805 405)  LC_2 Logic Functioning bit
 (45 5)  (807 405)  (807 405)  LC_2 Logic Functioning bit
 (48 5)  (810 405)  (810 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (813 405)  (813 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (784 406)  (784 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 406)  (785 406)  routing T_15_25.sp4_v_b_23 <X> T_15_25.lc_trk_g1_7
 (24 6)  (786 406)  (786 406)  routing T_15_25.sp4_v_b_23 <X> T_15_25.lc_trk_g1_7
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 406)  (796 406)  routing T_15_25.lc_trk_g1_1 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (37 6)  (799 406)  (799 406)  LC_3 Logic Functioning bit
 (38 6)  (800 406)  (800 406)  LC_3 Logic Functioning bit
 (41 6)  (803 406)  (803 406)  LC_3 Logic Functioning bit
 (43 6)  (805 406)  (805 406)  LC_3 Logic Functioning bit
 (26 7)  (788 407)  (788 407)  routing T_15_25.lc_trk_g2_3 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 407)  (790 407)  routing T_15_25.lc_trk_g2_3 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 407)  (794 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (798 407)  (798 407)  LC_3 Logic Functioning bit
 (37 7)  (799 407)  (799 407)  LC_3 Logic Functioning bit
 (38 7)  (800 407)  (800 407)  LC_3 Logic Functioning bit
 (41 7)  (803 407)  (803 407)  LC_3 Logic Functioning bit
 (42 7)  (804 407)  (804 407)  LC_3 Logic Functioning bit
 (8 8)  (770 408)  (770 408)  routing T_15_25.sp4_v_b_1 <X> T_15_25.sp4_h_r_7
 (9 8)  (771 408)  (771 408)  routing T_15_25.sp4_v_b_1 <X> T_15_25.sp4_h_r_7
 (10 8)  (772 408)  (772 408)  routing T_15_25.sp4_v_b_1 <X> T_15_25.sp4_h_r_7
 (21 8)  (783 408)  (783 408)  routing T_15_25.bnl_op_3 <X> T_15_25.lc_trk_g2_3
 (22 8)  (784 408)  (784 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (787 408)  (787 408)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 408)  (792 408)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 408)  (795 408)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 408)  (796 408)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 408)  (799 408)  LC_4 Logic Functioning bit
 (38 8)  (800 408)  (800 408)  LC_4 Logic Functioning bit
 (39 8)  (801 408)  (801 408)  LC_4 Logic Functioning bit
 (40 8)  (802 408)  (802 408)  LC_4 Logic Functioning bit
 (41 8)  (803 408)  (803 408)  LC_4 Logic Functioning bit
 (42 8)  (804 408)  (804 408)  LC_4 Logic Functioning bit
 (43 8)  (805 408)  (805 408)  LC_4 Logic Functioning bit
 (48 8)  (810 408)  (810 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 408)  (812 408)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (783 409)  (783 409)  routing T_15_25.bnl_op_3 <X> T_15_25.lc_trk_g2_3
 (22 9)  (784 409)  (784 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 409)  (785 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (24 9)  (786 409)  (786 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (25 9)  (787 409)  (787 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (30 9)  (792 409)  (792 409)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 409)  (793 409)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 409)  (799 409)  LC_4 Logic Functioning bit
 (38 9)  (800 409)  (800 409)  LC_4 Logic Functioning bit
 (39 9)  (801 409)  (801 409)  LC_4 Logic Functioning bit
 (40 9)  (802 409)  (802 409)  LC_4 Logic Functioning bit
 (41 9)  (803 409)  (803 409)  LC_4 Logic Functioning bit
 (42 9)  (804 409)  (804 409)  LC_4 Logic Functioning bit
 (43 9)  (805 409)  (805 409)  LC_4 Logic Functioning bit
 (51 9)  (813 409)  (813 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (773 410)  (773 410)  routing T_15_25.sp4_v_b_5 <X> T_15_25.sp4_v_t_45
 (12 11)  (774 411)  (774 411)  routing T_15_25.sp4_v_b_5 <X> T_15_25.sp4_v_t_45
 (2 12)  (764 412)  (764 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (776 412)  (776 412)  routing T_15_25.wire_logic_cluster/lc_0/out <X> T_15_25.lc_trk_g3_0
 (25 12)  (787 412)  (787 412)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g3_2
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (784 413)  (784 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 414)  (779 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (783 414)  (783 414)  routing T_15_25.bnl_op_7 <X> T_15_25.lc_trk_g3_7
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (1 15)  (763 415)  (763 415)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (783 415)  (783 415)  routing T_15_25.bnl_op_7 <X> T_15_25.lc_trk_g3_7


LogicTile_16_25

 (0 0)  (816 400)  (816 400)  Negative Clock bit

 (3 0)  (819 400)  (819 400)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_b_0
 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 400)  (844 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 400)  (852 400)  LC_0 Logic Functioning bit
 (39 0)  (855 400)  (855 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (42 0)  (858 400)  (858 400)  LC_0 Logic Functioning bit
 (44 0)  (860 400)  (860 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_b_0
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (39 1)  (855 401)  (855 401)  LC_0 Logic Functioning bit
 (41 1)  (857 401)  (857 401)  LC_0 Logic Functioning bit
 (42 1)  (858 401)  (858 401)  LC_0 Logic Functioning bit
 (49 1)  (865 401)  (865 401)  Carry_In_Mux bit 

 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 402)  (844 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 402)  (852 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (41 2)  (857 402)  (857 402)  LC_1 Logic Functioning bit
 (42 2)  (858 402)  (858 402)  LC_1 Logic Functioning bit
 (44 2)  (860 402)  (860 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (39 3)  (855 403)  (855 403)  LC_1 Logic Functioning bit
 (41 3)  (857 403)  (857 403)  LC_1 Logic Functioning bit
 (42 3)  (858 403)  (858 403)  LC_1 Logic Functioning bit
 (46 3)  (862 403)  (862 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (816 404)  (816 404)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (1 4)  (817 404)  (817 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (829 404)  (829 404)  routing T_16_25.sp4_v_t_40 <X> T_16_25.sp4_v_b_5
 (21 4)  (837 404)  (837 404)  routing T_16_25.wire_logic_cluster/lc_3/out <X> T_16_25.lc_trk_g1_3
 (22 4)  (838 404)  (838 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 404)  (841 404)  routing T_16_25.wire_logic_cluster/lc_2/out <X> T_16_25.lc_trk_g1_2
 (27 4)  (843 404)  (843 404)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 404)  (852 404)  LC_2 Logic Functioning bit
 (39 4)  (855 404)  (855 404)  LC_2 Logic Functioning bit
 (41 4)  (857 404)  (857 404)  LC_2 Logic Functioning bit
 (42 4)  (858 404)  (858 404)  LC_2 Logic Functioning bit
 (44 4)  (860 404)  (860 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (1 5)  (817 405)  (817 405)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 405)  (846 405)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (39 5)  (855 405)  (855 405)  LC_2 Logic Functioning bit
 (41 5)  (857 405)  (857 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (52 5)  (868 405)  (868 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (16 6)  (832 406)  (832 406)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (17 6)  (833 406)  (833 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 406)  (834 406)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (25 6)  (841 406)  (841 406)  routing T_16_25.wire_logic_cluster/lc_6/out <X> T_16_25.lc_trk_g1_6
 (27 6)  (843 406)  (843 406)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 406)  (852 406)  LC_3 Logic Functioning bit
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (41 6)  (857 406)  (857 406)  LC_3 Logic Functioning bit
 (42 6)  (858 406)  (858 406)  LC_3 Logic Functioning bit
 (44 6)  (860 406)  (860 406)  LC_3 Logic Functioning bit
 (45 6)  (861 406)  (861 406)  LC_3 Logic Functioning bit
 (18 7)  (834 407)  (834 407)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (22 7)  (838 407)  (838 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 407)  (846 407)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (39 7)  (855 407)  (855 407)  LC_3 Logic Functioning bit
 (41 7)  (857 407)  (857 407)  LC_3 Logic Functioning bit
 (42 7)  (858 407)  (858 407)  LC_3 Logic Functioning bit
 (3 8)  (819 408)  (819 408)  routing T_16_25.sp12_h_r_1 <X> T_16_25.sp12_v_b_1
 (5 8)  (821 408)  (821 408)  routing T_16_25.sp4_v_b_0 <X> T_16_25.sp4_h_r_6
 (25 8)  (841 408)  (841 408)  routing T_16_25.sp4_v_b_26 <X> T_16_25.lc_trk_g2_2
 (27 8)  (843 408)  (843 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 408)  (844 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 408)  (846 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 408)  (852 408)  LC_4 Logic Functioning bit
 (39 8)  (855 408)  (855 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (42 8)  (858 408)  (858 408)  LC_4 Logic Functioning bit
 (44 8)  (860 408)  (860 408)  LC_4 Logic Functioning bit
 (45 8)  (861 408)  (861 408)  LC_4 Logic Functioning bit
 (3 9)  (819 409)  (819 409)  routing T_16_25.sp12_h_r_1 <X> T_16_25.sp12_v_b_1
 (4 9)  (820 409)  (820 409)  routing T_16_25.sp4_v_b_0 <X> T_16_25.sp4_h_r_6
 (6 9)  (822 409)  (822 409)  routing T_16_25.sp4_v_b_0 <X> T_16_25.sp4_h_r_6
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 409)  (839 409)  routing T_16_25.sp4_v_b_26 <X> T_16_25.lc_trk_g2_2
 (36 9)  (852 409)  (852 409)  LC_4 Logic Functioning bit
 (39 9)  (855 409)  (855 409)  LC_4 Logic Functioning bit
 (41 9)  (857 409)  (857 409)  LC_4 Logic Functioning bit
 (42 9)  (858 409)  (858 409)  LC_4 Logic Functioning bit
 (48 9)  (864 409)  (864 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (843 410)  (843 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 410)  (844 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 410)  (845 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 410)  (846 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 410)  (848 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 410)  (852 410)  LC_5 Logic Functioning bit
 (39 10)  (855 410)  (855 410)  LC_5 Logic Functioning bit
 (41 10)  (857 410)  (857 410)  LC_5 Logic Functioning bit
 (42 10)  (858 410)  (858 410)  LC_5 Logic Functioning bit
 (44 10)  (860 410)  (860 410)  LC_5 Logic Functioning bit
 (45 10)  (861 410)  (861 410)  LC_5 Logic Functioning bit
 (51 10)  (867 410)  (867 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (852 411)  (852 411)  LC_5 Logic Functioning bit
 (39 11)  (855 411)  (855 411)  LC_5 Logic Functioning bit
 (41 11)  (857 411)  (857 411)  LC_5 Logic Functioning bit
 (42 11)  (858 411)  (858 411)  LC_5 Logic Functioning bit
 (14 12)  (830 412)  (830 412)  routing T_16_25.wire_logic_cluster/lc_0/out <X> T_16_25.lc_trk_g3_0
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 412)  (834 412)  routing T_16_25.wire_logic_cluster/lc_1/out <X> T_16_25.lc_trk_g3_1
 (27 12)  (843 412)  (843 412)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 412)  (846 412)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 412)  (852 412)  LC_6 Logic Functioning bit
 (39 12)  (855 412)  (855 412)  LC_6 Logic Functioning bit
 (41 12)  (857 412)  (857 412)  LC_6 Logic Functioning bit
 (42 12)  (858 412)  (858 412)  LC_6 Logic Functioning bit
 (44 12)  (860 412)  (860 412)  LC_6 Logic Functioning bit
 (45 12)  (861 412)  (861 412)  LC_6 Logic Functioning bit
 (53 12)  (869 412)  (869 412)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 413)  (846 413)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 413)  (852 413)  LC_6 Logic Functioning bit
 (39 13)  (855 413)  (855 413)  LC_6 Logic Functioning bit
 (41 13)  (857 413)  (857 413)  LC_6 Logic Functioning bit
 (42 13)  (858 413)  (858 413)  LC_6 Logic Functioning bit
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 414)  (830 414)  routing T_16_25.wire_logic_cluster/lc_4/out <X> T_16_25.lc_trk_g3_4
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 414)  (834 414)  routing T_16_25.wire_logic_cluster/lc_5/out <X> T_16_25.lc_trk_g3_5
 (21 14)  (837 414)  (837 414)  routing T_16_25.wire_logic_cluster/lc_7/out <X> T_16_25.lc_trk_g3_7
 (22 14)  (838 414)  (838 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 414)  (843 414)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 414)  (844 414)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 414)  (845 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 414)  (846 414)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 414)  (852 414)  LC_7 Logic Functioning bit
 (39 14)  (855 414)  (855 414)  LC_7 Logic Functioning bit
 (41 14)  (857 414)  (857 414)  LC_7 Logic Functioning bit
 (42 14)  (858 414)  (858 414)  LC_7 Logic Functioning bit
 (44 14)  (860 414)  (860 414)  LC_7 Logic Functioning bit
 (45 14)  (861 414)  (861 414)  LC_7 Logic Functioning bit
 (0 15)  (816 415)  (816 415)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 415)  (817 415)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 415)  (846 415)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 415)  (852 415)  LC_7 Logic Functioning bit
 (39 15)  (855 415)  (855 415)  LC_7 Logic Functioning bit
 (41 15)  (857 415)  (857 415)  LC_7 Logic Functioning bit
 (42 15)  (858 415)  (858 415)  LC_7 Logic Functioning bit
 (48 15)  (864 415)  (864 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_25

 (14 1)  (888 401)  (888 401)  routing T_17_25.top_op_0 <X> T_17_25.lc_trk_g0_0
 (15 1)  (889 401)  (889 401)  routing T_17_25.top_op_0 <X> T_17_25.lc_trk_g0_0
 (17 1)  (891 401)  (891 401)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 402)  (888 402)  routing T_17_25.sp4_v_b_4 <X> T_17_25.lc_trk_g0_4
 (22 2)  (896 402)  (896 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 402)  (898 402)  routing T_17_25.bot_op_7 <X> T_17_25.lc_trk_g0_7
 (16 3)  (890 403)  (890 403)  routing T_17_25.sp4_v_b_4 <X> T_17_25.lc_trk_g0_4
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 4)  (901 404)  (901 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 404)  (905 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 404)  (909 404)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.input_2_2
 (40 4)  (914 404)  (914 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (45 4)  (919 404)  (919 404)  LC_2 Logic Functioning bit
 (46 4)  (920 404)  (920 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 405)  (906 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (41 5)  (915 405)  (915 405)  LC_2 Logic Functioning bit
 (42 5)  (916 405)  (916 405)  LC_2 Logic Functioning bit
 (43 5)  (917 405)  (917 405)  LC_2 Logic Functioning bit
 (11 6)  (885 406)  (885 406)  routing T_17_25.sp4_h_r_11 <X> T_17_25.sp4_v_t_40
 (13 6)  (887 406)  (887 406)  routing T_17_25.sp4_h_r_11 <X> T_17_25.sp4_v_t_40
 (26 6)  (900 406)  (900 406)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 406)  (905 406)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 406)  (909 406)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.input_2_3
 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (38 6)  (912 406)  (912 406)  LC_3 Logic Functioning bit
 (39 6)  (913 406)  (913 406)  LC_3 Logic Functioning bit
 (40 6)  (914 406)  (914 406)  LC_3 Logic Functioning bit
 (41 6)  (915 406)  (915 406)  LC_3 Logic Functioning bit
 (42 6)  (916 406)  (916 406)  LC_3 Logic Functioning bit
 (43 6)  (917 406)  (917 406)  LC_3 Logic Functioning bit
 (9 7)  (883 407)  (883 407)  routing T_17_25.sp4_v_b_4 <X> T_17_25.sp4_v_t_41
 (12 7)  (886 407)  (886 407)  routing T_17_25.sp4_h_r_11 <X> T_17_25.sp4_v_t_40
 (27 7)  (901 407)  (901 407)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 407)  (902 407)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 407)  (906 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 407)  (909 407)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.input_2_3
 (37 7)  (911 407)  (911 407)  LC_3 Logic Functioning bit
 (39 7)  (913 407)  (913 407)  LC_3 Logic Functioning bit
 (31 8)  (905 408)  (905 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 408)  (907 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 408)  (908 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 408)  (915 408)  LC_4 Logic Functioning bit
 (43 8)  (917 408)  (917 408)  LC_4 Logic Functioning bit
 (45 8)  (919 408)  (919 408)  LC_4 Logic Functioning bit
 (29 9)  (903 409)  (903 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (914 409)  (914 409)  LC_4 Logic Functioning bit
 (42 9)  (916 409)  (916 409)  LC_4 Logic Functioning bit
 (47 9)  (921 409)  (921 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (922 409)  (922 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (925 409)  (925 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (927 409)  (927 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 12)  (899 412)  (899 412)  routing T_17_25.wire_logic_cluster/lc_2/out <X> T_17_25.lc_trk_g3_2
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (888 414)  (888 414)  routing T_17_25.wire_logic_cluster/lc_4/out <X> T_17_25.lc_trk_g3_4
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (12 0)  (940 400)  (940 400)  routing T_18_25.sp4_v_b_2 <X> T_18_25.sp4_h_r_2
 (14 0)  (942 400)  (942 400)  routing T_18_25.sp4_v_b_0 <X> T_18_25.lc_trk_g0_0
 (16 0)  (944 400)  (944 400)  routing T_18_25.sp4_v_b_9 <X> T_18_25.lc_trk_g0_1
 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (946 400)  (946 400)  routing T_18_25.sp4_v_b_9 <X> T_18_25.lc_trk_g0_1
 (21 0)  (949 400)  (949 400)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g0_3
 (22 0)  (950 400)  (950 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 400)  (951 400)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g0_3
 (24 0)  (952 400)  (952 400)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g0_3
 (27 0)  (955 400)  (955 400)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 400)  (956 400)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 400)  (964 400)  LC_0 Logic Functioning bit
 (39 0)  (967 400)  (967 400)  LC_0 Logic Functioning bit
 (41 0)  (969 400)  (969 400)  LC_0 Logic Functioning bit
 (43 0)  (971 400)  (971 400)  LC_0 Logic Functioning bit
 (44 0)  (972 400)  (972 400)  LC_0 Logic Functioning bit
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (11 1)  (939 401)  (939 401)  routing T_18_25.sp4_v_b_2 <X> T_18_25.sp4_h_r_2
 (16 1)  (944 401)  (944 401)  routing T_18_25.sp4_v_b_0 <X> T_18_25.lc_trk_g0_0
 (17 1)  (945 401)  (945 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (946 401)  (946 401)  routing T_18_25.sp4_v_b_9 <X> T_18_25.lc_trk_g0_1
 (21 1)  (949 401)  (949 401)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g0_3
 (26 1)  (954 401)  (954 401)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 401)  (956 401)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 401)  (957 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 401)  (958 401)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 401)  (960 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 401)  (962 401)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.input_2_0
 (35 1)  (963 401)  (963 401)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.input_2_0
 (37 1)  (965 401)  (965 401)  LC_0 Logic Functioning bit
 (39 1)  (967 401)  (967 401)  LC_0 Logic Functioning bit
 (41 1)  (969 401)  (969 401)  LC_0 Logic Functioning bit
 (42 1)  (970 401)  (970 401)  LC_0 Logic Functioning bit
 (49 1)  (977 401)  (977 401)  Carry_In_Mux bit 

 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 402)  (950 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (954 402)  (954 402)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 402)  (955 402)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 402)  (957 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 402)  (958 402)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 402)  (960 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 402)  (964 402)  LC_1 Logic Functioning bit
 (39 2)  (967 402)  (967 402)  LC_1 Logic Functioning bit
 (41 2)  (969 402)  (969 402)  LC_1 Logic Functioning bit
 (43 2)  (971 402)  (971 402)  LC_1 Logic Functioning bit
 (21 3)  (949 403)  (949 403)  routing T_18_25.sp4_r_v_b_31 <X> T_18_25.lc_trk_g0_7
 (26 3)  (954 403)  (954 403)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 403)  (956 403)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 403)  (957 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 403)  (958 403)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 403)  (960 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (965 403)  (965 403)  LC_1 Logic Functioning bit
 (39 3)  (967 403)  (967 403)  LC_1 Logic Functioning bit
 (41 3)  (969 403)  (969 403)  LC_1 Logic Functioning bit
 (42 3)  (970 403)  (970 403)  LC_1 Logic Functioning bit
 (5 4)  (933 404)  (933 404)  routing T_18_25.sp4_v_b_9 <X> T_18_25.sp4_h_r_3
 (14 4)  (942 404)  (942 404)  routing T_18_25.wire_logic_cluster/lc_0/out <X> T_18_25.lc_trk_g1_0
 (15 4)  (943 404)  (943 404)  routing T_18_25.bot_op_1 <X> T_18_25.lc_trk_g1_1
 (17 4)  (945 404)  (945 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (951 404)  (951 404)  routing T_18_25.sp4_h_r_3 <X> T_18_25.lc_trk_g1_3
 (24 4)  (952 404)  (952 404)  routing T_18_25.sp4_h_r_3 <X> T_18_25.lc_trk_g1_3
 (26 4)  (954 404)  (954 404)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 404)  (956 404)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 404)  (957 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 404)  (958 404)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 404)  (962 404)  routing T_18_25.lc_trk_g1_0 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 404)  (965 404)  LC_2 Logic Functioning bit
 (38 4)  (966 404)  (966 404)  LC_2 Logic Functioning bit
 (39 4)  (967 404)  (967 404)  LC_2 Logic Functioning bit
 (41 4)  (969 404)  (969 404)  LC_2 Logic Functioning bit
 (45 4)  (973 404)  (973 404)  LC_2 Logic Functioning bit
 (46 4)  (974 404)  (974 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (932 405)  (932 405)  routing T_18_25.sp4_v_b_9 <X> T_18_25.sp4_h_r_3
 (6 5)  (934 405)  (934 405)  routing T_18_25.sp4_v_b_9 <X> T_18_25.sp4_h_r_3
 (17 5)  (945 405)  (945 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (949 405)  (949 405)  routing T_18_25.sp4_h_r_3 <X> T_18_25.lc_trk_g1_3
 (28 5)  (956 405)  (956 405)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 405)  (957 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 405)  (960 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (961 405)  (961 405)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.input_2_2
 (36 5)  (964 405)  (964 405)  LC_2 Logic Functioning bit
 (38 5)  (966 405)  (966 405)  LC_2 Logic Functioning bit
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 406)  (946 406)  routing T_18_25.wire_logic_cluster/lc_5/out <X> T_18_25.lc_trk_g1_5
 (21 6)  (949 406)  (949 406)  routing T_18_25.wire_logic_cluster/lc_7/out <X> T_18_25.lc_trk_g1_7
 (22 6)  (950 406)  (950 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 406)  (953 406)  routing T_18_25.wire_logic_cluster/lc_6/out <X> T_18_25.lc_trk_g1_6
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 406)  (958 406)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 406)  (962 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 406)  (965 406)  LC_3 Logic Functioning bit
 (39 6)  (967 406)  (967 406)  LC_3 Logic Functioning bit
 (45 6)  (973 406)  (973 406)  LC_3 Logic Functioning bit
 (46 6)  (974 406)  (974 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (950 407)  (950 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (955 407)  (955 407)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 407)  (959 407)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 407)  (960 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 407)  (963 407)  routing T_18_25.lc_trk_g0_3 <X> T_18_25.input_2_3
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (37 7)  (965 407)  (965 407)  LC_3 Logic Functioning bit
 (39 7)  (967 407)  (967 407)  LC_3 Logic Functioning bit
 (43 7)  (971 407)  (971 407)  LC_3 Logic Functioning bit
 (3 8)  (931 408)  (931 408)  routing T_18_25.sp12_h_r_1 <X> T_18_25.sp12_v_b_1
 (14 8)  (942 408)  (942 408)  routing T_18_25.sp4_v_t_21 <X> T_18_25.lc_trk_g2_0
 (17 8)  (945 408)  (945 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (946 408)  (946 408)  routing T_18_25.bnl_op_1 <X> T_18_25.lc_trk_g2_1
 (21 8)  (949 408)  (949 408)  routing T_18_25.rgt_op_3 <X> T_18_25.lc_trk_g2_3
 (22 8)  (950 408)  (950 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 408)  (952 408)  routing T_18_25.rgt_op_3 <X> T_18_25.lc_trk_g2_3
 (25 8)  (953 408)  (953 408)  routing T_18_25.wire_logic_cluster/lc_2/out <X> T_18_25.lc_trk_g2_2
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 408)  (958 408)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 408)  (961 408)  routing T_18_25.lc_trk_g2_1 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 408)  (966 408)  LC_4 Logic Functioning bit
 (47 8)  (975 408)  (975 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (931 409)  (931 409)  routing T_18_25.sp12_h_r_1 <X> T_18_25.sp12_v_b_1
 (14 9)  (942 409)  (942 409)  routing T_18_25.sp4_v_t_21 <X> T_18_25.lc_trk_g2_0
 (16 9)  (944 409)  (944 409)  routing T_18_25.sp4_v_t_21 <X> T_18_25.lc_trk_g2_0
 (17 9)  (945 409)  (945 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (946 409)  (946 409)  routing T_18_25.bnl_op_1 <X> T_18_25.lc_trk_g2_1
 (22 9)  (950 409)  (950 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (955 409)  (955 409)  routing T_18_25.lc_trk_g1_1 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 409)  (958 409)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 409)  (960 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 409)  (961 409)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.input_2_4
 (37 9)  (965 409)  (965 409)  LC_4 Logic Functioning bit
 (38 9)  (966 409)  (966 409)  LC_4 Logic Functioning bit
 (39 9)  (967 409)  (967 409)  LC_4 Logic Functioning bit
 (40 9)  (968 409)  (968 409)  LC_4 Logic Functioning bit
 (42 9)  (970 409)  (970 409)  LC_4 Logic Functioning bit
 (46 9)  (974 409)  (974 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (943 410)  (943 410)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (16 10)  (944 410)  (944 410)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (17 10)  (945 410)  (945 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 410)  (946 410)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (21 10)  (949 410)  (949 410)  routing T_18_25.wire_logic_cluster/lc_7/out <X> T_18_25.lc_trk_g2_7
 (22 10)  (950 410)  (950 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (956 410)  (956 410)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 410)  (958 410)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 410)  (959 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 410)  (962 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 410)  (963 410)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_5
 (37 10)  (965 410)  (965 410)  LC_5 Logic Functioning bit
 (39 10)  (967 410)  (967 410)  LC_5 Logic Functioning bit
 (45 10)  (973 410)  (973 410)  LC_5 Logic Functioning bit
 (47 10)  (975 410)  (975 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (942 411)  (942 411)  routing T_18_25.sp4_r_v_b_36 <X> T_18_25.lc_trk_g2_4
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (946 411)  (946 411)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (22 11)  (950 411)  (950 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 411)  (951 411)  routing T_18_25.sp4_h_r_30 <X> T_18_25.lc_trk_g2_6
 (24 11)  (952 411)  (952 411)  routing T_18_25.sp4_h_r_30 <X> T_18_25.lc_trk_g2_6
 (25 11)  (953 411)  (953 411)  routing T_18_25.sp4_h_r_30 <X> T_18_25.lc_trk_g2_6
 (27 11)  (955 411)  (955 411)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 411)  (956 411)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 411)  (957 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 411)  (958 411)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 411)  (960 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 411)  (961 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_5
 (34 11)  (962 411)  (962 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_5
 (35 11)  (963 411)  (963 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_5
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (37 11)  (965 411)  (965 411)  LC_5 Logic Functioning bit
 (39 11)  (967 411)  (967 411)  LC_5 Logic Functioning bit
 (43 11)  (971 411)  (971 411)  LC_5 Logic Functioning bit
 (51 11)  (979 411)  (979 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (933 412)  (933 412)  routing T_18_25.sp4_v_b_3 <X> T_18_25.sp4_h_r_9
 (11 12)  (939 412)  (939 412)  routing T_18_25.sp4_h_l_40 <X> T_18_25.sp4_v_b_11
 (13 12)  (941 412)  (941 412)  routing T_18_25.sp4_h_l_40 <X> T_18_25.sp4_v_b_11
 (14 12)  (942 412)  (942 412)  routing T_18_25.sp4_v_t_21 <X> T_18_25.lc_trk_g3_0
 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.wire_logic_cluster/lc_1/out <X> T_18_25.lc_trk_g3_1
 (21 12)  (949 412)  (949 412)  routing T_18_25.wire_logic_cluster/lc_3/out <X> T_18_25.lc_trk_g3_3
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (953 412)  (953 412)  routing T_18_25.wire_logic_cluster/lc_2/out <X> T_18_25.lc_trk_g3_2
 (27 12)  (955 412)  (955 412)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 412)  (957 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 412)  (958 412)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 412)  (959 412)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 412)  (961 412)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 412)  (962 412)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 412)  (964 412)  LC_6 Logic Functioning bit
 (38 12)  (966 412)  (966 412)  LC_6 Logic Functioning bit
 (41 12)  (969 412)  (969 412)  LC_6 Logic Functioning bit
 (43 12)  (971 412)  (971 412)  LC_6 Logic Functioning bit
 (45 12)  (973 412)  (973 412)  LC_6 Logic Functioning bit
 (52 12)  (980 412)  (980 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (932 413)  (932 413)  routing T_18_25.sp4_v_b_3 <X> T_18_25.sp4_h_r_9
 (6 13)  (934 413)  (934 413)  routing T_18_25.sp4_v_b_3 <X> T_18_25.sp4_h_r_9
 (12 13)  (940 413)  (940 413)  routing T_18_25.sp4_h_l_40 <X> T_18_25.sp4_v_b_11
 (14 13)  (942 413)  (942 413)  routing T_18_25.sp4_v_t_21 <X> T_18_25.lc_trk_g3_0
 (16 13)  (944 413)  (944 413)  routing T_18_25.sp4_v_t_21 <X> T_18_25.lc_trk_g3_0
 (17 13)  (945 413)  (945 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (950 413)  (950 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (957 413)  (957 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 413)  (958 413)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 413)  (965 413)  LC_6 Logic Functioning bit
 (39 13)  (967 413)  (967 413)  LC_6 Logic Functioning bit
 (41 13)  (969 413)  (969 413)  LC_6 Logic Functioning bit
 (43 13)  (971 413)  (971 413)  LC_6 Logic Functioning bit
 (14 14)  (942 414)  (942 414)  routing T_18_25.sp4_v_t_17 <X> T_18_25.lc_trk_g3_4
 (25 14)  (953 414)  (953 414)  routing T_18_25.sp4_h_r_38 <X> T_18_25.lc_trk_g3_6
 (28 14)  (956 414)  (956 414)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 414)  (958 414)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 414)  (961 414)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 414)  (962 414)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 414)  (965 414)  LC_7 Logic Functioning bit
 (38 14)  (966 414)  (966 414)  LC_7 Logic Functioning bit
 (39 14)  (967 414)  (967 414)  LC_7 Logic Functioning bit
 (41 14)  (969 414)  (969 414)  LC_7 Logic Functioning bit
 (45 14)  (973 414)  (973 414)  LC_7 Logic Functioning bit
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (944 415)  (944 415)  routing T_18_25.sp4_v_t_17 <X> T_18_25.lc_trk_g3_4
 (17 15)  (945 415)  (945 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 415)  (951 415)  routing T_18_25.sp4_h_r_38 <X> T_18_25.lc_trk_g3_6
 (24 15)  (952 415)  (952 415)  routing T_18_25.sp4_h_r_38 <X> T_18_25.lc_trk_g3_6
 (26 15)  (954 415)  (954 415)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 415)  (956 415)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 415)  (960 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (961 415)  (961 415)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.input_2_7
 (34 15)  (962 415)  (962 415)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.input_2_7
 (37 15)  (965 415)  (965 415)  LC_7 Logic Functioning bit
 (39 15)  (967 415)  (967 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (3 0)  (985 400)  (985 400)  routing T_19_25.sp12_h_r_0 <X> T_19_25.sp12_v_b_0
 (14 0)  (996 400)  (996 400)  routing T_19_25.lft_op_0 <X> T_19_25.lc_trk_g0_0
 (15 0)  (997 400)  (997 400)  routing T_19_25.lft_op_1 <X> T_19_25.lc_trk_g0_1
 (17 0)  (999 400)  (999 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 400)  (1000 400)  routing T_19_25.lft_op_1 <X> T_19_25.lc_trk_g0_1
 (25 0)  (1007 400)  (1007 400)  routing T_19_25.sp4_v_b_10 <X> T_19_25.lc_trk_g0_2
 (3 1)  (985 401)  (985 401)  routing T_19_25.sp12_h_r_0 <X> T_19_25.sp12_v_b_0
 (15 1)  (997 401)  (997 401)  routing T_19_25.lft_op_0 <X> T_19_25.lc_trk_g0_0
 (17 1)  (999 401)  (999 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1004 401)  (1004 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 401)  (1005 401)  routing T_19_25.sp4_v_b_10 <X> T_19_25.lc_trk_g0_2
 (25 1)  (1007 401)  (1007 401)  routing T_19_25.sp4_v_b_10 <X> T_19_25.lc_trk_g0_2
 (21 2)  (1003 402)  (1003 402)  routing T_19_25.lft_op_7 <X> T_19_25.lc_trk_g0_7
 (22 2)  (1004 402)  (1004 402)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 402)  (1006 402)  routing T_19_25.lft_op_7 <X> T_19_25.lc_trk_g0_7
 (26 4)  (1008 404)  (1008 404)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 404)  (1010 404)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 404)  (1011 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 404)  (1013 404)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 404)  (1014 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 404)  (1015 404)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 404)  (1016 404)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 404)  (1019 404)  LC_2 Logic Functioning bit
 (39 4)  (1021 404)  (1021 404)  LC_2 Logic Functioning bit
 (47 4)  (1029 404)  (1029 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (986 405)  (986 405)  routing T_19_25.sp4_h_l_42 <X> T_19_25.sp4_h_r_3
 (6 5)  (988 405)  (988 405)  routing T_19_25.sp4_h_l_42 <X> T_19_25.sp4_h_r_3
 (15 5)  (997 405)  (997 405)  routing T_19_25.bot_op_0 <X> T_19_25.lc_trk_g1_0
 (17 5)  (999 405)  (999 405)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (1009 405)  (1009 405)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 405)  (1010 405)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 405)  (1011 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 405)  (1012 405)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 405)  (1013 405)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 405)  (1014 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1015 405)  (1015 405)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.input_2_2
 (34 5)  (1016 405)  (1016 405)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.input_2_2
 (36 5)  (1018 405)  (1018 405)  LC_2 Logic Functioning bit
 (37 5)  (1019 405)  (1019 405)  LC_2 Logic Functioning bit
 (38 5)  (1020 405)  (1020 405)  LC_2 Logic Functioning bit
 (42 5)  (1024 405)  (1024 405)  LC_2 Logic Functioning bit
 (46 5)  (1028 405)  (1028 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (1003 406)  (1003 406)  routing T_19_25.sp4_h_l_2 <X> T_19_25.lc_trk_g1_7
 (22 6)  (1004 406)  (1004 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 406)  (1005 406)  routing T_19_25.sp4_h_l_2 <X> T_19_25.lc_trk_g1_7
 (24 6)  (1006 406)  (1006 406)  routing T_19_25.sp4_h_l_2 <X> T_19_25.lc_trk_g1_7
 (26 6)  (1008 406)  (1008 406)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 406)  (1011 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 406)  (1013 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 406)  (1014 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 406)  (1016 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 406)  (1018 406)  LC_3 Logic Functioning bit
 (38 6)  (1020 406)  (1020 406)  LC_3 Logic Functioning bit
 (41 6)  (1023 406)  (1023 406)  LC_3 Logic Functioning bit
 (43 6)  (1025 406)  (1025 406)  LC_3 Logic Functioning bit
 (4 7)  (986 407)  (986 407)  routing T_19_25.sp4_v_b_10 <X> T_19_25.sp4_h_l_38
 (26 7)  (1008 407)  (1008 407)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 407)  (1011 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 407)  (1012 407)  routing T_19_25.lc_trk_g0_2 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 407)  (1013 407)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 407)  (1019 407)  LC_3 Logic Functioning bit
 (39 7)  (1021 407)  (1021 407)  LC_3 Logic Functioning bit
 (41 7)  (1023 407)  (1023 407)  LC_3 Logic Functioning bit
 (43 7)  (1025 407)  (1025 407)  LC_3 Logic Functioning bit
 (3 8)  (985 408)  (985 408)  routing T_19_25.sp12_h_r_1 <X> T_19_25.sp12_v_b_1
 (14 8)  (996 408)  (996 408)  routing T_19_25.rgt_op_0 <X> T_19_25.lc_trk_g2_0
 (22 8)  (1004 408)  (1004 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 408)  (1005 408)  routing T_19_25.sp4_h_r_27 <X> T_19_25.lc_trk_g2_3
 (24 8)  (1006 408)  (1006 408)  routing T_19_25.sp4_h_r_27 <X> T_19_25.lc_trk_g2_3
 (29 8)  (1011 408)  (1011 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 408)  (1013 408)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 408)  (1014 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 408)  (1015 408)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 408)  (1019 408)  LC_4 Logic Functioning bit
 (41 8)  (1023 408)  (1023 408)  LC_4 Logic Functioning bit
 (43 8)  (1025 408)  (1025 408)  LC_4 Logic Functioning bit
 (47 8)  (1029 408)  (1029 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1032 408)  (1032 408)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (985 409)  (985 409)  routing T_19_25.sp12_h_r_1 <X> T_19_25.sp12_v_b_1
 (15 9)  (997 409)  (997 409)  routing T_19_25.rgt_op_0 <X> T_19_25.lc_trk_g2_0
 (17 9)  (999 409)  (999 409)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (1003 409)  (1003 409)  routing T_19_25.sp4_h_r_27 <X> T_19_25.lc_trk_g2_3
 (26 9)  (1008 409)  (1008 409)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 409)  (1009 409)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 409)  (1010 409)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 409)  (1011 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 409)  (1018 409)  LC_4 Logic Functioning bit
 (41 9)  (1023 409)  (1023 409)  LC_4 Logic Functioning bit
 (43 9)  (1025 409)  (1025 409)  LC_4 Logic Functioning bit
 (7 10)  (989 410)  (989 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (994 410)  (994 410)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_h_l_45
 (15 10)  (997 410)  (997 410)  routing T_19_25.sp12_v_t_2 <X> T_19_25.lc_trk_g2_5
 (17 10)  (999 410)  (999 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1000 410)  (1000 410)  routing T_19_25.sp12_v_t_2 <X> T_19_25.lc_trk_g2_5
 (26 10)  (1008 410)  (1008 410)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 410)  (1011 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 410)  (1014 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 410)  (1015 410)  routing T_19_25.lc_trk_g2_0 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 410)  (1020 410)  LC_5 Logic Functioning bit
 (47 10)  (1029 410)  (1029 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (13 11)  (995 411)  (995 411)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_h_l_45
 (18 11)  (1000 411)  (1000 411)  routing T_19_25.sp12_v_t_2 <X> T_19_25.lc_trk_g2_5
 (28 11)  (1010 411)  (1010 411)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 411)  (1011 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 411)  (1014 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1015 411)  (1015 411)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.input_2_5
 (35 11)  (1017 411)  (1017 411)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.input_2_5
 (36 11)  (1018 411)  (1018 411)  LC_5 Logic Functioning bit
 (38 11)  (1020 411)  (1020 411)  LC_5 Logic Functioning bit
 (39 11)  (1021 411)  (1021 411)  LC_5 Logic Functioning bit
 (41 11)  (1023 411)  (1023 411)  LC_5 Logic Functioning bit
 (43 11)  (1025 411)  (1025 411)  LC_5 Logic Functioning bit
 (16 12)  (998 412)  (998 412)  routing T_19_25.sp4_v_t_12 <X> T_19_25.lc_trk_g3_1
 (17 12)  (999 412)  (999 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 412)  (1000 412)  routing T_19_25.sp4_v_t_12 <X> T_19_25.lc_trk_g3_1
 (22 12)  (1004 412)  (1004 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 412)  (1005 412)  routing T_19_25.sp4_h_r_27 <X> T_19_25.lc_trk_g3_3
 (24 12)  (1006 412)  (1006 412)  routing T_19_25.sp4_h_r_27 <X> T_19_25.lc_trk_g3_3
 (21 13)  (1003 413)  (1003 413)  routing T_19_25.sp4_h_r_27 <X> T_19_25.lc_trk_g3_3
 (9 14)  (991 414)  (991 414)  routing T_19_25.sp4_v_b_10 <X> T_19_25.sp4_h_l_47
 (15 14)  (997 414)  (997 414)  routing T_19_25.sp12_v_t_2 <X> T_19_25.lc_trk_g3_5
 (17 14)  (999 414)  (999 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1000 414)  (1000 414)  routing T_19_25.sp12_v_t_2 <X> T_19_25.lc_trk_g3_5
 (21 14)  (1003 414)  (1003 414)  routing T_19_25.bnl_op_7 <X> T_19_25.lc_trk_g3_7
 (22 14)  (1004 414)  (1004 414)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1007 414)  (1007 414)  routing T_19_25.bnl_op_6 <X> T_19_25.lc_trk_g3_6
 (27 14)  (1009 414)  (1009 414)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 414)  (1010 414)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 414)  (1012 414)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 414)  (1013 414)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 414)  (1015 414)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 414)  (1016 414)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 414)  (1019 414)  LC_7 Logic Functioning bit
 (38 14)  (1020 414)  (1020 414)  LC_7 Logic Functioning bit
 (39 14)  (1021 414)  (1021 414)  LC_7 Logic Functioning bit
 (41 14)  (1023 414)  (1023 414)  LC_7 Logic Functioning bit
 (47 14)  (1029 414)  (1029 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (1000 415)  (1000 415)  routing T_19_25.sp12_v_t_2 <X> T_19_25.lc_trk_g3_5
 (21 15)  (1003 415)  (1003 415)  routing T_19_25.bnl_op_7 <X> T_19_25.lc_trk_g3_7
 (22 15)  (1004 415)  (1004 415)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1007 415)  (1007 415)  routing T_19_25.bnl_op_6 <X> T_19_25.lc_trk_g3_6
 (27 15)  (1009 415)  (1009 415)  routing T_19_25.lc_trk_g1_0 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 415)  (1011 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 415)  (1013 415)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 415)  (1014 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1015 415)  (1015 415)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.input_2_7
 (35 15)  (1017 415)  (1017 415)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.input_2_7
 (37 15)  (1019 415)  (1019 415)  LC_7 Logic Functioning bit
 (39 15)  (1021 415)  (1021 415)  LC_7 Logic Functioning bit


LogicTile_20_25

 (5 0)  (1041 400)  (1041 400)  routing T_20_25.sp4_v_b_6 <X> T_20_25.sp4_h_r_0
 (13 0)  (1049 400)  (1049 400)  routing T_20_25.sp4_h_l_39 <X> T_20_25.sp4_v_b_2
 (26 0)  (1062 400)  (1062 400)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 400)  (1063 400)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 400)  (1064 400)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 400)  (1065 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 400)  (1066 400)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 400)  (1068 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 400)  (1069 400)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 400)  (1070 400)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 400)  (1072 400)  LC_0 Logic Functioning bit
 (38 0)  (1074 400)  (1074 400)  LC_0 Logic Functioning bit
 (41 0)  (1077 400)  (1077 400)  LC_0 Logic Functioning bit
 (43 0)  (1079 400)  (1079 400)  LC_0 Logic Functioning bit
 (46 0)  (1082 400)  (1082 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (1040 401)  (1040 401)  routing T_20_25.sp4_v_b_6 <X> T_20_25.sp4_h_r_0
 (6 1)  (1042 401)  (1042 401)  routing T_20_25.sp4_v_b_6 <X> T_20_25.sp4_h_r_0
 (11 1)  (1047 401)  (1047 401)  routing T_20_25.sp4_h_l_43 <X> T_20_25.sp4_h_r_2
 (12 1)  (1048 401)  (1048 401)  routing T_20_25.sp4_h_l_39 <X> T_20_25.sp4_v_b_2
 (13 1)  (1049 401)  (1049 401)  routing T_20_25.sp4_h_l_43 <X> T_20_25.sp4_h_r_2
 (22 1)  (1058 401)  (1058 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1059 401)  (1059 401)  routing T_20_25.sp4_h_r_2 <X> T_20_25.lc_trk_g0_2
 (24 1)  (1060 401)  (1060 401)  routing T_20_25.sp4_h_r_2 <X> T_20_25.lc_trk_g0_2
 (25 1)  (1061 401)  (1061 401)  routing T_20_25.sp4_h_r_2 <X> T_20_25.lc_trk_g0_2
 (26 1)  (1062 401)  (1062 401)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 401)  (1063 401)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 401)  (1065 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 401)  (1067 401)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 401)  (1072 401)  LC_0 Logic Functioning bit
 (38 1)  (1074 401)  (1074 401)  LC_0 Logic Functioning bit
 (40 1)  (1076 401)  (1076 401)  LC_0 Logic Functioning bit
 (42 1)  (1078 401)  (1078 401)  LC_0 Logic Functioning bit
 (0 2)  (1036 402)  (1036 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1047 402)  (1047 402)  routing T_20_25.sp4_h_l_44 <X> T_20_25.sp4_v_t_39
 (21 2)  (1057 402)  (1057 402)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g0_7
 (22 2)  (1058 402)  (1058 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1059 402)  (1059 402)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g0_7
 (25 2)  (1061 402)  (1061 402)  routing T_20_25.sp4_v_b_6 <X> T_20_25.lc_trk_g0_6
 (22 3)  (1058 403)  (1058 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1059 403)  (1059 403)  routing T_20_25.sp4_v_b_6 <X> T_20_25.lc_trk_g0_6
 (26 4)  (1062 404)  (1062 404)  routing T_20_25.lc_trk_g0_6 <X> T_20_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 404)  (1063 404)  routing T_20_25.lc_trk_g3_0 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 404)  (1064 404)  routing T_20_25.lc_trk_g3_0 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 404)  (1065 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 404)  (1068 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 404)  (1070 404)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 404)  (1073 404)  LC_2 Logic Functioning bit
 (41 4)  (1077 404)  (1077 404)  LC_2 Logic Functioning bit
 (42 4)  (1078 404)  (1078 404)  LC_2 Logic Functioning bit
 (43 4)  (1079 404)  (1079 404)  LC_2 Logic Functioning bit
 (45 4)  (1081 404)  (1081 404)  LC_2 Logic Functioning bit
 (17 5)  (1053 405)  (1053 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (1058 405)  (1058 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 405)  (1059 405)  routing T_20_25.sp4_v_b_18 <X> T_20_25.lc_trk_g1_2
 (24 5)  (1060 405)  (1060 405)  routing T_20_25.sp4_v_b_18 <X> T_20_25.lc_trk_g1_2
 (26 5)  (1062 405)  (1062 405)  routing T_20_25.lc_trk_g0_6 <X> T_20_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 405)  (1065 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 405)  (1067 405)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 405)  (1068 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1069 405)  (1069 405)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.input_2_2
 (34 5)  (1070 405)  (1070 405)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.input_2_2
 (36 5)  (1072 405)  (1072 405)  LC_2 Logic Functioning bit
 (43 5)  (1079 405)  (1079 405)  LC_2 Logic Functioning bit
 (51 5)  (1087 405)  (1087 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1053 406)  (1053 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 406)  (1054 406)  routing T_20_25.wire_logic_cluster/lc_5/out <X> T_20_25.lc_trk_g1_5
 (21 6)  (1057 406)  (1057 406)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g1_7
 (22 6)  (1058 406)  (1058 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 406)  (1059 406)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g1_7
 (25 6)  (1061 406)  (1061 406)  routing T_20_25.sp4_h_r_14 <X> T_20_25.lc_trk_g1_6
 (22 7)  (1058 407)  (1058 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1059 407)  (1059 407)  routing T_20_25.sp4_h_r_14 <X> T_20_25.lc_trk_g1_6
 (24 7)  (1060 407)  (1060 407)  routing T_20_25.sp4_h_r_14 <X> T_20_25.lc_trk_g1_6
 (5 8)  (1041 408)  (1041 408)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_h_r_6
 (26 8)  (1062 408)  (1062 408)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 408)  (1063 408)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 408)  (1065 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 408)  (1067 408)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 408)  (1068 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 408)  (1070 408)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 408)  (1072 408)  LC_4 Logic Functioning bit
 (38 8)  (1074 408)  (1074 408)  LC_4 Logic Functioning bit
 (4 9)  (1040 409)  (1040 409)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_h_r_6
 (6 9)  (1042 409)  (1042 409)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_h_r_6
 (26 9)  (1062 409)  (1062 409)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 409)  (1064 409)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 409)  (1065 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 409)  (1067 409)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 409)  (1072 409)  LC_4 Logic Functioning bit
 (37 9)  (1073 409)  (1073 409)  LC_4 Logic Functioning bit
 (38 9)  (1074 409)  (1074 409)  LC_4 Logic Functioning bit
 (39 9)  (1075 409)  (1075 409)  LC_4 Logic Functioning bit
 (40 9)  (1076 409)  (1076 409)  LC_4 Logic Functioning bit
 (42 9)  (1078 409)  (1078 409)  LC_4 Logic Functioning bit
 (48 9)  (1084 409)  (1084 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (1061 410)  (1061 410)  routing T_20_25.sp4_h_r_46 <X> T_20_25.lc_trk_g2_6
 (29 10)  (1065 410)  (1065 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 410)  (1067 410)  routing T_20_25.lc_trk_g1_5 <X> T_20_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 410)  (1068 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 410)  (1070 410)  routing T_20_25.lc_trk_g1_5 <X> T_20_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 410)  (1071 410)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.input_2_5
 (37 10)  (1073 410)  (1073 410)  LC_5 Logic Functioning bit
 (39 10)  (1075 410)  (1075 410)  LC_5 Logic Functioning bit
 (45 10)  (1081 410)  (1081 410)  LC_5 Logic Functioning bit
 (22 11)  (1058 411)  (1058 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 411)  (1059 411)  routing T_20_25.sp4_h_r_46 <X> T_20_25.lc_trk_g2_6
 (24 11)  (1060 411)  (1060 411)  routing T_20_25.sp4_h_r_46 <X> T_20_25.lc_trk_g2_6
 (25 11)  (1061 411)  (1061 411)  routing T_20_25.sp4_h_r_46 <X> T_20_25.lc_trk_g2_6
 (26 11)  (1062 411)  (1062 411)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 411)  (1063 411)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 411)  (1065 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 411)  (1066 411)  routing T_20_25.lc_trk_g0_2 <X> T_20_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 411)  (1068 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1071 411)  (1071 411)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.input_2_5
 (36 11)  (1072 411)  (1072 411)  LC_5 Logic Functioning bit
 (37 11)  (1073 411)  (1073 411)  LC_5 Logic Functioning bit
 (39 11)  (1075 411)  (1075 411)  LC_5 Logic Functioning bit
 (43 11)  (1079 411)  (1079 411)  LC_5 Logic Functioning bit
 (52 11)  (1088 411)  (1088 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1050 412)  (1050 412)  routing T_20_25.bnl_op_0 <X> T_20_25.lc_trk_g3_0
 (15 12)  (1051 412)  (1051 412)  routing T_20_25.sp4_h_r_33 <X> T_20_25.lc_trk_g3_1
 (16 12)  (1052 412)  (1052 412)  routing T_20_25.sp4_h_r_33 <X> T_20_25.lc_trk_g3_1
 (17 12)  (1053 412)  (1053 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 412)  (1054 412)  routing T_20_25.sp4_h_r_33 <X> T_20_25.lc_trk_g3_1
 (14 13)  (1050 413)  (1050 413)  routing T_20_25.bnl_op_0 <X> T_20_25.lc_trk_g3_0
 (17 13)  (1053 413)  (1053 413)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (1058 413)  (1058 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1059 413)  (1059 413)  routing T_20_25.sp4_h_l_15 <X> T_20_25.lc_trk_g3_2
 (24 13)  (1060 413)  (1060 413)  routing T_20_25.sp4_h_l_15 <X> T_20_25.lc_trk_g3_2
 (25 13)  (1061 413)  (1061 413)  routing T_20_25.sp4_h_l_15 <X> T_20_25.lc_trk_g3_2
 (14 14)  (1050 414)  (1050 414)  routing T_20_25.sp4_h_r_44 <X> T_20_25.lc_trk_g3_4
 (7 15)  (1043 415)  (1043 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1050 415)  (1050 415)  routing T_20_25.sp4_h_r_44 <X> T_20_25.lc_trk_g3_4
 (15 15)  (1051 415)  (1051 415)  routing T_20_25.sp4_h_r_44 <X> T_20_25.lc_trk_g3_4
 (16 15)  (1052 415)  (1052 415)  routing T_20_25.sp4_h_r_44 <X> T_20_25.lc_trk_g3_4
 (17 15)  (1053 415)  (1053 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_21_25

 (3 3)  (1093 403)  (1093 403)  routing T_21_25.sp12_v_b_0 <X> T_21_25.sp12_h_l_23
 (5 4)  (1095 404)  (1095 404)  routing T_21_25.sp4_v_b_9 <X> T_21_25.sp4_h_r_3
 (4 5)  (1094 405)  (1094 405)  routing T_21_25.sp4_v_b_9 <X> T_21_25.sp4_h_r_3
 (6 5)  (1096 405)  (1096 405)  routing T_21_25.sp4_v_b_9 <X> T_21_25.sp4_h_r_3
 (5 6)  (1095 406)  (1095 406)  routing T_21_25.sp4_v_b_3 <X> T_21_25.sp4_h_l_38
 (5 8)  (1095 408)  (1095 408)  routing T_21_25.sp4_v_b_0 <X> T_21_25.sp4_h_r_6
 (4 9)  (1094 409)  (1094 409)  routing T_21_25.sp4_v_b_0 <X> T_21_25.sp4_h_r_6
 (6 9)  (1096 409)  (1096 409)  routing T_21_25.sp4_v_b_0 <X> T_21_25.sp4_h_r_6
 (3 10)  (1093 410)  (1093 410)  routing T_21_25.sp12_h_r_1 <X> T_21_25.sp12_h_l_22
 (5 10)  (1095 410)  (1095 410)  routing T_21_25.sp4_h_r_3 <X> T_21_25.sp4_h_l_43
 (3 11)  (1093 411)  (1093 411)  routing T_21_25.sp12_h_r_1 <X> T_21_25.sp12_h_l_22
 (4 11)  (1094 411)  (1094 411)  routing T_21_25.sp4_h_r_3 <X> T_21_25.sp4_h_l_43
 (5 12)  (1095 412)  (1095 412)  routing T_21_25.sp4_v_b_3 <X> T_21_25.sp4_h_r_9
 (4 13)  (1094 413)  (1094 413)  routing T_21_25.sp4_v_b_3 <X> T_21_25.sp4_h_r_9
 (6 13)  (1096 413)  (1096 413)  routing T_21_25.sp4_v_b_3 <X> T_21_25.sp4_h_r_9


LogicTile_22_25

 (22 1)  (1166 401)  (1166 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1168 401)  (1168 401)  routing T_22_25.bot_op_2 <X> T_22_25.lc_trk_g0_2
 (5 4)  (1149 404)  (1149 404)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_h_r_3
 (6 5)  (1150 405)  (1150 405)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_h_r_3
 (19 7)  (1163 407)  (1163 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (8 8)  (1152 408)  (1152 408)  routing T_22_25.sp4_v_b_1 <X> T_22_25.sp4_h_r_7
 (9 8)  (1153 408)  (1153 408)  routing T_22_25.sp4_v_b_1 <X> T_22_25.sp4_h_r_7
 (10 8)  (1154 408)  (1154 408)  routing T_22_25.sp4_v_b_1 <X> T_22_25.sp4_h_r_7
 (14 10)  (1158 410)  (1158 410)  routing T_22_25.sp4_v_b_36 <X> T_22_25.lc_trk_g2_4
 (21 10)  (1165 410)  (1165 410)  routing T_22_25.sp4_v_t_18 <X> T_22_25.lc_trk_g2_7
 (22 10)  (1166 410)  (1166 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1167 410)  (1167 410)  routing T_22_25.sp4_v_t_18 <X> T_22_25.lc_trk_g2_7
 (29 10)  (1173 410)  (1173 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 410)  (1175 410)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 410)  (1176 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 410)  (1177 410)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 410)  (1179 410)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.input_2_5
 (37 10)  (1181 410)  (1181 410)  LC_5 Logic Functioning bit
 (38 10)  (1182 410)  (1182 410)  LC_5 Logic Functioning bit
 (39 10)  (1183 410)  (1183 410)  LC_5 Logic Functioning bit
 (41 10)  (1185 410)  (1185 410)  LC_5 Logic Functioning bit
 (47 10)  (1191 410)  (1191 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (1158 411)  (1158 411)  routing T_22_25.sp4_v_b_36 <X> T_22_25.lc_trk_g2_4
 (16 11)  (1160 411)  (1160 411)  routing T_22_25.sp4_v_b_36 <X> T_22_25.lc_trk_g2_4
 (17 11)  (1161 411)  (1161 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (1171 411)  (1171 411)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 411)  (1172 411)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 411)  (1173 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 411)  (1174 411)  routing T_22_25.lc_trk_g0_2 <X> T_22_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 411)  (1176 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1177 411)  (1177 411)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.input_2_5
 (35 11)  (1179 411)  (1179 411)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.input_2_5
 (36 11)  (1180 411)  (1180 411)  LC_5 Logic Functioning bit
 (38 11)  (1182 411)  (1182 411)  LC_5 Logic Functioning bit
 (46 11)  (1190 411)  (1190 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (1156 412)  (1156 412)  routing T_22_25.sp4_h_l_45 <X> T_22_25.sp4_h_r_11
 (13 13)  (1157 413)  (1157 413)  routing T_22_25.sp4_h_l_45 <X> T_22_25.sp4_h_r_11
 (14 13)  (1158 413)  (1158 413)  routing T_22_25.sp4_h_r_24 <X> T_22_25.lc_trk_g3_0
 (15 13)  (1159 413)  (1159 413)  routing T_22_25.sp4_h_r_24 <X> T_22_25.lc_trk_g3_0
 (16 13)  (1160 413)  (1160 413)  routing T_22_25.sp4_h_r_24 <X> T_22_25.lc_trk_g3_0
 (17 13)  (1161 413)  (1161 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


LogicTile_23_25

 (8 4)  (1206 404)  (1206 404)  routing T_23_25.sp4_h_l_41 <X> T_23_25.sp4_h_r_4
 (12 4)  (1210 404)  (1210 404)  routing T_23_25.sp4_v_b_5 <X> T_23_25.sp4_h_r_5
 (11 5)  (1209 405)  (1209 405)  routing T_23_25.sp4_v_b_5 <X> T_23_25.sp4_h_r_5


LogicTile_24_25

 (11 1)  (1263 401)  (1263 401)  routing T_24_25.sp4_h_l_43 <X> T_24_25.sp4_h_r_2
 (13 1)  (1265 401)  (1265 401)  routing T_24_25.sp4_h_l_43 <X> T_24_25.sp4_h_r_2
 (28 2)  (1280 402)  (1280 402)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 402)  (1281 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 402)  (1284 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 402)  (1285 402)  routing T_24_25.lc_trk_g3_3 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 402)  (1286 402)  routing T_24_25.lc_trk_g3_3 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (41 2)  (1293 402)  (1293 402)  LC_1 Logic Functioning bit
 (43 2)  (1295 402)  (1295 402)  LC_1 Logic Functioning bit
 (47 2)  (1299 402)  (1299 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (30 3)  (1282 403)  (1282 403)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 403)  (1283 403)  routing T_24_25.lc_trk_g3_3 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (41 3)  (1293 403)  (1293 403)  LC_1 Logic Functioning bit
 (43 3)  (1295 403)  (1295 403)  LC_1 Logic Functioning bit
 (25 8)  (1277 408)  (1277 408)  routing T_24_25.rgt_op_2 <X> T_24_25.lc_trk_g2_2
 (26 8)  (1278 408)  (1278 408)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 408)  (1280 408)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 408)  (1281 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 408)  (1282 408)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 408)  (1283 408)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 408)  (1284 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 408)  (1285 408)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 408)  (1286 408)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 408)  (1287 408)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.input_2_4
 (37 8)  (1289 408)  (1289 408)  LC_4 Logic Functioning bit
 (38 8)  (1290 408)  (1290 408)  LC_4 Logic Functioning bit
 (39 8)  (1291 408)  (1291 408)  LC_4 Logic Functioning bit
 (41 8)  (1293 408)  (1293 408)  LC_4 Logic Functioning bit
 (48 8)  (1300 408)  (1300 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (1274 409)  (1274 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1276 409)  (1276 409)  routing T_24_25.rgt_op_2 <X> T_24_25.lc_trk_g2_2
 (26 9)  (1278 409)  (1278 409)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 409)  (1280 409)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 409)  (1281 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 409)  (1283 409)  routing T_24_25.lc_trk_g3_6 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 409)  (1284 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1285 409)  (1285 409)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.input_2_4
 (36 9)  (1288 409)  (1288 409)  LC_4 Logic Functioning bit
 (38 9)  (1290 409)  (1290 409)  LC_4 Logic Functioning bit
 (46 9)  (1298 409)  (1298 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (1266 410)  (1266 410)  routing T_24_25.sp4_h_r_44 <X> T_24_25.lc_trk_g2_4
 (17 10)  (1269 410)  (1269 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1277 410)  (1277 410)  routing T_24_25.sp12_v_b_6 <X> T_24_25.lc_trk_g2_6
 (14 11)  (1266 411)  (1266 411)  routing T_24_25.sp4_h_r_44 <X> T_24_25.lc_trk_g2_4
 (15 11)  (1267 411)  (1267 411)  routing T_24_25.sp4_h_r_44 <X> T_24_25.lc_trk_g2_4
 (16 11)  (1268 411)  (1268 411)  routing T_24_25.sp4_h_r_44 <X> T_24_25.lc_trk_g2_4
 (17 11)  (1269 411)  (1269 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1270 411)  (1270 411)  routing T_24_25.sp4_r_v_b_37 <X> T_24_25.lc_trk_g2_5
 (22 11)  (1274 411)  (1274 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1276 411)  (1276 411)  routing T_24_25.sp12_v_b_6 <X> T_24_25.lc_trk_g2_6
 (25 11)  (1277 411)  (1277 411)  routing T_24_25.sp12_v_b_6 <X> T_24_25.lc_trk_g2_6
 (21 12)  (1273 412)  (1273 412)  routing T_24_25.sp4_h_r_43 <X> T_24_25.lc_trk_g3_3
 (22 12)  (1274 412)  (1274 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1275 412)  (1275 412)  routing T_24_25.sp4_h_r_43 <X> T_24_25.lc_trk_g3_3
 (24 12)  (1276 412)  (1276 412)  routing T_24_25.sp4_h_r_43 <X> T_24_25.lc_trk_g3_3
 (21 13)  (1273 413)  (1273 413)  routing T_24_25.sp4_h_r_43 <X> T_24_25.lc_trk_g3_3
 (25 14)  (1277 414)  (1277 414)  routing T_24_25.sp4_v_b_38 <X> T_24_25.lc_trk_g3_6
 (22 15)  (1274 415)  (1274 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1275 415)  (1275 415)  routing T_24_25.sp4_v_b_38 <X> T_24_25.lc_trk_g3_6
 (25 15)  (1277 415)  (1277 415)  routing T_24_25.sp4_v_b_38 <X> T_24_25.lc_trk_g3_6


RAM_Tile_25_25

 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_t_6 lc_trk_g0_3
 (23 0)  (1329 400)  (1329 400)  routing T_25_25.sp4_v_t_6 <X> T_25_25.lc_trk_g0_3
 (24 0)  (1330 400)  (1330 400)  routing T_25_25.sp4_v_t_6 <X> T_25_25.lc_trk_g0_3
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 401)  (1328 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1329 401)  (1329 401)  routing T_25_25.sp12_h_l_17 <X> T_25_25.lc_trk_g0_2
 (25 1)  (1331 401)  (1331 401)  routing T_25_25.sp12_h_l_17 <X> T_25_25.lc_trk_g0_2
 (26 1)  (1332 401)  (1332 401)  routing T_25_25.lc_trk_g0_2 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (1332 402)  (1332 402)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_1
 (16 3)  (1322 403)  (1322 403)  routing T_25_25.sp12_h_r_12 <X> T_25_25.lc_trk_g0_4
 (17 3)  (1323 403)  (1323 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (1333 403)  (1333 403)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_1
 (28 3)  (1334 403)  (1334 403)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (26 4)  (1332 404)  (1332 404)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.input0_2
 (29 4)  (1335 404)  (1335 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (27 5)  (1333 405)  (1333 405)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.input0_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (30 5)  (1336 405)  (1336 405)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.wire_bram/ram/WDATA_13
 (15 6)  (1321 406)  (1321 406)  routing T_25_25.sp4_h_r_21 <X> T_25_25.lc_trk_g1_5
 (16 6)  (1322 406)  (1322 406)  routing T_25_25.sp4_h_r_21 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 406)  (1324 406)  routing T_25_25.sp4_h_r_21 <X> T_25_25.lc_trk_g1_5
 (21 6)  (1327 406)  (1327 406)  routing T_25_25.sp4_h_r_15 <X> T_25_25.lc_trk_g1_7
 (22 6)  (1328 406)  (1328 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (1329 406)  (1329 406)  routing T_25_25.sp4_h_r_15 <X> T_25_25.lc_trk_g1_7
 (24 6)  (1330 406)  (1330 406)  routing T_25_25.sp4_h_r_15 <X> T_25_25.lc_trk_g1_7
 (26 6)  (1332 406)  (1332 406)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_3
 (18 7)  (1324 407)  (1324 407)  routing T_25_25.sp4_h_r_21 <X> T_25_25.lc_trk_g1_5
 (22 7)  (1328 407)  (1328 407)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1329 407)  (1329 407)  routing T_25_25.sp12_h_r_14 <X> T_25_25.lc_trk_g1_6
 (26 7)  (1332 407)  (1332 407)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_3
 (28 7)  (1334 407)  (1334 407)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_3
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (26 8)  (1332 408)  (1332 408)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_4
 (26 9)  (1332 409)  (1332 409)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_4
 (27 9)  (1333 409)  (1333 409)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (21 10)  (1327 410)  (1327 410)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (22 10)  (1328 410)  (1328 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 410)  (1329 410)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (24 10)  (1330 410)  (1330 410)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (25 10)  (1331 410)  (1331 410)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g2_6
 (21 11)  (1327 411)  (1327 411)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g2_7
 (22 11)  (1328 411)  (1328 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 411)  (1329 411)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g2_6
 (24 11)  (1330 411)  (1330 411)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g2_6
 (25 11)  (1331 411)  (1331 411)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g2_6
 (26 11)  (1332 411)  (1332 411)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.input0_5
 (27 11)  (1333 411)  (1333 411)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.input0_5
 (28 11)  (1334 411)  (1334 411)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (14 12)  (1320 412)  (1320 412)  routing T_25_25.sp4_v_t_13 <X> T_25_25.lc_trk_g3_0
 (25 12)  (1331 412)  (1331 412)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (26 12)  (1332 412)  (1332 412)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_6
 (27 12)  (1333 412)  (1333 412)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_9
 (28 12)  (1334 412)  (1334 412)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_9
 (29 12)  (1335 412)  (1335 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 412)  (1336 412)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_9
 (35 12)  (1341 412)  (1341 412)  routing T_25_25.lc_trk_g0_4 <X> T_25_25.input2_6
 (38 12)  (1344 412)  (1344 412)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (16 13)  (1322 413)  (1322 413)  routing T_25_25.sp4_v_t_13 <X> T_25_25.lc_trk_g3_0
 (17 13)  (1323 413)  (1323 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (22 13)  (1328 413)  (1328 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 413)  (1329 413)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (24 13)  (1330 413)  (1330 413)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (25 13)  (1331 413)  (1331 413)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (26 13)  (1332 413)  (1332 413)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_6
 (28 13)  (1334 413)  (1334 413)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (30 13)  (1336 413)  (1336 413)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_bram/ram/WDATA_9
 (32 13)  (1338 413)  (1338 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 414)  (1321 414)  routing T_25_25.sp4_h_r_29 <X> T_25_25.lc_trk_g3_5
 (16 14)  (1322 414)  (1322 414)  routing T_25_25.sp4_h_r_29 <X> T_25_25.lc_trk_g3_5
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (25 14)  (1331 414)  (1331 414)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g3_6
 (35 14)  (1341 414)  (1341 414)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input2_7
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (14 15)  (1320 415)  (1320 415)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g3_4
 (15 15)  (1321 415)  (1321 415)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g3_4
 (16 15)  (1322 415)  (1322 415)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1323 415)  (1323 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_28 lc_trk_g3_4
 (18 15)  (1324 415)  (1324 415)  routing T_25_25.sp4_h_r_29 <X> T_25_25.lc_trk_g3_5
 (22 15)  (1328 415)  (1328 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 415)  (1329 415)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g3_6
 (24 15)  (1330 415)  (1330 415)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g3_6
 (27 15)  (1333 415)  (1333 415)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_7
 (28 15)  (1334 415)  (1334 415)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 415)  (1340 415)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input2_7
 (35 15)  (1341 415)  (1341 415)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input2_7


LogicTile_26_25

 (19 7)  (1367 407)  (1367 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25

 (3 15)  (1513 415)  (1513 415)  routing T_29_25.sp12_h_l_22 <X> T_29_25.sp12_v_t_22


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 12)  (6 396)  (6 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15
 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (6 11)  (132 395)  (132 395)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_43


LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (5 10)  (347 394)  (347 394)  routing T_7_24.sp4_h_r_3 <X> T_7_24.sp4_h_l_43
 (4 11)  (346 395)  (346 395)  routing T_7_24.sp4_h_r_3 <X> T_7_24.sp4_h_l_43


RAM_Tile_8_24



LogicTile_9_24

 (3 0)  (441 384)  (441 384)  routing T_9_24.sp12_h_r_0 <X> T_9_24.sp12_v_b_0
 (3 1)  (441 385)  (441 385)  routing T_9_24.sp12_h_r_0 <X> T_9_24.sp12_v_b_0
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (17 0)  (509 384)  (509 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 384)  (510 384)  routing T_10_24.wire_logic_cluster/lc_1/out <X> T_10_24.lc_trk_g0_1
 (26 0)  (518 384)  (518 384)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 384)  (525 384)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 384)  (526 384)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 384)  (527 384)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.input_2_0
 (37 0)  (529 384)  (529 384)  LC_0 Logic Functioning bit
 (40 0)  (532 384)  (532 384)  LC_0 Logic Functioning bit
 (42 0)  (534 384)  (534 384)  LC_0 Logic Functioning bit
 (45 0)  (537 384)  (537 384)  LC_0 Logic Functioning bit
 (26 1)  (518 385)  (518 385)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 385)  (521 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 385)  (523 385)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 385)  (524 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (529 385)  (529 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (40 1)  (532 385)  (532 385)  LC_0 Logic Functioning bit
 (42 1)  (534 385)  (534 385)  LC_0 Logic Functioning bit
 (51 1)  (543 385)  (543 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (1 2)  (493 386)  (493 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (517 386)  (517 386)  routing T_10_24.sp4_h_r_14 <X> T_10_24.lc_trk_g0_6
 (28 2)  (520 386)  (520 386)  routing T_10_24.lc_trk_g2_0 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 386)  (523 386)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (530 386)  (530 386)  LC_1 Logic Functioning bit
 (39 2)  (531 386)  (531 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (15 3)  (507 387)  (507 387)  routing T_10_24.sp4_v_t_9 <X> T_10_24.lc_trk_g0_4
 (16 3)  (508 387)  (508 387)  routing T_10_24.sp4_v_t_9 <X> T_10_24.lc_trk_g0_4
 (17 3)  (509 387)  (509 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 387)  (515 387)  routing T_10_24.sp4_h_r_14 <X> T_10_24.lc_trk_g0_6
 (24 3)  (516 387)  (516 387)  routing T_10_24.sp4_h_r_14 <X> T_10_24.lc_trk_g0_6
 (28 3)  (520 387)  (520 387)  routing T_10_24.lc_trk_g2_1 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 387)  (521 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 387)  (523 387)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 387)  (524 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 387)  (526 387)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.input_2_1
 (39 3)  (531 387)  (531 387)  LC_1 Logic Functioning bit
 (40 3)  (532 387)  (532 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (14 4)  (506 388)  (506 388)  routing T_10_24.wire_logic_cluster/lc_0/out <X> T_10_24.lc_trk_g1_0
 (27 4)  (519 388)  (519 388)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 388)  (520 388)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 388)  (525 388)  routing T_10_24.lc_trk_g2_1 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 388)  (529 388)  LC_2 Logic Functioning bit
 (39 4)  (531 388)  (531 388)  LC_2 Logic Functioning bit
 (17 5)  (509 389)  (509 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (37 5)  (529 389)  (529 389)  LC_2 Logic Functioning bit
 (39 5)  (531 389)  (531 389)  LC_2 Logic Functioning bit
 (14 6)  (506 390)  (506 390)  routing T_10_24.wire_logic_cluster/lc_4/out <X> T_10_24.lc_trk_g1_4
 (25 6)  (517 390)  (517 390)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 390)  (522 390)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 390)  (523 390)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (37 6)  (529 390)  (529 390)  LC_3 Logic Functioning bit
 (42 6)  (534 390)  (534 390)  LC_3 Logic Functioning bit
 (46 6)  (538 390)  (538 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (539 390)  (539 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (542 390)  (542 390)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (509 391)  (509 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 391)  (515 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (24 7)  (516 391)  (516 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (25 7)  (517 391)  (517 391)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g1_6
 (31 7)  (523 391)  (523 391)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 391)  (528 391)  LC_3 Logic Functioning bit
 (37 7)  (529 391)  (529 391)  LC_3 Logic Functioning bit
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (48 7)  (540 391)  (540 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (544 391)  (544 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (507 392)  (507 392)  routing T_10_24.tnr_op_1 <X> T_10_24.lc_trk_g2_1
 (17 8)  (509 392)  (509 392)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (518 392)  (518 392)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 392)  (523 392)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 392)  (526 392)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 392)  (528 392)  LC_4 Logic Functioning bit
 (38 8)  (530 392)  (530 392)  LC_4 Logic Functioning bit
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (43 8)  (535 392)  (535 392)  LC_4 Logic Functioning bit
 (45 8)  (537 392)  (537 392)  LC_4 Logic Functioning bit
 (50 8)  (542 392)  (542 392)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 393)  (507 393)  routing T_10_24.tnr_op_0 <X> T_10_24.lc_trk_g2_0
 (17 9)  (509 393)  (509 393)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (518 393)  (518 393)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (38 9)  (530 393)  (530 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (16 10)  (508 394)  (508 394)  routing T_10_24.sp4_v_b_37 <X> T_10_24.lc_trk_g2_5
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 394)  (510 394)  routing T_10_24.sp4_v_b_37 <X> T_10_24.lc_trk_g2_5
 (21 10)  (513 394)  (513 394)  routing T_10_24.wire_logic_cluster/lc_7/out <X> T_10_24.lc_trk_g2_7
 (22 10)  (514 394)  (514 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 394)  (517 394)  routing T_10_24.wire_logic_cluster/lc_6/out <X> T_10_24.lc_trk_g2_6
 (18 11)  (510 395)  (510 395)  routing T_10_24.sp4_v_b_37 <X> T_10_24.lc_trk_g2_5
 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (517 396)  (517 396)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g3_2
 (26 12)  (518 396)  (518 396)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 396)  (519 396)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 396)  (522 396)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 396)  (523 396)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 396)  (526 396)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 396)  (527 396)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.input_2_6
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (42 12)  (534 396)  (534 396)  LC_6 Logic Functioning bit
 (43 12)  (535 396)  (535 396)  LC_6 Logic Functioning bit
 (45 12)  (537 396)  (537 396)  LC_6 Logic Functioning bit
 (15 13)  (507 397)  (507 397)  routing T_10_24.tnr_op_0 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 397)  (518 397)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 397)  (524 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 397)  (525 397)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.input_2_6
 (35 13)  (527 397)  (527 397)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.input_2_6
 (42 13)  (534 397)  (534 397)  LC_6 Logic Functioning bit
 (43 13)  (535 397)  (535 397)  LC_6 Logic Functioning bit
 (26 14)  (518 398)  (518 398)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 398)  (523 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 398)  (525 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 398)  (527 398)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.input_2_7
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (37 14)  (529 398)  (529 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (42 14)  (534 398)  (534 398)  LC_7 Logic Functioning bit
 (45 14)  (537 398)  (537 398)  LC_7 Logic Functioning bit
 (52 14)  (544 398)  (544 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (518 399)  (518 399)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 399)  (519 399)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 399)  (522 399)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 399)  (524 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 399)  (525 399)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.input_2_7
 (35 15)  (527 399)  (527 399)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.input_2_7
 (36 15)  (528 399)  (528 399)  LC_7 Logic Functioning bit
 (43 15)  (535 399)  (535 399)  LC_7 Logic Functioning bit


LogicTile_11_24

 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (42 2)  (588 386)  (588 386)  LC_1 Logic Functioning bit
 (45 2)  (591 386)  (591 386)  LC_1 Logic Functioning bit
 (53 2)  (599 386)  (599 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (572 387)  (572 387)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 387)  (574 387)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 387)  (578 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 387)  (579 387)  routing T_11_24.lc_trk_g2_1 <X> T_11_24.input_2_1
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (42 3)  (588 387)  (588 387)  LC_1 Logic Functioning bit
 (21 4)  (567 388)  (567 388)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g1_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 388)  (570 388)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g1_3
 (5 6)  (551 390)  (551 390)  routing T_11_24.sp4_v_b_3 <X> T_11_24.sp4_h_l_38
 (17 8)  (563 392)  (563 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 392)  (564 392)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g2_1
 (21 10)  (567 394)  (567 394)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g2_7
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 394)  (569 394)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g2_7
 (21 11)  (567 395)  (567 395)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g2_7
 (3 12)  (549 396)  (549 396)  routing T_11_24.sp12_v_b_1 <X> T_11_24.sp12_h_r_1
 (21 12)  (567 396)  (567 396)  routing T_11_24.rgt_op_3 <X> T_11_24.lc_trk_g3_3
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 396)  (570 396)  routing T_11_24.rgt_op_3 <X> T_11_24.lc_trk_g3_3
 (3 13)  (549 397)  (549 397)  routing T_11_24.sp12_v_b_1 <X> T_11_24.sp12_h_r_1
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (21 0)  (621 384)  (621 384)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g0_3
 (22 0)  (622 384)  (622 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 386)  (614 386)  routing T_12_24.bnr_op_4 <X> T_12_24.lc_trk_g0_4
 (14 3)  (614 387)  (614 387)  routing T_12_24.bnr_op_4 <X> T_12_24.lc_trk_g0_4
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (0 4)  (600 388)  (600 388)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 4)  (601 388)  (601 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 389)  (601 389)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (27 6)  (627 390)  (627 390)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 390)  (628 390)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 390)  (631 390)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 390)  (637 390)  LC_3 Logic Functioning bit
 (38 6)  (638 390)  (638 390)  LC_3 Logic Functioning bit
 (39 6)  (639 390)  (639 390)  LC_3 Logic Functioning bit
 (42 6)  (642 390)  (642 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (48 6)  (648 390)  (648 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (653 390)  (653 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (626 391)  (626 391)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 391)  (632 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 391)  (633 391)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_3
 (34 7)  (634 391)  (634 391)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_3
 (38 7)  (638 391)  (638 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (47 7)  (647 391)  (647 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (651 391)  (651 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (625 392)  (625 392)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (22 9)  (622 393)  (622 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 393)  (623 393)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (24 9)  (624 393)  (624 393)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (25 9)  (625 393)  (625 393)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (19 11)  (619 395)  (619 395)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (15 12)  (615 396)  (615 396)  routing T_12_24.tnl_op_1 <X> T_12_24.lc_trk_g3_1
 (17 12)  (617 396)  (617 396)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (614 397)  (614 397)  routing T_12_24.tnl_op_0 <X> T_12_24.lc_trk_g3_0
 (15 13)  (615 397)  (615 397)  routing T_12_24.tnl_op_0 <X> T_12_24.lc_trk_g3_0
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 397)  (618 397)  routing T_12_24.tnl_op_1 <X> T_12_24.lc_trk_g3_1
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (0 0)  (654 384)  (654 384)  Negative Clock bit

 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 384)  (682 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 384)  (687 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 384)  (689 384)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.input_2_0
 (41 0)  (695 384)  (695 384)  LC_0 Logic Functioning bit
 (22 1)  (676 385)  (676 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 385)  (677 385)  routing T_13_24.sp4_h_r_2 <X> T_13_24.lc_trk_g0_2
 (24 1)  (678 385)  (678 385)  routing T_13_24.sp4_h_r_2 <X> T_13_24.lc_trk_g0_2
 (25 1)  (679 385)  (679 385)  routing T_13_24.sp4_h_r_2 <X> T_13_24.lc_trk_g0_2
 (26 1)  (680 385)  (680 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 385)  (681 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 385)  (684 385)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 385)  (687 385)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.input_2_0
 (35 1)  (689 385)  (689 385)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.input_2_0
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (1 2)  (655 386)  (655 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 386)  (671 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 386)  (672 386)  routing T_13_24.wire_logic_cluster/lc_5/out <X> T_13_24.lc_trk_g0_5
 (21 2)  (675 386)  (675 386)  routing T_13_24.sp4_v_b_15 <X> T_13_24.lc_trk_g0_7
 (22 2)  (676 386)  (676 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 386)  (677 386)  routing T_13_24.sp4_v_b_15 <X> T_13_24.lc_trk_g0_7
 (21 3)  (675 387)  (675 387)  routing T_13_24.sp4_v_b_15 <X> T_13_24.lc_trk_g0_7
 (11 4)  (665 388)  (665 388)  routing T_13_24.sp4_h_l_46 <X> T_13_24.sp4_v_b_5
 (13 4)  (667 388)  (667 388)  routing T_13_24.sp4_h_l_46 <X> T_13_24.sp4_v_b_5
 (21 4)  (675 388)  (675 388)  routing T_13_24.lft_op_3 <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.lft_op_3 <X> T_13_24.lc_trk_g1_3
 (12 5)  (666 389)  (666 389)  routing T_13_24.sp4_h_l_46 <X> T_13_24.sp4_v_b_5
 (21 6)  (675 390)  (675 390)  routing T_13_24.bnr_op_7 <X> T_13_24.lc_trk_g1_7
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (675 391)  (675 391)  routing T_13_24.bnr_op_7 <X> T_13_24.lc_trk_g1_7
 (9 10)  (663 394)  (663 394)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_l_42
 (22 10)  (676 394)  (676 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 394)  (677 394)  routing T_13_24.sp4_h_r_31 <X> T_13_24.lc_trk_g2_7
 (24 10)  (678 394)  (678 394)  routing T_13_24.sp4_h_r_31 <X> T_13_24.lc_trk_g2_7
 (25 10)  (679 394)  (679 394)  routing T_13_24.bnl_op_6 <X> T_13_24.lc_trk_g2_6
 (26 10)  (680 394)  (680 394)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 394)  (685 394)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 394)  (689 394)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.input_2_5
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (45 10)  (699 394)  (699 394)  LC_5 Logic Functioning bit
 (51 10)  (705 394)  (705 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (675 395)  (675 395)  routing T_13_24.sp4_h_r_31 <X> T_13_24.lc_trk_g2_7
 (22 11)  (676 395)  (676 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 395)  (679 395)  routing T_13_24.bnl_op_6 <X> T_13_24.lc_trk_g2_6
 (26 11)  (680 395)  (680 395)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 395)  (684 395)  routing T_13_24.lc_trk_g0_2 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 395)  (685 395)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 395)  (686 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (43 11)  (697 395)  (697 395)  LC_5 Logic Functioning bit
 (14 12)  (668 396)  (668 396)  routing T_13_24.bnl_op_0 <X> T_13_24.lc_trk_g3_0
 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 396)  (684 396)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 396)  (687 396)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 396)  (688 396)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (39 12)  (693 396)  (693 396)  LC_6 Logic Functioning bit
 (51 12)  (705 396)  (705 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (668 397)  (668 397)  routing T_13_24.bnl_op_0 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (676 397)  (676 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 397)  (680 397)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 397)  (681 397)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 397)  (684 397)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 397)  (685 397)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 397)  (686 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 397)  (687 397)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_6
 (34 13)  (688 397)  (688 397)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_6
 (41 13)  (695 397)  (695 397)  LC_6 Logic Functioning bit
 (43 13)  (697 397)  (697 397)  LC_6 Logic Functioning bit
 (53 13)  (707 397)  (707 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (21 0)  (729 384)  (729 384)  routing T_14_24.sp4_h_r_11 <X> T_14_24.lc_trk_g0_3
 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (731 384)  (731 384)  routing T_14_24.sp4_h_r_11 <X> T_14_24.lc_trk_g0_3
 (24 0)  (732 384)  (732 384)  routing T_14_24.sp4_h_r_11 <X> T_14_24.lc_trk_g0_3
 (25 0)  (733 384)  (733 384)  routing T_14_24.bnr_op_2 <X> T_14_24.lc_trk_g0_2
 (26 0)  (734 384)  (734 384)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 384)  (736 384)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 384)  (743 384)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_0
 (38 0)  (746 384)  (746 384)  LC_0 Logic Functioning bit
 (39 0)  (747 384)  (747 384)  LC_0 Logic Functioning bit
 (45 0)  (753 384)  (753 384)  LC_0 Logic Functioning bit
 (47 0)  (755 384)  (755 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (722 385)  (722 385)  routing T_14_24.sp4_r_v_b_35 <X> T_14_24.lc_trk_g0_0
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (730 385)  (730 385)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 385)  (733 385)  routing T_14_24.bnr_op_2 <X> T_14_24.lc_trk_g0_2
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 385)  (739 385)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 385)  (741 385)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_0
 (34 1)  (742 385)  (742 385)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_0
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (38 1)  (746 385)  (746 385)  LC_0 Logic Functioning bit
 (39 1)  (747 385)  (747 385)  LC_0 Logic Functioning bit
 (42 1)  (750 385)  (750 385)  LC_0 Logic Functioning bit
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (722 387)  (722 387)  routing T_14_24.sp12_h_r_20 <X> T_14_24.lc_trk_g0_4
 (16 3)  (724 387)  (724 387)  routing T_14_24.sp12_h_r_20 <X> T_14_24.lc_trk_g0_4
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 4)  (729 388)  (729 388)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g1_3
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (722 390)  (722 390)  routing T_14_24.wire_logic_cluster/lc_4/out <X> T_14_24.lc_trk_g1_4
 (26 6)  (734 390)  (734 390)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 390)  (742 390)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (39 6)  (747 390)  (747 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (17 7)  (725 391)  (725 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (734 391)  (734 391)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 391)  (735 391)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 391)  (736 391)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (48 7)  (756 391)  (756 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (723 392)  (723 392)  routing T_14_24.sp4_v_t_28 <X> T_14_24.lc_trk_g2_1
 (16 8)  (724 392)  (724 392)  routing T_14_24.sp4_v_t_28 <X> T_14_24.lc_trk_g2_1
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (736 392)  (736 392)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 392)  (738 392)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 392)  (739 392)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 392)  (743 392)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_4
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (27 9)  (735 393)  (735 393)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 393)  (736 393)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 393)  (738 393)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 393)  (740 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 393)  (741 393)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_4
 (34 9)  (742 393)  (742 393)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_4
 (35 9)  (743 393)  (743 393)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_4
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (52 9)  (760 393)  (760 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (730 394)  (730 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (735 394)  (735 394)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 394)  (736 394)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 394)  (739 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 394)  (741 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 394)  (742 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (39 10)  (747 394)  (747 394)  LC_5 Logic Functioning bit
 (40 10)  (748 394)  (748 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (21 11)  (729 395)  (729 395)  routing T_14_24.sp4_r_v_b_39 <X> T_14_24.lc_trk_g2_7
 (26 11)  (734 395)  (734 395)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 395)  (735 395)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 395)  (736 395)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 395)  (738 395)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 395)  (741 395)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.input_2_5
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (40 11)  (748 395)  (748 395)  LC_5 Logic Functioning bit
 (46 11)  (754 395)  (754 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (719 396)  (719 396)  routing T_14_24.sp4_h_r_6 <X> T_14_24.sp4_v_b_11
 (15 12)  (723 396)  (723 396)  routing T_14_24.sp4_v_t_28 <X> T_14_24.lc_trk_g3_1
 (16 12)  (724 396)  (724 396)  routing T_14_24.sp4_v_t_28 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 396)  (729 396)  routing T_14_24.rgt_op_3 <X> T_14_24.lc_trk_g3_3
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 396)  (732 396)  routing T_14_24.rgt_op_3 <X> T_14_24.lc_trk_g3_3
 (22 13)  (730 397)  (730 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 397)  (733 397)  routing T_14_24.sp4_r_v_b_42 <X> T_14_24.lc_trk_g3_2
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 398)  (731 398)  routing T_14_24.sp4_v_b_47 <X> T_14_24.lc_trk_g3_7
 (24 14)  (732 398)  (732 398)  routing T_14_24.sp4_v_b_47 <X> T_14_24.lc_trk_g3_7
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 398)  (744 398)  LC_7 Logic Functioning bit
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (40 14)  (748 398)  (748 398)  LC_7 Logic Functioning bit
 (42 14)  (750 398)  (750 398)  LC_7 Logic Functioning bit
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (726 399)  (726 399)  routing T_14_24.sp4_r_v_b_45 <X> T_14_24.lc_trk_g3_5
 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 399)  (731 399)  routing T_14_24.sp4_v_b_46 <X> T_14_24.lc_trk_g3_6
 (24 15)  (732 399)  (732 399)  routing T_14_24.sp4_v_b_46 <X> T_14_24.lc_trk_g3_6
 (30 15)  (738 399)  (738 399)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g0_2 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (37 15)  (745 399)  (745 399)  LC_7 Logic Functioning bit
 (38 15)  (746 399)  (746 399)  LC_7 Logic Functioning bit
 (39 15)  (747 399)  (747 399)  LC_7 Logic Functioning bit
 (40 15)  (748 399)  (748 399)  LC_7 Logic Functioning bit
 (42 15)  (750 399)  (750 399)  LC_7 Logic Functioning bit


LogicTile_15_24

 (21 0)  (783 384)  (783 384)  routing T_15_24.sp4_h_r_19 <X> T_15_24.lc_trk_g0_3
 (22 0)  (784 384)  (784 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 384)  (785 384)  routing T_15_24.sp4_h_r_19 <X> T_15_24.lc_trk_g0_3
 (24 0)  (786 384)  (786 384)  routing T_15_24.sp4_h_r_19 <X> T_15_24.lc_trk_g0_3
 (27 0)  (789 384)  (789 384)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 384)  (790 384)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 384)  (793 384)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (42 0)  (804 384)  (804 384)  LC_0 Logic Functioning bit
 (43 0)  (805 384)  (805 384)  LC_0 Logic Functioning bit
 (21 1)  (783 385)  (783 385)  routing T_15_24.sp4_h_r_19 <X> T_15_24.lc_trk_g0_3
 (28 1)  (790 385)  (790 385)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 385)  (792 385)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 385)  (795 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.input_2_0
 (34 1)  (796 385)  (796 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.input_2_0
 (35 1)  (797 385)  (797 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.input_2_0
 (36 1)  (798 385)  (798 385)  LC_0 Logic Functioning bit
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (38 1)  (800 385)  (800 385)  LC_0 Logic Functioning bit
 (40 1)  (802 385)  (802 385)  LC_0 Logic Functioning bit
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 386)  (784 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (783 387)  (783 387)  routing T_15_24.sp4_r_v_b_31 <X> T_15_24.lc_trk_g0_7
 (15 4)  (777 388)  (777 388)  routing T_15_24.sp4_v_b_17 <X> T_15_24.lc_trk_g1_1
 (16 4)  (778 388)  (778 388)  routing T_15_24.sp4_v_b_17 <X> T_15_24.lc_trk_g1_1
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 388)  (790 388)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 388)  (792 388)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 388)  (795 388)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (45 4)  (807 388)  (807 388)  LC_2 Logic Functioning bit
 (12 5)  (774 389)  (774 389)  routing T_15_24.sp4_h_r_5 <X> T_15_24.sp4_v_b_5
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 389)  (786 389)  routing T_15_24.top_op_2 <X> T_15_24.lc_trk_g1_2
 (25 5)  (787 389)  (787 389)  routing T_15_24.top_op_2 <X> T_15_24.lc_trk_g1_2
 (26 5)  (788 389)  (788 389)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 389)  (790 389)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 389)  (792 389)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 389)  (793 389)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 389)  (795 389)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_2
 (35 5)  (797 389)  (797 389)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_2
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (37 5)  (799 389)  (799 389)  LC_2 Logic Functioning bit
 (39 5)  (801 389)  (801 389)  LC_2 Logic Functioning bit
 (43 5)  (805 389)  (805 389)  LC_2 Logic Functioning bit
 (51 5)  (813 389)  (813 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (776 390)  (776 390)  routing T_15_24.lft_op_4 <X> T_15_24.lc_trk_g1_4
 (15 6)  (777 390)  (777 390)  routing T_15_24.sp4_h_r_13 <X> T_15_24.lc_trk_g1_5
 (16 6)  (778 390)  (778 390)  routing T_15_24.sp4_h_r_13 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.sp4_h_r_13 <X> T_15_24.lc_trk_g1_5
 (21 6)  (783 390)  (783 390)  routing T_15_24.wire_logic_cluster/lc_7/out <X> T_15_24.lc_trk_g1_7
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 390)  (788 390)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 390)  (792 390)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 390)  (793 390)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 390)  (797 390)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.input_2_3
 (36 6)  (798 390)  (798 390)  LC_3 Logic Functioning bit
 (37 6)  (799 390)  (799 390)  LC_3 Logic Functioning bit
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (42 6)  (804 390)  (804 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (15 7)  (777 391)  (777 391)  routing T_15_24.lft_op_4 <X> T_15_24.lc_trk_g1_4
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (788 391)  (788 391)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 391)  (794 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 391)  (796 391)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.input_2_3
 (35 7)  (797 391)  (797 391)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.input_2_3
 (36 7)  (798 391)  (798 391)  LC_3 Logic Functioning bit
 (37 7)  (799 391)  (799 391)  LC_3 Logic Functioning bit
 (38 7)  (800 391)  (800 391)  LC_3 Logic Functioning bit
 (39 7)  (801 391)  (801 391)  LC_3 Logic Functioning bit
 (40 7)  (802 391)  (802 391)  LC_3 Logic Functioning bit
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (42 7)  (804 391)  (804 391)  LC_3 Logic Functioning bit
 (43 7)  (805 391)  (805 391)  LC_3 Logic Functioning bit
 (48 7)  (810 391)  (810 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.bnl_op_1 <X> T_15_24.lc_trk_g2_1
 (25 8)  (787 392)  (787 392)  routing T_15_24.sp4_v_b_26 <X> T_15_24.lc_trk_g2_2
 (3 9)  (765 393)  (765 393)  routing T_15_24.sp12_h_l_22 <X> T_15_24.sp12_v_b_1
 (15 9)  (777 393)  (777 393)  routing T_15_24.tnr_op_0 <X> T_15_24.lc_trk_g2_0
 (17 9)  (779 393)  (779 393)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (780 393)  (780 393)  routing T_15_24.bnl_op_1 <X> T_15_24.lc_trk_g2_1
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 393)  (785 393)  routing T_15_24.sp4_v_b_26 <X> T_15_24.lc_trk_g2_2
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (770 394)  (770 394)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_h_l_42
 (9 10)  (771 394)  (771 394)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_h_l_42
 (10 10)  (772 394)  (772 394)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_h_l_42
 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 394)  (783 394)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g2_7
 (22 10)  (784 394)  (784 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 394)  (785 394)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g2_7
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 394)  (790 394)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 394)  (798 394)  LC_5 Logic Functioning bit
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (38 10)  (800 394)  (800 394)  LC_5 Logic Functioning bit
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (41 10)  (803 394)  (803 394)  LC_5 Logic Functioning bit
 (42 10)  (804 394)  (804 394)  LC_5 Logic Functioning bit
 (43 10)  (805 394)  (805 394)  LC_5 Logic Functioning bit
 (46 10)  (808 394)  (808 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (783 395)  (783 395)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g2_7
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 395)  (787 395)  routing T_15_24.sp4_r_v_b_38 <X> T_15_24.lc_trk_g2_6
 (28 11)  (790 395)  (790 395)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 395)  (792 395)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 395)  (794 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 395)  (796 395)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.input_2_5
 (35 11)  (797 395)  (797 395)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.input_2_5
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (37 11)  (799 395)  (799 395)  LC_5 Logic Functioning bit
 (38 11)  (800 395)  (800 395)  LC_5 Logic Functioning bit
 (39 11)  (801 395)  (801 395)  LC_5 Logic Functioning bit
 (42 11)  (804 395)  (804 395)  LC_5 Logic Functioning bit
 (22 12)  (784 396)  (784 396)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 396)  (786 396)  routing T_15_24.tnr_op_3 <X> T_15_24.lc_trk_g3_3
 (25 12)  (787 396)  (787 396)  routing T_15_24.wire_logic_cluster/lc_2/out <X> T_15_24.lc_trk_g3_2
 (26 12)  (788 396)  (788 396)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 396)  (790 396)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 396)  (793 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 396)  (795 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 396)  (796 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 396)  (799 396)  LC_6 Logic Functioning bit
 (39 12)  (801 396)  (801 396)  LC_6 Logic Functioning bit
 (45 12)  (807 396)  (807 396)  LC_6 Logic Functioning bit
 (22 13)  (784 397)  (784 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 397)  (788 397)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 397)  (790 397)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 397)  (792 397)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 397)  (793 397)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 397)  (794 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 397)  (796 397)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.input_2_6
 (35 13)  (797 397)  (797 397)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.input_2_6
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (39 13)  (801 397)  (801 397)  LC_6 Logic Functioning bit
 (43 13)  (805 397)  (805 397)  LC_6 Logic Functioning bit
 (48 13)  (810 397)  (810 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (778 398)  (778 398)  routing T_15_24.sp12_v_t_10 <X> T_15_24.lc_trk_g3_5
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (783 398)  (783 398)  routing T_15_24.bnl_op_7 <X> T_15_24.lc_trk_g3_7
 (22 14)  (784 398)  (784 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (787 398)  (787 398)  routing T_15_24.wire_logic_cluster/lc_6/out <X> T_15_24.lc_trk_g3_6
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 398)  (790 398)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 398)  (792 398)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 398)  (793 398)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 398)  (796 398)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (39 14)  (801 398)  (801 398)  LC_7 Logic Functioning bit
 (45 14)  (807 398)  (807 398)  LC_7 Logic Functioning bit
 (52 14)  (814 398)  (814 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (783 399)  (783 399)  routing T_15_24.bnl_op_7 <X> T_15_24.lc_trk_g3_7
 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (790 399)  (790 399)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 399)  (792 399)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 399)  (793 399)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 399)  (794 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (797 399)  (797 399)  routing T_15_24.lc_trk_g0_3 <X> T_15_24.input_2_7
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (37 15)  (799 399)  (799 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit
 (42 15)  (804 399)  (804 399)  LC_7 Logic Functioning bit
 (53 15)  (815 399)  (815 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_24

 (0 0)  (816 384)  (816 384)  Negative Clock bit

 (14 0)  (830 384)  (830 384)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g0_0
 (27 0)  (843 384)  (843 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (42 0)  (858 384)  (858 384)  LC_0 Logic Functioning bit
 (44 0)  (860 384)  (860 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (47 0)  (863 384)  (863 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (833 385)  (833 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (41 1)  (857 385)  (857 385)  LC_0 Logic Functioning bit
 (42 1)  (858 385)  (858 385)  LC_0 Logic Functioning bit
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 386)  (819 386)  routing T_16_24.sp12_h_r_0 <X> T_16_24.sp12_h_l_23
 (27 2)  (843 386)  (843 386)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (860 386)  (860 386)  LC_1 Logic Functioning bit
 (3 3)  (819 387)  (819 387)  routing T_16_24.sp12_h_r_0 <X> T_16_24.sp12_h_l_23
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (0 4)  (816 388)  (816 388)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (44 4)  (860 388)  (860 388)  LC_2 Logic Functioning bit
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (32 5)  (848 389)  (848 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 389)  (849 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_2
 (34 5)  (850 389)  (850 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_2
 (35 5)  (851 389)  (851 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_2
 (16 6)  (832 390)  (832 390)  routing T_16_24.sp4_v_b_5 <X> T_16_24.lc_trk_g1_5
 (17 6)  (833 390)  (833 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 390)  (834 390)  routing T_16_24.sp4_v_b_5 <X> T_16_24.lc_trk_g1_5
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 390)  (844 390)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (44 6)  (860 390)  (860 390)  LC_3 Logic Functioning bit
 (19 7)  (835 391)  (835 391)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (3 8)  (819 392)  (819 392)  routing T_16_24.sp12_h_r_1 <X> T_16_24.sp12_v_b_1
 (9 8)  (825 392)  (825 392)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_h_r_7
 (44 8)  (860 392)  (860 392)  LC_4 Logic Functioning bit
 (3 9)  (819 393)  (819 393)  routing T_16_24.sp12_h_r_1 <X> T_16_24.sp12_v_b_1
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 393)  (839 393)  routing T_16_24.sp4_v_b_42 <X> T_16_24.lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.sp4_v_b_42 <X> T_16_24.lc_trk_g2_2
 (32 9)  (848 393)  (848 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (849 393)  (849 393)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_4
 (34 9)  (850 393)  (850 393)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_4
 (35 9)  (851 393)  (851 393)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_4
 (27 10)  (843 394)  (843 394)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 394)  (844 394)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (44 10)  (860 394)  (860 394)  LC_5 Logic Functioning bit
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (14 12)  (830 396)  (830 396)  routing T_16_24.sp4_v_t_21 <X> T_16_24.lc_trk_g3_0
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (44 12)  (860 396)  (860 396)  LC_6 Logic Functioning bit
 (14 13)  (830 397)  (830 397)  routing T_16_24.sp4_v_t_21 <X> T_16_24.lc_trk_g3_0
 (16 13)  (832 397)  (832 397)  routing T_16_24.sp4_v_t_21 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (32 13)  (848 397)  (848 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 397)  (849 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_6
 (34 13)  (850 397)  (850 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_6
 (35 13)  (851 397)  (851 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_6
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 398)  (843 398)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 398)  (844 398)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (44 14)  (860 398)  (860 398)  LC_7 Logic Functioning bit
 (0 15)  (816 399)  (816 399)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (846 399)  (846 399)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_1


LogicTile_17_24

 (14 0)  (888 384)  (888 384)  routing T_17_24.sp4_v_b_0 <X> T_17_24.lc_trk_g0_0
 (16 1)  (890 385)  (890 385)  routing T_17_24.sp4_v_b_0 <X> T_17_24.lc_trk_g0_0
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 386)  (905 386)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (38 2)  (912 386)  (912 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (43 2)  (917 386)  (917 386)  LC_1 Logic Functioning bit
 (26 3)  (900 387)  (900 387)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 387)  (902 387)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 387)  (904 387)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (38 3)  (912 387)  (912 387)  LC_1 Logic Functioning bit
 (40 3)  (914 387)  (914 387)  LC_1 Logic Functioning bit
 (42 3)  (916 387)  (916 387)  LC_1 Logic Functioning bit
 (16 4)  (890 388)  (890 388)  routing T_17_24.sp4_v_b_1 <X> T_17_24.lc_trk_g1_1
 (17 4)  (891 388)  (891 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 388)  (892 388)  routing T_17_24.sp4_v_b_1 <X> T_17_24.lc_trk_g1_1
 (27 4)  (901 388)  (901 388)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 388)  (907 388)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (50 4)  (924 388)  (924 388)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (883 389)  (883 389)  routing T_17_24.sp4_v_t_45 <X> T_17_24.sp4_v_b_4
 (10 5)  (884 389)  (884 389)  routing T_17_24.sp4_v_t_45 <X> T_17_24.sp4_v_b_4
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (901 389)  (901 389)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 389)  (902 389)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 389)  (910 389)  LC_2 Logic Functioning bit
 (37 5)  (911 389)  (911 389)  LC_2 Logic Functioning bit
 (38 5)  (912 389)  (912 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 390)  (892 390)  routing T_17_24.bnr_op_5 <X> T_17_24.lc_trk_g1_5
 (25 6)  (899 390)  (899 390)  routing T_17_24.sp4_h_r_14 <X> T_17_24.lc_trk_g1_6
 (26 6)  (900 390)  (900 390)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (37 6)  (911 390)  (911 390)  LC_3 Logic Functioning bit
 (38 6)  (912 390)  (912 390)  LC_3 Logic Functioning bit
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (43 6)  (917 390)  (917 390)  LC_3 Logic Functioning bit
 (18 7)  (892 391)  (892 391)  routing T_17_24.bnr_op_5 <X> T_17_24.lc_trk_g1_5
 (22 7)  (896 391)  (896 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 391)  (897 391)  routing T_17_24.sp4_h_r_14 <X> T_17_24.lc_trk_g1_6
 (24 7)  (898 391)  (898 391)  routing T_17_24.sp4_h_r_14 <X> T_17_24.lc_trk_g1_6
 (26 7)  (900 391)  (900 391)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 391)  (902 391)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 391)  (906 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 391)  (907 391)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.input_2_3
 (34 7)  (908 391)  (908 391)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.input_2_3
 (35 7)  (909 391)  (909 391)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.input_2_3
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (40 7)  (914 391)  (914 391)  LC_3 Logic Functioning bit
 (15 8)  (889 392)  (889 392)  routing T_17_24.rgt_op_1 <X> T_17_24.lc_trk_g2_1
 (17 8)  (891 392)  (891 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 392)  (892 392)  routing T_17_24.rgt_op_1 <X> T_17_24.lc_trk_g2_1
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 392)  (897 392)  routing T_17_24.sp12_v_b_11 <X> T_17_24.lc_trk_g2_3
 (25 8)  (899 392)  (899 392)  routing T_17_24.wire_logic_cluster/lc_2/out <X> T_17_24.lc_trk_g2_2
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (896 393)  (896 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (895 394)  (895 394)  routing T_17_24.sp12_v_b_7 <X> T_17_24.lc_trk_g2_7
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.sp12_v_b_7 <X> T_17_24.lc_trk_g2_7
 (14 11)  (888 395)  (888 395)  routing T_17_24.sp4_h_l_17 <X> T_17_24.lc_trk_g2_4
 (15 11)  (889 395)  (889 395)  routing T_17_24.sp4_h_l_17 <X> T_17_24.lc_trk_g2_4
 (16 11)  (890 395)  (890 395)  routing T_17_24.sp4_h_l_17 <X> T_17_24.lc_trk_g2_4
 (17 11)  (891 395)  (891 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (895 395)  (895 395)  routing T_17_24.sp12_v_b_7 <X> T_17_24.lc_trk_g2_7
 (15 12)  (889 396)  (889 396)  routing T_17_24.sp4_h_r_33 <X> T_17_24.lc_trk_g3_1
 (16 12)  (890 396)  (890 396)  routing T_17_24.sp4_h_r_33 <X> T_17_24.lc_trk_g3_1
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 396)  (892 396)  routing T_17_24.sp4_h_r_33 <X> T_17_24.lc_trk_g3_1
 (26 12)  (900 396)  (900 396)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 396)  (901 396)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 396)  (905 396)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 396)  (907 396)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 396)  (908 396)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 396)  (910 396)  LC_6 Logic Functioning bit
 (39 12)  (913 396)  (913 396)  LC_6 Logic Functioning bit
 (43 12)  (917 396)  (917 396)  LC_6 Logic Functioning bit
 (14 13)  (888 397)  (888 397)  routing T_17_24.sp4_r_v_b_40 <X> T_17_24.lc_trk_g3_0
 (17 13)  (891 397)  (891 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (897 397)  (897 397)  routing T_17_24.sp12_v_t_9 <X> T_17_24.lc_trk_g3_2
 (28 13)  (902 397)  (902 397)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 397)  (903 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 397)  (906 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (910 397)  (910 397)  LC_6 Logic Functioning bit
 (37 13)  (911 397)  (911 397)  LC_6 Logic Functioning bit
 (39 13)  (913 397)  (913 397)  LC_6 Logic Functioning bit
 (42 13)  (916 397)  (916 397)  LC_6 Logic Functioning bit
 (43 13)  (917 397)  (917 397)  LC_6 Logic Functioning bit
 (51 13)  (925 397)  (925 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (888 398)  (888 398)  routing T_17_24.sp4_h_r_44 <X> T_17_24.lc_trk_g3_4
 (21 14)  (895 398)  (895 398)  routing T_17_24.sp4_h_l_34 <X> T_17_24.lc_trk_g3_7
 (22 14)  (896 398)  (896 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 398)  (897 398)  routing T_17_24.sp4_h_l_34 <X> T_17_24.lc_trk_g3_7
 (24 14)  (898 398)  (898 398)  routing T_17_24.sp4_h_l_34 <X> T_17_24.lc_trk_g3_7
 (26 14)  (900 398)  (900 398)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 398)  (901 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 398)  (902 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 398)  (904 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 398)  (907 398)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 398)  (908 398)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 398)  (912 398)  LC_7 Logic Functioning bit
 (45 14)  (919 398)  (919 398)  LC_7 Logic Functioning bit
 (46 14)  (920 398)  (920 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (888 399)  (888 399)  routing T_17_24.sp4_h_r_44 <X> T_17_24.lc_trk_g3_4
 (15 15)  (889 399)  (889 399)  routing T_17_24.sp4_h_r_44 <X> T_17_24.lc_trk_g3_4
 (16 15)  (890 399)  (890 399)  routing T_17_24.sp4_h_r_44 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (895 399)  (895 399)  routing T_17_24.sp4_h_l_34 <X> T_17_24.lc_trk_g3_7
 (26 15)  (900 399)  (900 399)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 399)  (901 399)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 399)  (903 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 399)  (904 399)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 399)  (906 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (907 399)  (907 399)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.input_2_7
 (34 15)  (908 399)  (908 399)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.input_2_7
 (37 15)  (911 399)  (911 399)  LC_7 Logic Functioning bit
 (38 15)  (912 399)  (912 399)  LC_7 Logic Functioning bit
 (39 15)  (913 399)  (913 399)  LC_7 Logic Functioning bit
 (40 15)  (914 399)  (914 399)  LC_7 Logic Functioning bit
 (42 15)  (916 399)  (916 399)  LC_7 Logic Functioning bit
 (46 15)  (920 399)  (920 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_24

 (5 0)  (933 384)  (933 384)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_h_r_0
 (15 0)  (943 384)  (943 384)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g0_1
 (16 0)  (944 384)  (944 384)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g0_1
 (17 0)  (945 384)  (945 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 384)  (946 384)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g0_1
 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.bot_op_3 <X> T_18_24.lc_trk_g0_3
 (25 0)  (953 384)  (953 384)  routing T_18_24.lft_op_2 <X> T_18_24.lc_trk_g0_2
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (39 0)  (967 384)  (967 384)  LC_0 Logic Functioning bit
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (43 0)  (971 384)  (971 384)  LC_0 Logic Functioning bit
 (44 0)  (972 384)  (972 384)  LC_0 Logic Functioning bit
 (52 0)  (980 384)  (980 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (6 1)  (934 385)  (934 385)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_h_r_0
 (14 1)  (942 385)  (942 385)  routing T_18_24.sp12_h_r_16 <X> T_18_24.lc_trk_g0_0
 (16 1)  (944 385)  (944 385)  routing T_18_24.sp12_h_r_16 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (946 385)  (946 385)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g0_1
 (22 1)  (950 385)  (950 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 385)  (952 385)  routing T_18_24.lft_op_2 <X> T_18_24.lc_trk_g0_2
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 385)  (955 385)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 385)  (958 385)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 385)  (960 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 385)  (961 385)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.input_2_0
 (37 1)  (965 385)  (965 385)  LC_0 Logic Functioning bit
 (39 1)  (967 385)  (967 385)  LC_0 Logic Functioning bit
 (41 1)  (969 385)  (969 385)  LC_0 Logic Functioning bit
 (42 1)  (970 385)  (970 385)  LC_0 Logic Functioning bit
 (50 1)  (978 385)  (978 385)  Carry_In_Mux bit 

 (5 2)  (933 386)  (933 386)  routing T_18_24.sp4_v_b_0 <X> T_18_24.sp4_h_l_37
 (14 2)  (942 386)  (942 386)  routing T_18_24.sp4_h_l_1 <X> T_18_24.lc_trk_g0_4
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (963 386)  (963 386)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_1
 (36 2)  (964 386)  (964 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (41 2)  (969 386)  (969 386)  LC_1 Logic Functioning bit
 (43 2)  (971 386)  (971 386)  LC_1 Logic Functioning bit
 (44 2)  (972 386)  (972 386)  LC_1 Logic Functioning bit
 (15 3)  (943 387)  (943 387)  routing T_18_24.sp4_h_l_1 <X> T_18_24.lc_trk_g0_4
 (16 3)  (944 387)  (944 387)  routing T_18_24.sp4_h_l_1 <X> T_18_24.lc_trk_g0_4
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (954 387)  (954 387)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 387)  (955 387)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 387)  (958 387)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 387)  (960 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (962 387)  (962 387)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_1
 (37 3)  (965 387)  (965 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (41 3)  (969 387)  (969 387)  LC_1 Logic Functioning bit
 (42 3)  (970 387)  (970 387)  LC_1 Logic Functioning bit
 (9 4)  (937 388)  (937 388)  routing T_18_24.sp4_v_t_41 <X> T_18_24.sp4_h_r_4
 (15 4)  (943 388)  (943 388)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (16 4)  (944 388)  (944 388)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (17 4)  (945 388)  (945 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 388)  (946 388)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 388)  (952 388)  routing T_18_24.bot_op_3 <X> T_18_24.lc_trk_g1_3
 (25 4)  (953 388)  (953 388)  routing T_18_24.lft_op_2 <X> T_18_24.lc_trk_g1_2
 (28 4)  (956 388)  (956 388)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 388)  (964 388)  LC_2 Logic Functioning bit
 (39 4)  (967 388)  (967 388)  LC_2 Logic Functioning bit
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (43 4)  (971 388)  (971 388)  LC_2 Logic Functioning bit
 (44 4)  (972 388)  (972 388)  LC_2 Logic Functioning bit
 (14 5)  (942 389)  (942 389)  routing T_18_24.sp12_h_r_16 <X> T_18_24.lc_trk_g1_0
 (16 5)  (944 389)  (944 389)  routing T_18_24.sp12_h_r_16 <X> T_18_24.lc_trk_g1_0
 (17 5)  (945 389)  (945 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (946 389)  (946 389)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 389)  (952 389)  routing T_18_24.lft_op_2 <X> T_18_24.lc_trk_g1_2
 (27 5)  (955 389)  (955 389)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 389)  (956 389)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 389)  (960 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (961 389)  (961 389)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.input_2_2
 (37 5)  (965 389)  (965 389)  LC_2 Logic Functioning bit
 (39 5)  (967 389)  (967 389)  LC_2 Logic Functioning bit
 (41 5)  (969 389)  (969 389)  LC_2 Logic Functioning bit
 (42 5)  (970 389)  (970 389)  LC_2 Logic Functioning bit
 (51 5)  (979 389)  (979 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (940 390)  (940 390)  routing T_18_24.sp4_v_b_5 <X> T_18_24.sp4_h_l_40
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 390)  (958 390)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (963 390)  (963 390)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_3
 (36 6)  (964 390)  (964 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (41 6)  (969 390)  (969 390)  LC_3 Logic Functioning bit
 (43 6)  (971 390)  (971 390)  LC_3 Logic Functioning bit
 (44 6)  (972 390)  (972 390)  LC_3 Logic Functioning bit
 (46 6)  (974 390)  (974 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (943 391)  (943 391)  routing T_18_24.sp4_v_t_9 <X> T_18_24.lc_trk_g1_4
 (16 7)  (944 391)  (944 391)  routing T_18_24.sp4_v_t_9 <X> T_18_24.lc_trk_g1_4
 (17 7)  (945 391)  (945 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (955 391)  (955 391)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 391)  (960 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (962 391)  (962 391)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_3
 (37 7)  (965 391)  (965 391)  LC_3 Logic Functioning bit
 (39 7)  (967 391)  (967 391)  LC_3 Logic Functioning bit
 (41 7)  (969 391)  (969 391)  LC_3 Logic Functioning bit
 (42 7)  (970 391)  (970 391)  LC_3 Logic Functioning bit
 (53 7)  (981 391)  (981 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (933 392)  (933 392)  routing T_18_24.sp4_v_b_6 <X> T_18_24.sp4_h_r_6
 (14 8)  (942 392)  (942 392)  routing T_18_24.bnl_op_0 <X> T_18_24.lc_trk_g2_0
 (15 8)  (943 392)  (943 392)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g2_1
 (16 8)  (944 392)  (944 392)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g2_1
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 392)  (946 392)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g2_1
 (21 8)  (949 392)  (949 392)  routing T_18_24.rgt_op_3 <X> T_18_24.lc_trk_g2_3
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 392)  (952 392)  routing T_18_24.rgt_op_3 <X> T_18_24.lc_trk_g2_3
 (27 8)  (955 392)  (955 392)  routing T_18_24.lc_trk_g1_0 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (39 8)  (967 392)  (967 392)  LC_4 Logic Functioning bit
 (41 8)  (969 392)  (969 392)  LC_4 Logic Functioning bit
 (43 8)  (971 392)  (971 392)  LC_4 Logic Functioning bit
 (44 8)  (972 392)  (972 392)  LC_4 Logic Functioning bit
 (6 9)  (934 393)  (934 393)  routing T_18_24.sp4_v_b_6 <X> T_18_24.sp4_h_r_6
 (8 9)  (936 393)  (936 393)  routing T_18_24.sp4_v_t_41 <X> T_18_24.sp4_v_b_7
 (10 9)  (938 393)  (938 393)  routing T_18_24.sp4_v_t_41 <X> T_18_24.sp4_v_b_7
 (14 9)  (942 393)  (942 393)  routing T_18_24.bnl_op_0 <X> T_18_24.lc_trk_g2_0
 (17 9)  (945 393)  (945 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 393)  (960 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 393)  (961 393)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.input_2_4
 (37 9)  (965 393)  (965 393)  LC_4 Logic Functioning bit
 (39 9)  (967 393)  (967 393)  LC_4 Logic Functioning bit
 (41 9)  (969 393)  (969 393)  LC_4 Logic Functioning bit
 (42 9)  (970 393)  (970 393)  LC_4 Logic Functioning bit
 (46 9)  (974 393)  (974 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (933 394)  (933 394)  routing T_18_24.sp4_v_b_6 <X> T_18_24.sp4_h_l_43
 (27 10)  (955 394)  (955 394)  routing T_18_24.lc_trk_g1_1 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (963 394)  (963 394)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_5
 (36 10)  (964 394)  (964 394)  LC_5 Logic Functioning bit
 (39 10)  (967 394)  (967 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (44 10)  (972 394)  (972 394)  LC_5 Logic Functioning bit
 (46 10)  (974 394)  (974 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (942 395)  (942 395)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g2_4
 (15 11)  (943 395)  (943 395)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g2_4
 (16 11)  (944 395)  (944 395)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g2_4
 (17 11)  (945 395)  (945 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 395)  (960 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (962 395)  (962 395)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_5
 (37 11)  (965 395)  (965 395)  LC_5 Logic Functioning bit
 (39 11)  (967 395)  (967 395)  LC_5 Logic Functioning bit
 (41 11)  (969 395)  (969 395)  LC_5 Logic Functioning bit
 (42 11)  (970 395)  (970 395)  LC_5 Logic Functioning bit
 (14 12)  (942 396)  (942 396)  routing T_18_24.sp4_v_b_24 <X> T_18_24.lc_trk_g3_0
 (15 12)  (943 396)  (943 396)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g3_1
 (16 12)  (944 396)  (944 396)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g3_1
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 396)  (946 396)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g3_1
 (21 12)  (949 396)  (949 396)  routing T_18_24.rgt_op_3 <X> T_18_24.lc_trk_g3_3
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 396)  (952 396)  routing T_18_24.rgt_op_3 <X> T_18_24.lc_trk_g3_3
 (28 12)  (956 396)  (956 396)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (39 12)  (967 396)  (967 396)  LC_6 Logic Functioning bit
 (41 12)  (969 396)  (969 396)  LC_6 Logic Functioning bit
 (43 12)  (971 396)  (971 396)  LC_6 Logic Functioning bit
 (44 12)  (972 396)  (972 396)  LC_6 Logic Functioning bit
 (16 13)  (944 397)  (944 397)  routing T_18_24.sp4_v_b_24 <X> T_18_24.lc_trk_g3_0
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (954 397)  (954 397)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 397)  (955 397)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 397)  (956 397)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 397)  (958 397)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 397)  (960 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 397)  (961 397)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.input_2_6
 (37 13)  (965 397)  (965 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (41 13)  (969 397)  (969 397)  LC_6 Logic Functioning bit
 (42 13)  (970 397)  (970 397)  LC_6 Logic Functioning bit
 (5 14)  (933 398)  (933 398)  routing T_18_24.sp4_v_b_9 <X> T_18_24.sp4_h_l_44
 (12 14)  (940 398)  (940 398)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_46
 (26 14)  (954 398)  (954 398)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 398)  (956 398)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 398)  (958 398)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (963 398)  (963 398)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_7
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (39 14)  (967 398)  (967 398)  LC_7 Logic Functioning bit
 (41 14)  (969 398)  (969 398)  LC_7 Logic Functioning bit
 (43 14)  (971 398)  (971 398)  LC_7 Logic Functioning bit
 (44 14)  (972 398)  (972 398)  LC_7 Logic Functioning bit
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (10 15)  (938 399)  (938 399)  routing T_18_24.sp4_h_l_40 <X> T_18_24.sp4_v_t_47
 (13 15)  (941 399)  (941 399)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_46
 (14 15)  (942 399)  (942 399)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g3_4
 (15 15)  (943 399)  (943 399)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g3_4
 (16 15)  (944 399)  (944 399)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g3_4
 (17 15)  (945 399)  (945 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (955 399)  (955 399)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 399)  (960 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (962 399)  (962 399)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.input_2_7
 (37 15)  (965 399)  (965 399)  LC_7 Logic Functioning bit
 (39 15)  (967 399)  (967 399)  LC_7 Logic Functioning bit
 (41 15)  (969 399)  (969 399)  LC_7 Logic Functioning bit
 (42 15)  (970 399)  (970 399)  LC_7 Logic Functioning bit
 (48 15)  (976 399)  (976 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_24

 (27 0)  (1009 384)  (1009 384)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 384)  (1013 384)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 384)  (1015 384)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 384)  (1018 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (41 0)  (1023 384)  (1023 384)  LC_0 Logic Functioning bit
 (43 0)  (1025 384)  (1025 384)  LC_0 Logic Functioning bit
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 385)  (1010 385)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (41 1)  (1023 385)  (1023 385)  LC_0 Logic Functioning bit
 (43 1)  (1025 385)  (1025 385)  LC_0 Logic Functioning bit
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 386)  (999 386)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 386)  (1000 386)  routing T_19_24.bnr_op_5 <X> T_19_24.lc_trk_g0_5
 (22 2)  (1004 386)  (1004 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1005 386)  (1005 386)  routing T_19_24.sp12_h_l_12 <X> T_19_24.lc_trk_g0_7
 (25 2)  (1007 386)  (1007 386)  routing T_19_24.lft_op_6 <X> T_19_24.lc_trk_g0_6
 (26 2)  (1008 386)  (1008 386)  routing T_19_24.lc_trk_g0_7 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 386)  (1009 386)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 386)  (1010 386)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 386)  (1012 386)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 386)  (1015 386)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 386)  (1016 386)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 386)  (1019 386)  LC_1 Logic Functioning bit
 (38 2)  (1020 386)  (1020 386)  LC_1 Logic Functioning bit
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (41 2)  (1023 386)  (1023 386)  LC_1 Logic Functioning bit
 (42 2)  (1024 386)  (1024 386)  LC_1 Logic Functioning bit
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (18 3)  (1000 387)  (1000 387)  routing T_19_24.bnr_op_5 <X> T_19_24.lc_trk_g0_5
 (22 3)  (1004 387)  (1004 387)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 387)  (1006 387)  routing T_19_24.lft_op_6 <X> T_19_24.lc_trk_g0_6
 (26 3)  (1008 387)  (1008 387)  routing T_19_24.lc_trk_g0_7 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 387)  (1013 387)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 387)  (1014 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1015 387)  (1015 387)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_1
 (34 3)  (1016 387)  (1016 387)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_1
 (35 3)  (1017 387)  (1017 387)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_1
 (36 3)  (1018 387)  (1018 387)  LC_1 Logic Functioning bit
 (37 3)  (1019 387)  (1019 387)  LC_1 Logic Functioning bit
 (38 3)  (1020 387)  (1020 387)  LC_1 Logic Functioning bit
 (40 3)  (1022 387)  (1022 387)  LC_1 Logic Functioning bit
 (41 3)  (1023 387)  (1023 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (46 3)  (1028 387)  (1028 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (996 388)  (996 388)  routing T_19_24.sp4_h_r_8 <X> T_19_24.lc_trk_g1_0
 (15 4)  (997 388)  (997 388)  routing T_19_24.sp4_v_b_17 <X> T_19_24.lc_trk_g1_1
 (16 4)  (998 388)  (998 388)  routing T_19_24.sp4_v_b_17 <X> T_19_24.lc_trk_g1_1
 (17 4)  (999 388)  (999 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1004 388)  (1004 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1005 388)  (1005 388)  routing T_19_24.sp4_v_b_19 <X> T_19_24.lc_trk_g1_3
 (24 4)  (1006 388)  (1006 388)  routing T_19_24.sp4_v_b_19 <X> T_19_24.lc_trk_g1_3
 (28 4)  (1010 388)  (1010 388)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 388)  (1013 388)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 388)  (1015 388)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 388)  (1018 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (41 4)  (1023 388)  (1023 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (15 5)  (997 389)  (997 389)  routing T_19_24.sp4_h_r_8 <X> T_19_24.lc_trk_g1_0
 (16 5)  (998 389)  (998 389)  routing T_19_24.sp4_h_r_8 <X> T_19_24.lc_trk_g1_0
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1004 389)  (1004 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1007 389)  (1007 389)  routing T_19_24.sp4_r_v_b_26 <X> T_19_24.lc_trk_g1_2
 (27 5)  (1009 389)  (1009 389)  routing T_19_24.lc_trk_g1_1 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 389)  (1012 389)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (38 5)  (1020 389)  (1020 389)  LC_2 Logic Functioning bit
 (40 5)  (1022 389)  (1022 389)  LC_2 Logic Functioning bit
 (42 5)  (1024 389)  (1024 389)  LC_2 Logic Functioning bit
 (51 5)  (1033 389)  (1033 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (990 390)  (990 390)  routing T_19_24.sp4_h_r_8 <X> T_19_24.sp4_h_l_41
 (10 6)  (992 390)  (992 390)  routing T_19_24.sp4_h_r_8 <X> T_19_24.sp4_h_l_41
 (12 6)  (994 390)  (994 390)  routing T_19_24.sp4_h_r_2 <X> T_19_24.sp4_h_l_40
 (15 6)  (997 390)  (997 390)  routing T_19_24.sp4_h_r_13 <X> T_19_24.lc_trk_g1_5
 (16 6)  (998 390)  (998 390)  routing T_19_24.sp4_h_r_13 <X> T_19_24.lc_trk_g1_5
 (17 6)  (999 390)  (999 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1000 390)  (1000 390)  routing T_19_24.sp4_h_r_13 <X> T_19_24.lc_trk_g1_5
 (26 6)  (1008 390)  (1008 390)  routing T_19_24.lc_trk_g0_5 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 390)  (1010 390)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 390)  (1012 390)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 390)  (1013 390)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 390)  (1019 390)  LC_3 Logic Functioning bit
 (39 6)  (1021 390)  (1021 390)  LC_3 Logic Functioning bit
 (45 6)  (1027 390)  (1027 390)  LC_3 Logic Functioning bit
 (50 6)  (1032 390)  (1032 390)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (991 391)  (991 391)  routing T_19_24.sp4_v_b_4 <X> T_19_24.sp4_v_t_41
 (13 7)  (995 391)  (995 391)  routing T_19_24.sp4_h_r_2 <X> T_19_24.sp4_h_l_40
 (29 7)  (1011 391)  (1011 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 391)  (1012 391)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 391)  (1013 391)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 391)  (1018 391)  LC_3 Logic Functioning bit
 (37 7)  (1019 391)  (1019 391)  LC_3 Logic Functioning bit
 (39 7)  (1021 391)  (1021 391)  LC_3 Logic Functioning bit
 (43 7)  (1025 391)  (1025 391)  LC_3 Logic Functioning bit
 (4 8)  (986 392)  (986 392)  routing T_19_24.sp4_h_l_43 <X> T_19_24.sp4_v_b_6
 (21 8)  (1003 392)  (1003 392)  routing T_19_24.wire_logic_cluster/lc_3/out <X> T_19_24.lc_trk_g2_3
 (22 8)  (1004 392)  (1004 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (1009 392)  (1009 392)  routing T_19_24.lc_trk_g3_4 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 392)  (1010 392)  routing T_19_24.lc_trk_g3_4 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 392)  (1012 392)  routing T_19_24.lc_trk_g3_4 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 392)  (1013 392)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 392)  (1015 392)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 392)  (1018 392)  LC_4 Logic Functioning bit
 (38 8)  (1020 392)  (1020 392)  LC_4 Logic Functioning bit
 (41 8)  (1023 392)  (1023 392)  LC_4 Logic Functioning bit
 (43 8)  (1025 392)  (1025 392)  LC_4 Logic Functioning bit
 (46 8)  (1028 392)  (1028 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (987 393)  (987 393)  routing T_19_24.sp4_h_l_43 <X> T_19_24.sp4_v_b_6
 (8 9)  (990 393)  (990 393)  routing T_19_24.sp4_v_t_41 <X> T_19_24.sp4_v_b_7
 (10 9)  (992 393)  (992 393)  routing T_19_24.sp4_v_t_41 <X> T_19_24.sp4_v_b_7
 (14 9)  (996 393)  (996 393)  routing T_19_24.sp12_v_b_16 <X> T_19_24.lc_trk_g2_0
 (16 9)  (998 393)  (998 393)  routing T_19_24.sp12_v_b_16 <X> T_19_24.lc_trk_g2_0
 (17 9)  (999 393)  (999 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1006 393)  (1006 393)  routing T_19_24.tnr_op_2 <X> T_19_24.lc_trk_g2_2
 (28 9)  (1010 393)  (1010 393)  routing T_19_24.lc_trk_g2_0 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 393)  (1018 393)  LC_4 Logic Functioning bit
 (38 9)  (1020 393)  (1020 393)  LC_4 Logic Functioning bit
 (40 9)  (1022 393)  (1022 393)  LC_4 Logic Functioning bit
 (42 9)  (1024 393)  (1024 393)  LC_4 Logic Functioning bit
 (17 10)  (999 394)  (999 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 394)  (1000 394)  routing T_19_24.bnl_op_5 <X> T_19_24.lc_trk_g2_5
 (25 10)  (1007 394)  (1007 394)  routing T_19_24.sp12_v_b_6 <X> T_19_24.lc_trk_g2_6
 (27 10)  (1009 394)  (1009 394)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 394)  (1011 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 394)  (1012 394)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 394)  (1014 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 394)  (1016 394)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 394)  (1018 394)  LC_5 Logic Functioning bit
 (37 10)  (1019 394)  (1019 394)  LC_5 Logic Functioning bit
 (38 10)  (1020 394)  (1020 394)  LC_5 Logic Functioning bit
 (39 10)  (1021 394)  (1021 394)  LC_5 Logic Functioning bit
 (40 10)  (1022 394)  (1022 394)  LC_5 Logic Functioning bit
 (41 10)  (1023 394)  (1023 394)  LC_5 Logic Functioning bit
 (42 10)  (1024 394)  (1024 394)  LC_5 Logic Functioning bit
 (43 10)  (1025 394)  (1025 394)  LC_5 Logic Functioning bit
 (18 11)  (1000 395)  (1000 395)  routing T_19_24.bnl_op_5 <X> T_19_24.lc_trk_g2_5
 (22 11)  (1004 395)  (1004 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1006 395)  (1006 395)  routing T_19_24.sp12_v_b_6 <X> T_19_24.lc_trk_g2_6
 (25 11)  (1007 395)  (1007 395)  routing T_19_24.sp12_v_b_6 <X> T_19_24.lc_trk_g2_6
 (26 11)  (1008 395)  (1008 395)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 395)  (1009 395)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 395)  (1011 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 395)  (1013 395)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 395)  (1018 395)  LC_5 Logic Functioning bit
 (37 11)  (1019 395)  (1019 395)  LC_5 Logic Functioning bit
 (38 11)  (1020 395)  (1020 395)  LC_5 Logic Functioning bit
 (39 11)  (1021 395)  (1021 395)  LC_5 Logic Functioning bit
 (41 11)  (1023 395)  (1023 395)  LC_5 Logic Functioning bit
 (43 11)  (1025 395)  (1025 395)  LC_5 Logic Functioning bit
 (5 12)  (987 396)  (987 396)  routing T_19_24.sp4_v_b_9 <X> T_19_24.sp4_h_r_9
 (21 12)  (1003 396)  (1003 396)  routing T_19_24.rgt_op_3 <X> T_19_24.lc_trk_g3_3
 (22 12)  (1004 396)  (1004 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 396)  (1006 396)  routing T_19_24.rgt_op_3 <X> T_19_24.lc_trk_g3_3
 (25 12)  (1007 396)  (1007 396)  routing T_19_24.sp4_h_r_42 <X> T_19_24.lc_trk_g3_2
 (26 12)  (1008 396)  (1008 396)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 396)  (1012 396)  routing T_19_24.lc_trk_g0_5 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 396)  (1013 396)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 396)  (1015 396)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 396)  (1017 396)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (37 12)  (1019 396)  (1019 396)  LC_6 Logic Functioning bit
 (42 12)  (1024 396)  (1024 396)  LC_6 Logic Functioning bit
 (48 12)  (1030 396)  (1030 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (6 13)  (988 397)  (988 397)  routing T_19_24.sp4_v_b_9 <X> T_19_24.sp4_h_r_9
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 397)  (1005 397)  routing T_19_24.sp4_h_r_42 <X> T_19_24.lc_trk_g3_2
 (24 13)  (1006 397)  (1006 397)  routing T_19_24.sp4_h_r_42 <X> T_19_24.lc_trk_g3_2
 (25 13)  (1007 397)  (1007 397)  routing T_19_24.sp4_h_r_42 <X> T_19_24.lc_trk_g3_2
 (26 13)  (1008 397)  (1008 397)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 397)  (1010 397)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 397)  (1013 397)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 397)  (1014 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 397)  (1015 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (34 13)  (1016 397)  (1016 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (35 13)  (1017 397)  (1017 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (36 13)  (1018 397)  (1018 397)  LC_6 Logic Functioning bit
 (37 13)  (1019 397)  (1019 397)  LC_6 Logic Functioning bit
 (39 13)  (1021 397)  (1021 397)  LC_6 Logic Functioning bit
 (43 13)  (1025 397)  (1025 397)  LC_6 Logic Functioning bit
 (52 13)  (1034 397)  (1034 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (987 398)  (987 398)  routing T_19_24.sp4_v_b_9 <X> T_19_24.sp4_h_l_44
 (15 14)  (997 398)  (997 398)  routing T_19_24.rgt_op_5 <X> T_19_24.lc_trk_g3_5
 (17 14)  (999 398)  (999 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 398)  (1000 398)  routing T_19_24.rgt_op_5 <X> T_19_24.lc_trk_g3_5
 (21 14)  (1003 398)  (1003 398)  routing T_19_24.sp4_v_t_26 <X> T_19_24.lc_trk_g3_7
 (22 14)  (1004 398)  (1004 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 398)  (1005 398)  routing T_19_24.sp4_v_t_26 <X> T_19_24.lc_trk_g3_7
 (25 14)  (1007 398)  (1007 398)  routing T_19_24.bnl_op_6 <X> T_19_24.lc_trk_g3_6
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (996 399)  (996 399)  routing T_19_24.sp4_h_l_17 <X> T_19_24.lc_trk_g3_4
 (15 15)  (997 399)  (997 399)  routing T_19_24.sp4_h_l_17 <X> T_19_24.lc_trk_g3_4
 (16 15)  (998 399)  (998 399)  routing T_19_24.sp4_h_l_17 <X> T_19_24.lc_trk_g3_4
 (17 15)  (999 399)  (999 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1003 399)  (1003 399)  routing T_19_24.sp4_v_t_26 <X> T_19_24.lc_trk_g3_7
 (22 15)  (1004 399)  (1004 399)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1007 399)  (1007 399)  routing T_19_24.bnl_op_6 <X> T_19_24.lc_trk_g3_6


LogicTile_20_24

 (9 0)  (1045 384)  (1045 384)  routing T_20_24.sp4_v_t_36 <X> T_20_24.sp4_h_r_1
 (14 0)  (1050 384)  (1050 384)  routing T_20_24.sp4_v_b_0 <X> T_20_24.lc_trk_g0_0
 (22 0)  (1058 384)  (1058 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 384)  (1059 384)  routing T_20_24.sp4_v_b_19 <X> T_20_24.lc_trk_g0_3
 (24 0)  (1060 384)  (1060 384)  routing T_20_24.sp4_v_b_19 <X> T_20_24.lc_trk_g0_3
 (25 0)  (1061 384)  (1061 384)  routing T_20_24.sp4_v_b_10 <X> T_20_24.lc_trk_g0_2
 (26 0)  (1062 384)  (1062 384)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 384)  (1065 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 384)  (1067 384)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 384)  (1068 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 384)  (1072 384)  LC_0 Logic Functioning bit
 (38 0)  (1074 384)  (1074 384)  LC_0 Logic Functioning bit
 (52 0)  (1088 384)  (1088 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (16 1)  (1052 385)  (1052 385)  routing T_20_24.sp4_v_b_0 <X> T_20_24.lc_trk_g0_0
 (17 1)  (1053 385)  (1053 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1058 385)  (1058 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 385)  (1059 385)  routing T_20_24.sp4_v_b_10 <X> T_20_24.lc_trk_g0_2
 (25 1)  (1061 385)  (1061 385)  routing T_20_24.sp4_v_b_10 <X> T_20_24.lc_trk_g0_2
 (27 1)  (1063 385)  (1063 385)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 385)  (1065 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 385)  (1066 385)  routing T_20_24.lc_trk_g0_3 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 385)  (1068 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1072 385)  (1072 385)  LC_0 Logic Functioning bit
 (38 1)  (1074 385)  (1074 385)  LC_0 Logic Functioning bit
 (41 1)  (1077 385)  (1077 385)  LC_0 Logic Functioning bit
 (48 1)  (1084 385)  (1084 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1087 385)  (1087 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 386)  (1051 386)  routing T_20_24.bot_op_5 <X> T_20_24.lc_trk_g0_5
 (17 2)  (1053 386)  (1053 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (1062 386)  (1062 386)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 386)  (1063 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 386)  (1064 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 386)  (1066 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 386)  (1069 386)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 386)  (1070 386)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 386)  (1074 386)  LC_1 Logic Functioning bit
 (39 2)  (1075 386)  (1075 386)  LC_1 Logic Functioning bit
 (45 2)  (1081 386)  (1081 386)  LC_1 Logic Functioning bit
 (50 2)  (1086 386)  (1086 386)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1088 386)  (1088 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (1065 387)  (1065 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1072 387)  (1072 387)  LC_1 Logic Functioning bit
 (38 3)  (1074 387)  (1074 387)  LC_1 Logic Functioning bit
 (39 3)  (1075 387)  (1075 387)  LC_1 Logic Functioning bit
 (43 3)  (1079 387)  (1079 387)  LC_1 Logic Functioning bit
 (53 3)  (1089 387)  (1089 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (1057 388)  (1057 388)  routing T_20_24.wire_logic_cluster/lc_3/out <X> T_20_24.lc_trk_g1_3
 (22 4)  (1058 388)  (1058 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (1058 389)  (1058 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1061 389)  (1061 389)  routing T_20_24.sp4_r_v_b_26 <X> T_20_24.lc_trk_g1_2
 (9 6)  (1045 390)  (1045 390)  routing T_20_24.sp4_h_r_1 <X> T_20_24.sp4_h_l_41
 (10 6)  (1046 390)  (1046 390)  routing T_20_24.sp4_h_r_1 <X> T_20_24.sp4_h_l_41
 (15 6)  (1051 390)  (1051 390)  routing T_20_24.lft_op_5 <X> T_20_24.lc_trk_g1_5
 (17 6)  (1053 390)  (1053 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1054 390)  (1054 390)  routing T_20_24.lft_op_5 <X> T_20_24.lc_trk_g1_5
 (28 6)  (1064 390)  (1064 390)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 390)  (1066 390)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 390)  (1070 390)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 390)  (1071 390)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.input_2_3
 (37 6)  (1073 390)  (1073 390)  LC_3 Logic Functioning bit
 (38 6)  (1074 390)  (1074 390)  LC_3 Logic Functioning bit
 (39 6)  (1075 390)  (1075 390)  LC_3 Logic Functioning bit
 (41 6)  (1077 390)  (1077 390)  LC_3 Logic Functioning bit
 (45 6)  (1081 390)  (1081 390)  LC_3 Logic Functioning bit
 (53 6)  (1089 390)  (1089 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (1058 391)  (1058 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1059 391)  (1059 391)  routing T_20_24.sp4_h_r_6 <X> T_20_24.lc_trk_g1_6
 (24 7)  (1060 391)  (1060 391)  routing T_20_24.sp4_h_r_6 <X> T_20_24.lc_trk_g1_6
 (25 7)  (1061 391)  (1061 391)  routing T_20_24.sp4_h_r_6 <X> T_20_24.lc_trk_g1_6
 (26 7)  (1062 391)  (1062 391)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 391)  (1063 391)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 391)  (1064 391)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 391)  (1065 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 391)  (1066 391)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 391)  (1067 391)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 391)  (1068 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (1073 391)  (1073 391)  LC_3 Logic Functioning bit
 (39 7)  (1075 391)  (1075 391)  LC_3 Logic Functioning bit
 (5 8)  (1041 392)  (1041 392)  routing T_20_24.sp4_h_l_38 <X> T_20_24.sp4_h_r_6
 (11 8)  (1047 392)  (1047 392)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_v_b_8
 (13 8)  (1049 392)  (1049 392)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_v_b_8
 (4 9)  (1040 393)  (1040 393)  routing T_20_24.sp4_h_l_38 <X> T_20_24.sp4_h_r_6
 (12 9)  (1048 393)  (1048 393)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_v_b_8
 (15 10)  (1051 394)  (1051 394)  routing T_20_24.sp4_h_l_16 <X> T_20_24.lc_trk_g2_5
 (16 10)  (1052 394)  (1052 394)  routing T_20_24.sp4_h_l_16 <X> T_20_24.lc_trk_g2_5
 (17 10)  (1053 394)  (1053 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (1062 394)  (1062 394)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 394)  (1064 394)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 394)  (1071 394)  routing T_20_24.lc_trk_g2_5 <X> T_20_24.input_2_5
 (37 10)  (1073 394)  (1073 394)  LC_5 Logic Functioning bit
 (39 10)  (1075 394)  (1075 394)  LC_5 Logic Functioning bit
 (45 10)  (1081 394)  (1081 394)  LC_5 Logic Functioning bit
 (14 11)  (1050 395)  (1050 395)  routing T_20_24.sp4_h_l_17 <X> T_20_24.lc_trk_g2_4
 (15 11)  (1051 395)  (1051 395)  routing T_20_24.sp4_h_l_17 <X> T_20_24.lc_trk_g2_4
 (16 11)  (1052 395)  (1052 395)  routing T_20_24.sp4_h_l_17 <X> T_20_24.lc_trk_g2_4
 (17 11)  (1053 395)  (1053 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (1054 395)  (1054 395)  routing T_20_24.sp4_h_l_16 <X> T_20_24.lc_trk_g2_5
 (22 11)  (1058 395)  (1058 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 395)  (1061 395)  routing T_20_24.sp4_r_v_b_38 <X> T_20_24.lc_trk_g2_6
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 395)  (1066 395)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 395)  (1067 395)  routing T_20_24.lc_trk_g0_2 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 395)  (1068 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1069 395)  (1069 395)  routing T_20_24.lc_trk_g2_5 <X> T_20_24.input_2_5
 (36 11)  (1072 395)  (1072 395)  LC_5 Logic Functioning bit
 (37 11)  (1073 395)  (1073 395)  LC_5 Logic Functioning bit
 (39 11)  (1075 395)  (1075 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (48 11)  (1084 395)  (1084 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (1044 396)  (1044 396)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_h_r_10
 (10 12)  (1046 396)  (1046 396)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_h_r_10
 (17 12)  (1053 396)  (1053 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 396)  (1054 396)  routing T_20_24.wire_logic_cluster/lc_1/out <X> T_20_24.lc_trk_g3_1
 (21 12)  (1057 396)  (1057 396)  routing T_20_24.sp4_v_t_22 <X> T_20_24.lc_trk_g3_3
 (22 12)  (1058 396)  (1058 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 396)  (1059 396)  routing T_20_24.sp4_v_t_22 <X> T_20_24.lc_trk_g3_3
 (21 13)  (1057 397)  (1057 397)  routing T_20_24.sp4_v_t_22 <X> T_20_24.lc_trk_g3_3
 (22 13)  (1058 397)  (1058 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (5 14)  (1041 398)  (1041 398)  routing T_20_24.sp4_v_b_9 <X> T_20_24.sp4_h_l_44
 (15 14)  (1051 398)  (1051 398)  routing T_20_24.sp12_v_t_2 <X> T_20_24.lc_trk_g3_5
 (17 14)  (1053 398)  (1053 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1054 398)  (1054 398)  routing T_20_24.sp12_v_t_2 <X> T_20_24.lc_trk_g3_5
 (28 14)  (1064 398)  (1064 398)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 398)  (1066 398)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 398)  (1069 398)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 398)  (1070 398)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 398)  (1071 398)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_7
 (36 14)  (1072 398)  (1072 398)  LC_7 Logic Functioning bit
 (38 14)  (1074 398)  (1074 398)  LC_7 Logic Functioning bit
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1054 399)  (1054 399)  routing T_20_24.sp12_v_t_2 <X> T_20_24.lc_trk_g3_5
 (26 15)  (1062 399)  (1062 399)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 399)  (1063 399)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 399)  (1068 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 399)  (1070 399)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_7
 (35 15)  (1071 399)  (1071 399)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.input_2_7
 (36 15)  (1072 399)  (1072 399)  LC_7 Logic Functioning bit
 (38 15)  (1074 399)  (1074 399)  LC_7 Logic Functioning bit
 (40 15)  (1076 399)  (1076 399)  LC_7 Logic Functioning bit
 (41 15)  (1077 399)  (1077 399)  LC_7 Logic Functioning bit
 (43 15)  (1079 399)  (1079 399)  LC_7 Logic Functioning bit
 (48 15)  (1084 399)  (1084 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (1088 399)  (1088 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_21_24

 (14 0)  (1104 384)  (1104 384)  routing T_21_24.lft_op_0 <X> T_21_24.lc_trk_g0_0
 (17 0)  (1107 384)  (1107 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 384)  (1108 384)  routing T_21_24.wire_logic_cluster/lc_1/out <X> T_21_24.lc_trk_g0_1
 (6 1)  (1096 385)  (1096 385)  routing T_21_24.sp4_h_l_37 <X> T_21_24.sp4_h_r_0
 (15 1)  (1105 385)  (1105 385)  routing T_21_24.lft_op_0 <X> T_21_24.lc_trk_g0_0
 (17 1)  (1107 385)  (1107 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1099 386)  (1099 386)  routing T_21_24.sp4_v_b_1 <X> T_21_24.sp4_h_l_36
 (27 2)  (1117 386)  (1117 386)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 386)  (1118 386)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 386)  (1119 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 386)  (1121 386)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 386)  (1122 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 386)  (1123 386)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 386)  (1126 386)  LC_1 Logic Functioning bit
 (38 2)  (1128 386)  (1128 386)  LC_1 Logic Functioning bit
 (39 2)  (1129 386)  (1129 386)  LC_1 Logic Functioning bit
 (41 2)  (1131 386)  (1131 386)  LC_1 Logic Functioning bit
 (43 2)  (1133 386)  (1133 386)  LC_1 Logic Functioning bit
 (45 2)  (1135 386)  (1135 386)  LC_1 Logic Functioning bit
 (47 2)  (1137 386)  (1137 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (1119 387)  (1119 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 387)  (1120 387)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 387)  (1121 387)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 387)  (1122 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 387)  (1123 387)  routing T_21_24.lc_trk_g2_1 <X> T_21_24.input_2_1
 (36 3)  (1126 387)  (1126 387)  LC_1 Logic Functioning bit
 (38 3)  (1128 387)  (1128 387)  LC_1 Logic Functioning bit
 (39 3)  (1129 387)  (1129 387)  LC_1 Logic Functioning bit
 (40 3)  (1130 387)  (1130 387)  LC_1 Logic Functioning bit
 (42 3)  (1132 387)  (1132 387)  LC_1 Logic Functioning bit
 (52 3)  (1142 387)  (1142 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (5 4)  (1095 388)  (1095 388)  routing T_21_24.sp4_h_l_37 <X> T_21_24.sp4_h_r_3
 (6 4)  (1096 388)  (1096 388)  routing T_21_24.sp4_h_r_10 <X> T_21_24.sp4_v_b_3
 (11 4)  (1101 388)  (1101 388)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (13 4)  (1103 388)  (1103 388)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (4 5)  (1094 389)  (1094 389)  routing T_21_24.sp4_h_l_37 <X> T_21_24.sp4_h_r_3
 (12 5)  (1102 389)  (1102 389)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (10 6)  (1100 390)  (1100 390)  routing T_21_24.sp4_v_b_11 <X> T_21_24.sp4_h_l_41
 (17 6)  (1107 390)  (1107 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 390)  (1108 390)  routing T_21_24.wire_logic_cluster/lc_5/out <X> T_21_24.lc_trk_g1_5
 (11 8)  (1101 392)  (1101 392)  routing T_21_24.sp4_h_r_3 <X> T_21_24.sp4_v_b_8
 (15 8)  (1105 392)  (1105 392)  routing T_21_24.sp4_h_r_33 <X> T_21_24.lc_trk_g2_1
 (16 8)  (1106 392)  (1106 392)  routing T_21_24.sp4_h_r_33 <X> T_21_24.lc_trk_g2_1
 (17 8)  (1107 392)  (1107 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1108 392)  (1108 392)  routing T_21_24.sp4_h_r_33 <X> T_21_24.lc_trk_g2_1
 (21 8)  (1111 392)  (1111 392)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g2_3
 (22 8)  (1112 392)  (1112 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 392)  (1113 392)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g2_3
 (24 8)  (1114 392)  (1114 392)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g2_3
 (21 9)  (1111 393)  (1111 393)  routing T_21_24.sp4_h_r_43 <X> T_21_24.lc_trk_g2_3
 (17 10)  (1107 394)  (1107 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1108 394)  (1108 394)  routing T_21_24.bnl_op_5 <X> T_21_24.lc_trk_g2_5
 (26 10)  (1116 394)  (1116 394)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 394)  (1119 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 394)  (1121 394)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 394)  (1122 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 394)  (1124 394)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 394)  (1127 394)  LC_5 Logic Functioning bit
 (39 10)  (1129 394)  (1129 394)  LC_5 Logic Functioning bit
 (45 10)  (1135 394)  (1135 394)  LC_5 Logic Functioning bit
 (52 10)  (1142 394)  (1142 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (1108 395)  (1108 395)  routing T_21_24.bnl_op_5 <X> T_21_24.lc_trk_g2_5
 (22 11)  (1112 395)  (1112 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1113 395)  (1113 395)  routing T_21_24.sp12_v_b_14 <X> T_21_24.lc_trk_g2_6
 (28 11)  (1118 395)  (1118 395)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 395)  (1119 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 395)  (1122 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1123 395)  (1123 395)  routing T_21_24.lc_trk_g2_3 <X> T_21_24.input_2_5
 (35 11)  (1125 395)  (1125 395)  routing T_21_24.lc_trk_g2_3 <X> T_21_24.input_2_5
 (36 11)  (1126 395)  (1126 395)  LC_5 Logic Functioning bit
 (37 11)  (1127 395)  (1127 395)  LC_5 Logic Functioning bit
 (39 11)  (1129 395)  (1129 395)  LC_5 Logic Functioning bit
 (43 11)  (1133 395)  (1133 395)  LC_5 Logic Functioning bit
 (46 11)  (1136 395)  (1136 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (1112 396)  (1112 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1111 397)  (1111 397)  routing T_21_24.sp4_r_v_b_43 <X> T_21_24.lc_trk_g3_3
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (10 3)  (1154 387)  (1154 387)  routing T_22_24.sp4_h_l_45 <X> T_22_24.sp4_v_t_36
 (19 3)  (1163 387)  (1163 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (14 4)  (1158 388)  (1158 388)  routing T_22_24.sp12_h_r_0 <X> T_22_24.lc_trk_g1_0
 (27 4)  (1171 388)  (1171 388)  routing T_22_24.lc_trk_g1_0 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 388)  (1173 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 388)  (1175 388)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 388)  (1176 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 388)  (1177 388)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 388)  (1178 388)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 388)  (1180 388)  LC_2 Logic Functioning bit
 (38 4)  (1182 388)  (1182 388)  LC_2 Logic Functioning bit
 (41 4)  (1185 388)  (1185 388)  LC_2 Logic Functioning bit
 (43 4)  (1187 388)  (1187 388)  LC_2 Logic Functioning bit
 (47 4)  (1191 388)  (1191 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (1147 389)  (1147 389)  routing T_22_24.sp12_h_l_23 <X> T_22_24.sp12_h_r_0
 (14 5)  (1158 389)  (1158 389)  routing T_22_24.sp12_h_r_0 <X> T_22_24.lc_trk_g1_0
 (15 5)  (1159 389)  (1159 389)  routing T_22_24.sp12_h_r_0 <X> T_22_24.lc_trk_g1_0
 (17 5)  (1161 389)  (1161 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (19 5)  (1163 389)  (1163 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (28 5)  (1172 389)  (1172 389)  routing T_22_24.lc_trk_g2_0 <X> T_22_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 389)  (1173 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 389)  (1175 389)  routing T_22_24.lc_trk_g3_6 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 389)  (1180 389)  LC_2 Logic Functioning bit
 (38 5)  (1182 389)  (1182 389)  LC_2 Logic Functioning bit
 (40 5)  (1184 389)  (1184 389)  LC_2 Logic Functioning bit
 (42 5)  (1186 389)  (1186 389)  LC_2 Logic Functioning bit
 (13 7)  (1157 391)  (1157 391)  routing T_22_24.sp4_v_b_0 <X> T_22_24.sp4_h_l_40
 (14 9)  (1158 393)  (1158 393)  routing T_22_24.sp4_r_v_b_32 <X> T_22_24.lc_trk_g2_0
 (17 9)  (1161 393)  (1161 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (25 14)  (1169 398)  (1169 398)  routing T_22_24.sp4_v_b_38 <X> T_22_24.lc_trk_g3_6
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1166 399)  (1166 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1167 399)  (1167 399)  routing T_22_24.sp4_v_b_38 <X> T_22_24.lc_trk_g3_6
 (25 15)  (1169 399)  (1169 399)  routing T_22_24.sp4_v_b_38 <X> T_22_24.lc_trk_g3_6


LogicTile_23_24

 (28 4)  (1226 388)  (1226 388)  routing T_23_24.lc_trk_g2_1 <X> T_23_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 388)  (1227 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 388)  (1230 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 388)  (1231 388)  routing T_23_24.lc_trk_g2_3 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (41 4)  (1239 388)  (1239 388)  LC_2 Logic Functioning bit
 (43 4)  (1241 388)  (1241 388)  LC_2 Logic Functioning bit
 (31 5)  (1229 389)  (1229 389)  routing T_23_24.lc_trk_g2_3 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (41 5)  (1239 389)  (1239 389)  LC_2 Logic Functioning bit
 (43 5)  (1241 389)  (1241 389)  LC_2 Logic Functioning bit
 (51 5)  (1249 389)  (1249 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 8)  (1215 392)  (1215 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1220 392)  (1220 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1221 392)  (1221 392)  routing T_23_24.sp12_v_b_11 <X> T_23_24.lc_trk_g2_3
 (3 9)  (1201 393)  (1201 393)  routing T_23_24.sp12_h_l_22 <X> T_23_24.sp12_v_b_1
 (18 9)  (1216 393)  (1216 393)  routing T_23_24.sp4_r_v_b_33 <X> T_23_24.lc_trk_g2_1
 (12 10)  (1210 394)  (1210 394)  routing T_23_24.sp4_v_b_8 <X> T_23_24.sp4_h_l_45
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (6 6)  (1258 390)  (1258 390)  routing T_24_24.sp4_h_l_47 <X> T_24_24.sp4_v_t_38
 (6 8)  (1258 392)  (1258 392)  routing T_24_24.sp4_h_r_1 <X> T_24_24.sp4_v_b_6
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (0 0)  (1306 384)  (1306 384)  Negative Clock bit

 (4 0)  (1310 384)  (1310 384)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_v_b_0
 (6 0)  (1312 384)  (1312 384)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_v_b_0
 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (1327 384)  (1327 384)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g0_3
 (22 0)  (1328 384)  (1328 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1329 384)  (1329 384)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g0_3
 (21 1)  (1327 385)  (1327 385)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g0_3
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 386)  (1322 386)  routing T_25_24.sp4_v_b_13 <X> T_25_24.lc_trk_g0_5
 (17 2)  (1323 386)  (1323 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 386)  (1324 386)  routing T_25_24.sp4_v_b_13 <X> T_25_24.lc_trk_g0_5
 (5 3)  (1311 387)  (1311 387)  routing T_25_24.sp4_h_l_37 <X> T_25_24.sp4_v_t_37
 (18 3)  (1324 387)  (1324 387)  routing T_25_24.sp4_v_b_13 <X> T_25_24.lc_trk_g0_5
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (29 4)  (1335 388)  (1335 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (38 4)  (1344 388)  (1344 388)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (30 5)  (1336 389)  (1336 389)  routing T_25_24.lc_trk_g0_3 <X> T_25_24.wire_bram/ram/WDATA_5
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (15 11)  (1321 395)  (1321 395)  routing T_25_24.sp4_v_t_33 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp4_v_t_33 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 12)  (1335 396)  (1335 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 396)  (1336 396)  routing T_25_24.lc_trk_g0_5 <X> T_25_24.wire_bram/ram/WDATA_1
 (36 13)  (1342 397)  (1342 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_23

 (5 1)  (401 369)  (401 369)  routing T_8_23.sp4_h_r_0 <X> T_8_23.sp4_v_b_0


LogicTile_9_23

 (3 0)  (441 368)  (441 368)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_v_b_0
 (3 1)  (441 369)  (441 369)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_v_b_0


LogicTile_10_23

 (25 2)  (517 370)  (517 370)  routing T_10_23.bnr_op_6 <X> T_10_23.lc_trk_g0_6
 (22 3)  (514 371)  (514 371)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 371)  (517 371)  routing T_10_23.bnr_op_6 <X> T_10_23.lc_trk_g0_6
 (15 4)  (507 372)  (507 372)  routing T_10_23.bot_op_1 <X> T_10_23.lc_trk_g1_1
 (17 4)  (509 372)  (509 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 372)  (516 372)  routing T_10_23.bot_op_3 <X> T_10_23.lc_trk_g1_3
 (25 4)  (517 372)  (517 372)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (27 4)  (519 372)  (519 372)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 372)  (522 372)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (40 4)  (532 372)  (532 372)  LC_2 Logic Functioning bit
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 373)  (515 373)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (24 5)  (516 373)  (516 373)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (25 5)  (517 373)  (517 373)  routing T_10_23.sp4_h_l_7 <X> T_10_23.lc_trk_g1_2
 (27 5)  (519 373)  (519 373)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 373)  (523 373)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 373)  (524 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 373)  (526 373)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.input_2_2
 (35 5)  (527 373)  (527 373)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.input_2_2
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (37 5)  (529 373)  (529 373)  LC_2 Logic Functioning bit
 (41 5)  (533 373)  (533 373)  LC_2 Logic Functioning bit
 (43 5)  (535 373)  (535 373)  LC_2 Logic Functioning bit
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (39 6)  (531 374)  (531 374)  LC_3 Logic Functioning bit
 (40 6)  (532 374)  (532 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (50 6)  (542 374)  (542 374)  Cascade bit: LH_LC03_inmux02_5

 (31 7)  (523 375)  (523 375)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 375)  (528 375)  LC_3 Logic Functioning bit
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (38 7)  (530 375)  (530 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (40 7)  (532 375)  (532 375)  LC_3 Logic Functioning bit
 (41 7)  (533 375)  (533 375)  LC_3 Logic Functioning bit
 (8 13)  (500 381)  (500 381)  routing T_10_23.sp4_h_r_10 <X> T_10_23.sp4_v_b_10
 (17 15)  (509 383)  (509 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_23

 (27 0)  (573 368)  (573 368)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 368)  (579 368)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (43 0)  (589 368)  (589 368)  LC_0 Logic Functioning bit
 (48 0)  (594 368)  (594 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (560 369)  (560 369)  routing T_11_23.sp4_r_v_b_35 <X> T_11_23.lc_trk_g0_0
 (17 1)  (563 369)  (563 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (41 1)  (587 369)  (587 369)  LC_0 Logic Functioning bit
 (43 1)  (589 369)  (589 369)  LC_0 Logic Functioning bit
 (48 1)  (594 369)  (594 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (599 369)  (599 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (11 2)  (557 370)  (557 370)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_v_t_39
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 370)  (579 370)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 370)  (583 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (47 2)  (593 370)  (593 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (1 3)  (547 371)  (547 371)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (12 3)  (558 371)  (558 371)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_v_t_39
 (15 3)  (561 371)  (561 371)  routing T_11_23.sp4_v_t_9 <X> T_11_23.lc_trk_g0_4
 (16 3)  (562 371)  (562 371)  routing T_11_23.sp4_v_t_9 <X> T_11_23.lc_trk_g0_4
 (17 3)  (563 371)  (563 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 371)  (570 371)  routing T_11_23.bot_op_6 <X> T_11_23.lc_trk_g0_6
 (27 3)  (573 371)  (573 371)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 371)  (574 371)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 371)  (577 371)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (14 7)  (560 375)  (560 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (15 7)  (561 375)  (561 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (16 7)  (562 375)  (562 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 375)  (570 375)  routing T_11_23.bot_op_6 <X> T_11_23.lc_trk_g1_6
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 376)  (564 376)  routing T_11_23.bnl_op_1 <X> T_11_23.lc_trk_g2_1
 (21 8)  (567 376)  (567 376)  routing T_11_23.bnl_op_3 <X> T_11_23.lc_trk_g2_3
 (22 8)  (568 376)  (568 376)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (572 376)  (572 376)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (18 9)  (564 377)  (564 377)  routing T_11_23.bnl_op_1 <X> T_11_23.lc_trk_g2_1
 (21 9)  (567 377)  (567 377)  routing T_11_23.bnl_op_3 <X> T_11_23.lc_trk_g2_3
 (26 9)  (572 377)  (572 377)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 377)  (576 377)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 377)  (578 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (26 10)  (572 378)  (572 378)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 378)  (576 378)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 378)  (577 378)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 378)  (579 378)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (38 10)  (584 378)  (584 378)  LC_5 Logic Functioning bit
 (39 10)  (585 378)  (585 378)  LC_5 Logic Functioning bit
 (40 10)  (586 378)  (586 378)  LC_5 Logic Functioning bit
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (42 10)  (588 378)  (588 378)  LC_5 Logic Functioning bit
 (43 10)  (589 378)  (589 378)  LC_5 Logic Functioning bit
 (26 11)  (572 379)  (572 379)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 379)  (573 379)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 379)  (577 379)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 379)  (578 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 379)  (579 379)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.input_2_5
 (37 11)  (583 379)  (583 379)  LC_5 Logic Functioning bit
 (39 11)  (585 379)  (585 379)  LC_5 Logic Functioning bit
 (40 11)  (586 379)  (586 379)  LC_5 Logic Functioning bit
 (42 11)  (588 379)  (588 379)  LC_5 Logic Functioning bit
 (43 11)  (589 379)  (589 379)  LC_5 Logic Functioning bit
 (22 12)  (568 380)  (568 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 380)  (569 380)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g3_3
 (24 12)  (570 380)  (570 380)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g3_3
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 380)  (579 380)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (37 12)  (583 380)  (583 380)  LC_6 Logic Functioning bit
 (40 12)  (586 380)  (586 380)  LC_6 Logic Functioning bit
 (41 12)  (587 380)  (587 380)  LC_6 Logic Functioning bit
 (42 12)  (588 380)  (588 380)  LC_6 Logic Functioning bit
 (43 12)  (589 380)  (589 380)  LC_6 Logic Functioning bit
 (50 12)  (596 380)  (596 380)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (597 380)  (597 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (561 381)  (561 381)  routing T_11_23.sp4_v_t_29 <X> T_11_23.lc_trk_g3_0
 (16 13)  (562 381)  (562 381)  routing T_11_23.sp4_v_t_29 <X> T_11_23.lc_trk_g3_0
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (567 381)  (567 381)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g3_3
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 381)  (569 381)  routing T_11_23.sp4_v_b_42 <X> T_11_23.lc_trk_g3_2
 (24 13)  (570 381)  (570 381)  routing T_11_23.sp4_v_b_42 <X> T_11_23.lc_trk_g3_2
 (31 13)  (577 381)  (577 381)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (40 13)  (586 381)  (586 381)  LC_6 Logic Functioning bit
 (41 13)  (587 381)  (587 381)  LC_6 Logic Functioning bit
 (42 13)  (588 381)  (588 381)  LC_6 Logic Functioning bit
 (43 13)  (589 381)  (589 381)  LC_6 Logic Functioning bit
 (22 14)  (568 382)  (568 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 382)  (569 382)  routing T_11_23.sp4_h_r_31 <X> T_11_23.lc_trk_g3_7
 (24 14)  (570 382)  (570 382)  routing T_11_23.sp4_h_r_31 <X> T_11_23.lc_trk_g3_7
 (21 15)  (567 383)  (567 383)  routing T_11_23.sp4_h_r_31 <X> T_11_23.lc_trk_g3_7


LogicTile_12_23

 (3 0)  (603 368)  (603 368)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (11 0)  (611 368)  (611 368)  routing T_12_23.sp4_v_t_46 <X> T_12_23.sp4_v_b_2
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (42 0)  (642 368)  (642 368)  LC_0 Logic Functioning bit
 (44 0)  (644 368)  (644 368)  LC_0 Logic Functioning bit
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (3 1)  (603 369)  (603 369)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (12 1)  (612 369)  (612 369)  routing T_12_23.sp4_v_t_46 <X> T_12_23.sp4_v_b_2
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (42 1)  (642 369)  (642 369)  LC_0 Logic Functioning bit
 (50 1)  (650 369)  (650 369)  Carry_In_Mux bit 

 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 370)  (627 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 370)  (628 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (39 2)  (639 370)  (639 370)  LC_1 Logic Functioning bit
 (41 2)  (641 370)  (641 370)  LC_1 Logic Functioning bit
 (42 2)  (642 370)  (642 370)  LC_1 Logic Functioning bit
 (44 2)  (644 370)  (644 370)  LC_1 Logic Functioning bit
 (45 2)  (645 370)  (645 370)  LC_1 Logic Functioning bit
 (6 3)  (606 371)  (606 371)  routing T_12_23.sp4_h_r_0 <X> T_12_23.sp4_h_l_37
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (41 3)  (641 371)  (641 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (0 4)  (600 372)  (600 372)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (601 372)  (601 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (10 4)  (610 372)  (610 372)  routing T_12_23.sp4_v_t_46 <X> T_12_23.sp4_h_r_4
 (21 4)  (621 372)  (621 372)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 372)  (625 372)  routing T_12_23.wire_logic_cluster/lc_2/out <X> T_12_23.lc_trk_g1_2
 (27 4)  (627 372)  (627 372)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 372)  (636 372)  LC_2 Logic Functioning bit
 (39 4)  (639 372)  (639 372)  LC_2 Logic Functioning bit
 (41 4)  (641 372)  (641 372)  LC_2 Logic Functioning bit
 (42 4)  (642 372)  (642 372)  LC_2 Logic Functioning bit
 (44 4)  (644 372)  (644 372)  LC_2 Logic Functioning bit
 (45 4)  (645 372)  (645 372)  LC_2 Logic Functioning bit
 (1 5)  (601 373)  (601 373)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (10 5)  (610 373)  (610 373)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_b_4
 (22 5)  (622 373)  (622 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (39 5)  (639 373)  (639 373)  LC_2 Logic Functioning bit
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (42 5)  (642 373)  (642 373)  LC_2 Logic Functioning bit
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 374)  (618 374)  routing T_12_23.wire_logic_cluster/lc_5/out <X> T_12_23.lc_trk_g1_5
 (21 6)  (621 374)  (621 374)  routing T_12_23.wire_logic_cluster/lc_7/out <X> T_12_23.lc_trk_g1_7
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 374)  (625 374)  routing T_12_23.wire_logic_cluster/lc_6/out <X> T_12_23.lc_trk_g1_6
 (27 6)  (627 374)  (627 374)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (39 6)  (639 374)  (639 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (42 6)  (642 374)  (642 374)  LC_3 Logic Functioning bit
 (44 6)  (644 374)  (644 374)  LC_3 Logic Functioning bit
 (45 6)  (645 374)  (645 374)  LC_3 Logic Functioning bit
 (22 7)  (622 375)  (622 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 375)  (630 375)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (42 7)  (642 375)  (642 375)  LC_3 Logic Functioning bit
 (6 8)  (606 376)  (606 376)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_v_b_6
 (27 8)  (627 376)  (627 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 376)  (628 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (39 8)  (639 376)  (639 376)  LC_4 Logic Functioning bit
 (41 8)  (641 376)  (641 376)  LC_4 Logic Functioning bit
 (42 8)  (642 376)  (642 376)  LC_4 Logic Functioning bit
 (44 8)  (644 376)  (644 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (5 9)  (605 377)  (605 377)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_v_b_6
 (13 9)  (613 377)  (613 377)  routing T_12_23.sp4_v_t_38 <X> T_12_23.sp4_h_r_8
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 377)  (623 377)  routing T_12_23.sp4_h_l_15 <X> T_12_23.lc_trk_g2_2
 (24 9)  (624 377)  (624 377)  routing T_12_23.sp4_h_l_15 <X> T_12_23.lc_trk_g2_2
 (25 9)  (625 377)  (625 377)  routing T_12_23.sp4_h_l_15 <X> T_12_23.lc_trk_g2_2
 (36 9)  (636 377)  (636 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (41 9)  (641 377)  (641 377)  LC_4 Logic Functioning bit
 (42 9)  (642 377)  (642 377)  LC_4 Logic Functioning bit
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (42 10)  (642 378)  (642 378)  LC_5 Logic Functioning bit
 (44 10)  (644 378)  (644 378)  LC_5 Logic Functioning bit
 (45 10)  (645 378)  (645 378)  LC_5 Logic Functioning bit
 (14 11)  (614 379)  (614 379)  routing T_12_23.sp4_h_l_17 <X> T_12_23.lc_trk_g2_4
 (15 11)  (615 379)  (615 379)  routing T_12_23.sp4_h_l_17 <X> T_12_23.lc_trk_g2_4
 (16 11)  (616 379)  (616 379)  routing T_12_23.sp4_h_l_17 <X> T_12_23.lc_trk_g2_4
 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (39 11)  (639 379)  (639 379)  LC_5 Logic Functioning bit
 (41 11)  (641 379)  (641 379)  LC_5 Logic Functioning bit
 (42 11)  (642 379)  (642 379)  LC_5 Logic Functioning bit
 (5 12)  (605 380)  (605 380)  routing T_12_23.sp4_v_t_44 <X> T_12_23.sp4_h_r_9
 (14 12)  (614 380)  (614 380)  routing T_12_23.wire_logic_cluster/lc_0/out <X> T_12_23.lc_trk_g3_0
 (17 12)  (617 380)  (617 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 380)  (618 380)  routing T_12_23.wire_logic_cluster/lc_1/out <X> T_12_23.lc_trk_g3_1
 (27 12)  (627 380)  (627 380)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 380)  (630 380)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (39 12)  (639 380)  (639 380)  LC_6 Logic Functioning bit
 (41 12)  (641 380)  (641 380)  LC_6 Logic Functioning bit
 (42 12)  (642 380)  (642 380)  LC_6 Logic Functioning bit
 (44 12)  (644 380)  (644 380)  LC_6 Logic Functioning bit
 (45 12)  (645 380)  (645 380)  LC_6 Logic Functioning bit
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 381)  (630 381)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (39 13)  (639 381)  (639 381)  LC_6 Logic Functioning bit
 (41 13)  (641 381)  (641 381)  LC_6 Logic Functioning bit
 (42 13)  (642 381)  (642 381)  LC_6 Logic Functioning bit
 (0 14)  (600 382)  (600 382)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 382)  (601 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 382)  (614 382)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g3_4
 (27 14)  (627 382)  (627 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (39 14)  (639 382)  (639 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (42 14)  (642 382)  (642 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (1 15)  (601 383)  (601 383)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (39 15)  (639 383)  (639 383)  LC_7 Logic Functioning bit
 (41 15)  (641 383)  (641 383)  LC_7 Logic Functioning bit
 (42 15)  (642 383)  (642 383)  LC_7 Logic Functioning bit
 (53 15)  (653 383)  (653 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_23

 (15 0)  (669 368)  (669 368)  routing T_13_23.bot_op_1 <X> T_13_23.lc_trk_g0_1
 (17 0)  (671 368)  (671 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (675 368)  (675 368)  routing T_13_23.lft_op_3 <X> T_13_23.lc_trk_g0_3
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 368)  (678 368)  routing T_13_23.lft_op_3 <X> T_13_23.lc_trk_g0_3
 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 368)  (685 368)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 368)  (689 368)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.input_2_0
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (40 0)  (694 368)  (694 368)  LC_0 Logic Functioning bit
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (15 1)  (669 369)  (669 369)  routing T_13_23.bot_op_0 <X> T_13_23.lc_trk_g0_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 369)  (678 369)  routing T_13_23.bot_op_2 <X> T_13_23.lc_trk_g0_2
 (26 1)  (680 369)  (680 369)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 369)  (682 369)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 369)  (684 369)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 369)  (689 369)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.input_2_0
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (40 1)  (694 369)  (694 369)  LC_0 Logic Functioning bit
 (41 1)  (695 369)  (695 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (43 1)  (697 369)  (697 369)  LC_0 Logic Functioning bit
 (14 2)  (668 370)  (668 370)  routing T_13_23.lft_op_4 <X> T_13_23.lc_trk_g0_4
 (15 2)  (669 370)  (669 370)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g0_5
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 370)  (678 370)  routing T_13_23.bot_op_7 <X> T_13_23.lc_trk_g0_7
 (31 2)  (685 370)  (685 370)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (37 2)  (691 370)  (691 370)  LC_1 Logic Functioning bit
 (40 2)  (694 370)  (694 370)  LC_1 Logic Functioning bit
 (41 2)  (695 370)  (695 370)  LC_1 Logic Functioning bit
 (42 2)  (696 370)  (696 370)  LC_1 Logic Functioning bit
 (43 2)  (697 370)  (697 370)  LC_1 Logic Functioning bit
 (50 2)  (704 370)  (704 370)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 371)  (669 371)  routing T_13_23.lft_op_4 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (672 371)  (672 371)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g0_5
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 371)  (679 371)  routing T_13_23.sp4_r_v_b_30 <X> T_13_23.lc_trk_g0_6
 (31 3)  (685 371)  (685 371)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (40 3)  (694 371)  (694 371)  LC_1 Logic Functioning bit
 (41 3)  (695 371)  (695 371)  LC_1 Logic Functioning bit
 (42 3)  (696 371)  (696 371)  LC_1 Logic Functioning bit
 (43 3)  (697 371)  (697 371)  LC_1 Logic Functioning bit
 (48 3)  (702 371)  (702 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (669 372)  (669 372)  routing T_13_23.lft_op_1 <X> T_13_23.lc_trk_g1_1
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 372)  (672 372)  routing T_13_23.lft_op_1 <X> T_13_23.lc_trk_g1_1
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 372)  (678 372)  routing T_13_23.bot_op_3 <X> T_13_23.lc_trk_g1_3
 (25 4)  (679 372)  (679 372)  routing T_13_23.lft_op_2 <X> T_13_23.lc_trk_g1_2
 (14 5)  (668 373)  (668 373)  routing T_13_23.top_op_0 <X> T_13_23.lc_trk_g1_0
 (15 5)  (669 373)  (669 373)  routing T_13_23.top_op_0 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.lft_op_2 <X> T_13_23.lc_trk_g1_2
 (5 6)  (659 374)  (659 374)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_38
 (15 6)  (669 374)  (669 374)  routing T_13_23.lft_op_5 <X> T_13_23.lc_trk_g1_5
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 374)  (672 374)  routing T_13_23.lft_op_5 <X> T_13_23.lc_trk_g1_5
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 374)  (684 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (4 7)  (658 375)  (658 375)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_38
 (6 7)  (660 375)  (660 375)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_38
 (15 7)  (669 375)  (669 375)  routing T_13_23.bot_op_4 <X> T_13_23.lc_trk_g1_4
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (675 375)  (675 375)  routing T_13_23.sp4_r_v_b_31 <X> T_13_23.lc_trk_g1_7
 (22 7)  (676 375)  (676 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 375)  (678 375)  routing T_13_23.bot_op_6 <X> T_13_23.lc_trk_g1_6
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 375)  (689 375)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.input_2_3
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (6 8)  (660 376)  (660 376)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_b_6
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 376)  (678 376)  routing T_13_23.tnl_op_3 <X> T_13_23.lc_trk_g2_3
 (25 8)  (679 376)  (679 376)  routing T_13_23.sp4_v_b_26 <X> T_13_23.lc_trk_g2_2
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (50 8)  (704 376)  (704 376)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (675 377)  (675 377)  routing T_13_23.tnl_op_3 <X> T_13_23.lc_trk_g2_3
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 377)  (677 377)  routing T_13_23.sp4_v_b_26 <X> T_13_23.lc_trk_g2_2
 (27 9)  (681 377)  (681 377)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 377)  (684 377)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (8 10)  (662 378)  (662 378)  routing T_13_23.sp4_v_t_42 <X> T_13_23.sp4_h_l_42
 (9 10)  (663 378)  (663 378)  routing T_13_23.sp4_v_t_42 <X> T_13_23.sp4_h_l_42
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 378)  (677 378)  routing T_13_23.sp4_v_b_47 <X> T_13_23.lc_trk_g2_7
 (24 10)  (678 378)  (678 378)  routing T_13_23.sp4_v_b_47 <X> T_13_23.lc_trk_g2_7
 (26 10)  (680 378)  (680 378)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 378)  (681 378)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (37 10)  (691 378)  (691 378)  LC_5 Logic Functioning bit
 (38 10)  (692 378)  (692 378)  LC_5 Logic Functioning bit
 (39 10)  (693 378)  (693 378)  LC_5 Logic Functioning bit
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (42 10)  (696 378)  (696 378)  LC_5 Logic Functioning bit
 (43 10)  (697 378)  (697 378)  LC_5 Logic Functioning bit
 (27 11)  (681 379)  (681 379)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 379)  (684 379)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 379)  (685 379)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 379)  (690 379)  LC_5 Logic Functioning bit
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (38 11)  (692 379)  (692 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (40 11)  (694 379)  (694 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (42 11)  (696 379)  (696 379)  LC_5 Logic Functioning bit
 (43 11)  (697 379)  (697 379)  LC_5 Logic Functioning bit
 (2 12)  (656 380)  (656 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 380)  (684 380)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (37 12)  (691 380)  (691 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (41 12)  (695 380)  (695 380)  LC_6 Logic Functioning bit
 (42 12)  (696 380)  (696 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (46 12)  (700 380)  (700 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (704 380)  (704 380)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 381)  (684 381)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 381)  (685 381)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (40 13)  (694 381)  (694 381)  LC_6 Logic Functioning bit
 (41 13)  (695 381)  (695 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (43 13)  (697 381)  (697 381)  LC_6 Logic Functioning bit


LogicTile_14_23

 (0 0)  (708 368)  (708 368)  Negative Clock bit

 (11 0)  (719 368)  (719 368)  routing T_14_23.sp4_h_r_9 <X> T_14_23.sp4_v_b_2
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 368)  (726 368)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g0_1
 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 368)  (736 368)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 368)  (739 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 368)  (741 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (40 0)  (748 368)  (748 368)  LC_0 Logic Functioning bit
 (42 0)  (750 368)  (750 368)  LC_0 Logic Functioning bit
 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (734 369)  (734 369)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 369)  (735 369)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 369)  (738 369)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 369)  (743 369)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.input_2_0
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (41 1)  (749 369)  (749 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (43 1)  (751 369)  (751 369)  LC_0 Logic Functioning bit
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 370)  (720 370)  routing T_14_23.sp4_v_t_45 <X> T_14_23.sp4_h_l_39
 (14 2)  (722 370)  (722 370)  routing T_14_23.bnr_op_4 <X> T_14_23.lc_trk_g0_4
 (26 2)  (734 370)  (734 370)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 370)  (736 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (38 2)  (746 370)  (746 370)  LC_1 Logic Functioning bit
 (40 2)  (748 370)  (748 370)  LC_1 Logic Functioning bit
 (42 2)  (750 370)  (750 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (50 2)  (758 370)  (758 370)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (719 371)  (719 371)  routing T_14_23.sp4_v_t_45 <X> T_14_23.sp4_h_l_39
 (13 3)  (721 371)  (721 371)  routing T_14_23.sp4_v_t_45 <X> T_14_23.sp4_h_l_39
 (14 3)  (722 371)  (722 371)  routing T_14_23.bnr_op_4 <X> T_14_23.lc_trk_g0_4
 (17 3)  (725 371)  (725 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (735 371)  (735 371)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 371)  (736 371)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 371)  (739 371)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (38 3)  (746 371)  (746 371)  LC_1 Logic Functioning bit
 (45 3)  (753 371)  (753 371)  LC_1 Logic Functioning bit
 (51 3)  (759 371)  (759 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (708 372)  (708 372)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 4)  (709 372)  (709 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (714 372)  (714 372)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_b_3
 (14 4)  (722 372)  (722 372)  routing T_14_23.bnr_op_0 <X> T_14_23.lc_trk_g1_0
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 372)  (732 372)  routing T_14_23.top_op_3 <X> T_14_23.lc_trk_g1_3
 (27 4)  (735 372)  (735 372)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 372)  (736 372)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 372)  (743 372)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_2
 (37 4)  (745 372)  (745 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (41 4)  (749 372)  (749 372)  LC_2 Logic Functioning bit
 (42 4)  (750 372)  (750 372)  LC_2 Logic Functioning bit
 (43 4)  (751 372)  (751 372)  LC_2 Logic Functioning bit
 (0 5)  (708 373)  (708 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 5)  (709 373)  (709 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (14 5)  (722 373)  (722 373)  routing T_14_23.bnr_op_0 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (729 373)  (729 373)  routing T_14_23.top_op_3 <X> T_14_23.lc_trk_g1_3
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 373)  (740 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 373)  (741 373)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_2
 (34 5)  (742 373)  (742 373)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_2
 (35 5)  (743 373)  (743 373)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_2
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (42 5)  (750 373)  (750 373)  LC_2 Logic Functioning bit
 (43 5)  (751 373)  (751 373)  LC_2 Logic Functioning bit
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 374)  (732 374)  routing T_14_23.top_op_7 <X> T_14_23.lc_trk_g1_7
 (8 7)  (716 375)  (716 375)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_t_41
 (9 7)  (717 375)  (717 375)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_t_41
 (10 7)  (718 375)  (718 375)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_t_41
 (15 7)  (723 375)  (723 375)  routing T_14_23.bot_op_4 <X> T_14_23.lc_trk_g1_4
 (17 7)  (725 375)  (725 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (729 375)  (729 375)  routing T_14_23.top_op_7 <X> T_14_23.lc_trk_g1_7
 (6 8)  (714 376)  (714 376)  routing T_14_23.sp4_h_r_1 <X> T_14_23.sp4_v_b_6
 (25 8)  (733 376)  (733 376)  routing T_14_23.wire_logic_cluster/lc_2/out <X> T_14_23.lc_trk_g2_2
 (27 8)  (735 376)  (735 376)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 376)  (738 376)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 376)  (742 376)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 376)  (743 376)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (46 8)  (754 376)  (754 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (755 376)  (755 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 376)  (759 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (735 377)  (735 377)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 377)  (736 377)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 377)  (740 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 377)  (741 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (34 9)  (742 377)  (742 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (35 9)  (743 377)  (743 377)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_4
 (37 9)  (745 377)  (745 377)  LC_4 Logic Functioning bit
 (21 10)  (729 378)  (729 378)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g2_7
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 378)  (734 378)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 378)  (736 378)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 378)  (738 378)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 378)  (741 378)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 378)  (743 378)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_5
 (39 10)  (747 378)  (747 378)  LC_5 Logic Functioning bit
 (40 10)  (748 378)  (748 378)  LC_5 Logic Functioning bit
 (42 10)  (750 378)  (750 378)  LC_5 Logic Functioning bit
 (46 10)  (754 378)  (754 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (735 379)  (735 379)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 379)  (738 379)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 379)  (741 379)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_5
 (34 11)  (742 379)  (742 379)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_5
 (53 11)  (761 379)  (761 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (711 380)  (711 380)  routing T_14_23.sp12_v_b_1 <X> T_14_23.sp12_h_r_1
 (14 12)  (722 380)  (722 380)  routing T_14_23.rgt_op_0 <X> T_14_23.lc_trk_g3_0
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g3_1
 (21 12)  (729 380)  (729 380)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 380)  (731 380)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (25 12)  (733 380)  (733 380)  routing T_14_23.rgt_op_2 <X> T_14_23.lc_trk_g3_2
 (27 12)  (735 380)  (735 380)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 380)  (736 380)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 380)  (738 380)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 380)  (739 380)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 380)  (742 380)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 380)  (743 380)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (40 12)  (748 380)  (748 380)  LC_6 Logic Functioning bit
 (3 13)  (711 381)  (711 381)  routing T_14_23.sp12_v_b_1 <X> T_14_23.sp12_h_r_1
 (8 13)  (716 381)  (716 381)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_b_10
 (15 13)  (723 381)  (723 381)  routing T_14_23.rgt_op_0 <X> T_14_23.lc_trk_g3_0
 (17 13)  (725 381)  (725 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (729 381)  (729 381)  routing T_14_23.sp4_h_r_43 <X> T_14_23.lc_trk_g3_3
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 381)  (732 381)  routing T_14_23.rgt_op_2 <X> T_14_23.lc_trk_g3_2
 (27 13)  (735 381)  (735 381)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 381)  (736 381)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 381)  (740 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 381)  (741 381)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (34 13)  (742 381)  (742 381)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (35 13)  (743 381)  (743 381)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (40 13)  (748 381)  (748 381)  LC_6 Logic Functioning bit
 (42 13)  (750 381)  (750 381)  LC_6 Logic Functioning bit
 (46 13)  (754 381)  (754 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (761 381)  (761 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 382)  (708 382)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 382)  (716 382)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_h_l_47
 (11 14)  (719 382)  (719 382)  routing T_14_23.sp4_h_r_5 <X> T_14_23.sp4_v_t_46
 (13 14)  (721 382)  (721 382)  routing T_14_23.sp4_h_r_5 <X> T_14_23.sp4_v_t_46
 (16 14)  (724 382)  (724 382)  routing T_14_23.sp4_v_t_16 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 382)  (726 382)  routing T_14_23.sp4_v_t_16 <X> T_14_23.lc_trk_g3_5
 (21 14)  (729 382)  (729 382)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g3_7
 (22 14)  (730 382)  (730 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 382)  (738 382)  routing T_14_23.lc_trk_g0_4 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 382)  (739 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (41 14)  (749 382)  (749 382)  LC_7 Logic Functioning bit
 (42 14)  (750 382)  (750 382)  LC_7 Logic Functioning bit
 (43 14)  (751 382)  (751 382)  LC_7 Logic Functioning bit
 (45 14)  (753 382)  (753 382)  LC_7 Logic Functioning bit
 (46 14)  (754 382)  (754 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (708 383)  (708 383)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 383)  (709 383)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (9 15)  (717 383)  (717 383)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_v_t_47
 (10 15)  (718 383)  (718 383)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_v_t_47
 (12 15)  (720 383)  (720 383)  routing T_14_23.sp4_h_r_5 <X> T_14_23.sp4_v_t_46
 (14 15)  (722 383)  (722 383)  routing T_14_23.sp4_r_v_b_44 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 383)  (741 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (35 15)  (743 383)  (743 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (38 15)  (746 383)  (746 383)  LC_7 Logic Functioning bit
 (41 15)  (749 383)  (749 383)  LC_7 Logic Functioning bit
 (43 15)  (751 383)  (751 383)  LC_7 Logic Functioning bit
 (45 15)  (753 383)  (753 383)  LC_7 Logic Functioning bit
 (48 15)  (756 383)  (756 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (761 383)  (761 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_23

 (9 0)  (771 368)  (771 368)  routing T_15_23.sp4_v_t_36 <X> T_15_23.sp4_h_r_1
 (15 0)  (777 368)  (777 368)  routing T_15_23.bot_op_1 <X> T_15_23.lc_trk_g0_1
 (17 0)  (779 368)  (779 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (783 368)  (783 368)  routing T_15_23.wire_logic_cluster/lc_3/out <X> T_15_23.lc_trk_g0_3
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 368)  (788 368)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (803 368)  (803 368)  LC_0 Logic Functioning bit
 (43 0)  (805 368)  (805 368)  LC_0 Logic Functioning bit
 (14 1)  (776 369)  (776 369)  routing T_15_23.top_op_0 <X> T_15_23.lc_trk_g0_0
 (15 1)  (777 369)  (777 369)  routing T_15_23.top_op_0 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (40 1)  (802 369)  (802 369)  LC_0 Logic Functioning bit
 (42 1)  (804 369)  (804 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (775 370)  (775 370)  routing T_15_23.sp4_h_r_2 <X> T_15_23.sp4_v_t_39
 (14 2)  (776 370)  (776 370)  routing T_15_23.bnr_op_4 <X> T_15_23.lc_trk_g0_4
 (15 2)  (777 370)  (777 370)  routing T_15_23.sp4_v_b_21 <X> T_15_23.lc_trk_g0_5
 (16 2)  (778 370)  (778 370)  routing T_15_23.sp4_v_b_21 <X> T_15_23.lc_trk_g0_5
 (17 2)  (779 370)  (779 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (789 370)  (789 370)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 370)  (795 370)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (42 2)  (804 370)  (804 370)  LC_1 Logic Functioning bit
 (43 2)  (805 370)  (805 370)  LC_1 Logic Functioning bit
 (3 3)  (765 371)  (765 371)  routing T_15_23.sp12_v_b_0 <X> T_15_23.sp12_h_l_23
 (12 3)  (774 371)  (774 371)  routing T_15_23.sp4_h_r_2 <X> T_15_23.sp4_v_t_39
 (14 3)  (776 371)  (776 371)  routing T_15_23.bnr_op_4 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (788 371)  (788 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 371)  (789 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 371)  (792 371)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 371)  (794 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (38 3)  (800 371)  (800 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (40 3)  (802 371)  (802 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (42 3)  (804 371)  (804 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (21 4)  (783 372)  (783 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 372)  (785 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 372)  (793 372)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 372)  (795 372)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 372)  (796 372)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 372)  (798 372)  LC_2 Logic Functioning bit
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (38 4)  (800 372)  (800 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (42 4)  (804 372)  (804 372)  LC_2 Logic Functioning bit
 (43 4)  (805 372)  (805 372)  LC_2 Logic Functioning bit
 (50 4)  (812 372)  (812 372)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 373)  (777 373)  routing T_15_23.sp4_v_t_5 <X> T_15_23.lc_trk_g1_0
 (16 5)  (778 373)  (778 373)  routing T_15_23.sp4_v_t_5 <X> T_15_23.lc_trk_g1_0
 (17 5)  (779 373)  (779 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 373)  (793 373)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 373)  (798 373)  LC_2 Logic Functioning bit
 (37 5)  (799 373)  (799 373)  LC_2 Logic Functioning bit
 (38 5)  (800 373)  (800 373)  LC_2 Logic Functioning bit
 (39 5)  (801 373)  (801 373)  LC_2 Logic Functioning bit
 (40 5)  (802 373)  (802 373)  LC_2 Logic Functioning bit
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (42 5)  (804 373)  (804 373)  LC_2 Logic Functioning bit
 (43 5)  (805 373)  (805 373)  LC_2 Logic Functioning bit
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (787 374)  (787 374)  routing T_15_23.bnr_op_6 <X> T_15_23.lc_trk_g1_6
 (27 6)  (789 374)  (789 374)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 374)  (790 374)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 374)  (792 374)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 374)  (795 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 374)  (797 374)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.input_2_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (37 6)  (799 374)  (799 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (41 6)  (803 374)  (803 374)  LC_3 Logic Functioning bit
 (43 6)  (805 374)  (805 374)  LC_3 Logic Functioning bit
 (45 6)  (807 374)  (807 374)  LC_3 Logic Functioning bit
 (18 7)  (780 375)  (780 375)  routing T_15_23.sp4_r_v_b_29 <X> T_15_23.lc_trk_g1_5
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 375)  (787 375)  routing T_15_23.bnr_op_6 <X> T_15_23.lc_trk_g1_6
 (26 7)  (788 375)  (788 375)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 375)  (794 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 375)  (795 375)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.input_2_3
 (34 7)  (796 375)  (796 375)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.input_2_3
 (37 7)  (799 375)  (799 375)  LC_3 Logic Functioning bit
 (39 7)  (801 375)  (801 375)  LC_3 Logic Functioning bit
 (42 7)  (804 375)  (804 375)  LC_3 Logic Functioning bit
 (2 8)  (764 376)  (764 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (774 376)  (774 376)  routing T_15_23.sp4_v_b_2 <X> T_15_23.sp4_h_r_8
 (14 8)  (776 376)  (776 376)  routing T_15_23.rgt_op_0 <X> T_15_23.lc_trk_g2_0
 (21 8)  (783 376)  (783 376)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g2_3
 (22 8)  (784 376)  (784 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 376)  (786 376)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g2_3
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 376)  (798 376)  LC_4 Logic Functioning bit
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (38 8)  (800 376)  (800 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (41 8)  (803 376)  (803 376)  LC_4 Logic Functioning bit
 (43 8)  (805 376)  (805 376)  LC_4 Logic Functioning bit
 (51 8)  (813 376)  (813 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (773 377)  (773 377)  routing T_15_23.sp4_v_b_2 <X> T_15_23.sp4_h_r_8
 (13 9)  (775 377)  (775 377)  routing T_15_23.sp4_v_b_2 <X> T_15_23.sp4_h_r_8
 (15 9)  (777 377)  (777 377)  routing T_15_23.rgt_op_0 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (31 9)  (793 377)  (793 377)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (37 9)  (799 377)  (799 377)  LC_4 Logic Functioning bit
 (38 9)  (800 377)  (800 377)  LC_4 Logic Functioning bit
 (39 9)  (801 377)  (801 377)  LC_4 Logic Functioning bit
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit
 (5 10)  (767 378)  (767 378)  routing T_15_23.sp4_v_t_37 <X> T_15_23.sp4_h_l_43
 (13 10)  (775 378)  (775 378)  routing T_15_23.sp4_h_r_8 <X> T_15_23.sp4_v_t_45
 (27 10)  (789 378)  (789 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 378)  (799 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (4 11)  (766 379)  (766 379)  routing T_15_23.sp4_v_t_37 <X> T_15_23.sp4_h_l_43
 (6 11)  (768 379)  (768 379)  routing T_15_23.sp4_v_t_37 <X> T_15_23.sp4_h_l_43
 (8 11)  (770 379)  (770 379)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_v_t_42
 (9 11)  (771 379)  (771 379)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_v_t_42
 (12 11)  (774 379)  (774 379)  routing T_15_23.sp4_h_r_8 <X> T_15_23.sp4_v_t_45
 (15 11)  (777 379)  (777 379)  routing T_15_23.sp4_v_t_33 <X> T_15_23.lc_trk_g2_4
 (16 11)  (778 379)  (778 379)  routing T_15_23.sp4_v_t_33 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 379)  (787 379)  routing T_15_23.sp4_r_v_b_38 <X> T_15_23.lc_trk_g2_6
 (37 11)  (799 379)  (799 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (41 11)  (803 379)  (803 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (6 12)  (768 380)  (768 380)  routing T_15_23.sp4_h_r_4 <X> T_15_23.sp4_v_b_9
 (15 12)  (777 380)  (777 380)  routing T_15_23.sp4_h_r_41 <X> T_15_23.lc_trk_g3_1
 (16 12)  (778 380)  (778 380)  routing T_15_23.sp4_h_r_41 <X> T_15_23.lc_trk_g3_1
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 380)  (780 380)  routing T_15_23.sp4_h_r_41 <X> T_15_23.lc_trk_g3_1
 (25 12)  (787 380)  (787 380)  routing T_15_23.rgt_op_2 <X> T_15_23.lc_trk_g3_2
 (26 12)  (788 380)  (788 380)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 380)  (790 380)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 380)  (796 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (37 12)  (799 380)  (799 380)  LC_6 Logic Functioning bit
 (38 12)  (800 380)  (800 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (42 12)  (804 380)  (804 380)  LC_6 Logic Functioning bit
 (43 12)  (805 380)  (805 380)  LC_6 Logic Functioning bit
 (50 12)  (812 380)  (812 380)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 381)  (780 381)  routing T_15_23.sp4_h_r_41 <X> T_15_23.lc_trk_g3_1
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 381)  (786 381)  routing T_15_23.rgt_op_2 <X> T_15_23.lc_trk_g3_2
 (26 13)  (788 381)  (788 381)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 381)  (792 381)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (37 13)  (799 381)  (799 381)  LC_6 Logic Functioning bit
 (38 13)  (800 381)  (800 381)  LC_6 Logic Functioning bit
 (39 13)  (801 381)  (801 381)  LC_6 Logic Functioning bit
 (40 13)  (802 381)  (802 381)  LC_6 Logic Functioning bit
 (41 13)  (803 381)  (803 381)  LC_6 Logic Functioning bit
 (42 13)  (804 381)  (804 381)  LC_6 Logic Functioning bit
 (43 13)  (805 381)  (805 381)  LC_6 Logic Functioning bit
 (14 14)  (776 382)  (776 382)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (15 14)  (777 382)  (777 382)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (16 14)  (778 382)  (778 382)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (25 14)  (787 382)  (787 382)  routing T_15_23.wire_logic_cluster/lc_6/out <X> T_15_23.lc_trk_g3_6
 (14 15)  (776 383)  (776 383)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (15 15)  (777 383)  (777 383)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (16 15)  (778 383)  (778 383)  routing T_15_23.sp4_h_r_44 <X> T_15_23.lc_trk_g3_4
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (780 383)  (780 383)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (22 15)  (784 383)  (784 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_23

 (15 0)  (831 368)  (831 368)  routing T_16_23.sp12_h_r_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (834 368)  (834 368)  routing T_16_23.sp12_h_r_1 <X> T_16_23.lc_trk_g0_1
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 368)  (839 368)  routing T_16_23.sp12_h_l_16 <X> T_16_23.lc_trk_g0_3
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 368)  (847 368)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 368)  (851 368)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.input_2_0
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (42 0)  (858 368)  (858 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (8 1)  (824 369)  (824 369)  routing T_16_23.sp4_v_t_47 <X> T_16_23.sp4_v_b_1
 (10 1)  (826 369)  (826 369)  routing T_16_23.sp4_v_t_47 <X> T_16_23.sp4_v_b_1
 (18 1)  (834 369)  (834 369)  routing T_16_23.sp12_h_r_1 <X> T_16_23.lc_trk_g0_1
 (21 1)  (837 369)  (837 369)  routing T_16_23.sp12_h_l_16 <X> T_16_23.lc_trk_g0_3
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 369)  (849 369)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.input_2_0
 (35 1)  (851 369)  (851 369)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.input_2_0
 (36 1)  (852 369)  (852 369)  LC_0 Logic Functioning bit
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (40 1)  (856 369)  (856 369)  LC_0 Logic Functioning bit
 (41 1)  (857 369)  (857 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 370)  (841 370)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g0_6
 (12 3)  (828 371)  (828 371)  routing T_16_23.sp4_h_l_39 <X> T_16_23.sp4_v_t_39
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 372)  (839 372)  routing T_16_23.sp4_h_r_3 <X> T_16_23.lc_trk_g1_3
 (24 4)  (840 372)  (840 372)  routing T_16_23.sp4_h_r_3 <X> T_16_23.lc_trk_g1_3
 (25 4)  (841 372)  (841 372)  routing T_16_23.sp4_v_b_10 <X> T_16_23.lc_trk_g1_2
 (26 4)  (842 372)  (842 372)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 372)  (844 372)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 372)  (851 372)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.input_2_2
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (14 5)  (830 373)  (830 373)  routing T_16_23.sp12_h_r_16 <X> T_16_23.lc_trk_g1_0
 (16 5)  (832 373)  (832 373)  routing T_16_23.sp12_h_r_16 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (837 373)  (837 373)  routing T_16_23.sp4_h_r_3 <X> T_16_23.lc_trk_g1_3
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 373)  (839 373)  routing T_16_23.sp4_v_b_10 <X> T_16_23.lc_trk_g1_2
 (25 5)  (841 373)  (841 373)  routing T_16_23.sp4_v_b_10 <X> T_16_23.lc_trk_g1_2
 (28 5)  (844 373)  (844 373)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 373)  (846 373)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 373)  (848 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 373)  (851 373)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.input_2_2
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (40 5)  (856 373)  (856 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (4 6)  (820 374)  (820 374)  routing T_16_23.sp4_h_r_3 <X> T_16_23.sp4_v_t_38
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (52 6)  (868 374)  (868 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (821 375)  (821 375)  routing T_16_23.sp4_h_r_3 <X> T_16_23.sp4_v_t_38
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 375)  (839 375)  routing T_16_23.sp4_h_r_6 <X> T_16_23.lc_trk_g1_6
 (24 7)  (840 375)  (840 375)  routing T_16_23.sp4_h_r_6 <X> T_16_23.lc_trk_g1_6
 (25 7)  (841 375)  (841 375)  routing T_16_23.sp4_h_r_6 <X> T_16_23.lc_trk_g1_6
 (26 7)  (842 375)  (842 375)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 375)  (843 375)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 375)  (847 375)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (40 7)  (856 375)  (856 375)  LC_3 Logic Functioning bit
 (43 7)  (859 375)  (859 375)  LC_3 Logic Functioning bit
 (46 7)  (862 375)  (862 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (4 8)  (820 376)  (820 376)  routing T_16_23.sp4_h_l_43 <X> T_16_23.sp4_v_b_6
 (15 8)  (831 376)  (831 376)  routing T_16_23.sp4_v_t_28 <X> T_16_23.lc_trk_g2_1
 (16 8)  (832 376)  (832 376)  routing T_16_23.sp4_v_t_28 <X> T_16_23.lc_trk_g2_1
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 376)  (839 376)  routing T_16_23.sp12_v_b_19 <X> T_16_23.lc_trk_g2_3
 (26 8)  (842 376)  (842 376)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (5 9)  (821 377)  (821 377)  routing T_16_23.sp4_h_l_43 <X> T_16_23.sp4_v_b_6
 (21 9)  (837 377)  (837 377)  routing T_16_23.sp12_v_b_19 <X> T_16_23.lc_trk_g2_3
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (43 9)  (859 377)  (859 377)  LC_4 Logic Functioning bit
 (48 9)  (864 377)  (864 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 378)  (834 378)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g2_5
 (21 10)  (837 378)  (837 378)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g2_7
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 378)  (843 378)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 378)  (851 378)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_5
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (10 11)  (826 379)  (826 379)  routing T_16_23.sp4_h_l_39 <X> T_16_23.sp4_v_t_42
 (14 11)  (830 379)  (830 379)  routing T_16_23.sp4_r_v_b_36 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 379)  (840 379)  routing T_16_23.tnl_op_6 <X> T_16_23.lc_trk_g2_6
 (25 11)  (841 379)  (841 379)  routing T_16_23.tnl_op_6 <X> T_16_23.lc_trk_g2_6
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 379)  (846 379)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 379)  (849 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_5
 (34 11)  (850 379)  (850 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_5
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (40 11)  (856 379)  (856 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (51 11)  (867 379)  (867 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (828 380)  (828 380)  routing T_16_23.sp4_v_t_46 <X> T_16_23.sp4_h_r_11
 (15 12)  (831 380)  (831 380)  routing T_16_23.sp4_h_r_25 <X> T_16_23.lc_trk_g3_1
 (16 12)  (832 380)  (832 380)  routing T_16_23.sp4_h_r_25 <X> T_16_23.lc_trk_g3_1
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (841 380)  (841 380)  routing T_16_23.sp4_v_t_23 <X> T_16_23.lc_trk_g3_2
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (18 13)  (834 381)  (834 381)  routing T_16_23.sp4_h_r_25 <X> T_16_23.lc_trk_g3_1
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 381)  (839 381)  routing T_16_23.sp4_v_t_23 <X> T_16_23.lc_trk_g3_2
 (25 13)  (841 381)  (841 381)  routing T_16_23.sp4_v_t_23 <X> T_16_23.lc_trk_g3_2
 (27 13)  (843 381)  (843 381)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 381)  (844 381)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 381)  (850 381)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.input_2_6
 (35 13)  (851 381)  (851 381)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.input_2_6
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (11 14)  (827 382)  (827 382)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_v_t_46
 (14 14)  (830 382)  (830 382)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (15 14)  (831 382)  (831 382)  routing T_16_23.rgt_op_5 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.rgt_op_5 <X> T_16_23.lc_trk_g3_5
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 382)  (839 382)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g3_7
 (24 14)  (840 382)  (840 382)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g3_7
 (25 14)  (841 382)  (841 382)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g3_6
 (26 14)  (842 382)  (842 382)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 382)  (843 382)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 382)  (853 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (12 15)  (828 383)  (828 383)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_v_t_46
 (14 15)  (830 383)  (830 383)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (15 15)  (831 383)  (831 383)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (16 15)  (832 383)  (832 383)  routing T_16_23.sp4_h_r_44 <X> T_16_23.lc_trk_g3_4
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 383)  (842 383)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 383)  (844 383)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 383)  (849 383)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.input_2_7
 (34 15)  (850 383)  (850 383)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.input_2_7
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (40 15)  (856 383)  (856 383)  LC_7 Logic Functioning bit
 (42 15)  (858 383)  (858 383)  LC_7 Logic Functioning bit
 (53 15)  (869 383)  (869 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_23

 (4 0)  (878 368)  (878 368)  routing T_17_23.sp4_v_t_37 <X> T_17_23.sp4_v_b_0
 (15 0)  (889 368)  (889 368)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g0_1
 (16 0)  (890 368)  (890 368)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g0_1
 (21 0)  (895 368)  (895 368)  routing T_17_23.wire_logic_cluster/lc_3/out <X> T_17_23.lc_trk_g0_3
 (22 0)  (896 368)  (896 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 368)  (907 368)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 368)  (909 368)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.input_2_0
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (40 0)  (914 368)  (914 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (12 1)  (886 369)  (886 369)  routing T_17_23.sp4_h_r_2 <X> T_17_23.sp4_v_b_2
 (18 1)  (892 369)  (892 369)  routing T_17_23.sp4_h_l_4 <X> T_17_23.lc_trk_g0_1
 (26 1)  (900 369)  (900 369)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 369)  (908 369)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.input_2_0
 (36 1)  (910 369)  (910 369)  LC_0 Logic Functioning bit
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (38 1)  (912 369)  (912 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (40 1)  (914 369)  (914 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (43 1)  (917 369)  (917 369)  LC_0 Logic Functioning bit
 (53 1)  (927 369)  (927 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 370)  (888 370)  routing T_17_23.lft_op_4 <X> T_17_23.lc_trk_g0_4
 (15 2)  (889 370)  (889 370)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g0_5
 (16 2)  (890 370)  (890 370)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g0_5
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 370)  (892 370)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g0_5
 (26 2)  (900 370)  (900 370)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 370)  (908 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (37 2)  (911 370)  (911 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (39 2)  (913 370)  (913 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (43 2)  (917 370)  (917 370)  LC_1 Logic Functioning bit
 (45 2)  (919 370)  (919 370)  LC_1 Logic Functioning bit
 (15 3)  (889 371)  (889 371)  routing T_17_23.lft_op_4 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (892 371)  (892 371)  routing T_17_23.sp4_h_r_21 <X> T_17_23.lc_trk_g0_5
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.bot_op_6 <X> T_17_23.lc_trk_g0_6
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (38 3)  (912 371)  (912 371)  LC_1 Logic Functioning bit
 (12 4)  (886 372)  (886 372)  routing T_17_23.sp4_v_t_40 <X> T_17_23.sp4_h_r_5
 (16 4)  (890 372)  (890 372)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (892 372)  (892 372)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g1_1
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 372)  (898 372)  routing T_17_23.top_op_3 <X> T_17_23.lc_trk_g1_3
 (25 4)  (899 372)  (899 372)  routing T_17_23.wire_logic_cluster/lc_2/out <X> T_17_23.lc_trk_g1_2
 (26 4)  (900 372)  (900 372)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 372)  (908 372)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (37 4)  (911 372)  (911 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (43 4)  (917 372)  (917 372)  LC_2 Logic Functioning bit
 (45 4)  (919 372)  (919 372)  LC_2 Logic Functioning bit
 (46 4)  (920 372)  (920 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (892 373)  (892 373)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g1_1
 (21 5)  (895 373)  (895 373)  routing T_17_23.top_op_3 <X> T_17_23.lc_trk_g1_3
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 373)  (905 373)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 373)  (911 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (16 6)  (890 374)  (890 374)  routing T_17_23.sp4_v_b_5 <X> T_17_23.lc_trk_g1_5
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (892 374)  (892 374)  routing T_17_23.sp4_v_b_5 <X> T_17_23.lc_trk_g1_5
 (25 6)  (899 374)  (899 374)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g1_6
 (26 6)  (900 374)  (900 374)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (31 6)  (905 374)  (905 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 374)  (907 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (37 6)  (911 374)  (911 374)  LC_3 Logic Functioning bit
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (42 6)  (916 374)  (916 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 375)  (898 375)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g1_6
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 375)  (905 375)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 375)  (909 375)  routing T_17_23.lc_trk_g0_3 <X> T_17_23.input_2_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (37 7)  (911 375)  (911 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (43 7)  (917 375)  (917 375)  LC_3 Logic Functioning bit
 (51 7)  (925 375)  (925 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (886 376)  (886 376)  routing T_17_23.sp4_v_b_8 <X> T_17_23.sp4_h_r_8
 (14 8)  (888 376)  (888 376)  routing T_17_23.sp4_h_l_21 <X> T_17_23.lc_trk_g2_0
 (21 8)  (895 376)  (895 376)  routing T_17_23.sp12_v_t_0 <X> T_17_23.lc_trk_g2_3
 (22 8)  (896 376)  (896 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (898 376)  (898 376)  routing T_17_23.sp12_v_t_0 <X> T_17_23.lc_trk_g2_3
 (28 8)  (902 376)  (902 376)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 376)  (904 376)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 376)  (905 376)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 376)  (908 376)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 376)  (909 376)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.input_2_4
 (36 8)  (910 376)  (910 376)  LC_4 Logic Functioning bit
 (37 8)  (911 376)  (911 376)  LC_4 Logic Functioning bit
 (38 8)  (912 376)  (912 376)  LC_4 Logic Functioning bit
 (41 8)  (915 376)  (915 376)  LC_4 Logic Functioning bit
 (42 8)  (916 376)  (916 376)  LC_4 Logic Functioning bit
 (43 8)  (917 376)  (917 376)  LC_4 Logic Functioning bit
 (8 9)  (882 377)  (882 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (9 9)  (883 377)  (883 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (10 9)  (884 377)  (884 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (11 9)  (885 377)  (885 377)  routing T_17_23.sp4_v_b_8 <X> T_17_23.sp4_h_r_8
 (15 9)  (889 377)  (889 377)  routing T_17_23.sp4_h_l_21 <X> T_17_23.lc_trk_g2_0
 (16 9)  (890 377)  (890 377)  routing T_17_23.sp4_h_l_21 <X> T_17_23.lc_trk_g2_0
 (17 9)  (891 377)  (891 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (895 377)  (895 377)  routing T_17_23.sp12_v_t_0 <X> T_17_23.lc_trk_g2_3
 (26 9)  (900 377)  (900 377)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 377)  (901 377)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 377)  (903 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 377)  (905 377)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 377)  (906 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (907 377)  (907 377)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.input_2_4
 (34 9)  (908 377)  (908 377)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.input_2_4
 (37 9)  (911 377)  (911 377)  LC_4 Logic Functioning bit
 (39 9)  (913 377)  (913 377)  LC_4 Logic Functioning bit
 (51 9)  (925 377)  (925 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (880 378)  (880 378)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_t_43
 (16 10)  (890 378)  (890 378)  routing T_17_23.sp12_v_t_10 <X> T_17_23.lc_trk_g2_5
 (17 10)  (891 378)  (891 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (895 378)  (895 378)  routing T_17_23.sp4_h_l_34 <X> T_17_23.lc_trk_g2_7
 (22 10)  (896 378)  (896 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 378)  (897 378)  routing T_17_23.sp4_h_l_34 <X> T_17_23.lc_trk_g2_7
 (24 10)  (898 378)  (898 378)  routing T_17_23.sp4_h_l_34 <X> T_17_23.lc_trk_g2_7
 (25 10)  (899 378)  (899 378)  routing T_17_23.sp4_h_r_46 <X> T_17_23.lc_trk_g2_6
 (26 10)  (900 378)  (900 378)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 378)  (902 378)  routing T_17_23.lc_trk_g2_0 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 378)  (905 378)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 378)  (910 378)  LC_5 Logic Functioning bit
 (38 10)  (912 378)  (912 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (43 10)  (917 378)  (917 378)  LC_5 Logic Functioning bit
 (46 10)  (920 378)  (920 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (921 378)  (921 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (895 379)  (895 379)  routing T_17_23.sp4_h_l_34 <X> T_17_23.lc_trk_g2_7
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 379)  (897 379)  routing T_17_23.sp4_h_r_46 <X> T_17_23.lc_trk_g2_6
 (24 11)  (898 379)  (898 379)  routing T_17_23.sp4_h_r_46 <X> T_17_23.lc_trk_g2_6
 (25 11)  (899 379)  (899 379)  routing T_17_23.sp4_h_r_46 <X> T_17_23.lc_trk_g2_6
 (26 11)  (900 379)  (900 379)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 379)  (902 379)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 379)  (903 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 379)  (905 379)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 379)  (906 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 379)  (907 379)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.input_2_5
 (34 11)  (908 379)  (908 379)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.input_2_5
 (35 11)  (909 379)  (909 379)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.input_2_5
 (41 11)  (915 379)  (915 379)  LC_5 Logic Functioning bit
 (46 11)  (920 379)  (920 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (922 379)  (922 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (925 379)  (925 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (888 380)  (888 380)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 380)  (892 380)  routing T_17_23.wire_logic_cluster/lc_1/out <X> T_17_23.lc_trk_g3_1
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (900 380)  (900 380)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 380)  (907 380)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 380)  (908 380)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (13 13)  (887 381)  (887 381)  routing T_17_23.sp4_v_t_43 <X> T_17_23.sp4_h_r_11
 (14 13)  (888 381)  (888 381)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (15 13)  (889 381)  (889 381)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (16 13)  (890 381)  (890 381)  routing T_17_23.sp4_h_r_40 <X> T_17_23.lc_trk_g3_0
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 381)  (899 381)  routing T_17_23.sp4_r_v_b_42 <X> T_17_23.lc_trk_g3_2
 (27 13)  (901 381)  (901 381)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (46 13)  (920 381)  (920 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (889 382)  (889 382)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5
 (16 14)  (890 382)  (890 382)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5
 (17 14)  (891 382)  (891 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 382)  (892 382)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5
 (27 14)  (901 382)  (901 382)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 382)  (902 382)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 382)  (905 382)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 382)  (908 382)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (46 14)  (920 382)  (920 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (4 15)  (878 383)  (878 383)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_h_l_44
 (6 15)  (880 383)  (880 383)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_h_l_44
 (18 15)  (892 383)  (892 383)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5
 (29 15)  (903 383)  (903 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (41 15)  (915 383)  (915 383)  LC_7 Logic Functioning bit
 (43 15)  (917 383)  (917 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (6 0)  (934 368)  (934 368)  routing T_18_23.sp4_h_r_7 <X> T_18_23.sp4_v_b_0
 (9 0)  (937 368)  (937 368)  routing T_18_23.sp4_v_t_36 <X> T_18_23.sp4_h_r_1
 (14 0)  (942 368)  (942 368)  routing T_18_23.lft_op_0 <X> T_18_23.lc_trk_g0_0
 (21 0)  (949 368)  (949 368)  routing T_18_23.sp4_v_b_11 <X> T_18_23.lc_trk_g0_3
 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (951 368)  (951 368)  routing T_18_23.sp4_v_b_11 <X> T_18_23.lc_trk_g0_3
 (26 0)  (954 368)  (954 368)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 368)  (964 368)  LC_0 Logic Functioning bit
 (38 0)  (966 368)  (966 368)  LC_0 Logic Functioning bit
 (39 0)  (967 368)  (967 368)  LC_0 Logic Functioning bit
 (40 0)  (968 368)  (968 368)  LC_0 Logic Functioning bit
 (53 0)  (981 368)  (981 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (12 1)  (940 369)  (940 369)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_v_b_2
 (15 1)  (943 369)  (943 369)  routing T_18_23.lft_op_0 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (949 369)  (949 369)  routing T_18_23.sp4_v_b_11 <X> T_18_23.lc_trk_g0_3
 (27 1)  (955 369)  (955 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 369)  (958 369)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 369)  (960 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (964 369)  (964 369)  LC_0 Logic Functioning bit
 (38 1)  (966 369)  (966 369)  LC_0 Logic Functioning bit
 (39 1)  (967 369)  (967 369)  LC_0 Logic Functioning bit
 (40 1)  (968 369)  (968 369)  LC_0 Logic Functioning bit
 (41 1)  (969 369)  (969 369)  LC_0 Logic Functioning bit
 (43 1)  (971 369)  (971 369)  LC_0 Logic Functioning bit
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 370)  (936 370)  routing T_18_23.sp4_h_r_5 <X> T_18_23.sp4_h_l_36
 (10 2)  (938 370)  (938 370)  routing T_18_23.sp4_h_r_5 <X> T_18_23.sp4_h_l_36
 (15 2)  (943 370)  (943 370)  routing T_18_23.sp4_h_r_13 <X> T_18_23.lc_trk_g0_5
 (16 2)  (944 370)  (944 370)  routing T_18_23.sp4_h_r_13 <X> T_18_23.lc_trk_g0_5
 (17 2)  (945 370)  (945 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 370)  (946 370)  routing T_18_23.sp4_h_r_13 <X> T_18_23.lc_trk_g0_5
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 370)  (951 370)  routing T_18_23.sp4_v_b_23 <X> T_18_23.lc_trk_g0_7
 (24 2)  (952 370)  (952 370)  routing T_18_23.sp4_v_b_23 <X> T_18_23.lc_trk_g0_7
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 370)  (961 370)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 371)  (958 371)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (38 3)  (966 371)  (966 371)  LC_1 Logic Functioning bit
 (40 3)  (968 371)  (968 371)  LC_1 Logic Functioning bit
 (42 3)  (970 371)  (970 371)  LC_1 Logic Functioning bit
 (3 4)  (931 372)  (931 372)  routing T_18_23.sp12_v_b_0 <X> T_18_23.sp12_h_r_0
 (11 4)  (939 372)  (939 372)  routing T_18_23.sp4_h_r_0 <X> T_18_23.sp4_v_b_5
 (21 4)  (949 372)  (949 372)  routing T_18_23.wire_logic_cluster/lc_3/out <X> T_18_23.lc_trk_g1_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 372)  (961 372)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 372)  (965 372)  LC_2 Logic Functioning bit
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (43 4)  (971 372)  (971 372)  LC_2 Logic Functioning bit
 (46 4)  (974 372)  (974 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (975 372)  (975 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (978 372)  (978 372)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (931 373)  (931 373)  routing T_18_23.sp12_v_b_0 <X> T_18_23.sp12_h_r_0
 (9 5)  (937 373)  (937 373)  routing T_18_23.sp4_v_t_45 <X> T_18_23.sp4_v_b_4
 (10 5)  (938 373)  (938 373)  routing T_18_23.sp4_v_t_45 <X> T_18_23.sp4_v_b_4
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 373)  (951 373)  routing T_18_23.sp4_h_r_2 <X> T_18_23.lc_trk_g1_2
 (24 5)  (952 373)  (952 373)  routing T_18_23.sp4_h_r_2 <X> T_18_23.lc_trk_g1_2
 (25 5)  (953 373)  (953 373)  routing T_18_23.sp4_h_r_2 <X> T_18_23.lc_trk_g1_2
 (26 5)  (954 373)  (954 373)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 373)  (956 373)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (40 5)  (968 373)  (968 373)  LC_2 Logic Functioning bit
 (42 5)  (970 373)  (970 373)  LC_2 Logic Functioning bit
 (11 6)  (939 374)  (939 374)  routing T_18_23.sp4_v_b_2 <X> T_18_23.sp4_v_t_40
 (16 6)  (944 374)  (944 374)  routing T_18_23.sp4_v_b_13 <X> T_18_23.lc_trk_g1_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 374)  (946 374)  routing T_18_23.sp4_v_b_13 <X> T_18_23.lc_trk_g1_5
 (21 6)  (949 374)  (949 374)  routing T_18_23.wire_logic_cluster/lc_7/out <X> T_18_23.lc_trk_g1_7
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 374)  (956 374)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 374)  (961 374)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 374)  (962 374)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (45 6)  (973 374)  (973 374)  LC_3 Logic Functioning bit
 (11 7)  (939 375)  (939 375)  routing T_18_23.sp4_h_r_5 <X> T_18_23.sp4_h_l_40
 (12 7)  (940 375)  (940 375)  routing T_18_23.sp4_v_b_2 <X> T_18_23.sp4_v_t_40
 (18 7)  (946 375)  (946 375)  routing T_18_23.sp4_v_b_13 <X> T_18_23.lc_trk_g1_5
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 375)  (958 375)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 375)  (960 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (962 375)  (962 375)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.input_2_3
 (35 7)  (963 375)  (963 375)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.input_2_3
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (38 7)  (966 375)  (966 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (41 7)  (969 375)  (969 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (14 8)  (942 376)  (942 376)  routing T_18_23.sp4_h_l_21 <X> T_18_23.lc_trk_g2_0
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (953 376)  (953 376)  routing T_18_23.sp4_v_t_23 <X> T_18_23.lc_trk_g2_2
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 376)  (958 376)  routing T_18_23.lc_trk_g0_5 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (37 8)  (965 376)  (965 376)  LC_4 Logic Functioning bit
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (39 8)  (967 376)  (967 376)  LC_4 Logic Functioning bit
 (40 8)  (968 376)  (968 376)  LC_4 Logic Functioning bit
 (42 8)  (970 376)  (970 376)  LC_4 Logic Functioning bit
 (8 9)  (936 377)  (936 377)  routing T_18_23.sp4_v_t_41 <X> T_18_23.sp4_v_b_7
 (10 9)  (938 377)  (938 377)  routing T_18_23.sp4_v_t_41 <X> T_18_23.sp4_v_b_7
 (15 9)  (943 377)  (943 377)  routing T_18_23.sp4_h_l_21 <X> T_18_23.lc_trk_g2_0
 (16 9)  (944 377)  (944 377)  routing T_18_23.sp4_h_l_21 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 377)  (951 377)  routing T_18_23.sp4_v_t_23 <X> T_18_23.lc_trk_g2_2
 (25 9)  (953 377)  (953 377)  routing T_18_23.sp4_v_t_23 <X> T_18_23.lc_trk_g2_2
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (40 9)  (968 377)  (968 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (42 9)  (970 377)  (970 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (11 10)  (939 378)  (939 378)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_v_t_45
 (12 10)  (940 378)  (940 378)  routing T_18_23.sp4_v_t_39 <X> T_18_23.sp4_h_l_45
 (13 10)  (941 378)  (941 378)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_v_t_45
 (16 10)  (944 378)  (944 378)  routing T_18_23.sp4_v_b_37 <X> T_18_23.lc_trk_g2_5
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 378)  (946 378)  routing T_18_23.sp4_v_b_37 <X> T_18_23.lc_trk_g2_5
 (21 10)  (949 378)  (949 378)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 378)  (951 378)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g2_7
 (28 10)  (956 378)  (956 378)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 378)  (959 378)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 378)  (961 378)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 378)  (962 378)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 378)  (964 378)  LC_5 Logic Functioning bit
 (37 10)  (965 378)  (965 378)  LC_5 Logic Functioning bit
 (38 10)  (966 378)  (966 378)  LC_5 Logic Functioning bit
 (40 10)  (968 378)  (968 378)  LC_5 Logic Functioning bit
 (41 10)  (969 378)  (969 378)  LC_5 Logic Functioning bit
 (42 10)  (970 378)  (970 378)  LC_5 Logic Functioning bit
 (43 10)  (971 378)  (971 378)  LC_5 Logic Functioning bit
 (50 10)  (978 378)  (978 378)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (939 379)  (939 379)  routing T_18_23.sp4_v_t_39 <X> T_18_23.sp4_h_l_45
 (12 11)  (940 379)  (940 379)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_v_t_45
 (13 11)  (941 379)  (941 379)  routing T_18_23.sp4_v_t_39 <X> T_18_23.sp4_h_l_45
 (18 11)  (946 379)  (946 379)  routing T_18_23.sp4_v_b_37 <X> T_18_23.lc_trk_g2_5
 (21 11)  (949 379)  (949 379)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g2_7
 (26 11)  (954 379)  (954 379)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 379)  (955 379)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 379)  (956 379)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 379)  (958 379)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (37 11)  (965 379)  (965 379)  LC_5 Logic Functioning bit
 (38 11)  (966 379)  (966 379)  LC_5 Logic Functioning bit
 (39 11)  (967 379)  (967 379)  LC_5 Logic Functioning bit
 (40 11)  (968 379)  (968 379)  LC_5 Logic Functioning bit
 (41 11)  (969 379)  (969 379)  LC_5 Logic Functioning bit
 (42 11)  (970 379)  (970 379)  LC_5 Logic Functioning bit
 (43 11)  (971 379)  (971 379)  LC_5 Logic Functioning bit
 (46 11)  (974 379)  (974 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (979 379)  (979 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g3_1
 (22 12)  (950 380)  (950 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 380)  (951 380)  routing T_18_23.sp12_v_b_19 <X> T_18_23.lc_trk_g3_3
 (25 12)  (953 380)  (953 380)  routing T_18_23.sp12_v_t_1 <X> T_18_23.lc_trk_g3_2
 (27 12)  (955 380)  (955 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 380)  (956 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 380)  (958 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 380)  (964 380)  LC_6 Logic Functioning bit
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (50 12)  (978 380)  (978 380)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (949 381)  (949 381)  routing T_18_23.sp12_v_b_19 <X> T_18_23.lc_trk_g3_3
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.sp12_v_t_1 <X> T_18_23.lc_trk_g3_2
 (25 13)  (953 381)  (953 381)  routing T_18_23.sp12_v_t_1 <X> T_18_23.lc_trk_g3_2
 (30 13)  (958 381)  (958 381)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (37 13)  (965 381)  (965 381)  LC_6 Logic Functioning bit
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (41 13)  (969 381)  (969 381)  LC_6 Logic Functioning bit
 (53 13)  (981 381)  (981 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (936 382)  (936 382)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_h_l_47
 (10 14)  (938 382)  (938 382)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_h_l_47
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 382)  (946 382)  routing T_18_23.wire_logic_cluster/lc_5/out <X> T_18_23.lc_trk_g3_5
 (21 14)  (949 382)  (949 382)  routing T_18_23.sp4_v_t_18 <X> T_18_23.lc_trk_g3_7
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 382)  (951 382)  routing T_18_23.sp4_v_t_18 <X> T_18_23.lc_trk_g3_7
 (26 14)  (954 382)  (954 382)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 382)  (956 382)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (37 14)  (965 382)  (965 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (11 15)  (939 383)  (939 383)  routing T_18_23.sp4_h_r_3 <X> T_18_23.sp4_h_l_46
 (13 15)  (941 383)  (941 383)  routing T_18_23.sp4_h_r_3 <X> T_18_23.sp4_h_l_46
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 383)  (953 383)  routing T_18_23.sp4_r_v_b_46 <X> T_18_23.lc_trk_g3_6
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (48 15)  (976 383)  (976 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_23

 (0 0)  (982 368)  (982 368)  Negative Clock bit

 (4 0)  (986 368)  (986 368)  routing T_19_23.sp4_h_l_43 <X> T_19_23.sp4_v_b_0
 (6 0)  (988 368)  (988 368)  routing T_19_23.sp4_h_l_43 <X> T_19_23.sp4_v_b_0
 (27 0)  (1009 368)  (1009 368)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 368)  (1010 368)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (41 0)  (1023 368)  (1023 368)  LC_0 Logic Functioning bit
 (42 0)  (1024 368)  (1024 368)  LC_0 Logic Functioning bit
 (44 0)  (1026 368)  (1026 368)  LC_0 Logic Functioning bit
 (45 0)  (1027 368)  (1027 368)  LC_0 Logic Functioning bit
 (5 1)  (987 369)  (987 369)  routing T_19_23.sp4_h_l_43 <X> T_19_23.sp4_v_b_0
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (39 1)  (1021 369)  (1021 369)  LC_0 Logic Functioning bit
 (41 1)  (1023 369)  (1023 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (48 1)  (1030 369)  (1030 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1031 369)  (1031 369)  Carry_In_Mux bit 

 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 370)  (996 370)  routing T_19_23.sp4_v_b_4 <X> T_19_23.lc_trk_g0_4
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 370)  (1010 370)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (41 2)  (1023 370)  (1023 370)  LC_1 Logic Functioning bit
 (42 2)  (1024 370)  (1024 370)  LC_1 Logic Functioning bit
 (44 2)  (1026 370)  (1026 370)  LC_1 Logic Functioning bit
 (45 2)  (1027 370)  (1027 370)  LC_1 Logic Functioning bit
 (46 2)  (1028 370)  (1028 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (985 371)  (985 371)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_l_23
 (16 3)  (998 371)  (998 371)  routing T_19_23.sp4_v_b_4 <X> T_19_23.lc_trk_g0_4
 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (36 3)  (1018 371)  (1018 371)  LC_1 Logic Functioning bit
 (39 3)  (1021 371)  (1021 371)  LC_1 Logic Functioning bit
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (0 4)  (982 372)  (982 372)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (1 4)  (983 372)  (983 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (994 372)  (994 372)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_5
 (21 4)  (1003 372)  (1003 372)  routing T_19_23.wire_logic_cluster/lc_3/out <X> T_19_23.lc_trk_g1_3
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 372)  (1007 372)  routing T_19_23.wire_logic_cluster/lc_2/out <X> T_19_23.lc_trk_g1_2
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (39 4)  (1021 372)  (1021 372)  LC_2 Logic Functioning bit
 (41 4)  (1023 372)  (1023 372)  LC_2 Logic Functioning bit
 (42 4)  (1024 372)  (1024 372)  LC_2 Logic Functioning bit
 (44 4)  (1026 372)  (1026 372)  LC_2 Logic Functioning bit
 (45 4)  (1027 372)  (1027 372)  LC_2 Logic Functioning bit
 (0 5)  (982 373)  (982 373)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (1 5)  (983 373)  (983 373)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (11 5)  (993 373)  (993 373)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_5
 (13 5)  (995 373)  (995 373)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_5
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 373)  (1018 373)  LC_2 Logic Functioning bit
 (39 5)  (1021 373)  (1021 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (53 5)  (1035 373)  (1035 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (991 374)  (991 374)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_l_41
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.wire_logic_cluster/lc_5/out <X> T_19_23.lc_trk_g1_5
 (21 6)  (1003 374)  (1003 374)  routing T_19_23.wire_logic_cluster/lc_7/out <X> T_19_23.lc_trk_g1_7
 (22 6)  (1004 374)  (1004 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 374)  (1007 374)  routing T_19_23.wire_logic_cluster/lc_6/out <X> T_19_23.lc_trk_g1_6
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (39 6)  (1021 374)  (1021 374)  LC_3 Logic Functioning bit
 (41 6)  (1023 374)  (1023 374)  LC_3 Logic Functioning bit
 (42 6)  (1024 374)  (1024 374)  LC_3 Logic Functioning bit
 (44 6)  (1026 374)  (1026 374)  LC_3 Logic Functioning bit
 (45 6)  (1027 374)  (1027 374)  LC_3 Logic Functioning bit
 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 375)  (1012 375)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (39 7)  (1021 375)  (1021 375)  LC_3 Logic Functioning bit
 (41 7)  (1023 375)  (1023 375)  LC_3 Logic Functioning bit
 (42 7)  (1024 375)  (1024 375)  LC_3 Logic Functioning bit
 (52 7)  (1034 375)  (1034 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (6 8)  (988 376)  (988 376)  routing T_19_23.sp4_h_r_1 <X> T_19_23.sp4_v_b_6
 (27 8)  (1009 376)  (1009 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 376)  (1012 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 376)  (1018 376)  LC_4 Logic Functioning bit
 (39 8)  (1021 376)  (1021 376)  LC_4 Logic Functioning bit
 (41 8)  (1023 376)  (1023 376)  LC_4 Logic Functioning bit
 (42 8)  (1024 376)  (1024 376)  LC_4 Logic Functioning bit
 (44 8)  (1026 376)  (1026 376)  LC_4 Logic Functioning bit
 (45 8)  (1027 376)  (1027 376)  LC_4 Logic Functioning bit
 (51 8)  (1033 376)  (1033 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (990 377)  (990 377)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_7
 (9 9)  (991 377)  (991 377)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_7
 (10 9)  (992 377)  (992 377)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_7
 (36 9)  (1018 377)  (1018 377)  LC_4 Logic Functioning bit
 (39 9)  (1021 377)  (1021 377)  LC_4 Logic Functioning bit
 (41 9)  (1023 377)  (1023 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (10 10)  (992 378)  (992 378)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_l_42
 (27 10)  (1009 378)  (1009 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 378)  (1012 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (42 10)  (1024 378)  (1024 378)  LC_5 Logic Functioning bit
 (44 10)  (1026 378)  (1026 378)  LC_5 Logic Functioning bit
 (45 10)  (1027 378)  (1027 378)  LC_5 Logic Functioning bit
 (46 10)  (1028 378)  (1028 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (991 379)  (991 379)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_v_t_42
 (10 11)  (992 379)  (992 379)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_v_t_42
 (36 11)  (1018 379)  (1018 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (42 11)  (1024 379)  (1024 379)  LC_5 Logic Functioning bit
 (6 12)  (988 380)  (988 380)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_v_b_9
 (12 12)  (994 380)  (994 380)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_11
 (14 12)  (996 380)  (996 380)  routing T_19_23.wire_logic_cluster/lc_0/out <X> T_19_23.lc_trk_g3_0
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 380)  (1000 380)  routing T_19_23.wire_logic_cluster/lc_1/out <X> T_19_23.lc_trk_g3_1
 (21 12)  (1003 380)  (1003 380)  routing T_19_23.sp4_h_r_35 <X> T_19_23.lc_trk_g3_3
 (22 12)  (1004 380)  (1004 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 380)  (1005 380)  routing T_19_23.sp4_h_r_35 <X> T_19_23.lc_trk_g3_3
 (24 12)  (1006 380)  (1006 380)  routing T_19_23.sp4_h_r_35 <X> T_19_23.lc_trk_g3_3
 (27 12)  (1009 380)  (1009 380)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 380)  (1012 380)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (39 12)  (1021 380)  (1021 380)  LC_6 Logic Functioning bit
 (41 12)  (1023 380)  (1023 380)  LC_6 Logic Functioning bit
 (42 12)  (1024 380)  (1024 380)  LC_6 Logic Functioning bit
 (44 12)  (1026 380)  (1026 380)  LC_6 Logic Functioning bit
 (45 12)  (1027 380)  (1027 380)  LC_6 Logic Functioning bit
 (11 13)  (993 381)  (993 381)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_11
 (17 13)  (999 381)  (999 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 381)  (1012 381)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 381)  (1018 381)  LC_6 Logic Functioning bit
 (39 13)  (1021 381)  (1021 381)  LC_6 Logic Functioning bit
 (41 13)  (1023 381)  (1023 381)  LC_6 Logic Functioning bit
 (42 13)  (1024 381)  (1024 381)  LC_6 Logic Functioning bit
 (1 14)  (983 382)  (983 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 382)  (996 382)  routing T_19_23.wire_logic_cluster/lc_4/out <X> T_19_23.lc_trk_g3_4
 (27 14)  (1009 382)  (1009 382)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 382)  (1012 382)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 382)  (1018 382)  LC_7 Logic Functioning bit
 (39 14)  (1021 382)  (1021 382)  LC_7 Logic Functioning bit
 (41 14)  (1023 382)  (1023 382)  LC_7 Logic Functioning bit
 (42 14)  (1024 382)  (1024 382)  LC_7 Logic Functioning bit
 (45 14)  (1027 382)  (1027 382)  LC_7 Logic Functioning bit
 (1 15)  (983 383)  (983 383)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (11 15)  (993 383)  (993 383)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_h_l_46
 (13 15)  (995 383)  (995 383)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_h_l_46
 (17 15)  (999 383)  (999 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1012 383)  (1012 383)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 383)  (1018 383)  LC_7 Logic Functioning bit
 (39 15)  (1021 383)  (1021 383)  LC_7 Logic Functioning bit
 (41 15)  (1023 383)  (1023 383)  LC_7 Logic Functioning bit
 (42 15)  (1024 383)  (1024 383)  LC_7 Logic Functioning bit
 (53 15)  (1035 383)  (1035 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_23

 (14 0)  (1050 368)  (1050 368)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g0_0
 (21 0)  (1057 368)  (1057 368)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g0_3
 (22 0)  (1058 368)  (1058 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 368)  (1061 368)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g0_2
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 368)  (1066 368)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 368)  (1067 368)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 368)  (1069 368)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 368)  (1071 368)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_0
 (38 0)  (1074 368)  (1074 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (43 0)  (1079 368)  (1079 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (8 1)  (1044 369)  (1044 369)  routing T_20_23.sp4_h_l_36 <X> T_20_23.sp4_v_b_1
 (9 1)  (1045 369)  (1045 369)  routing T_20_23.sp4_h_l_36 <X> T_20_23.sp4_v_b_1
 (17 1)  (1053 369)  (1053 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 369)  (1067 369)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1070 369)  (1070 369)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_0
 (38 1)  (1074 369)  (1074 369)  LC_0 Logic Functioning bit
 (40 1)  (1076 369)  (1076 369)  LC_0 Logic Functioning bit
 (42 1)  (1078 369)  (1078 369)  LC_0 Logic Functioning bit
 (48 1)  (1084 369)  (1084 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 370)  (1050 370)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g0_4
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 370)  (1066 370)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (38 2)  (1074 370)  (1074 370)  LC_1 Logic Functioning bit
 (3 3)  (1039 371)  (1039 371)  routing T_20_23.sp12_v_b_0 <X> T_20_23.sp12_h_l_23
 (15 3)  (1051 371)  (1051 371)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g0_4
 (16 3)  (1052 371)  (1052 371)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g0_4
 (17 3)  (1053 371)  (1053 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 371)  (1063 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 371)  (1064 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 371)  (1067 371)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (37 3)  (1073 371)  (1073 371)  LC_1 Logic Functioning bit
 (38 3)  (1074 371)  (1074 371)  LC_1 Logic Functioning bit
 (39 3)  (1075 371)  (1075 371)  LC_1 Logic Functioning bit
 (41 3)  (1077 371)  (1077 371)  LC_1 Logic Functioning bit
 (43 3)  (1079 371)  (1079 371)  LC_1 Logic Functioning bit
 (11 4)  (1047 372)  (1047 372)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_5
 (13 4)  (1049 372)  (1049 372)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_5
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g1_0
 (17 4)  (1053 372)  (1053 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1057 372)  (1057 372)  routing T_20_23.sp4_v_b_11 <X> T_20_23.lc_trk_g1_3
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1059 372)  (1059 372)  routing T_20_23.sp4_v_b_11 <X> T_20_23.lc_trk_g1_3
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 372)  (1069 372)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 372)  (1073 372)  LC_2 Logic Functioning bit
 (39 4)  (1075 372)  (1075 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (50 4)  (1086 372)  (1086 372)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (1048 373)  (1048 373)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_5
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1057 373)  (1057 373)  routing T_20_23.sp4_v_b_11 <X> T_20_23.lc_trk_g1_3
 (27 5)  (1063 373)  (1063 373)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (37 5)  (1073 373)  (1073 373)  LC_2 Logic Functioning bit
 (39 5)  (1075 373)  (1075 373)  LC_2 Logic Functioning bit
 (43 5)  (1079 373)  (1079 373)  LC_2 Logic Functioning bit
 (48 5)  (1084 373)  (1084 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (10 6)  (1046 374)  (1046 374)  routing T_20_23.sp4_v_b_11 <X> T_20_23.sp4_h_l_41
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g1_4
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 374)  (1054 374)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g1_5
 (25 6)  (1061 374)  (1061 374)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 374)  (1066 374)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 374)  (1073 374)  LC_3 Logic Functioning bit
 (41 6)  (1077 374)  (1077 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (4 7)  (1040 375)  (1040 375)  routing T_20_23.sp4_v_b_10 <X> T_20_23.sp4_h_l_38
 (15 7)  (1051 375)  (1051 375)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g1_4
 (16 7)  (1052 375)  (1052 375)  routing T_20_23.sp4_h_l_1 <X> T_20_23.lc_trk_g1_4
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 375)  (1059 375)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (24 7)  (1060 375)  (1060 375)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (25 7)  (1061 375)  (1061 375)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (26 7)  (1062 375)  (1062 375)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1069 375)  (1069 375)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.input_2_3
 (37 7)  (1073 375)  (1073 375)  LC_3 Logic Functioning bit
 (40 7)  (1076 375)  (1076 375)  LC_3 Logic Functioning bit
 (42 7)  (1078 375)  (1078 375)  LC_3 Logic Functioning bit
 (48 7)  (1084 375)  (1084 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (1051 376)  (1051 376)  routing T_20_23.sp4_h_r_25 <X> T_20_23.lc_trk_g2_1
 (16 8)  (1052 376)  (1052 376)  routing T_20_23.sp4_h_r_25 <X> T_20_23.lc_trk_g2_1
 (17 8)  (1053 376)  (1053 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1057 376)  (1057 376)  routing T_20_23.sp12_v_t_0 <X> T_20_23.lc_trk_g2_3
 (22 8)  (1058 376)  (1058 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1060 376)  (1060 376)  routing T_20_23.sp12_v_t_0 <X> T_20_23.lc_trk_g2_3
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.sp4_v_b_26 <X> T_20_23.lc_trk_g2_2
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 376)  (1071 376)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_4
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (46 8)  (1082 376)  (1082 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1087 376)  (1087 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (1089 376)  (1089 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (1054 377)  (1054 377)  routing T_20_23.sp4_h_r_25 <X> T_20_23.lc_trk_g2_1
 (21 9)  (1057 377)  (1057 377)  routing T_20_23.sp12_v_t_0 <X> T_20_23.lc_trk_g2_3
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 377)  (1059 377)  routing T_20_23.sp4_v_b_26 <X> T_20_23.lc_trk_g2_2
 (27 9)  (1063 377)  (1063 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 377)  (1066 377)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 377)  (1070 377)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_4
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (43 9)  (1079 377)  (1079 377)  LC_4 Logic Functioning bit
 (46 9)  (1082 377)  (1082 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (1042 378)  (1042 378)  routing T_20_23.sp4_v_b_3 <X> T_20_23.sp4_v_t_43
 (17 10)  (1053 378)  (1053 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1057 378)  (1057 378)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 378)  (1059 378)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (24 10)  (1060 378)  (1060 378)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (27 10)  (1063 378)  (1063 378)  routing T_20_23.lc_trk_g1_1 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 378)  (1072 378)  LC_5 Logic Functioning bit
 (37 10)  (1073 378)  (1073 378)  LC_5 Logic Functioning bit
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (43 10)  (1079 378)  (1079 378)  LC_5 Logic Functioning bit
 (46 10)  (1082 378)  (1082 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1087 378)  (1087 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (1089 378)  (1089 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (1041 379)  (1041 379)  routing T_20_23.sp4_v_b_3 <X> T_20_23.sp4_v_t_43
 (11 11)  (1047 379)  (1047 379)  routing T_20_23.sp4_h_r_8 <X> T_20_23.sp4_h_l_45
 (21 11)  (1057 379)  (1057 379)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (31 11)  (1067 379)  (1067 379)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (37 11)  (1073 379)  (1073 379)  LC_5 Logic Functioning bit
 (38 11)  (1074 379)  (1074 379)  LC_5 Logic Functioning bit
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (41 11)  (1077 379)  (1077 379)  LC_5 Logic Functioning bit
 (43 11)  (1079 379)  (1079 379)  LC_5 Logic Functioning bit
 (48 11)  (1084 379)  (1084 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (1040 380)  (1040 380)  routing T_20_23.sp4_h_l_44 <X> T_20_23.sp4_v_b_9
 (14 12)  (1050 380)  (1050 380)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (15 12)  (1051 380)  (1051 380)  routing T_20_23.rgt_op_1 <X> T_20_23.lc_trk_g3_1
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1054 380)  (1054 380)  routing T_20_23.rgt_op_1 <X> T_20_23.lc_trk_g3_1
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1061 380)  (1061 380)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g3_2
 (28 12)  (1064 380)  (1064 380)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 380)  (1067 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 380)  (1069 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 380)  (1070 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 380)  (1073 380)  LC_6 Logic Functioning bit
 (38 12)  (1074 380)  (1074 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (50 12)  (1086 380)  (1086 380)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (1041 381)  (1041 381)  routing T_20_23.sp4_h_l_44 <X> T_20_23.sp4_v_b_9
 (14 13)  (1050 381)  (1050 381)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (15 13)  (1051 381)  (1051 381)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (16 13)  (1052 381)  (1052 381)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1057 381)  (1057 381)  routing T_20_23.sp4_r_v_b_43 <X> T_20_23.lc_trk_g3_3
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 381)  (1059 381)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g3_2
 (24 13)  (1060 381)  (1060 381)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g3_2
 (26 13)  (1062 381)  (1062 381)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 381)  (1064 381)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 381)  (1072 381)  LC_6 Logic Functioning bit
 (38 13)  (1074 381)  (1074 381)  LC_6 Logic Functioning bit
 (48 13)  (1084 381)  (1084 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (1050 382)  (1050 382)  routing T_20_23.sp4_v_b_36 <X> T_20_23.lc_trk_g3_4
 (15 14)  (1051 382)  (1051 382)  routing T_20_23.tnl_op_5 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (1061 382)  (1061 382)  routing T_20_23.wire_logic_cluster/lc_6/out <X> T_20_23.lc_trk_g3_6
 (28 14)  (1064 382)  (1064 382)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 382)  (1069 382)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 382)  (1070 382)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 382)  (1073 382)  LC_7 Logic Functioning bit
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (39 14)  (1075 382)  (1075 382)  LC_7 Logic Functioning bit
 (41 14)  (1077 382)  (1077 382)  LC_7 Logic Functioning bit
 (42 14)  (1078 382)  (1078 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (14 15)  (1050 383)  (1050 383)  routing T_20_23.sp4_v_b_36 <X> T_20_23.lc_trk_g3_4
 (16 15)  (1052 383)  (1052 383)  routing T_20_23.sp4_v_b_36 <X> T_20_23.lc_trk_g3_4
 (17 15)  (1053 383)  (1053 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1054 383)  (1054 383)  routing T_20_23.tnl_op_5 <X> T_20_23.lc_trk_g3_5
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1063 383)  (1063 383)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 383)  (1064 383)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 383)  (1066 383)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1070 383)  (1070 383)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.input_2_7
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (37 15)  (1073 383)  (1073 383)  LC_7 Logic Functioning bit
 (38 15)  (1074 383)  (1074 383)  LC_7 Logic Functioning bit
 (40 15)  (1076 383)  (1076 383)  LC_7 Logic Functioning bit
 (41 15)  (1077 383)  (1077 383)  LC_7 Logic Functioning bit
 (42 15)  (1078 383)  (1078 383)  LC_7 Logic Functioning bit
 (46 15)  (1082 383)  (1082 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_23

 (5 0)  (1095 368)  (1095 368)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_h_r_0
 (15 0)  (1105 368)  (1105 368)  routing T_21_23.lft_op_1 <X> T_21_23.lc_trk_g0_1
 (17 0)  (1107 368)  (1107 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 368)  (1108 368)  routing T_21_23.lft_op_1 <X> T_21_23.lc_trk_g0_1
 (21 0)  (1111 368)  (1111 368)  routing T_21_23.wire_logic_cluster/lc_3/out <X> T_21_23.lc_trk_g0_3
 (22 0)  (1112 368)  (1112 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1116 368)  (1116 368)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 368)  (1117 368)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 368)  (1123 368)  routing T_21_23.lc_trk_g2_3 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 368)  (1125 368)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.input_2_0
 (37 0)  (1127 368)  (1127 368)  LC_0 Logic Functioning bit
 (41 0)  (1131 368)  (1131 368)  LC_0 Logic Functioning bit
 (43 0)  (1133 368)  (1133 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (53 0)  (1143 368)  (1143 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (1094 369)  (1094 369)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_h_r_0
 (22 1)  (1112 369)  (1112 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1113 369)  (1113 369)  routing T_21_23.sp12_h_r_10 <X> T_21_23.lc_trk_g0_2
 (27 1)  (1117 369)  (1117 369)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 369)  (1119 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 369)  (1121 369)  routing T_21_23.lc_trk_g2_3 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 369)  (1123 369)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.input_2_0
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (41 1)  (1131 369)  (1131 369)  LC_0 Logic Functioning bit
 (43 1)  (1133 369)  (1133 369)  LC_0 Logic Functioning bit
 (51 1)  (1141 369)  (1141 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 370)  (1093 370)  routing T_21_23.sp12_h_r_0 <X> T_21_23.sp12_h_l_23
 (10 2)  (1100 370)  (1100 370)  routing T_21_23.sp4_v_b_8 <X> T_21_23.sp4_h_l_36
 (15 2)  (1105 370)  (1105 370)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g0_5
 (17 2)  (1107 370)  (1107 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 370)  (1108 370)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g0_5
 (21 2)  (1111 370)  (1111 370)  routing T_21_23.sp4_h_l_2 <X> T_21_23.lc_trk_g0_7
 (22 2)  (1112 370)  (1112 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1113 370)  (1113 370)  routing T_21_23.sp4_h_l_2 <X> T_21_23.lc_trk_g0_7
 (24 2)  (1114 370)  (1114 370)  routing T_21_23.sp4_h_l_2 <X> T_21_23.lc_trk_g0_7
 (26 2)  (1116 370)  (1116 370)  routing T_21_23.lc_trk_g0_5 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 370)  (1123 370)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 370)  (1124 370)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 370)  (1125 370)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.input_2_1
 (37 2)  (1127 370)  (1127 370)  LC_1 Logic Functioning bit
 (39 2)  (1129 370)  (1129 370)  LC_1 Logic Functioning bit
 (45 2)  (1135 370)  (1135 370)  LC_1 Logic Functioning bit
 (53 2)  (1143 370)  (1143 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (1093 371)  (1093 371)  routing T_21_23.sp12_h_r_0 <X> T_21_23.sp12_h_l_23
 (4 3)  (1094 371)  (1094 371)  routing T_21_23.sp4_v_b_7 <X> T_21_23.sp4_h_l_37
 (29 3)  (1119 371)  (1119 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 371)  (1120 371)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 371)  (1122 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1125 371)  (1125 371)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.input_2_1
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (37 3)  (1127 371)  (1127 371)  LC_1 Logic Functioning bit
 (39 3)  (1129 371)  (1129 371)  LC_1 Logic Functioning bit
 (43 3)  (1133 371)  (1133 371)  LC_1 Logic Functioning bit
 (14 4)  (1104 372)  (1104 372)  routing T_21_23.wire_logic_cluster/lc_0/out <X> T_21_23.lc_trk_g1_0
 (16 4)  (1106 372)  (1106 372)  routing T_21_23.sp4_v_b_9 <X> T_21_23.lc_trk_g1_1
 (17 4)  (1107 372)  (1107 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1108 372)  (1108 372)  routing T_21_23.sp4_v_b_9 <X> T_21_23.lc_trk_g1_1
 (26 4)  (1116 372)  (1116 372)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 372)  (1117 372)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 372)  (1118 372)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 372)  (1119 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 372)  (1123 372)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 372)  (1124 372)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 372)  (1127 372)  LC_2 Logic Functioning bit
 (39 4)  (1129 372)  (1129 372)  LC_2 Logic Functioning bit
 (45 4)  (1135 372)  (1135 372)  LC_2 Logic Functioning bit
 (48 4)  (1138 372)  (1138 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (1141 372)  (1141 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (1107 373)  (1107 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1108 373)  (1108 373)  routing T_21_23.sp4_v_b_9 <X> T_21_23.lc_trk_g1_1
 (27 5)  (1117 373)  (1117 373)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 373)  (1119 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 373)  (1121 373)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 373)  (1122 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1124 373)  (1124 373)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.input_2_2
 (36 5)  (1126 373)  (1126 373)  LC_2 Logic Functioning bit
 (37 5)  (1127 373)  (1127 373)  LC_2 Logic Functioning bit
 (39 5)  (1129 373)  (1129 373)  LC_2 Logic Functioning bit
 (43 5)  (1133 373)  (1133 373)  LC_2 Logic Functioning bit
 (6 6)  (1096 374)  (1096 374)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_v_t_38
 (15 6)  (1105 374)  (1105 374)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 374)  (1108 374)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g1_5
 (21 6)  (1111 374)  (1111 374)  routing T_21_23.sp12_h_l_4 <X> T_21_23.lc_trk_g1_7
 (22 6)  (1112 374)  (1112 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1114 374)  (1114 374)  routing T_21_23.sp12_h_l_4 <X> T_21_23.lc_trk_g1_7
 (26 6)  (1116 374)  (1116 374)  routing T_21_23.lc_trk_g0_5 <X> T_21_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 374)  (1117 374)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 374)  (1119 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 374)  (1120 374)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 374)  (1121 374)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 374)  (1123 374)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 374)  (1124 374)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 374)  (1127 374)  LC_3 Logic Functioning bit
 (39 6)  (1129 374)  (1129 374)  LC_3 Logic Functioning bit
 (43 6)  (1133 374)  (1133 374)  LC_3 Logic Functioning bit
 (45 6)  (1135 374)  (1135 374)  LC_3 Logic Functioning bit
 (53 6)  (1143 374)  (1143 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (1111 375)  (1111 375)  routing T_21_23.sp12_h_l_4 <X> T_21_23.lc_trk_g1_7
 (29 7)  (1119 375)  (1119 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 375)  (1120 375)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 375)  (1122 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 375)  (1125 375)  routing T_21_23.lc_trk_g0_3 <X> T_21_23.input_2_3
 (36 7)  (1126 375)  (1126 375)  LC_3 Logic Functioning bit
 (42 7)  (1132 375)  (1132 375)  LC_3 Logic Functioning bit
 (52 7)  (1142 375)  (1142 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 8)  (1112 376)  (1112 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 376)  (1113 376)  routing T_21_23.sp4_v_t_30 <X> T_21_23.lc_trk_g2_3
 (24 8)  (1114 376)  (1114 376)  routing T_21_23.sp4_v_t_30 <X> T_21_23.lc_trk_g2_3
 (26 8)  (1116 376)  (1116 376)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 376)  (1121 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 376)  (1123 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 376)  (1124 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 376)  (1125 376)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.input_2_4
 (37 8)  (1127 376)  (1127 376)  LC_4 Logic Functioning bit
 (38 8)  (1128 376)  (1128 376)  LC_4 Logic Functioning bit
 (39 8)  (1129 376)  (1129 376)  LC_4 Logic Functioning bit
 (41 8)  (1131 376)  (1131 376)  LC_4 Logic Functioning bit
 (47 8)  (1137 376)  (1137 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (53 8)  (1143 376)  (1143 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (1101 377)  (1101 377)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_h_r_8
 (27 9)  (1117 377)  (1117 377)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 377)  (1118 377)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 377)  (1119 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 377)  (1122 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1124 377)  (1124 377)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.input_2_4
 (36 9)  (1126 377)  (1126 377)  LC_4 Logic Functioning bit
 (38 9)  (1128 377)  (1128 377)  LC_4 Logic Functioning bit
 (15 11)  (1105 379)  (1105 379)  routing T_21_23.sp4_v_t_33 <X> T_21_23.lc_trk_g2_4
 (16 11)  (1106 379)  (1106 379)  routing T_21_23.sp4_v_t_33 <X> T_21_23.lc_trk_g2_4
 (17 11)  (1107 379)  (1107 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 12)  (1107 380)  (1107 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 380)  (1108 380)  routing T_21_23.wire_logic_cluster/lc_1/out <X> T_21_23.lc_trk_g3_1
 (25 12)  (1115 380)  (1115 380)  routing T_21_23.wire_logic_cluster/lc_2/out <X> T_21_23.lc_trk_g3_2
 (14 13)  (1104 381)  (1104 381)  routing T_21_23.tnl_op_0 <X> T_21_23.lc_trk_g3_0
 (15 13)  (1105 381)  (1105 381)  routing T_21_23.tnl_op_0 <X> T_21_23.lc_trk_g3_0
 (17 13)  (1107 381)  (1107 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (1104 382)  (1104 382)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (15 14)  (1105 382)  (1105 382)  routing T_21_23.sp4_h_l_16 <X> T_21_23.lc_trk_g3_5
 (16 14)  (1106 382)  (1106 382)  routing T_21_23.sp4_h_l_16 <X> T_21_23.lc_trk_g3_5
 (17 14)  (1107 382)  (1107 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (15 15)  (1105 383)  (1105 383)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (16 15)  (1106 383)  (1106 383)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (17 15)  (1107 383)  (1107 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1108 383)  (1108 383)  routing T_21_23.sp4_h_l_16 <X> T_21_23.lc_trk_g3_5


LogicTile_22_23

 (26 0)  (1170 368)  (1170 368)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 368)  (1171 368)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 368)  (1173 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 368)  (1174 368)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 368)  (1175 368)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 368)  (1177 368)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 368)  (1178 368)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (53 0)  (1197 368)  (1197 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1170 369)  (1170 369)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 369)  (1171 369)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 369)  (1173 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (40 1)  (1184 369)  (1184 369)  LC_0 Logic Functioning bit
 (42 1)  (1186 369)  (1186 369)  LC_0 Logic Functioning bit
 (48 1)  (1192 369)  (1192 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (19 2)  (1163 370)  (1163 370)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (10 5)  (1154 373)  (1154 373)  routing T_22_23.sp4_h_r_11 <X> T_22_23.sp4_v_b_4
 (6 6)  (1150 374)  (1150 374)  routing T_22_23.sp4_h_l_47 <X> T_22_23.sp4_v_t_38
 (12 6)  (1156 374)  (1156 374)  routing T_22_23.sp4_v_b_5 <X> T_22_23.sp4_h_l_40
 (22 6)  (1166 374)  (1166 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (4 7)  (1148 375)  (1148 375)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_h_l_38
 (9 7)  (1153 375)  (1153 375)  routing T_22_23.sp4_v_b_8 <X> T_22_23.sp4_v_t_41
 (10 7)  (1154 375)  (1154 375)  routing T_22_23.sp4_v_b_8 <X> T_22_23.sp4_v_t_41
 (17 7)  (1161 375)  (1161 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (1165 375)  (1165 375)  routing T_22_23.sp4_r_v_b_31 <X> T_22_23.lc_trk_g1_7
 (2 8)  (1146 376)  (1146 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 10)  (1148 378)  (1148 378)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_v_t_43
 (6 10)  (1150 378)  (1150 378)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_v_t_43
 (10 11)  (1154 379)  (1154 379)  routing T_22_23.sp4_h_l_39 <X> T_22_23.sp4_v_t_42
 (14 15)  (1158 383)  (1158 383)  routing T_22_23.sp4_r_v_b_44 <X> T_22_23.lc_trk_g3_4
 (17 15)  (1161 383)  (1161 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_23_23

 (10 2)  (1208 370)  (1208 370)  routing T_23_23.sp4_v_b_8 <X> T_23_23.sp4_h_l_36
 (10 6)  (1208 374)  (1208 374)  routing T_23_23.sp4_v_b_11 <X> T_23_23.sp4_h_l_41
 (27 6)  (1225 374)  (1225 374)  routing T_23_23.lc_trk_g3_1 <X> T_23_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 374)  (1226 374)  routing T_23_23.lc_trk_g3_1 <X> T_23_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 374)  (1227 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 374)  (1229 374)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 374)  (1230 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 374)  (1231 374)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (41 6)  (1239 374)  (1239 374)  LC_3 Logic Functioning bit
 (43 6)  (1241 374)  (1241 374)  LC_3 Logic Functioning bit
 (46 6)  (1244 374)  (1244 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (41 7)  (1239 375)  (1239 375)  LC_3 Logic Functioning bit
 (43 7)  (1241 375)  (1241 375)  LC_3 Logic Functioning bit
 (16 11)  (1214 379)  (1214 379)  routing T_23_23.sp12_v_b_12 <X> T_23_23.lc_trk_g2_4
 (17 11)  (1215 379)  (1215 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (4 12)  (1202 380)  (1202 380)  routing T_23_23.sp4_v_t_36 <X> T_23_23.sp4_v_b_9
 (6 12)  (1204 380)  (1204 380)  routing T_23_23.sp4_v_t_36 <X> T_23_23.sp4_v_b_9
 (15 12)  (1213 380)  (1213 380)  routing T_23_23.sp4_h_r_25 <X> T_23_23.lc_trk_g3_1
 (16 12)  (1214 380)  (1214 380)  routing T_23_23.sp4_h_r_25 <X> T_23_23.lc_trk_g3_1
 (17 12)  (1215 380)  (1215 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1216 381)  (1216 381)  routing T_23_23.sp4_h_r_25 <X> T_23_23.lc_trk_g3_1


LogicTile_24_23

 (13 3)  (1265 371)  (1265 371)  routing T_24_23.sp4_v_b_9 <X> T_24_23.sp4_h_l_39


RAM_Tile_25_23

 (4 0)  (1310 368)  (1310 368)  routing T_25_23.sp4_v_t_41 <X> T_25_23.sp4_v_b_0
 (6 0)  (1312 368)  (1312 368)  routing T_25_23.sp4_v_t_41 <X> T_25_23.sp4_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 370)  (1314 370)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_36
 (9 2)  (1315 370)  (1315 370)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_36
 (5 3)  (1311 371)  (1311 371)  routing T_25_23.sp4_h_l_37 <X> T_25_23.sp4_v_t_37
 (27 4)  (1333 372)  (1333 372)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_13
 (29 4)  (1335 372)  (1335 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 372)  (1336 372)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_13
 (38 4)  (1344 372)  (1344 372)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (14 6)  (1320 374)  (1320 374)  routing T_25_23.sp4_v_b_4 <X> T_25_23.lc_trk_g1_4
 (16 7)  (1322 375)  (1322 375)  routing T_25_23.sp4_v_b_4 <X> T_25_23.lc_trk_g1_4
 (17 7)  (1323 375)  (1323 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (1328 375)  (1328 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (1329 375)  (1329 375)  routing T_25_23.sp12_h_r_22 <X> T_25_23.lc_trk_g1_6
 (25 7)  (1331 375)  (1331 375)  routing T_25_23.sp12_h_r_22 <X> T_25_23.lc_trk_g1_6
 (14 10)  (1320 378)  (1320 378)  routing T_25_23.sp4_v_b_28 <X> T_25_23.lc_trk_g2_4
 (12 11)  (1318 379)  (1318 379)  routing T_25_23.sp4_h_l_45 <X> T_25_23.sp4_v_t_45
 (16 11)  (1322 379)  (1322 379)  routing T_25_23.sp4_v_b_28 <X> T_25_23.lc_trk_g2_4
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (4 12)  (1310 380)  (1310 380)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_9
 (27 12)  (1333 380)  (1333 380)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_9
 (29 12)  (1335 380)  (1335 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 380)  (1336 380)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_9
 (5 13)  (1311 381)  (1311 381)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_9
 (30 13)  (1336 381)  (1336 381)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_9
 (39 13)  (1345 381)  (1345 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (5 15)  (1311 383)  (1311 383)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_t_44


LogicTile_26_23

 (11 6)  (1359 374)  (1359 374)  routing T_26_23.sp4_v_b_2 <X> T_26_23.sp4_v_t_40
 (12 7)  (1360 375)  (1360 375)  routing T_26_23.sp4_v_b_2 <X> T_26_23.sp4_v_t_40


IO_Tile_33_23

 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (3 8)  (21 360)  (21 360)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1
 (3 9)  (21 361)  (21 361)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1


LogicTile_9_22

 (3 0)  (441 352)  (441 352)  routing T_9_22.sp12_h_r_0 <X> T_9_22.sp12_v_b_0
 (3 1)  (441 353)  (441 353)  routing T_9_22.sp12_h_r_0 <X> T_9_22.sp12_v_b_0


LogicTile_10_22

 (8 0)  (500 352)  (500 352)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_h_r_1
 (9 0)  (501 352)  (501 352)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_h_r_1
 (10 0)  (502 352)  (502 352)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_h_r_1
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 354)  (518 354)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 354)  (526 354)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (46 2)  (538 354)  (538 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (539 354)  (539 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (518 355)  (518 355)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 355)  (519 355)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (1 4)  (493 356)  (493 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 356)  (516 356)  routing T_10_22.top_op_3 <X> T_10_22.lc_trk_g1_3
 (0 5)  (492 357)  (492 357)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (1 5)  (493 357)  (493 357)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (10 5)  (502 357)  (502 357)  routing T_10_22.sp4_h_r_11 <X> T_10_22.sp4_v_b_4
 (21 5)  (513 357)  (513 357)  routing T_10_22.top_op_3 <X> T_10_22.lc_trk_g1_3
 (26 6)  (518 358)  (518 358)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 358)  (525 358)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 358)  (526 358)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 358)  (532 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (42 6)  (534 358)  (534 358)  LC_3 Logic Functioning bit
 (43 6)  (535 358)  (535 358)  LC_3 Logic Functioning bit
 (45 6)  (537 358)  (537 358)  LC_3 Logic Functioning bit
 (47 6)  (539 358)  (539 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (518 359)  (518 359)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 359)  (519 359)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 359)  (520 359)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 359)  (523 359)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (43 7)  (535 359)  (535 359)  LC_3 Logic Functioning bit
 (51 7)  (543 359)  (543 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (510 361)  (510 361)  routing T_10_22.sp4_r_v_b_33 <X> T_10_22.lc_trk_g2_1
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 362)  (525 362)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 362)  (526 362)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 362)  (529 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (31 11)  (523 363)  (523 363)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 363)  (529 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g3_1
 (21 12)  (513 364)  (513 364)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g3_3
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (520 364)  (520 364)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 364)  (523 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 364)  (525 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (37 12)  (529 364)  (529 364)  LC_6 Logic Functioning bit
 (42 12)  (534 364)  (534 364)  LC_6 Logic Functioning bit
 (48 12)  (540 364)  (540 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (542 364)  (542 364)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (544 364)  (544 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 365)  (528 365)  LC_6 Logic Functioning bit
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (48 13)  (540 365)  (540 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (545 365)  (545 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (517 366)  (517 366)  routing T_10_22.rgt_op_6 <X> T_10_22.lc_trk_g3_6
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 367)  (516 367)  routing T_10_22.rgt_op_6 <X> T_10_22.lc_trk_g3_6


LogicTile_11_22

 (11 0)  (557 352)  (557 352)  routing T_11_22.sp4_h_r_9 <X> T_11_22.sp4_v_b_2
 (21 0)  (567 352)  (567 352)  routing T_11_22.lft_op_3 <X> T_11_22.lc_trk_g0_3
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 352)  (570 352)  routing T_11_22.lft_op_3 <X> T_11_22.lc_trk_g0_3
 (13 1)  (559 353)  (559 353)  routing T_11_22.sp4_v_t_44 <X> T_11_22.sp4_h_r_2
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 353)  (569 353)  routing T_11_22.sp4_h_r_2 <X> T_11_22.lc_trk_g0_2
 (24 1)  (570 353)  (570 353)  routing T_11_22.sp4_h_r_2 <X> T_11_22.lc_trk_g0_2
 (25 1)  (571 353)  (571 353)  routing T_11_22.sp4_h_r_2 <X> T_11_22.lc_trk_g0_2
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 356)  (547 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 357)  (547 357)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (14 7)  (560 359)  (560 359)  routing T_11_22.top_op_4 <X> T_11_22.lc_trk_g1_4
 (15 7)  (561 359)  (561 359)  routing T_11_22.top_op_4 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (25 10)  (571 362)  (571 362)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g2_6
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 364)  (577 364)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 364)  (581 364)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_6
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (45 12)  (591 364)  (591 364)  LC_6 Logic Functioning bit
 (47 12)  (593 364)  (593 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (597 364)  (597 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 364)  (598 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (572 365)  (572 365)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 365)  (573 365)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 365)  (578 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 365)  (579 365)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_6
 (35 13)  (581 365)  (581 365)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_6
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (52 13)  (598 365)  (598 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (3 14)  (549 366)  (549 366)  routing T_11_22.sp12_h_r_1 <X> T_11_22.sp12_v_t_22
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 366)  (569 366)  routing T_11_22.sp4_h_r_31 <X> T_11_22.lc_trk_g3_7
 (24 14)  (570 366)  (570 366)  routing T_11_22.sp4_h_r_31 <X> T_11_22.lc_trk_g3_7
 (3 15)  (549 367)  (549 367)  routing T_11_22.sp12_h_r_1 <X> T_11_22.sp12_v_t_22
 (21 15)  (567 367)  (567 367)  routing T_11_22.sp4_h_r_31 <X> T_11_22.lc_trk_g3_7


LogicTile_12_22

 (14 0)  (614 352)  (614 352)  routing T_12_22.wire_logic_cluster/lc_0/out <X> T_12_22.lc_trk_g0_0
 (21 0)  (621 352)  (621 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 352)  (623 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (24 0)  (624 352)  (624 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 352)  (627 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (42 0)  (642 352)  (642 352)  LC_0 Logic Functioning bit
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (47 0)  (647 352)  (647 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (621 353)  (621 353)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (22 1)  (622 353)  (622 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (623 353)  (623 353)  routing T_12_22.sp12_h_l_17 <X> T_12_22.lc_trk_g0_2
 (25 1)  (625 353)  (625 353)  routing T_12_22.sp12_h_l_17 <X> T_12_22.lc_trk_g0_2
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (43 1)  (643 353)  (643 353)  LC_0 Logic Functioning bit
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 354)  (614 354)  routing T_12_22.wire_logic_cluster/lc_4/out <X> T_12_22.lc_trk_g0_4
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (621 354)  (621 354)  routing T_12_22.sp4_v_b_15 <X> T_12_22.lc_trk_g0_7
 (22 2)  (622 354)  (622 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 354)  (623 354)  routing T_12_22.sp4_v_b_15 <X> T_12_22.lc_trk_g0_7
 (27 2)  (627 354)  (627 354)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (39 2)  (639 354)  (639 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (47 2)  (647 354)  (647 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 355)  (618 355)  routing T_12_22.sp4_r_v_b_29 <X> T_12_22.lc_trk_g0_5
 (21 3)  (621 355)  (621 355)  routing T_12_22.sp4_v_b_15 <X> T_12_22.lc_trk_g0_7
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 355)  (630 355)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 355)  (633 355)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.input_2_1
 (35 3)  (635 355)  (635 355)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (26 4)  (626 356)  (626 356)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 356)  (628 356)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 356)  (633 356)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 356)  (634 356)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 356)  (635 356)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_2
 (36 4)  (636 356)  (636 356)  LC_2 Logic Functioning bit
 (38 4)  (638 356)  (638 356)  LC_2 Logic Functioning bit
 (39 4)  (639 356)  (639 356)  LC_2 Logic Functioning bit
 (43 4)  (643 356)  (643 356)  LC_2 Logic Functioning bit
 (45 4)  (645 356)  (645 356)  LC_2 Logic Functioning bit
 (46 4)  (646 356)  (646 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (12 5)  (612 357)  (612 357)  routing T_12_22.sp4_h_r_5 <X> T_12_22.sp4_v_b_5
 (26 5)  (626 357)  (626 357)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 357)  (627 357)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 357)  (628 357)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 357)  (630 357)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 357)  (631 357)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 357)  (632 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 357)  (634 357)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_2
 (38 5)  (638 357)  (638 357)  LC_2 Logic Functioning bit
 (39 5)  (639 357)  (639 357)  LC_2 Logic Functioning bit
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (621 358)  (621 358)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 358)  (623 358)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (24 6)  (624 358)  (624 358)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (25 6)  (625 358)  (625 358)  routing T_12_22.lft_op_6 <X> T_12_22.lc_trk_g1_6
 (26 6)  (626 358)  (626 358)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 358)  (628 358)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 358)  (635 358)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.input_2_3
 (39 6)  (639 358)  (639 358)  LC_3 Logic Functioning bit
 (46 6)  (646 358)  (646 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (651 358)  (651 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (618 359)  (618 359)  routing T_12_22.sp4_r_v_b_29 <X> T_12_22.lc_trk_g1_5
 (21 7)  (621 359)  (621 359)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (22 7)  (622 359)  (622 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 359)  (624 359)  routing T_12_22.lft_op_6 <X> T_12_22.lc_trk_g1_6
 (26 7)  (626 359)  (626 359)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 359)  (627 359)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 359)  (631 359)  routing T_12_22.lc_trk_g0_2 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 359)  (633 359)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.input_2_3
 (34 7)  (634 359)  (634 359)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.input_2_3
 (41 7)  (641 359)  (641 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (15 8)  (615 360)  (615 360)  routing T_12_22.sp4_h_r_25 <X> T_12_22.lc_trk_g2_1
 (16 8)  (616 360)  (616 360)  routing T_12_22.sp4_h_r_25 <X> T_12_22.lc_trk_g2_1
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 360)  (623 360)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g2_3
 (25 8)  (625 360)  (625 360)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g2_2
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 360)  (628 360)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 360)  (635 360)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.input_2_4
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (42 8)  (642 360)  (642 360)  LC_4 Logic Functioning bit
 (43 8)  (643 360)  (643 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (48 8)  (648 360)  (648 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (8 9)  (608 361)  (608 361)  routing T_12_22.sp4_h_r_7 <X> T_12_22.sp4_v_b_7
 (18 9)  (618 361)  (618 361)  routing T_12_22.sp4_h_r_25 <X> T_12_22.lc_trk_g2_1
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 361)  (623 361)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g2_2
 (25 9)  (625 361)  (625 361)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g2_2
 (26 9)  (626 361)  (626 361)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 361)  (627 361)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 361)  (628 361)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 361)  (632 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (642 361)  (642 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (48 9)  (648 361)  (648 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 362)  (626 362)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 362)  (627 362)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 362)  (628 362)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 362)  (630 362)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 362)  (634 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 362)  (635 362)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.input_2_5
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (45 10)  (645 362)  (645 362)  LC_5 Logic Functioning bit
 (47 10)  (647 362)  (647 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (621 363)  (621 363)  routing T_12_22.sp4_r_v_b_39 <X> T_12_22.lc_trk_g2_7
 (26 11)  (626 363)  (626 363)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 363)  (628 363)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 363)  (632 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 363)  (635 363)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.input_2_5
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (39 11)  (639 363)  (639 363)  LC_5 Logic Functioning bit
 (40 11)  (640 363)  (640 363)  LC_5 Logic Functioning bit
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 364)  (618 364)  routing T_12_22.wire_logic_cluster/lc_1/out <X> T_12_22.lc_trk_g3_1
 (25 12)  (625 364)  (625 364)  routing T_12_22.wire_logic_cluster/lc_2/out <X> T_12_22.lc_trk_g3_2
 (26 12)  (626 364)  (626 364)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 364)  (630 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (48 12)  (648 364)  (648 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (614 365)  (614 365)  routing T_12_22.tnl_op_0 <X> T_12_22.lc_trk_g3_0
 (15 13)  (615 365)  (615 365)  routing T_12_22.tnl_op_0 <X> T_12_22.lc_trk_g3_0
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 365)  (626 365)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 365)  (627 365)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 365)  (640 365)  LC_6 Logic Functioning bit
 (42 13)  (642 365)  (642 365)  LC_6 Logic Functioning bit
 (51 13)  (651 365)  (651 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (3 14)  (603 366)  (603 366)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_v_t_22
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 366)  (618 366)  routing T_12_22.wire_logic_cluster/lc_5/out <X> T_12_22.lc_trk_g3_5
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (3 15)  (603 367)  (603 367)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_v_t_22
 (14 15)  (614 367)  (614 367)  routing T_12_22.sp12_v_b_20 <X> T_12_22.lc_trk_g3_4
 (16 15)  (616 367)  (616 367)  routing T_12_22.sp12_v_b_20 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (621 367)  (621 367)  routing T_12_22.sp4_r_v_b_47 <X> T_12_22.lc_trk_g3_7
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_22

 (25 0)  (679 352)  (679 352)  routing T_13_22.sp12_h_r_2 <X> T_13_22.lc_trk_g0_2
 (27 0)  (681 352)  (681 352)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 352)  (682 352)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (39 0)  (693 352)  (693 352)  LC_0 Logic Functioning bit
 (41 0)  (695 352)  (695 352)  LC_0 Logic Functioning bit
 (42 0)  (696 352)  (696 352)  LC_0 Logic Functioning bit
 (44 0)  (698 352)  (698 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (678 353)  (678 353)  routing T_13_22.sp12_h_r_2 <X> T_13_22.lc_trk_g0_2
 (25 1)  (679 353)  (679 353)  routing T_13_22.sp12_h_r_2 <X> T_13_22.lc_trk_g0_2
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (39 1)  (693 353)  (693 353)  LC_0 Logic Functioning bit
 (41 1)  (695 353)  (695 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (50 1)  (704 353)  (704 353)  Carry_In_Mux bit 

 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 354)  (681 354)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 354)  (682 354)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (42 2)  (696 354)  (696 354)  LC_1 Logic Functioning bit
 (44 2)  (698 354)  (698 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (0 4)  (654 356)  (654 356)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 356)  (675 356)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g1_3
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 356)  (679 356)  routing T_13_22.wire_logic_cluster/lc_2/out <X> T_13_22.lc_trk_g1_2
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (44 4)  (698 356)  (698 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (0 5)  (654 357)  (654 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (42 5)  (696 357)  (696 357)  LC_2 Logic Functioning bit
 (16 6)  (670 358)  (670 358)  routing T_13_22.sp4_v_b_13 <X> T_13_22.lc_trk_g1_5
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 358)  (672 358)  routing T_13_22.sp4_v_b_13 <X> T_13_22.lc_trk_g1_5
 (21 6)  (675 358)  (675 358)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 358)  (679 358)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g1_6
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (42 6)  (696 358)  (696 358)  LC_3 Logic Functioning bit
 (44 6)  (698 358)  (698 358)  LC_3 Logic Functioning bit
 (45 6)  (699 358)  (699 358)  LC_3 Logic Functioning bit
 (18 7)  (672 359)  (672 359)  routing T_13_22.sp4_v_b_13 <X> T_13_22.lc_trk_g1_5
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (42 7)  (696 359)  (696 359)  LC_3 Logic Functioning bit
 (11 8)  (665 360)  (665 360)  routing T_13_22.sp4_h_r_3 <X> T_13_22.sp4_v_b_8
 (12 8)  (666 360)  (666 360)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_r_8
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 360)  (682 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (42 8)  (696 360)  (696 360)  LC_4 Logic Functioning bit
 (44 8)  (698 360)  (698 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (8 9)  (662 361)  (662 361)  routing T_13_22.sp4_h_l_42 <X> T_13_22.sp4_v_b_7
 (9 9)  (663 361)  (663 361)  routing T_13_22.sp4_h_l_42 <X> T_13_22.sp4_v_b_7
 (11 9)  (665 361)  (665 361)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_r_8
 (13 9)  (667 361)  (667 361)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_r_8
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (42 9)  (696 361)  (696 361)  LC_4 Logic Functioning bit
 (3 10)  (657 362)  (657 362)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_h_l_22
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (39 10)  (693 362)  (693 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (42 10)  (696 362)  (696 362)  LC_5 Logic Functioning bit
 (44 10)  (698 362)  (698 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (47 10)  (701 362)  (701 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (3 11)  (657 363)  (657 363)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_h_l_22
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 363)  (690 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (41 11)  (695 363)  (695 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (14 12)  (668 364)  (668 364)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g3_0
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 364)  (672 364)  routing T_13_22.wire_logic_cluster/lc_1/out <X> T_13_22.lc_trk_g3_1
 (21 12)  (675 364)  (675 364)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g3_3
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 364)  (677 364)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g3_3
 (24 12)  (678 364)  (678 364)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g3_3
 (27 12)  (681 364)  (681 364)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 364)  (684 364)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (42 12)  (696 364)  (696 364)  LC_6 Logic Functioning bit
 (44 12)  (698 364)  (698 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 365)  (684 365)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (41 13)  (695 365)  (695 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 366)  (668 366)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g3_4
 (27 14)  (681 366)  (681 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 366)  (684 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (39 14)  (693 366)  (693 366)  LC_7 Logic Functioning bit
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (42 14)  (696 366)  (696 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (0 15)  (654 367)  (654 367)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 367)  (684 367)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (41 15)  (695 367)  (695 367)  LC_7 Logic Functioning bit
 (42 15)  (696 367)  (696 367)  LC_7 Logic Functioning bit


LogicTile_14_22

 (8 0)  (716 352)  (716 352)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_h_r_1
 (9 0)  (717 352)  (717 352)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_h_r_1
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 352)  (731 352)  routing T_14_22.sp4_v_b_19 <X> T_14_22.lc_trk_g0_3
 (24 0)  (732 352)  (732 352)  routing T_14_22.sp4_v_b_19 <X> T_14_22.lc_trk_g0_3
 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 352)  (743 352)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_0
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (41 0)  (749 352)  (749 352)  LC_0 Logic Functioning bit
 (43 0)  (751 352)  (751 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (46 0)  (754 352)  (754 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 353)  (739 353)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 353)  (741 353)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_0
 (35 1)  (743 353)  (743 353)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_0
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (41 1)  (749 353)  (749 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_v_b_13 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (726 354)  (726 354)  routing T_14_22.sp4_v_b_13 <X> T_14_22.lc_trk_g0_5
 (21 2)  (729 354)  (729 354)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 354)  (731 354)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (27 2)  (735 354)  (735 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 354)  (738 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 354)  (739 354)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 354)  (745 354)  LC_1 Logic Functioning bit
 (41 2)  (749 354)  (749 354)  LC_1 Logic Functioning bit
 (42 2)  (750 354)  (750 354)  LC_1 Logic Functioning bit
 (43 2)  (751 354)  (751 354)  LC_1 Logic Functioning bit
 (45 2)  (753 354)  (753 354)  LC_1 Logic Functioning bit
 (52 2)  (760 354)  (760 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (726 355)  (726 355)  routing T_14_22.sp4_v_b_13 <X> T_14_22.lc_trk_g0_5
 (21 3)  (729 355)  (729 355)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 355)  (739 355)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 355)  (741 355)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.input_2_1
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (42 3)  (750 355)  (750 355)  LC_1 Logic Functioning bit
 (48 3)  (756 355)  (756 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (729 356)  (729 356)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 356)  (735 356)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 356)  (736 356)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 356)  (739 356)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 356)  (745 356)  LC_2 Logic Functioning bit
 (41 4)  (749 356)  (749 356)  LC_2 Logic Functioning bit
 (43 4)  (751 356)  (751 356)  LC_2 Logic Functioning bit
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (3 5)  (711 357)  (711 357)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_h_r_0
 (16 5)  (724 357)  (724 357)  routing T_14_22.sp12_h_r_8 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (734 357)  (734 357)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 357)  (735 357)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 357)  (739 357)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (741 357)  (741 357)  routing T_14_22.lc_trk_g2_0 <X> T_14_22.input_2_2
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (41 5)  (749 357)  (749 357)  LC_2 Logic Functioning bit
 (43 5)  (751 357)  (751 357)  LC_2 Logic Functioning bit
 (51 5)  (759 357)  (759 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 358)  (722 358)  routing T_14_22.wire_logic_cluster/lc_4/out <X> T_14_22.lc_trk_g1_4
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 358)  (731 358)  routing T_14_22.sp4_v_b_23 <X> T_14_22.lc_trk_g1_7
 (24 6)  (732 358)  (732 358)  routing T_14_22.sp4_v_b_23 <X> T_14_22.lc_trk_g1_7
 (25 6)  (733 358)  (733 358)  routing T_14_22.wire_logic_cluster/lc_6/out <X> T_14_22.lc_trk_g1_6
 (26 6)  (734 358)  (734 358)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 358)  (738 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 358)  (745 358)  LC_3 Logic Functioning bit
 (39 6)  (747 358)  (747 358)  LC_3 Logic Functioning bit
 (45 6)  (753 358)  (753 358)  LC_3 Logic Functioning bit
 (52 6)  (760 358)  (760 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 359)  (734 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 359)  (739 359)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 359)  (740 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 359)  (743 359)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.input_2_3
 (36 7)  (744 359)  (744 359)  LC_3 Logic Functioning bit
 (37 7)  (745 359)  (745 359)  LC_3 Logic Functioning bit
 (38 7)  (746 359)  (746 359)  LC_3 Logic Functioning bit
 (42 7)  (750 359)  (750 359)  LC_3 Logic Functioning bit
 (48 7)  (756 359)  (756 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (722 360)  (722 360)  routing T_14_22.sp4_v_b_24 <X> T_14_22.lc_trk_g2_0
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 360)  (726 360)  routing T_14_22.wire_logic_cluster/lc_1/out <X> T_14_22.lc_trk_g2_1
 (25 8)  (733 360)  (733 360)  routing T_14_22.rgt_op_2 <X> T_14_22.lc_trk_g2_2
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (45 8)  (753 360)  (753 360)  LC_4 Logic Functioning bit
 (51 8)  (759 360)  (759 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (760 360)  (760 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (16 9)  (724 361)  (724 361)  routing T_14_22.sp4_v_b_24 <X> T_14_22.lc_trk_g2_0
 (17 9)  (725 361)  (725 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 361)  (732 361)  routing T_14_22.rgt_op_2 <X> T_14_22.lc_trk_g2_2
 (26 9)  (734 361)  (734 361)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 361)  (735 361)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 361)  (736 361)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (53 9)  (761 361)  (761 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 362)  (726 362)  routing T_14_22.wire_logic_cluster/lc_5/out <X> T_14_22.lc_trk_g2_5
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 362)  (743 362)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.input_2_5
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (42 10)  (750 362)  (750 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (45 10)  (753 362)  (753 362)  LC_5 Logic Functioning bit
 (46 10)  (754 362)  (754 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (755 362)  (755 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 363)  (733 363)  routing T_14_22.sp4_r_v_b_38 <X> T_14_22.lc_trk_g2_6
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 363)  (738 363)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 363)  (739 363)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 363)  (741 363)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.input_2_5
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (42 11)  (750 363)  (750 363)  LC_5 Logic Functioning bit
 (14 12)  (722 364)  (722 364)  routing T_14_22.wire_logic_cluster/lc_0/out <X> T_14_22.lc_trk_g3_0
 (21 12)  (729 364)  (729 364)  routing T_14_22.sp4_v_t_22 <X> T_14_22.lc_trk_g3_3
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 364)  (731 364)  routing T_14_22.sp4_v_t_22 <X> T_14_22.lc_trk_g3_3
 (25 12)  (733 364)  (733 364)  routing T_14_22.wire_logic_cluster/lc_2/out <X> T_14_22.lc_trk_g3_2
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 364)  (735 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 364)  (738 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 364)  (741 364)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (37 12)  (745 364)  (745 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (47 12)  (755 364)  (755 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (760 364)  (760 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 365)  (729 365)  routing T_14_22.sp4_v_t_22 <X> T_14_22.lc_trk_g3_3
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 365)  (734 365)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 365)  (735 365)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 365)  (738 365)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 365)  (739 365)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (46 13)  (754 365)  (754 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (756 365)  (756 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (720 366)  (720 366)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_46
 (15 14)  (723 366)  (723 366)  routing T_14_22.sp4_h_l_16 <X> T_14_22.lc_trk_g3_5
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_h_l_16 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (729 366)  (729 366)  routing T_14_22.wire_logic_cluster/lc_7/out <X> T_14_22.lc_trk_g3_7
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 366)  (735 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 366)  (741 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (39 14)  (747 366)  (747 366)  LC_7 Logic Functioning bit
 (45 14)  (753 366)  (753 366)  LC_7 Logic Functioning bit
 (50 14)  (758 366)  (758 366)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (719 367)  (719 367)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_46
 (13 15)  (721 367)  (721 367)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_46
 (18 15)  (726 367)  (726 367)  routing T_14_22.sp4_h_l_16 <X> T_14_22.lc_trk_g3_5
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 367)  (733 367)  routing T_14_22.sp4_r_v_b_46 <X> T_14_22.lc_trk_g3_6
 (26 15)  (734 367)  (734 367)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 367)  (739 367)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit
 (39 15)  (747 367)  (747 367)  LC_7 Logic Functioning bit
 (42 15)  (750 367)  (750 367)  LC_7 Logic Functioning bit
 (46 15)  (754 367)  (754 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (761 367)  (761 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_22

 (0 0)  (762 352)  (762 352)  Negative Clock bit

 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 352)  (785 352)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (24 0)  (786 352)  (786 352)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (21 1)  (783 353)  (783 353)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (26 1)  (788 353)  (788 353)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 353)  (789 353)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 353)  (793 353)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (39 1)  (801 353)  (801 353)  LC_0 Logic Functioning bit
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (775 354)  (775 354)  routing T_15_22.sp4_h_r_2 <X> T_15_22.sp4_v_t_39
 (21 2)  (783 354)  (783 354)  routing T_15_22.sp4_v_b_15 <X> T_15_22.lc_trk_g0_7
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 354)  (785 354)  routing T_15_22.sp4_v_b_15 <X> T_15_22.lc_trk_g0_7
 (26 2)  (788 354)  (788 354)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 354)  (792 354)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 354)  (795 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 354)  (796 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 354)  (797 354)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_1
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (42 2)  (804 354)  (804 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (12 3)  (774 355)  (774 355)  routing T_15_22.sp4_h_r_2 <X> T_15_22.sp4_v_t_39
 (14 3)  (776 355)  (776 355)  routing T_15_22.sp12_h_r_20 <X> T_15_22.lc_trk_g0_4
 (16 3)  (778 355)  (778 355)  routing T_15_22.sp12_h_r_20 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (783 355)  (783 355)  routing T_15_22.sp4_v_b_15 <X> T_15_22.lc_trk_g0_7
 (28 3)  (790 355)  (790 355)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 355)  (794 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 355)  (796 355)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_1
 (35 3)  (797 355)  (797 355)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_1
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (16 4)  (778 356)  (778 356)  routing T_15_22.sp4_v_b_9 <X> T_15_22.lc_trk_g1_1
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 356)  (780 356)  routing T_15_22.sp4_v_b_9 <X> T_15_22.lc_trk_g1_1
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 356)  (786 356)  routing T_15_22.top_op_3 <X> T_15_22.lc_trk_g1_3
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 356)  (796 356)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 356)  (797 356)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.input_2_2
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (52 4)  (814 356)  (814 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (770 357)  (770 357)  routing T_15_22.sp4_v_t_36 <X> T_15_22.sp4_v_b_4
 (10 5)  (772 357)  (772 357)  routing T_15_22.sp4_v_t_36 <X> T_15_22.sp4_v_b_4
 (18 5)  (780 357)  (780 357)  routing T_15_22.sp4_v_b_9 <X> T_15_22.lc_trk_g1_1
 (21 5)  (783 357)  (783 357)  routing T_15_22.top_op_3 <X> T_15_22.lc_trk_g1_3
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (53 5)  (815 357)  (815 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (776 358)  (776 358)  routing T_15_22.lft_op_4 <X> T_15_22.lc_trk_g1_4
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (48 6)  (810 358)  (810 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (777 359)  (777 359)  routing T_15_22.lft_op_4 <X> T_15_22.lc_trk_g1_4
 (17 7)  (779 359)  (779 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (788 359)  (788 359)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 359)  (789 359)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 359)  (799 359)  LC_3 Logic Functioning bit
 (39 7)  (801 359)  (801 359)  LC_3 Logic Functioning bit
 (47 7)  (809 359)  (809 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (772 360)  (772 360)  routing T_15_22.sp4_v_t_39 <X> T_15_22.sp4_h_r_7
 (12 8)  (774 360)  (774 360)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_h_r_8
 (14 8)  (776 360)  (776 360)  routing T_15_22.sp4_h_l_21 <X> T_15_22.lc_trk_g2_0
 (15 8)  (777 360)  (777 360)  routing T_15_22.tnl_op_1 <X> T_15_22.lc_trk_g2_1
 (17 8)  (779 360)  (779 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (784 360)  (784 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 360)  (785 360)  routing T_15_22.sp12_v_b_11 <X> T_15_22.lc_trk_g2_3
 (25 8)  (787 360)  (787 360)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (50 8)  (812 360)  (812 360)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 361)  (777 361)  routing T_15_22.sp4_h_l_21 <X> T_15_22.lc_trk_g2_0
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp4_h_l_21 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (780 361)  (780 361)  routing T_15_22.tnl_op_1 <X> T_15_22.lc_trk_g2_1
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (25 9)  (787 361)  (787 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (15 10)  (777 362)  (777 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.tnl_op_7 <X> T_15_22.lc_trk_g2_7
 (25 10)  (787 362)  (787 362)  routing T_15_22.wire_logic_cluster/lc_6/out <X> T_15_22.lc_trk_g2_6
 (26 10)  (788 362)  (788 362)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 362)  (789 362)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 362)  (795 362)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (40 10)  (802 362)  (802 362)  LC_5 Logic Functioning bit
 (42 10)  (804 362)  (804 362)  LC_5 Logic Functioning bit
 (6 11)  (768 363)  (768 363)  routing T_15_22.sp4_h_r_6 <X> T_15_22.sp4_h_l_43
 (21 11)  (783 363)  (783 363)  routing T_15_22.tnl_op_7 <X> T_15_22.lc_trk_g2_7
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 363)  (788 363)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 363)  (790 363)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 363)  (793 363)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 363)  (794 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 363)  (795 363)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.input_2_5
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (40 11)  (802 363)  (802 363)  LC_5 Logic Functioning bit
 (3 12)  (765 364)  (765 364)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_r_1
 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_v_b_9
 (11 12)  (773 364)  (773 364)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_v_b_11
 (15 12)  (777 364)  (777 364)  routing T_15_22.rgt_op_1 <X> T_15_22.lc_trk_g3_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 364)  (780 364)  routing T_15_22.rgt_op_1 <X> T_15_22.lc_trk_g3_1
 (26 12)  (788 364)  (788 364)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 364)  (790 364)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (41 12)  (803 364)  (803 364)  LC_6 Logic Functioning bit
 (43 12)  (805 364)  (805 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (50 12)  (812 364)  (812 364)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (765 365)  (765 365)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_r_1
 (8 13)  (770 365)  (770 365)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_v_b_10
 (12 13)  (774 365)  (774 365)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_v_b_11
 (26 13)  (788 365)  (788 365)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 365)  (790 365)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (39 13)  (801 365)  (801 365)  LC_6 Logic Functioning bit
 (40 13)  (802 365)  (802 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (8 14)  (770 366)  (770 366)  routing T_15_22.sp4_h_r_2 <X> T_15_22.sp4_h_l_47
 (10 14)  (772 366)  (772 366)  routing T_15_22.sp4_h_r_2 <X> T_15_22.sp4_h_l_47
 (11 14)  (773 366)  (773 366)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_t_46
 (13 14)  (775 366)  (775 366)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_t_46
 (14 14)  (776 366)  (776 366)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g3_4
 (15 14)  (777 366)  (777 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 366)  (780 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (21 14)  (783 366)  (783 366)  routing T_15_22.rgt_op_7 <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 366)  (786 366)  routing T_15_22.rgt_op_7 <X> T_15_22.lc_trk_g3_7
 (25 14)  (787 366)  (787 366)  routing T_15_22.bnl_op_6 <X> T_15_22.lc_trk_g3_6
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (12 15)  (774 367)  (774 367)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_t_46
 (15 15)  (777 367)  (777 367)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (780 367)  (780 367)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 367)  (787 367)  routing T_15_22.bnl_op_6 <X> T_15_22.lc_trk_g3_6
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (21 0)  (837 352)  (837 352)  routing T_16_22.wire_logic_cluster/lc_3/out <X> T_16_22.lc_trk_g0_3
 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (841 352)  (841 352)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g0_2
 (26 0)  (842 352)  (842 352)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 352)  (849 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 352)  (853 352)  LC_0 Logic Functioning bit
 (41 0)  (857 352)  (857 352)  LC_0 Logic Functioning bit
 (43 0)  (859 352)  (859 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (3 1)  (819 353)  (819 353)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_b_0
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp4_r_v_b_35 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 353)  (839 353)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g0_2
 (24 1)  (840 353)  (840 353)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g0_2
 (25 1)  (841 353)  (841 353)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g0_2
 (26 1)  (842 353)  (842 353)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 353)  (843 353)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 353)  (851 353)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.input_2_0
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (41 1)  (857 353)  (857 353)  LC_0 Logic Functioning bit
 (43 1)  (859 353)  (859 353)  LC_0 Logic Functioning bit
 (48 1)  (864 353)  (864 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (869 353)  (869 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 354)  (821 354)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_h_l_37
 (8 2)  (824 354)  (824 354)  routing T_16_22.sp4_h_r_1 <X> T_16_22.sp4_h_l_36
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 354)  (839 354)  routing T_16_22.sp4_h_r_7 <X> T_16_22.lc_trk_g0_7
 (24 2)  (840 354)  (840 354)  routing T_16_22.sp4_h_r_7 <X> T_16_22.lc_trk_g0_7
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 354)  (851 354)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.input_2_1
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (48 2)  (864 354)  (864 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (4 3)  (820 355)  (820 355)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_h_l_37
 (6 3)  (822 355)  (822 355)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_h_l_37
 (21 3)  (837 355)  (837 355)  routing T_16_22.sp4_h_r_7 <X> T_16_22.lc_trk_g0_7
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (849 355)  (849 355)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.input_2_1
 (34 3)  (850 355)  (850 355)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.input_2_1
 (35 3)  (851 355)  (851 355)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.input_2_1
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (14 4)  (830 356)  (830 356)  routing T_16_22.wire_logic_cluster/lc_0/out <X> T_16_22.lc_trk_g1_0
 (25 4)  (841 356)  (841 356)  routing T_16_22.lft_op_2 <X> T_16_22.lc_trk_g1_2
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (42 4)  (858 356)  (858 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (46 4)  (862 356)  (862 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (821 357)  (821 357)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_v_b_3
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 357)  (840 357)  routing T_16_22.lft_op_2 <X> T_16_22.lc_trk_g1_2
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 357)  (846 357)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 357)  (849 357)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.input_2_2
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (52 5)  (868 357)  (868 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (12 6)  (828 358)  (828 358)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_h_l_40
 (14 6)  (830 358)  (830 358)  routing T_16_22.wire_logic_cluster/lc_4/out <X> T_16_22.lc_trk_g1_4
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.bnr_op_5 <X> T_16_22.lc_trk_g1_5
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 358)  (839 358)  routing T_16_22.sp4_h_r_7 <X> T_16_22.lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.sp4_h_r_7 <X> T_16_22.lc_trk_g1_7
 (26 6)  (842 358)  (842 358)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 358)  (849 358)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (45 6)  (861 358)  (861 358)  LC_3 Logic Functioning bit
 (48 6)  (864 358)  (864 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (13 7)  (829 359)  (829 359)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_h_l_40
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (834 359)  (834 359)  routing T_16_22.bnr_op_5 <X> T_16_22.lc_trk_g1_5
 (21 7)  (837 359)  (837 359)  routing T_16_22.sp4_h_r_7 <X> T_16_22.lc_trk_g1_7
 (26 7)  (842 359)  (842 359)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 359)  (851 359)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.input_2_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (42 7)  (858 359)  (858 359)  LC_3 Logic Functioning bit
 (11 8)  (827 360)  (827 360)  routing T_16_22.sp4_h_l_39 <X> T_16_22.sp4_v_b_8
 (12 8)  (828 360)  (828 360)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_h_r_8
 (13 8)  (829 360)  (829 360)  routing T_16_22.sp4_h_l_39 <X> T_16_22.sp4_v_b_8
 (14 8)  (830 360)  (830 360)  routing T_16_22.sp4_v_t_21 <X> T_16_22.lc_trk_g2_0
 (15 8)  (831 360)  (831 360)  routing T_16_22.sp4_h_r_25 <X> T_16_22.lc_trk_g2_1
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_h_r_25 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (841 360)  (841 360)  routing T_16_22.wire_logic_cluster/lc_2/out <X> T_16_22.lc_trk_g2_2
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 360)  (847 360)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 360)  (851 360)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.input_2_4
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (41 8)  (857 360)  (857 360)  LC_4 Logic Functioning bit
 (45 8)  (861 360)  (861 360)  LC_4 Logic Functioning bit
 (12 9)  (828 361)  (828 361)  routing T_16_22.sp4_h_l_39 <X> T_16_22.sp4_v_b_8
 (14 9)  (830 361)  (830 361)  routing T_16_22.sp4_v_t_21 <X> T_16_22.lc_trk_g2_0
 (16 9)  (832 361)  (832 361)  routing T_16_22.sp4_v_t_21 <X> T_16_22.lc_trk_g2_0
 (17 9)  (833 361)  (833 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (834 361)  (834 361)  routing T_16_22.sp4_h_r_25 <X> T_16_22.lc_trk_g2_1
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 361)  (842 361)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 361)  (843 361)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 361)  (844 361)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (850 361)  (850 361)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.input_2_4
 (35 9)  (851 361)  (851 361)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.input_2_4
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (51 9)  (867 361)  (867 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (824 362)  (824 362)  routing T_16_22.sp4_h_r_7 <X> T_16_22.sp4_h_l_42
 (11 10)  (827 362)  (827 362)  routing T_16_22.sp4_h_l_38 <X> T_16_22.sp4_v_t_45
 (12 10)  (828 362)  (828 362)  routing T_16_22.sp4_v_t_39 <X> T_16_22.sp4_h_l_45
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g2_5
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 362)  (839 362)  routing T_16_22.sp4_v_b_47 <X> T_16_22.lc_trk_g2_7
 (24 10)  (840 362)  (840 362)  routing T_16_22.sp4_v_b_47 <X> T_16_22.lc_trk_g2_7
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 362)  (851 362)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.input_2_5
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (9 11)  (825 363)  (825 363)  routing T_16_22.sp4_v_b_11 <X> T_16_22.sp4_v_t_42
 (10 11)  (826 363)  (826 363)  routing T_16_22.sp4_v_b_11 <X> T_16_22.sp4_v_t_42
 (11 11)  (827 363)  (827 363)  routing T_16_22.sp4_v_t_39 <X> T_16_22.sp4_h_l_45
 (13 11)  (829 363)  (829 363)  routing T_16_22.sp4_v_t_39 <X> T_16_22.sp4_h_l_45
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 363)  (851 363)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.input_2_5
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (40 11)  (856 363)  (856 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (51 11)  (867 363)  (867 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (819 364)  (819 364)  routing T_16_22.sp12_v_t_22 <X> T_16_22.sp12_h_r_1
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.wire_logic_cluster/lc_1/out <X> T_16_22.lc_trk_g3_1
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.tnl_op_3 <X> T_16_22.lc_trk_g3_3
 (26 12)  (842 364)  (842 364)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 364)  (849 364)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_6
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (38 12)  (854 364)  (854 364)  LC_6 Logic Functioning bit
 (39 12)  (855 364)  (855 364)  LC_6 Logic Functioning bit
 (41 12)  (857 364)  (857 364)  LC_6 Logic Functioning bit
 (42 12)  (858 364)  (858 364)  LC_6 Logic Functioning bit
 (43 12)  (859 364)  (859 364)  LC_6 Logic Functioning bit
 (14 13)  (830 365)  (830 365)  routing T_16_22.sp4_r_v_b_40 <X> T_16_22.lc_trk_g3_0
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (837 365)  (837 365)  routing T_16_22.tnl_op_3 <X> T_16_22.lc_trk_g3_3
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 365)  (839 365)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g3_2
 (24 13)  (840 365)  (840 365)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g3_2
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 365)  (844 365)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_6
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (37 13)  (853 365)  (853 365)  LC_6 Logic Functioning bit
 (38 13)  (854 365)  (854 365)  LC_6 Logic Functioning bit
 (40 13)  (856 365)  (856 365)  LC_6 Logic Functioning bit
 (41 13)  (857 365)  (857 365)  LC_6 Logic Functioning bit
 (42 13)  (858 365)  (858 365)  LC_6 Logic Functioning bit
 (2 14)  (818 366)  (818 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 14)  (830 366)  (830 366)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g3_4
 (15 14)  (831 366)  (831 366)  routing T_16_22.sp4_v_t_32 <X> T_16_22.lc_trk_g3_5
 (16 14)  (832 366)  (832 366)  routing T_16_22.sp4_v_t_32 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (843 366)  (843 366)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 366)  (844 366)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 366)  (845 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 366)  (847 366)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 366)  (850 366)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 366)  (853 366)  LC_7 Logic Functioning bit
 (39 14)  (855 366)  (855 366)  LC_7 Logic Functioning bit
 (15 15)  (831 367)  (831 367)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g3_4
 (16 15)  (832 367)  (832 367)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (844 367)  (844 367)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 367)  (846 367)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/in_1


LogicTile_17_22

 (4 0)  (878 352)  (878 352)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_v_b_0
 (8 0)  (882 352)  (882 352)  routing T_17_22.sp4_h_l_36 <X> T_17_22.sp4_h_r_1
 (15 0)  (889 352)  (889 352)  routing T_17_22.bot_op_1 <X> T_17_22.lc_trk_g0_1
 (17 0)  (891 352)  (891 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 352)  (898 352)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g0_3
 (8 1)  (882 353)  (882 353)  routing T_17_22.sp4_v_t_47 <X> T_17_22.sp4_v_b_1
 (10 1)  (884 353)  (884 353)  routing T_17_22.sp4_v_t_47 <X> T_17_22.sp4_v_b_1
 (21 1)  (895 353)  (895 353)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g0_3
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g0_2
 (25 1)  (899 353)  (899 353)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g0_2
 (15 2)  (889 354)  (889 354)  routing T_17_22.sp4_h_r_13 <X> T_17_22.lc_trk_g0_5
 (16 2)  (890 354)  (890 354)  routing T_17_22.sp4_h_r_13 <X> T_17_22.lc_trk_g0_5
 (17 2)  (891 354)  (891 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (892 354)  (892 354)  routing T_17_22.sp4_h_r_13 <X> T_17_22.lc_trk_g0_5
 (3 3)  (877 355)  (877 355)  routing T_17_22.sp12_v_b_0 <X> T_17_22.sp12_h_l_23
 (14 3)  (888 355)  (888 355)  routing T_17_22.sp4_r_v_b_28 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (6 4)  (880 356)  (880 356)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_v_b_3
 (15 4)  (889 356)  (889 356)  routing T_17_22.top_op_1 <X> T_17_22.lc_trk_g1_1
 (17 4)  (891 356)  (891 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (895 356)  (895 356)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 356)  (897 356)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (24 4)  (898 356)  (898 356)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 356)  (904 356)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 356)  (909 356)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.input_2_2
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (39 4)  (913 356)  (913 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (42 4)  (916 356)  (916 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (5 5)  (879 357)  (879 357)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_v_b_3
 (9 5)  (883 357)  (883 357)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_v_b_4
 (18 5)  (892 357)  (892 357)  routing T_17_22.top_op_1 <X> T_17_22.lc_trk_g1_1
 (21 5)  (895 357)  (895 357)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.bot_op_2 <X> T_17_22.lc_trk_g1_2
 (26 5)  (900 357)  (900 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 357)  (901 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 357)  (906 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (37 5)  (911 357)  (911 357)  LC_2 Logic Functioning bit
 (39 5)  (913 357)  (913 357)  LC_2 Logic Functioning bit
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (41 5)  (915 357)  (915 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (21 6)  (895 358)  (895 358)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g1_7
 (25 6)  (899 358)  (899 358)  routing T_17_22.bnr_op_6 <X> T_17_22.lc_trk_g1_6
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 358)  (908 358)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 358)  (909 358)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.input_2_3
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (41 6)  (915 358)  (915 358)  LC_3 Logic Functioning bit
 (42 6)  (916 358)  (916 358)  LC_3 Logic Functioning bit
 (43 6)  (917 358)  (917 358)  LC_3 Logic Functioning bit
 (21 7)  (895 359)  (895 359)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g1_7
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 359)  (899 359)  routing T_17_22.bnr_op_6 <X> T_17_22.lc_trk_g1_6
 (26 7)  (900 359)  (900 359)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 359)  (902 359)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 359)  (906 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 359)  (907 359)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.input_2_3
 (34 7)  (908 359)  (908 359)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.input_2_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (40 7)  (914 359)  (914 359)  LC_3 Logic Functioning bit
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (42 7)  (916 359)  (916 359)  LC_3 Logic Functioning bit
 (21 8)  (895 360)  (895 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 360)  (897 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (24 8)  (898 360)  (898 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 360)  (905 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (39 8)  (913 360)  (913 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (42 8)  (916 360)  (916 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (50 8)  (924 360)  (924 360)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (877 361)  (877 361)  routing T_17_22.sp12_h_l_22 <X> T_17_22.sp12_v_b_1
 (8 9)  (882 361)  (882 361)  routing T_17_22.sp4_h_l_36 <X> T_17_22.sp4_v_b_7
 (9 9)  (883 361)  (883 361)  routing T_17_22.sp4_h_l_36 <X> T_17_22.sp4_v_b_7
 (10 9)  (884 361)  (884 361)  routing T_17_22.sp4_h_l_36 <X> T_17_22.sp4_v_b_7
 (13 9)  (887 361)  (887 361)  routing T_17_22.sp4_v_t_38 <X> T_17_22.sp4_h_r_8
 (27 9)  (901 361)  (901 361)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 361)  (904 361)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (38 9)  (912 361)  (912 361)  LC_4 Logic Functioning bit
 (39 9)  (913 361)  (913 361)  LC_4 Logic Functioning bit
 (40 9)  (914 361)  (914 361)  LC_4 Logic Functioning bit
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (42 9)  (916 361)  (916 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 362)  (908 362)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (48 10)  (922 362)  (922 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (39 11)  (913 363)  (913 363)  LC_5 Logic Functioning bit
 (5 12)  (879 364)  (879 364)  routing T_17_22.sp4_v_b_9 <X> T_17_22.sp4_h_r_9
 (11 12)  (885 364)  (885 364)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (13 12)  (887 364)  (887 364)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (15 12)  (889 364)  (889 364)  routing T_17_22.rgt_op_1 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.rgt_op_1 <X> T_17_22.lc_trk_g3_1
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp12_v_b_11 <X> T_17_22.lc_trk_g3_3
 (25 12)  (899 364)  (899 364)  routing T_17_22.wire_logic_cluster/lc_2/out <X> T_17_22.lc_trk_g3_2
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (909 364)  (909 364)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.input_2_6
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (40 12)  (914 364)  (914 364)  LC_6 Logic Functioning bit
 (41 12)  (915 364)  (915 364)  LC_6 Logic Functioning bit
 (42 12)  (916 364)  (916 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (6 13)  (880 365)  (880 365)  routing T_17_22.sp4_v_b_9 <X> T_17_22.sp4_h_r_9
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 365)  (906 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 365)  (907 365)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.input_2_6
 (35 13)  (909 365)  (909 365)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.input_2_6
 (36 13)  (910 365)  (910 365)  LC_6 Logic Functioning bit
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (38 13)  (912 365)  (912 365)  LC_6 Logic Functioning bit
 (41 13)  (915 365)  (915 365)  LC_6 Logic Functioning bit
 (42 13)  (916 365)  (916 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (46 13)  (920 365)  (920 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (890 366)  (890 366)  routing T_17_22.sp12_v_t_10 <X> T_17_22.lc_trk_g3_5
 (17 14)  (891 366)  (891 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.tnr_op_7 <X> T_17_22.lc_trk_g3_7
 (26 14)  (900 366)  (900 366)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 366)  (905 366)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (38 14)  (912 366)  (912 366)  LC_7 Logic Functioning bit
 (39 14)  (913 366)  (913 366)  LC_7 Logic Functioning bit
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (42 14)  (916 366)  (916 366)  LC_7 Logic Functioning bit
 (43 14)  (917 366)  (917 366)  LC_7 Logic Functioning bit
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 367)  (906 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (909 367)  (909 367)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.input_2_7
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (37 15)  (911 367)  (911 367)  LC_7 Logic Functioning bit
 (39 15)  (913 367)  (913 367)  LC_7 Logic Functioning bit
 (40 15)  (914 367)  (914 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (21 0)  (949 352)  (949 352)  routing T_18_22.sp4_h_r_11 <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (951 352)  (951 352)  routing T_18_22.sp4_h_r_11 <X> T_18_22.lc_trk_g0_3
 (24 0)  (952 352)  (952 352)  routing T_18_22.sp4_h_r_11 <X> T_18_22.lc_trk_g0_3
 (27 0)  (955 352)  (955 352)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 352)  (958 352)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 352)  (963 352)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.input_2_0
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (42 0)  (970 352)  (970 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (16 1)  (944 353)  (944 353)  routing T_18_22.sp12_h_r_8 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 353)  (959 353)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 353)  (962 353)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (38 1)  (966 353)  (966 353)  LC_0 Logic Functioning bit
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (41 1)  (969 353)  (969 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 354)  (932 354)  routing T_18_22.sp4_h_r_0 <X> T_18_22.sp4_v_t_37
 (11 2)  (939 354)  (939 354)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_t_39
 (13 2)  (941 354)  (941 354)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_t_39
 (26 2)  (954 354)  (954 354)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 354)  (955 354)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (42 2)  (970 354)  (970 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (5 3)  (933 355)  (933 355)  routing T_18_22.sp4_h_r_0 <X> T_18_22.sp4_v_t_37
 (12 3)  (940 355)  (940 355)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_t_39
 (19 3)  (947 355)  (947 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (954 355)  (954 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 355)  (955 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 355)  (956 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 355)  (958 355)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 355)  (959 355)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 355)  (960 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (962 355)  (962 355)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_1
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (40 3)  (968 355)  (968 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (949 356)  (949 356)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 356)  (953 356)  routing T_18_22.wire_logic_cluster/lc_2/out <X> T_18_22.lc_trk_g1_2
 (26 4)  (954 356)  (954 356)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 356)  (956 356)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (37 4)  (965 356)  (965 356)  LC_2 Logic Functioning bit
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (45 4)  (973 356)  (973 356)  LC_2 Logic Functioning bit
 (14 5)  (942 357)  (942 357)  routing T_18_22.sp4_r_v_b_24 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (946 357)  (946 357)  routing T_18_22.sp4_r_v_b_25 <X> T_18_22.lc_trk_g1_1
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (954 357)  (954 357)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 357)  (955 357)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 357)  (958 357)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 357)  (959 357)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (48 5)  (976 357)  (976 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (979 357)  (979 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 358)  (946 358)  routing T_18_22.wire_logic_cluster/lc_5/out <X> T_18_22.lc_trk_g1_5
 (25 6)  (953 358)  (953 358)  routing T_18_22.wire_logic_cluster/lc_6/out <X> T_18_22.lc_trk_g1_6
 (28 6)  (956 358)  (956 358)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (38 6)  (966 358)  (966 358)  LC_3 Logic Functioning bit
 (39 6)  (967 358)  (967 358)  LC_3 Logic Functioning bit
 (41 6)  (969 358)  (969 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (46 6)  (974 358)  (974 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (942 359)  (942 359)  routing T_18_22.top_op_4 <X> T_18_22.lc_trk_g1_4
 (15 7)  (943 359)  (943 359)  routing T_18_22.top_op_4 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (950 359)  (950 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (954 359)  (954 359)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (38 7)  (966 359)  (966 359)  LC_3 Logic Functioning bit
 (21 8)  (949 360)  (949 360)  routing T_18_22.sp4_h_r_35 <X> T_18_22.lc_trk_g2_3
 (22 8)  (950 360)  (950 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 360)  (951 360)  routing T_18_22.sp4_h_r_35 <X> T_18_22.lc_trk_g2_3
 (24 8)  (952 360)  (952 360)  routing T_18_22.sp4_h_r_35 <X> T_18_22.lc_trk_g2_3
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 360)  (963 360)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_4
 (42 8)  (970 360)  (970 360)  LC_4 Logic Functioning bit
 (48 8)  (976 360)  (976 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (940 361)  (940 361)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_v_b_8
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 361)  (958 361)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 361)  (960 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (961 361)  (961 361)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_4
 (35 9)  (963 361)  (963 361)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_4
 (47 9)  (975 361)  (975 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (38 10)  (966 362)  (966 362)  LC_5 Logic Functioning bit
 (39 10)  (967 362)  (967 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (8 11)  (936 363)  (936 363)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_v_t_42
 (9 11)  (937 363)  (937 363)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_v_t_42
 (10 11)  (938 363)  (938 363)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_v_t_42
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (961 363)  (961 363)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_5
 (35 11)  (963 363)  (963 363)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_5
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (38 11)  (966 363)  (966 363)  LC_5 Logic Functioning bit
 (39 11)  (967 363)  (967 363)  LC_5 Logic Functioning bit
 (43 11)  (971 363)  (971 363)  LC_5 Logic Functioning bit
 (46 11)  (974 363)  (974 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (943 364)  (943 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 364)  (952 364)  routing T_18_22.tnr_op_3 <X> T_18_22.lc_trk_g3_3
 (28 12)  (956 364)  (956 364)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 364)  (959 364)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 364)  (962 364)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (37 12)  (965 364)  (965 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (9 13)  (937 365)  (937 365)  routing T_18_22.sp4_v_t_39 <X> T_18_22.sp4_v_b_10
 (10 13)  (938 365)  (938 365)  routing T_18_22.sp4_v_t_39 <X> T_18_22.sp4_v_b_10
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 365)  (952 365)  routing T_18_22.tnl_op_2 <X> T_18_22.lc_trk_g3_2
 (25 13)  (953 365)  (953 365)  routing T_18_22.tnl_op_2 <X> T_18_22.lc_trk_g3_2
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 365)  (958 365)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 365)  (959 365)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (51 13)  (979 365)  (979 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (2 14)  (930 366)  (930 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 14)  (942 366)  (942 366)  routing T_18_22.rgt_op_4 <X> T_18_22.lc_trk_g3_4
 (15 14)  (943 366)  (943 366)  routing T_18_22.sp12_v_t_2 <X> T_18_22.lc_trk_g3_5
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.sp12_v_t_2 <X> T_18_22.lc_trk_g3_5
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 366)  (952 366)  routing T_18_22.tnl_op_7 <X> T_18_22.lc_trk_g3_7
 (15 15)  (943 367)  (943 367)  routing T_18_22.rgt_op_4 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (946 367)  (946 367)  routing T_18_22.sp12_v_t_2 <X> T_18_22.lc_trk_g3_5
 (21 15)  (949 367)  (949 367)  routing T_18_22.tnl_op_7 <X> T_18_22.lc_trk_g3_7
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (952 367)  (952 367)  routing T_18_22.tnr_op_6 <X> T_18_22.lc_trk_g3_6


LogicTile_19_22

 (0 0)  (982 352)  (982 352)  Negative Clock bit

 (10 0)  (992 352)  (992 352)  routing T_19_22.sp4_v_t_45 <X> T_19_22.sp4_h_r_1
 (11 0)  (993 352)  (993 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (13 0)  (995 352)  (995 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (25 0)  (1007 352)  (1007 352)  routing T_19_22.sp4_v_b_2 <X> T_19_22.lc_trk_g0_2
 (27 0)  (1009 352)  (1009 352)  routing T_19_22.lc_trk_g3_0 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 352)  (1010 352)  routing T_19_22.lc_trk_g3_0 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (1017 352)  (1017 352)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.input_2_0
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (39 0)  (1021 352)  (1021 352)  LC_0 Logic Functioning bit
 (41 0)  (1023 352)  (1023 352)  LC_0 Logic Functioning bit
 (42 0)  (1024 352)  (1024 352)  LC_0 Logic Functioning bit
 (44 0)  (1026 352)  (1026 352)  LC_0 Logic Functioning bit
 (45 0)  (1027 352)  (1027 352)  LC_0 Logic Functioning bit
 (12 1)  (994 353)  (994 353)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1005 353)  (1005 353)  routing T_19_22.sp4_v_b_2 <X> T_19_22.lc_trk_g0_2
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 353)  (1015 353)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.input_2_0
 (34 1)  (1016 353)  (1016 353)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.input_2_0
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (39 1)  (1021 353)  (1021 353)  LC_0 Logic Functioning bit
 (41 1)  (1023 353)  (1023 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (48 1)  (1030 353)  (1030 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 354)  (1010 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (42 2)  (1024 354)  (1024 354)  LC_1 Logic Functioning bit
 (44 2)  (1026 354)  (1026 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (11 3)  (993 355)  (993 355)  routing T_19_22.sp4_h_r_2 <X> T_19_22.sp4_h_l_39
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (51 3)  (1033 355)  (1033 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (983 356)  (983 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 356)  (1003 356)  routing T_19_22.wire_logic_cluster/lc_3/out <X> T_19_22.lc_trk_g1_3
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 356)  (1007 356)  routing T_19_22.wire_logic_cluster/lc_2/out <X> T_19_22.lc_trk_g1_2
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (42 4)  (1024 356)  (1024 356)  LC_2 Logic Functioning bit
 (44 4)  (1026 356)  (1026 356)  LC_2 Logic Functioning bit
 (45 4)  (1027 356)  (1027 356)  LC_2 Logic Functioning bit
 (1 5)  (983 357)  (983 357)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 357)  (1012 357)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (39 5)  (1021 357)  (1021 357)  LC_2 Logic Functioning bit
 (41 5)  (1023 357)  (1023 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (51 5)  (1033 357)  (1033 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (987 358)  (987 358)  routing T_19_22.sp4_v_b_3 <X> T_19_22.sp4_h_l_38
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g1_5
 (25 6)  (1007 358)  (1007 358)  routing T_19_22.wire_logic_cluster/lc_6/out <X> T_19_22.lc_trk_g1_6
 (27 6)  (1009 358)  (1009 358)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (41 6)  (1023 358)  (1023 358)  LC_3 Logic Functioning bit
 (42 6)  (1024 358)  (1024 358)  LC_3 Logic Functioning bit
 (44 6)  (1026 358)  (1026 358)  LC_3 Logic Functioning bit
 (45 6)  (1027 358)  (1027 358)  LC_3 Logic Functioning bit
 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 359)  (1012 359)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 359)  (1018 359)  LC_3 Logic Functioning bit
 (39 7)  (1021 359)  (1021 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (42 7)  (1024 359)  (1024 359)  LC_3 Logic Functioning bit
 (52 7)  (1034 359)  (1034 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (27 8)  (1009 360)  (1009 360)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (41 8)  (1023 360)  (1023 360)  LC_4 Logic Functioning bit
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (44 8)  (1026 360)  (1026 360)  LC_4 Logic Functioning bit
 (45 8)  (1027 360)  (1027 360)  LC_4 Logic Functioning bit
 (3 9)  (985 361)  (985 361)  routing T_19_22.sp12_h_l_22 <X> T_19_22.sp12_v_b_1
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (39 9)  (1021 361)  (1021 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (46 9)  (1028 361)  (1028 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 362)  (1012 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (41 10)  (1023 362)  (1023 362)  LC_5 Logic Functioning bit
 (42 10)  (1024 362)  (1024 362)  LC_5 Logic Functioning bit
 (44 10)  (1026 362)  (1026 362)  LC_5 Logic Functioning bit
 (45 10)  (1027 362)  (1027 362)  LC_5 Logic Functioning bit
 (46 10)  (1028 362)  (1028 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (1035 362)  (1035 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (986 363)  (986 363)  routing T_19_22.sp4_v_b_1 <X> T_19_22.sp4_h_l_43
 (14 11)  (996 363)  (996 363)  routing T_19_22.sp4_r_v_b_36 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (39 11)  (1021 363)  (1021 363)  LC_5 Logic Functioning bit
 (41 11)  (1023 363)  (1023 363)  LC_5 Logic Functioning bit
 (42 11)  (1024 363)  (1024 363)  LC_5 Logic Functioning bit
 (12 12)  (994 364)  (994 364)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_11
 (14 12)  (996 364)  (996 364)  routing T_19_22.wire_logic_cluster/lc_0/out <X> T_19_22.lc_trk_g3_0
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.wire_logic_cluster/lc_1/out <X> T_19_22.lc_trk_g3_1
 (27 12)  (1009 364)  (1009 364)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 364)  (1012 364)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (41 12)  (1023 364)  (1023 364)  LC_6 Logic Functioning bit
 (42 12)  (1024 364)  (1024 364)  LC_6 Logic Functioning bit
 (44 12)  (1026 364)  (1026 364)  LC_6 Logic Functioning bit
 (45 12)  (1027 364)  (1027 364)  LC_6 Logic Functioning bit
 (51 12)  (1033 364)  (1033 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (990 365)  (990 365)  routing T_19_22.sp4_h_r_10 <X> T_19_22.sp4_v_b_10
 (11 13)  (993 365)  (993 365)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_11
 (13 13)  (995 365)  (995 365)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_11
 (17 13)  (999 365)  (999 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 365)  (1012 365)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (39 13)  (1021 365)  (1021 365)  LC_6 Logic Functioning bit
 (41 13)  (1023 365)  (1023 365)  LC_6 Logic Functioning bit
 (42 13)  (1024 365)  (1024 365)  LC_6 Logic Functioning bit
 (48 13)  (1030 365)  (1030 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 366)  (982 366)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (993 366)  (993 366)  routing T_19_22.sp4_v_b_8 <X> T_19_22.sp4_v_t_46
 (12 14)  (994 366)  (994 366)  routing T_19_22.sp4_v_t_40 <X> T_19_22.sp4_h_l_46
 (14 14)  (996 366)  (996 366)  routing T_19_22.wire_logic_cluster/lc_4/out <X> T_19_22.lc_trk_g3_4
 (15 14)  (997 366)  (997 366)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 366)  (1000 366)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (21 14)  (1003 366)  (1003 366)  routing T_19_22.wire_logic_cluster/lc_7/out <X> T_19_22.lc_trk_g3_7
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 366)  (1010 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 366)  (1018 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (41 14)  (1023 366)  (1023 366)  LC_7 Logic Functioning bit
 (42 14)  (1024 366)  (1024 366)  LC_7 Logic Functioning bit
 (44 14)  (1026 366)  (1026 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (52 14)  (1034 366)  (1034 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (983 367)  (983 367)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_t_44
 (11 15)  (993 367)  (993 367)  routing T_19_22.sp4_v_t_40 <X> T_19_22.sp4_h_l_46
 (12 15)  (994 367)  (994 367)  routing T_19_22.sp4_v_b_8 <X> T_19_22.sp4_v_t_46
 (13 15)  (995 367)  (995 367)  routing T_19_22.sp4_v_t_40 <X> T_19_22.sp4_h_l_46
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (30 15)  (1012 367)  (1012 367)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 367)  (1018 367)  LC_7 Logic Functioning bit
 (39 15)  (1021 367)  (1021 367)  LC_7 Logic Functioning bit
 (41 15)  (1023 367)  (1023 367)  LC_7 Logic Functioning bit
 (42 15)  (1024 367)  (1024 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 352)  (1066 352)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 352)  (1067 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 352)  (1070 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 352)  (1071 352)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.input_2_0
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (52 0)  (1088 352)  (1088 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (1057 353)  (1057 353)  routing T_20_22.sp4_r_v_b_32 <X> T_20_22.lc_trk_g0_3
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 353)  (1061 353)  routing T_20_22.sp4_r_v_b_33 <X> T_20_22.lc_trk_g0_2
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 353)  (1068 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1070 353)  (1070 353)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.input_2_0
 (35 1)  (1071 353)  (1071 353)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.input_2_0
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (53 1)  (1089 353)  (1089 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1047 354)  (1047 354)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_v_t_39
 (12 2)  (1048 354)  (1048 354)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_h_l_39
 (14 2)  (1050 354)  (1050 354)  routing T_20_22.sp4_h_l_1 <X> T_20_22.lc_trk_g0_4
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (1061 354)  (1061 354)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 354)  (1066 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 354)  (1069 354)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (4 3)  (1040 355)  (1040 355)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_l_37
 (8 3)  (1044 355)  (1044 355)  routing T_20_22.sp4_h_l_36 <X> T_20_22.sp4_v_t_36
 (11 3)  (1047 355)  (1047 355)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_h_l_39
 (12 3)  (1048 355)  (1048 355)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_v_t_39
 (13 3)  (1049 355)  (1049 355)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_h_l_39
 (15 3)  (1051 355)  (1051 355)  routing T_20_22.sp4_h_l_1 <X> T_20_22.lc_trk_g0_4
 (16 3)  (1052 355)  (1052 355)  routing T_20_22.sp4_h_l_1 <X> T_20_22.lc_trk_g0_4
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1054 355)  (1054 355)  routing T_20_22.sp4_r_v_b_29 <X> T_20_22.lc_trk_g0_5
 (22 3)  (1058 355)  (1058 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1059 355)  (1059 355)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (24 3)  (1060 355)  (1060 355)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (25 3)  (1061 355)  (1061 355)  routing T_20_22.sp4_h_l_11 <X> T_20_22.lc_trk_g0_6
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 355)  (1064 355)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 355)  (1068 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1071 355)  (1071 355)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.input_2_1
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (38 3)  (1074 355)  (1074 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (53 3)  (1089 355)  (1089 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (1040 356)  (1040 356)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_v_b_3
 (6 4)  (1042 356)  (1042 356)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_v_b_3
 (11 4)  (1047 356)  (1047 356)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_v_b_5
 (21 4)  (1057 356)  (1057 356)  routing T_20_22.sp4_v_b_11 <X> T_20_22.lc_trk_g1_3
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1059 356)  (1059 356)  routing T_20_22.sp4_v_b_11 <X> T_20_22.lc_trk_g1_3
 (28 4)  (1064 356)  (1064 356)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 356)  (1070 356)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (43 4)  (1079 356)  (1079 356)  LC_2 Logic Functioning bit
 (48 4)  (1084 356)  (1084 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (3 5)  (1039 357)  (1039 357)  routing T_20_22.sp12_h_l_23 <X> T_20_22.sp12_h_r_0
 (12 5)  (1048 357)  (1048 357)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_v_b_5
 (21 5)  (1057 357)  (1057 357)  routing T_20_22.sp4_v_b_11 <X> T_20_22.lc_trk_g1_3
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 357)  (1064 357)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 357)  (1067 357)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (5 6)  (1041 358)  (1041 358)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_h_l_38
 (15 6)  (1051 358)  (1051 358)  routing T_20_22.top_op_5 <X> T_20_22.lc_trk_g1_5
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 358)  (1059 358)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (25 6)  (1061 358)  (1061 358)  routing T_20_22.sp4_v_b_6 <X> T_20_22.lc_trk_g1_6
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 358)  (1069 358)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 358)  (1071 358)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.input_2_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (51 6)  (1087 358)  (1087 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (1040 359)  (1040 359)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_h_l_38
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (1054 359)  (1054 359)  routing T_20_22.top_op_5 <X> T_20_22.lc_trk_g1_5
 (21 7)  (1057 359)  (1057 359)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1059 359)  (1059 359)  routing T_20_22.sp4_v_b_6 <X> T_20_22.lc_trk_g1_6
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 359)  (1068 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1070 359)  (1070 359)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.input_2_3
 (35 7)  (1071 359)  (1071 359)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.input_2_3
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (9 8)  (1045 360)  (1045 360)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_h_r_7
 (14 8)  (1050 360)  (1050 360)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g2_0
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (1058 360)  (1058 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1059 360)  (1059 360)  routing T_20_22.sp4_v_t_30 <X> T_20_22.lc_trk_g2_3
 (24 8)  (1060 360)  (1060 360)  routing T_20_22.sp4_v_t_30 <X> T_20_22.lc_trk_g2_3
 (25 8)  (1061 360)  (1061 360)  routing T_20_22.bnl_op_2 <X> T_20_22.lc_trk_g2_2
 (26 8)  (1062 360)  (1062 360)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 360)  (1067 360)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 360)  (1071 360)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.input_2_4
 (37 8)  (1073 360)  (1073 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (46 8)  (1082 360)  (1082 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (1089 360)  (1089 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (1039 361)  (1039 361)  routing T_20_22.sp12_h_l_22 <X> T_20_22.sp12_v_b_1
 (14 9)  (1050 361)  (1050 361)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g2_0
 (16 9)  (1052 361)  (1052 361)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g2_0
 (17 9)  (1053 361)  (1053 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1061 361)  (1061 361)  routing T_20_22.bnl_op_2 <X> T_20_22.lc_trk_g2_2
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 361)  (1066 361)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 361)  (1068 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 361)  (1070 361)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.input_2_4
 (37 9)  (1073 361)  (1073 361)  LC_4 Logic Functioning bit
 (39 9)  (1075 361)  (1075 361)  LC_4 Logic Functioning bit
 (5 10)  (1041 362)  (1041 362)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (8 10)  (1044 362)  (1044 362)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_h_l_42
 (9 10)  (1045 362)  (1045 362)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_h_l_42
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g2_5
 (16 10)  (1052 362)  (1052 362)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1061 362)  (1061 362)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (4 11)  (1040 363)  (1040 363)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (6 11)  (1042 363)  (1042 363)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 363)  (1059 363)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (24 11)  (1060 363)  (1060 363)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (25 11)  (1061 363)  (1061 363)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (12 12)  (1048 364)  (1048 364)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_h_r_11
 (15 12)  (1051 364)  (1051 364)  routing T_20_22.tnl_op_1 <X> T_20_22.lc_trk_g3_1
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (1062 364)  (1062 364)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 364)  (1064 364)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 364)  (1069 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 364)  (1072 364)  LC_6 Logic Functioning bit
 (37 12)  (1073 364)  (1073 364)  LC_6 Logic Functioning bit
 (38 12)  (1074 364)  (1074 364)  LC_6 Logic Functioning bit
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (41 12)  (1077 364)  (1077 364)  LC_6 Logic Functioning bit
 (43 12)  (1079 364)  (1079 364)  LC_6 Logic Functioning bit
 (11 13)  (1047 365)  (1047 365)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_h_r_11
 (14 13)  (1050 365)  (1050 365)  routing T_20_22.tnl_op_0 <X> T_20_22.lc_trk_g3_0
 (15 13)  (1051 365)  (1051 365)  routing T_20_22.tnl_op_0 <X> T_20_22.lc_trk_g3_0
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1054 365)  (1054 365)  routing T_20_22.tnl_op_1 <X> T_20_22.lc_trk_g3_1
 (22 13)  (1058 365)  (1058 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1060 365)  (1060 365)  routing T_20_22.tnl_op_2 <X> T_20_22.lc_trk_g3_2
 (25 13)  (1061 365)  (1061 365)  routing T_20_22.tnl_op_2 <X> T_20_22.lc_trk_g3_2
 (26 13)  (1062 365)  (1062 365)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 365)  (1073 365)  LC_6 Logic Functioning bit
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (8 14)  (1044 366)  (1044 366)  routing T_20_22.sp4_v_t_47 <X> T_20_22.sp4_h_l_47
 (9 14)  (1045 366)  (1045 366)  routing T_20_22.sp4_v_t_47 <X> T_20_22.sp4_h_l_47
 (12 14)  (1048 366)  (1048 366)  routing T_20_22.sp4_v_t_40 <X> T_20_22.sp4_h_l_46
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 366)  (1067 366)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 366)  (1069 366)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 366)  (1071 366)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.input_2_7
 (37 14)  (1073 366)  (1073 366)  LC_7 Logic Functioning bit
 (42 14)  (1078 366)  (1078 366)  LC_7 Logic Functioning bit
 (11 15)  (1047 367)  (1047 367)  routing T_20_22.sp4_v_t_40 <X> T_20_22.sp4_h_l_46
 (13 15)  (1049 367)  (1049 367)  routing T_20_22.sp4_v_t_40 <X> T_20_22.sp4_h_l_46
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (28 15)  (1064 367)  (1064 367)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 367)  (1067 367)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 367)  (1068 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1069 367)  (1069 367)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.input_2_7
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (38 15)  (1074 367)  (1074 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (11 0)  (1101 352)  (1101 352)  routing T_21_22.sp4_h_l_45 <X> T_21_22.sp4_v_b_2
 (13 0)  (1103 352)  (1103 352)  routing T_21_22.sp4_h_l_45 <X> T_21_22.sp4_v_b_2
 (27 0)  (1117 352)  (1117 352)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 352)  (1120 352)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 352)  (1124 352)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 352)  (1125 352)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_0
 (36 0)  (1126 352)  (1126 352)  LC_0 Logic Functioning bit
 (37 0)  (1127 352)  (1127 352)  LC_0 Logic Functioning bit
 (38 0)  (1128 352)  (1128 352)  LC_0 Logic Functioning bit
 (41 0)  (1131 352)  (1131 352)  LC_0 Logic Functioning bit
 (42 0)  (1132 352)  (1132 352)  LC_0 Logic Functioning bit
 (43 0)  (1133 352)  (1133 352)  LC_0 Logic Functioning bit
 (12 1)  (1102 353)  (1102 353)  routing T_21_22.sp4_h_l_45 <X> T_21_22.sp4_v_b_2
 (15 1)  (1105 353)  (1105 353)  routing T_21_22.bot_op_0 <X> T_21_22.lc_trk_g0_0
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 353)  (1120 353)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 353)  (1121 353)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1123 353)  (1123 353)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_0
 (35 1)  (1125 353)  (1125 353)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_0
 (37 1)  (1127 353)  (1127 353)  LC_0 Logic Functioning bit
 (39 1)  (1129 353)  (1129 353)  LC_0 Logic Functioning bit
 (11 2)  (1101 354)  (1101 354)  routing T_21_22.sp4_h_l_44 <X> T_21_22.sp4_v_t_39
 (14 2)  (1104 354)  (1104 354)  routing T_21_22.sp4_v_t_1 <X> T_21_22.lc_trk_g0_4
 (21 2)  (1111 354)  (1111 354)  routing T_21_22.sp4_v_b_15 <X> T_21_22.lc_trk_g0_7
 (22 2)  (1112 354)  (1112 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 354)  (1113 354)  routing T_21_22.sp4_v_b_15 <X> T_21_22.lc_trk_g0_7
 (25 2)  (1115 354)  (1115 354)  routing T_21_22.lft_op_6 <X> T_21_22.lc_trk_g0_6
 (26 2)  (1116 354)  (1116 354)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (31 2)  (1121 354)  (1121 354)  routing T_21_22.lc_trk_g0_4 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 354)  (1125 354)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (41 2)  (1131 354)  (1131 354)  LC_1 Logic Functioning bit
 (14 3)  (1104 355)  (1104 355)  routing T_21_22.sp4_v_t_1 <X> T_21_22.lc_trk_g0_4
 (16 3)  (1106 355)  (1106 355)  routing T_21_22.sp4_v_t_1 <X> T_21_22.lc_trk_g0_4
 (17 3)  (1107 355)  (1107 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (1111 355)  (1111 355)  routing T_21_22.sp4_v_b_15 <X> T_21_22.lc_trk_g0_7
 (22 3)  (1112 355)  (1112 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 355)  (1114 355)  routing T_21_22.lft_op_6 <X> T_21_22.lc_trk_g0_6
 (27 3)  (1117 355)  (1117 355)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 355)  (1118 355)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 355)  (1119 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 355)  (1122 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1123 355)  (1123 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (34 3)  (1124 355)  (1124 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (35 3)  (1125 355)  (1125 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (40 3)  (1130 355)  (1130 355)  LC_1 Logic Functioning bit
 (47 3)  (1137 355)  (1137 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (1104 356)  (1104 356)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g1_0
 (16 4)  (1106 356)  (1106 356)  routing T_21_22.sp4_v_b_9 <X> T_21_22.lc_trk_g1_1
 (17 4)  (1107 356)  (1107 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1108 356)  (1108 356)  routing T_21_22.sp4_v_b_9 <X> T_21_22.lc_trk_g1_1
 (26 4)  (1116 356)  (1116 356)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g2_5 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 356)  (1120 356)  routing T_21_22.lc_trk_g2_5 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 356)  (1121 356)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 356)  (1124 356)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (37 4)  (1127 356)  (1127 356)  LC_2 Logic Functioning bit
 (38 4)  (1128 356)  (1128 356)  LC_2 Logic Functioning bit
 (39 4)  (1129 356)  (1129 356)  LC_2 Logic Functioning bit
 (40 4)  (1130 356)  (1130 356)  LC_2 Logic Functioning bit
 (41 4)  (1131 356)  (1131 356)  LC_2 Logic Functioning bit
 (42 4)  (1132 356)  (1132 356)  LC_2 Logic Functioning bit
 (43 4)  (1133 356)  (1133 356)  LC_2 Logic Functioning bit
 (5 5)  (1095 357)  (1095 357)  routing T_21_22.sp4_h_r_3 <X> T_21_22.sp4_v_b_3
 (14 5)  (1104 357)  (1104 357)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g1_0
 (16 5)  (1106 357)  (1106 357)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g1_0
 (17 5)  (1107 357)  (1107 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (1108 357)  (1108 357)  routing T_21_22.sp4_v_b_9 <X> T_21_22.lc_trk_g1_1
 (22 5)  (1112 357)  (1112 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1113 357)  (1113 357)  routing T_21_22.sp12_h_r_10 <X> T_21_22.lc_trk_g1_2
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 357)  (1117 357)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 357)  (1118 357)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 357)  (1121 357)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 357)  (1126 357)  LC_2 Logic Functioning bit
 (37 5)  (1127 357)  (1127 357)  LC_2 Logic Functioning bit
 (38 5)  (1128 357)  (1128 357)  LC_2 Logic Functioning bit
 (39 5)  (1129 357)  (1129 357)  LC_2 Logic Functioning bit
 (40 5)  (1130 357)  (1130 357)  LC_2 Logic Functioning bit
 (42 5)  (1132 357)  (1132 357)  LC_2 Logic Functioning bit
 (47 5)  (1137 357)  (1137 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (1104 358)  (1104 358)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (21 6)  (1111 358)  (1111 358)  routing T_21_22.lft_op_7 <X> T_21_22.lc_trk_g1_7
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1114 358)  (1114 358)  routing T_21_22.lft_op_7 <X> T_21_22.lc_trk_g1_7
 (25 6)  (1115 358)  (1115 358)  routing T_21_22.sp4_h_l_11 <X> T_21_22.lc_trk_g1_6
 (26 6)  (1116 358)  (1116 358)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 358)  (1117 358)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 358)  (1121 358)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 358)  (1125 358)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.input_2_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (37 6)  (1127 358)  (1127 358)  LC_3 Logic Functioning bit
 (38 6)  (1128 358)  (1128 358)  LC_3 Logic Functioning bit
 (39 6)  (1129 358)  (1129 358)  LC_3 Logic Functioning bit
 (41 6)  (1131 358)  (1131 358)  LC_3 Logic Functioning bit
 (43 6)  (1133 358)  (1133 358)  LC_3 Logic Functioning bit
 (14 7)  (1104 359)  (1104 359)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (15 7)  (1105 359)  (1105 359)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (16 7)  (1106 359)  (1106 359)  routing T_21_22.sp4_h_l_9 <X> T_21_22.lc_trk_g1_4
 (17 7)  (1107 359)  (1107 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1112 359)  (1112 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1113 359)  (1113 359)  routing T_21_22.sp4_h_l_11 <X> T_21_22.lc_trk_g1_6
 (24 7)  (1114 359)  (1114 359)  routing T_21_22.sp4_h_l_11 <X> T_21_22.lc_trk_g1_6
 (25 7)  (1115 359)  (1115 359)  routing T_21_22.sp4_h_l_11 <X> T_21_22.lc_trk_g1_6
 (26 7)  (1116 359)  (1116 359)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 359)  (1117 359)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 359)  (1119 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 359)  (1121 359)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 359)  (1122 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1124 359)  (1124 359)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.input_2_3
 (36 7)  (1126 359)  (1126 359)  LC_3 Logic Functioning bit
 (37 7)  (1127 359)  (1127 359)  LC_3 Logic Functioning bit
 (38 7)  (1128 359)  (1128 359)  LC_3 Logic Functioning bit
 (42 7)  (1132 359)  (1132 359)  LC_3 Logic Functioning bit
 (25 8)  (1115 360)  (1115 360)  routing T_21_22.bnl_op_2 <X> T_21_22.lc_trk_g2_2
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 360)  (1123 360)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (37 8)  (1127 360)  (1127 360)  LC_4 Logic Functioning bit
 (39 8)  (1129 360)  (1129 360)  LC_4 Logic Functioning bit
 (43 8)  (1133 360)  (1133 360)  LC_4 Logic Functioning bit
 (50 8)  (1140 360)  (1140 360)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1094 361)  (1094 361)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_h_r_6
 (6 9)  (1096 361)  (1096 361)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_h_r_6
 (8 9)  (1098 361)  (1098 361)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_v_b_7
 (9 9)  (1099 361)  (1099 361)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_v_b_7
 (10 9)  (1100 361)  (1100 361)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_v_b_7
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1115 361)  (1115 361)  routing T_21_22.bnl_op_2 <X> T_21_22.lc_trk_g2_2
 (36 9)  (1126 361)  (1126 361)  LC_4 Logic Functioning bit
 (37 9)  (1127 361)  (1127 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (43 9)  (1133 361)  (1133 361)  LC_4 Logic Functioning bit
 (6 10)  (1096 362)  (1096 362)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_v_t_43
 (16 10)  (1106 362)  (1106 362)  routing T_21_22.sp4_v_b_37 <X> T_21_22.lc_trk_g2_5
 (17 10)  (1107 362)  (1107 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 362)  (1108 362)  routing T_21_22.sp4_v_b_37 <X> T_21_22.lc_trk_g2_5
 (18 11)  (1108 363)  (1108 363)  routing T_21_22.sp4_v_b_37 <X> T_21_22.lc_trk_g2_5
 (22 11)  (1112 363)  (1112 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 363)  (1113 363)  routing T_21_22.sp4_v_b_46 <X> T_21_22.lc_trk_g2_6
 (24 11)  (1114 363)  (1114 363)  routing T_21_22.sp4_v_b_46 <X> T_21_22.lc_trk_g2_6
 (5 12)  (1095 364)  (1095 364)  routing T_21_22.sp4_v_b_9 <X> T_21_22.sp4_h_r_9
 (13 12)  (1103 364)  (1103 364)  routing T_21_22.sp4_v_t_46 <X> T_21_22.sp4_v_b_11
 (14 12)  (1104 364)  (1104 364)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g3_0
 (6 13)  (1096 365)  (1096 365)  routing T_21_22.sp4_v_b_9 <X> T_21_22.sp4_h_r_9
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (6 14)  (1096 366)  (1096 366)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_v_t_44
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1116 366)  (1116 366)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 366)  (1117 366)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 366)  (1120 366)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 366)  (1123 366)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 366)  (1126 366)  LC_7 Logic Functioning bit
 (37 14)  (1127 366)  (1127 366)  LC_7 Logic Functioning bit
 (38 14)  (1128 366)  (1128 366)  LC_7 Logic Functioning bit
 (41 14)  (1131 366)  (1131 366)  LC_7 Logic Functioning bit
 (42 14)  (1132 366)  (1132 366)  LC_7 Logic Functioning bit
 (5 15)  (1095 367)  (1095 367)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_v_t_44
 (15 15)  (1105 367)  (1105 367)  routing T_21_22.sp4_v_t_33 <X> T_21_22.lc_trk_g3_4
 (16 15)  (1106 367)  (1106 367)  routing T_21_22.sp4_v_t_33 <X> T_21_22.lc_trk_g3_4
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1111 367)  (1111 367)  routing T_21_22.sp4_r_v_b_47 <X> T_21_22.lc_trk_g3_7
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp4_h_r_30 <X> T_21_22.lc_trk_g3_6
 (24 15)  (1114 367)  (1114 367)  routing T_21_22.sp4_h_r_30 <X> T_21_22.lc_trk_g3_6
 (25 15)  (1115 367)  (1115 367)  routing T_21_22.sp4_h_r_30 <X> T_21_22.lc_trk_g3_6
 (26 15)  (1116 367)  (1116 367)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 367)  (1119 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 367)  (1120 367)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 367)  (1121 367)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 367)  (1122 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1124 367)  (1124 367)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.input_2_7
 (36 15)  (1126 367)  (1126 367)  LC_7 Logic Functioning bit
 (37 15)  (1127 367)  (1127 367)  LC_7 Logic Functioning bit
 (43 15)  (1133 367)  (1133 367)  LC_7 Logic Functioning bit
 (48 15)  (1138 367)  (1138 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_22

 (16 0)  (1160 352)  (1160 352)  routing T_22_22.sp4_v_b_9 <X> T_22_22.lc_trk_g0_1
 (17 0)  (1161 352)  (1161 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1162 352)  (1162 352)  routing T_22_22.sp4_v_b_9 <X> T_22_22.lc_trk_g0_1
 (18 1)  (1162 353)  (1162 353)  routing T_22_22.sp4_v_b_9 <X> T_22_22.lc_trk_g0_1
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 354)  (1158 354)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g0_4
 (28 2)  (1172 354)  (1172 354)  routing T_22_22.lc_trk_g2_4 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 354)  (1173 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 354)  (1174 354)  routing T_22_22.lc_trk_g2_4 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 354)  (1175 354)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 354)  (1180 354)  LC_1 Logic Functioning bit
 (38 2)  (1182 354)  (1182 354)  LC_1 Logic Functioning bit
 (41 2)  (1185 354)  (1185 354)  LC_1 Logic Functioning bit
 (43 2)  (1187 354)  (1187 354)  LC_1 Logic Functioning bit
 (14 3)  (1158 355)  (1158 355)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g0_4
 (15 3)  (1159 355)  (1159 355)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g0_4
 (16 3)  (1160 355)  (1160 355)  routing T_22_22.sp4_h_l_9 <X> T_22_22.lc_trk_g0_4
 (17 3)  (1161 355)  (1161 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (1173 355)  (1173 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 355)  (1181 355)  LC_1 Logic Functioning bit
 (39 3)  (1183 355)  (1183 355)  LC_1 Logic Functioning bit
 (41 3)  (1185 355)  (1185 355)  LC_1 Logic Functioning bit
 (43 3)  (1187 355)  (1187 355)  LC_1 Logic Functioning bit
 (52 3)  (1196 355)  (1196 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 5)  (1152 357)  (1152 357)  routing T_22_22.sp4_h_l_47 <X> T_22_22.sp4_v_b_4
 (9 5)  (1153 357)  (1153 357)  routing T_22_22.sp4_h_l_47 <X> T_22_22.sp4_v_b_4
 (10 5)  (1154 357)  (1154 357)  routing T_22_22.sp4_h_l_47 <X> T_22_22.sp4_v_b_4
 (14 7)  (1158 359)  (1158 359)  routing T_22_22.sp12_h_r_20 <X> T_22_22.lc_trk_g1_4
 (16 7)  (1160 359)  (1160 359)  routing T_22_22.sp12_h_r_20 <X> T_22_22.lc_trk_g1_4
 (17 7)  (1161 359)  (1161 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 8)  (1170 360)  (1170 360)  routing T_22_22.lc_trk_g2_4 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 360)  (1172 360)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 360)  (1173 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 360)  (1174 360)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 360)  (1175 360)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 360)  (1176 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 360)  (1178 360)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 360)  (1179 360)  routing T_22_22.lc_trk_g3_5 <X> T_22_22.input_2_4
 (37 8)  (1181 360)  (1181 360)  LC_4 Logic Functioning bit
 (41 8)  (1185 360)  (1185 360)  LC_4 Logic Functioning bit
 (43 8)  (1187 360)  (1187 360)  LC_4 Logic Functioning bit
 (45 8)  (1189 360)  (1189 360)  LC_4 Logic Functioning bit
 (46 8)  (1190 360)  (1190 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (28 9)  (1172 361)  (1172 361)  routing T_22_22.lc_trk_g2_4 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 361)  (1173 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 361)  (1174 361)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 361)  (1176 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1177 361)  (1177 361)  routing T_22_22.lc_trk_g3_5 <X> T_22_22.input_2_4
 (34 9)  (1178 361)  (1178 361)  routing T_22_22.lc_trk_g3_5 <X> T_22_22.input_2_4
 (37 9)  (1181 361)  (1181 361)  LC_4 Logic Functioning bit
 (40 9)  (1184 361)  (1184 361)  LC_4 Logic Functioning bit
 (42 9)  (1186 361)  (1186 361)  LC_4 Logic Functioning bit
 (12 10)  (1156 362)  (1156 362)  routing T_22_22.sp4_v_b_8 <X> T_22_22.sp4_h_l_45
 (14 10)  (1158 362)  (1158 362)  routing T_22_22.wire_logic_cluster/lc_4/out <X> T_22_22.lc_trk_g2_4
 (22 10)  (1166 362)  (1166 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 362)  (1167 362)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g2_7
 (24 10)  (1168 362)  (1168 362)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g2_7
 (17 11)  (1161 363)  (1161 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1165 363)  (1165 363)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g2_7
 (12 14)  (1156 366)  (1156 366)  routing T_22_22.sp4_v_b_11 <X> T_22_22.sp4_h_l_46
 (17 14)  (1161 366)  (1161 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (19 15)  (1163 367)  (1163 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_22

 (11 0)  (1209 352)  (1209 352)  routing T_23_22.sp4_h_l_45 <X> T_23_22.sp4_v_b_2
 (13 0)  (1211 352)  (1211 352)  routing T_23_22.sp4_h_l_45 <X> T_23_22.sp4_v_b_2
 (12 1)  (1210 353)  (1210 353)  routing T_23_22.sp4_h_l_45 <X> T_23_22.sp4_v_b_2
 (12 2)  (1210 354)  (1210 354)  routing T_23_22.sp4_v_t_45 <X> T_23_22.sp4_h_l_39
 (11 3)  (1209 355)  (1209 355)  routing T_23_22.sp4_v_t_45 <X> T_23_22.sp4_h_l_39
 (13 3)  (1211 355)  (1211 355)  routing T_23_22.sp4_v_t_45 <X> T_23_22.sp4_h_l_39
 (13 10)  (1211 362)  (1211 362)  routing T_23_22.sp4_v_b_8 <X> T_23_22.sp4_v_t_45
 (4 11)  (1202 363)  (1202 363)  routing T_23_22.sp4_v_b_1 <X> T_23_22.sp4_h_l_43
 (4 14)  (1202 366)  (1202 366)  routing T_23_22.sp4_v_b_1 <X> T_23_22.sp4_v_t_44
 (6 14)  (1204 366)  (1204 366)  routing T_23_22.sp4_v_b_1 <X> T_23_22.sp4_v_t_44


LogicTile_24_22

 (11 4)  (1263 356)  (1263 356)  routing T_24_22.sp4_h_l_46 <X> T_24_22.sp4_v_b_5
 (13 4)  (1265 356)  (1265 356)  routing T_24_22.sp4_h_l_46 <X> T_24_22.sp4_v_b_5
 (12 5)  (1264 357)  (1264 357)  routing T_24_22.sp4_h_l_46 <X> T_24_22.sp4_v_b_5
 (5 14)  (1257 366)  (1257 366)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_h_l_44


RAM_Tile_25_22

 (0 0)  (1306 352)  (1306 352)  Negative Clock bit

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (15 3)  (1321 355)  (1321 355)  routing T_25_22.sp4_v_b_20 <X> T_25_22.lc_trk_g0_4
 (16 3)  (1322 355)  (1322 355)  routing T_25_22.sp4_v_b_20 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (28 4)  (1334 356)  (1334 356)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.wire_bram/ram/WDATA_5
 (29 4)  (1335 356)  (1335 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (30 5)  (1336 357)  (1336 357)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.wire_bram/ram/WDATA_5
 (38 5)  (1344 357)  (1344 357)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (5 7)  (1311 359)  (1311 359)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_t_38
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (22 8)  (1328 360)  (1328 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1329 360)  (1329 360)  routing T_25_22.sp12_v_b_11 <X> T_25_22.lc_trk_g2_3
 (16 10)  (1322 362)  (1322 362)  routing T_25_22.sp12_v_t_10 <X> T_25_22.lc_trk_g2_5
 (17 10)  (1323 362)  (1323 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (5 11)  (1311 363)  (1311 363)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_t_43
 (4 12)  (1310 364)  (1310 364)  routing T_25_22.sp4_v_t_36 <X> T_25_22.sp4_v_b_9
 (6 12)  (1312 364)  (1312 364)  routing T_25_22.sp4_v_t_36 <X> T_25_22.sp4_v_b_9
 (28 12)  (1334 364)  (1334 364)  routing T_25_22.lc_trk_g2_5 <X> T_25_22.wire_bram/ram/WDATA_1
 (29 12)  (1335 364)  (1335 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 364)  (1336 364)  routing T_25_22.lc_trk_g2_5 <X> T_25_22.wire_bram/ram/WDATA_1
 (40 13)  (1346 365)  (1346 365)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE
 (8 15)  (1314 367)  (1314 367)  routing T_25_22.sp4_h_r_10 <X> T_25_22.sp4_v_t_47
 (9 15)  (1315 367)  (1315 367)  routing T_25_22.sp4_h_r_10 <X> T_25_22.sp4_v_t_47


LogicTile_26_22

 (2 14)  (1350 366)  (1350 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12


LogicTile_1_21

 (3 14)  (21 350)  (21 350)  routing T_1_21.sp12_h_r_1 <X> T_1_21.sp12_v_t_22
 (3 15)  (21 351)  (21 351)  routing T_1_21.sp12_h_r_1 <X> T_1_21.sp12_v_t_22


LogicTile_2_21

 (3 14)  (75 350)  (75 350)  routing T_2_21.sp12_h_r_1 <X> T_2_21.sp12_v_t_22
 (3 15)  (75 351)  (75 351)  routing T_2_21.sp12_h_r_1 <X> T_2_21.sp12_v_t_22


LogicTile_4_21

 (9 2)  (189 338)  (189 338)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_h_l_36


LogicTile_7_21

 (4 14)  (346 350)  (346 350)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_44
 (6 14)  (348 350)  (348 350)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_44
 (5 15)  (347 351)  (347 351)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_44


RAM_Tile_8_21

 (3 14)  (399 350)  (399 350)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_v_t_22
 (9 14)  (405 350)  (405 350)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_h_l_47
 (10 14)  (406 350)  (406 350)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_h_l_47
 (3 15)  (399 351)  (399 351)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_v_t_22


LogicTile_9_21

 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (452 340)  (452 340)  routing T_9_21.sp4_v_b_8 <X> T_9_21.lc_trk_g1_0
 (14 5)  (452 341)  (452 341)  routing T_9_21.sp4_v_b_8 <X> T_9_21.lc_trk_g1_0
 (16 5)  (454 341)  (454 341)  routing T_9_21.sp4_v_b_8 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 346)  (456 346)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g2_5
 (21 10)  (459 346)  (459 346)  routing T_9_21.wire_logic_cluster/lc_7/out <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 346)  (473 346)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.input_2_5
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (42 10)  (480 346)  (480 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (462 347)  (462 347)  routing T_9_21.tnr_op_6 <X> T_9_21.lc_trk_g2_6
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 347)  (469 347)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 347)  (470 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 347)  (471 347)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.input_2_5
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (21 12)  (459 348)  (459 348)  routing T_9_21.sp12_v_t_0 <X> T_9_21.lc_trk_g3_3
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (462 348)  (462 348)  routing T_9_21.sp12_v_t_0 <X> T_9_21.lc_trk_g3_3
 (21 13)  (459 349)  (459 349)  routing T_9_21.sp12_v_t_0 <X> T_9_21.lc_trk_g3_3
 (26 14)  (464 350)  (464 350)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 350)  (473 350)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_7
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (38 14)  (476 350)  (476 350)  LC_7 Logic Functioning bit
 (42 14)  (480 350)  (480 350)  LC_7 Logic Functioning bit
 (43 14)  (481 350)  (481 350)  LC_7 Logic Functioning bit
 (45 14)  (483 350)  (483 350)  LC_7 Logic Functioning bit
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 351)  (470 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 351)  (471 351)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_7
 (35 15)  (473 351)  (473 351)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_7
 (42 15)  (480 351)  (480 351)  LC_7 Logic Functioning bit
 (43 15)  (481 351)  (481 351)  LC_7 Logic Functioning bit
 (53 15)  (491 351)  (491 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_21

 (11 0)  (503 336)  (503 336)  routing T_10_21.sp4_v_t_46 <X> T_10_21.sp4_v_b_2
 (14 0)  (506 336)  (506 336)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g0_0
 (15 0)  (507 336)  (507 336)  routing T_10_21.top_op_1 <X> T_10_21.lc_trk_g0_1
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 336)  (516 336)  routing T_10_21.top_op_3 <X> T_10_21.lc_trk_g0_3
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 336)  (520 336)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 336)  (522 336)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (5 1)  (497 337)  (497 337)  routing T_10_21.sp4_h_r_0 <X> T_10_21.sp4_v_b_0
 (12 1)  (504 337)  (504 337)  routing T_10_21.sp4_v_t_46 <X> T_10_21.sp4_v_b_2
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 337)  (510 337)  routing T_10_21.top_op_1 <X> T_10_21.lc_trk_g0_1
 (21 1)  (513 337)  (513 337)  routing T_10_21.top_op_3 <X> T_10_21.lc_trk_g0_3
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 338)  (506 338)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g0_4
 (21 2)  (513 338)  (513 338)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 338)  (515 338)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (24 2)  (516 338)  (516 338)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (26 2)  (518 338)  (518 338)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 338)  (523 338)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (513 339)  (513 339)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (22 3)  (514 339)  (514 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 339)  (516 339)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g0_6
 (25 3)  (517 339)  (517 339)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g0_6
 (26 3)  (518 339)  (518 339)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 339)  (525 339)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.input_2_1
 (34 3)  (526 339)  (526 339)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.input_2_1
 (35 3)  (527 339)  (527 339)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.input_2_1
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (38 3)  (530 339)  (530 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (48 3)  (540 339)  (540 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (545 339)  (545 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 4)  (508 340)  (508 340)  routing T_10_21.sp4_v_b_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (510 340)  (510 340)  routing T_10_21.sp4_v_b_1 <X> T_10_21.lc_trk_g1_1
 (21 4)  (513 340)  (513 340)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g1_3
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 340)  (518 340)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (26 5)  (518 341)  (518 341)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 341)  (526 341)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_2
 (35 5)  (527 341)  (527 341)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_2
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (40 5)  (532 341)  (532 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (15 6)  (507 342)  (507 342)  routing T_10_21.top_op_5 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (517 342)  (517 342)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g1_6
 (26 6)  (518 342)  (518 342)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 342)  (519 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 342)  (525 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (50 6)  (542 342)  (542 342)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (510 343)  (510 343)  routing T_10_21.top_op_5 <X> T_10_21.lc_trk_g1_5
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (519 343)  (519 343)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 343)  (520 343)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 343)  (530 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (47 7)  (539 343)  (539 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (500 344)  (500 344)  routing T_10_21.sp4_v_b_7 <X> T_10_21.sp4_h_r_7
 (9 8)  (501 344)  (501 344)  routing T_10_21.sp4_v_b_7 <X> T_10_21.sp4_h_r_7
 (26 8)  (518 344)  (518 344)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (51 8)  (543 344)  (543 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (505 345)  (505 345)  routing T_10_21.sp4_v_t_38 <X> T_10_21.sp4_h_r_8
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 345)  (522 345)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (526 345)  (526 345)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.input_2_4
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (40 9)  (532 345)  (532 345)  LC_4 Logic Functioning bit
 (42 9)  (534 345)  (534 345)  LC_4 Logic Functioning bit
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 346)  (510 346)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g2_5
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 346)  (515 346)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g2_7
 (24 10)  (516 346)  (516 346)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g2_7
 (26 10)  (518 346)  (518 346)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 346)  (520 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 346)  (527 346)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (516 347)  (516 347)  routing T_10_21.tnr_op_6 <X> T_10_21.lc_trk_g2_6
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 347)  (520 347)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 347)  (524 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 347)  (525 347)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g3_1
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 349)  (517 349)  routing T_10_21.sp4_r_v_b_42 <X> T_10_21.lc_trk_g3_2
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 349)  (524 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (46 13)  (538 349)  (538 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 15)  (506 351)  (506 351)  routing T_10_21.sp4_r_v_b_44 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (516 351)  (516 351)  routing T_10_21.tnr_op_6 <X> T_10_21.lc_trk_g3_6


LogicTile_11_21

 (21 0)  (567 336)  (567 336)  routing T_11_21.wire_logic_cluster/lc_3/out <X> T_11_21.lc_trk_g0_3
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 336)  (571 336)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g0_2
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g0_6
 (25 3)  (571 339)  (571 339)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g0_6
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 340)  (574 340)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 340)  (576 340)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (45 4)  (591 340)  (591 340)  LC_2 Logic Functioning bit
 (9 5)  (555 341)  (555 341)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_v_b_4
 (10 5)  (556 341)  (556 341)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_v_b_4
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 341)  (581 341)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.input_2_2
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (52 5)  (598 341)  (598 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (19 6)  (565 342)  (565 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 342)  (574 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (42 6)  (588 342)  (588 342)  LC_3 Logic Functioning bit
 (45 6)  (591 342)  (591 342)  LC_3 Logic Functioning bit
 (47 6)  (593 342)  (593 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (597 342)  (597 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 343)  (570 343)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g1_6
 (25 7)  (571 343)  (571 343)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g1_6
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 343)  (581 343)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.input_2_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (11 8)  (557 344)  (557 344)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_v_b_8
 (14 8)  (560 344)  (560 344)  routing T_11_21.bnl_op_0 <X> T_11_21.lc_trk_g2_0
 (15 8)  (561 344)  (561 344)  routing T_11_21.sp4_h_r_25 <X> T_11_21.lc_trk_g2_1
 (16 8)  (562 344)  (562 344)  routing T_11_21.sp4_h_r_25 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 344)  (570 344)  routing T_11_21.tnl_op_3 <X> T_11_21.lc_trk_g2_3
 (14 9)  (560 345)  (560 345)  routing T_11_21.bnl_op_0 <X> T_11_21.lc_trk_g2_0
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (564 345)  (564 345)  routing T_11_21.sp4_h_r_25 <X> T_11_21.lc_trk_g2_1
 (21 9)  (567 345)  (567 345)  routing T_11_21.tnl_op_3 <X> T_11_21.lc_trk_g2_3
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.wire_logic_cluster/lc_5/out <X> T_11_21.lc_trk_g2_5
 (21 10)  (567 346)  (567 346)  routing T_11_21.wire_logic_cluster/lc_7/out <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 346)  (576 346)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 346)  (579 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 346)  (581 346)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_5
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (45 10)  (591 346)  (591 346)  LC_5 Logic Functioning bit
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (570 347)  (570 347)  routing T_11_21.tnl_op_6 <X> T_11_21.lc_trk_g2_6
 (25 11)  (571 347)  (571 347)  routing T_11_21.tnl_op_6 <X> T_11_21.lc_trk_g2_6
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 347)  (574 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 347)  (576 347)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 347)  (579 347)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_5
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (42 11)  (588 347)  (588 347)  LC_5 Logic Functioning bit
 (43 11)  (589 347)  (589 347)  LC_5 Logic Functioning bit
 (47 11)  (593 347)  (593 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (551 348)  (551 348)  routing T_11_21.sp4_v_t_44 <X> T_11_21.sp4_h_r_9
 (15 12)  (561 348)  (561 348)  routing T_11_21.tnl_op_1 <X> T_11_21.lc_trk_g3_1
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_r_11 <X> T_11_21.sp4_v_b_11
 (15 13)  (561 349)  (561 349)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g3_0
 (16 13)  (562 349)  (562 349)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (564 349)  (564 349)  routing T_11_21.tnl_op_1 <X> T_11_21.lc_trk_g3_1
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp4_r_v_b_43 <X> T_11_21.lc_trk_g3_3
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 350)  (576 350)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 350)  (577 350)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 350)  (581 350)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_7
 (36 14)  (582 350)  (582 350)  LC_7 Logic Functioning bit
 (38 14)  (584 350)  (584 350)  LC_7 Logic Functioning bit
 (42 14)  (588 350)  (588 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (45 14)  (591 350)  (591 350)  LC_7 Logic Functioning bit
 (28 15)  (574 351)  (574 351)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 351)  (576 351)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 351)  (577 351)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 351)  (578 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 351)  (579 351)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_7
 (35 15)  (581 351)  (581 351)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_7
 (42 15)  (588 351)  (588 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (6 0)  (606 336)  (606 336)  routing T_12_21.sp4_h_r_7 <X> T_12_21.sp4_v_b_0
 (14 0)  (614 336)  (614 336)  routing T_12_21.sp4_h_r_8 <X> T_12_21.lc_trk_g0_0
 (21 0)  (621 336)  (621 336)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 336)  (623 336)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (47 0)  (647 336)  (647 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (615 337)  (615 337)  routing T_12_21.sp4_h_r_8 <X> T_12_21.lc_trk_g0_0
 (16 1)  (616 337)  (616 337)  routing T_12_21.sp4_h_r_8 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (621 337)  (621 337)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g0_3
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (34 1)  (634 337)  (634 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (35 1)  (635 337)  (635 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 338)  (614 338)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g0_4
 (22 2)  (622 338)  (622 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 338)  (623 338)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g0_7
 (24 2)  (624 338)  (624 338)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g0_7
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 339)  (621 339)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g0_7
 (14 4)  (614 340)  (614 340)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g1_0
 (15 4)  (615 340)  (615 340)  routing T_12_21.sp4_h_r_9 <X> T_12_21.lc_trk_g1_1
 (16 4)  (616 340)  (616 340)  routing T_12_21.sp4_h_r_9 <X> T_12_21.lc_trk_g1_1
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 340)  (618 340)  routing T_12_21.sp4_h_r_9 <X> T_12_21.lc_trk_g1_1
 (21 4)  (621 340)  (621 340)  routing T_12_21.sp4_v_b_11 <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 340)  (623 340)  routing T_12_21.sp4_v_b_11 <X> T_12_21.lc_trk_g1_3
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 340)  (641 340)  LC_2 Logic Functioning bit
 (43 4)  (643 340)  (643 340)  LC_2 Logic Functioning bit
 (48 4)  (648 340)  (648 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (611 341)  (611 341)  routing T_12_21.sp4_h_l_44 <X> T_12_21.sp4_h_r_5
 (13 5)  (613 341)  (613 341)  routing T_12_21.sp4_h_l_44 <X> T_12_21.sp4_h_r_5
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 341)  (621 341)  routing T_12_21.sp4_v_b_11 <X> T_12_21.lc_trk_g1_3
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 341)  (623 341)  routing T_12_21.sp4_v_b_18 <X> T_12_21.lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.sp4_v_b_18 <X> T_12_21.lc_trk_g1_2
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (48 5)  (648 341)  (648 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (653 341)  (653 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (615 342)  (615 342)  routing T_12_21.sp4_h_r_5 <X> T_12_21.lc_trk_g1_5
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_h_r_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (621 342)  (621 342)  routing T_12_21.wire_logic_cluster/lc_7/out <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 342)  (633 342)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 342)  (634 342)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (46 6)  (646 342)  (646 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (651 342)  (651 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (653 342)  (653 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (618 343)  (618 343)  routing T_12_21.sp4_h_r_5 <X> T_12_21.lc_trk_g1_5
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 343)  (634 343)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.input_2_3
 (35 7)  (635 343)  (635 343)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.input_2_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 344)  (623 344)  routing T_12_21.sp4_v_t_30 <X> T_12_21.lc_trk_g2_3
 (24 8)  (624 344)  (624 344)  routing T_12_21.sp4_v_t_30 <X> T_12_21.lc_trk_g2_3
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (46 8)  (646 344)  (646 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (651 344)  (651 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 345)  (634 345)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.input_2_4
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (40 9)  (640 345)  (640 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (53 9)  (653 345)  (653 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (14 12)  (614 348)  (614 348)  routing T_12_21.sp4_h_l_21 <X> T_12_21.lc_trk_g3_0
 (21 12)  (621 348)  (621 348)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g3_3
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (15 13)  (615 349)  (615 349)  routing T_12_21.sp4_h_l_21 <X> T_12_21.lc_trk_g3_0
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp4_h_l_21 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (5 14)  (605 350)  (605 350)  routing T_12_21.sp4_v_t_44 <X> T_12_21.sp4_h_l_44
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.bnl_op_5 <X> T_12_21.lc_trk_g3_5
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 350)  (623 350)  routing T_12_21.sp4_h_r_31 <X> T_12_21.lc_trk_g3_7
 (24 14)  (624 350)  (624 350)  routing T_12_21.sp4_h_r_31 <X> T_12_21.lc_trk_g3_7
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 350)  (635 350)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.input_2_7
 (37 14)  (637 350)  (637 350)  LC_7 Logic Functioning bit
 (39 14)  (639 350)  (639 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (48 14)  (648 350)  (648 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (6 15)  (606 351)  (606 351)  routing T_12_21.sp4_v_t_44 <X> T_12_21.sp4_h_l_44
 (18 15)  (618 351)  (618 351)  routing T_12_21.bnl_op_5 <X> T_12_21.lc_trk_g3_5
 (21 15)  (621 351)  (621 351)  routing T_12_21.sp4_h_r_31 <X> T_12_21.lc_trk_g3_7
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 351)  (635 351)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.input_2_7
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (39 15)  (639 351)  (639 351)  LC_7 Logic Functioning bit
 (43 15)  (643 351)  (643 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (14 0)  (668 336)  (668 336)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (16 0)  (670 336)  (670 336)  routing T_13_21.sp4_v_b_1 <X> T_13_21.lc_trk_g0_1
 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (672 336)  (672 336)  routing T_13_21.sp4_v_b_1 <X> T_13_21.lc_trk_g0_1
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (679 336)  (679 336)  routing T_13_21.sp4_v_b_2 <X> T_13_21.lc_trk_g0_2
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 336)  (688 336)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (47 0)  (701 336)  (701 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (705 336)  (705 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (668 337)  (668 337)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (15 1)  (669 337)  (669 337)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (16 1)  (670 337)  (670 337)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 337)  (677 337)  routing T_13_21.sp4_v_b_2 <X> T_13_21.lc_trk_g0_2
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 337)  (689 337)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 338)  (678 338)  routing T_13_21.bot_op_7 <X> T_13_21.lc_trk_g0_7
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (42 2)  (696 338)  (696 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 339)  (677 339)  routing T_13_21.sp4_v_b_22 <X> T_13_21.lc_trk_g0_6
 (24 3)  (678 339)  (678 339)  routing T_13_21.sp4_v_b_22 <X> T_13_21.lc_trk_g0_6
 (26 3)  (680 339)  (680 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 339)  (681 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 339)  (684 339)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 339)  (686 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 339)  (687 339)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.input_2_1
 (42 3)  (696 339)  (696 339)  LC_1 Logic Functioning bit
 (43 3)  (697 339)  (697 339)  LC_1 Logic Functioning bit
 (3 4)  (657 340)  (657 340)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (14 4)  (668 340)  (668 340)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g1_0
 (15 4)  (669 340)  (669 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (25 4)  (679 340)  (679 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (27 4)  (681 340)  (681 340)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 340)  (689 340)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.input_2_2
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (45 4)  (699 340)  (699 340)  LC_2 Logic Functioning bit
 (3 5)  (657 341)  (657 341)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 341)  (677 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (26 5)  (680 341)  (680 341)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 341)  (682 341)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 341)  (684 341)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 341)  (686 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 341)  (689 341)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.input_2_2
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (42 5)  (696 341)  (696 341)  LC_2 Logic Functioning bit
 (52 5)  (706 341)  (706 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (669 342)  (669 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (16 6)  (670 342)  (670 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 342)  (672 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (21 6)  (675 342)  (675 342)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g1_7
 (22 6)  (676 342)  (676 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 342)  (677 342)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g1_7
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (18 7)  (672 343)  (672 343)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (21 7)  (675 343)  (675 343)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g1_7
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 344)  (672 344)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g2_1
 (25 8)  (679 344)  (679 344)  routing T_13_21.wire_logic_cluster/lc_2/out <X> T_13_21.lc_trk_g2_2
 (15 9)  (669 345)  (669 345)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g2_0
 (16 9)  (670 345)  (670 345)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g2_0
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (679 346)  (679 346)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g2_6
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 346)  (688 346)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (47 10)  (701 346)  (701 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (672 347)  (672 347)  routing T_13_21.sp4_r_v_b_37 <X> T_13_21.lc_trk_g2_5
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 347)  (685 347)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (41 11)  (695 347)  (695 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (21 12)  (675 348)  (675 348)  routing T_13_21.sp4_v_t_14 <X> T_13_21.lc_trk_g3_3
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 348)  (677 348)  routing T_13_21.sp4_v_t_14 <X> T_13_21.lc_trk_g3_3
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (41 12)  (695 348)  (695 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (47 12)  (701 348)  (701 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (9 13)  (663 349)  (663 349)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_v_b_10
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 349)  (680 349)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 349)  (682 349)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 349)  (685 349)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 349)  (686 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (688 349)  (688 349)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.input_2_6
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (40 13)  (694 349)  (694 349)  LC_6 Logic Functioning bit
 (42 13)  (696 349)  (696 349)  LC_6 Logic Functioning bit
 (8 14)  (662 350)  (662 350)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_l_47
 (9 14)  (663 350)  (663 350)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_l_47
 (21 14)  (675 350)  (675 350)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g3_7
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 350)  (681 350)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 350)  (687 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 350)  (689 350)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_7
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (39 14)  (693 350)  (693 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (48 14)  (702 350)  (702 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.tnr_op_6 <X> T_13_21.lc_trk_g3_6
 (26 15)  (680 351)  (680 351)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 351)  (686 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (687 351)  (687 351)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_7
 (36 15)  (690 351)  (690 351)  LC_7 Logic Functioning bit
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (39 15)  (693 351)  (693 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (21 0)  (729 336)  (729 336)  routing T_14_21.sp4_h_r_11 <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (731 336)  (731 336)  routing T_14_21.sp4_h_r_11 <X> T_14_21.lc_trk_g0_3
 (24 0)  (732 336)  (732 336)  routing T_14_21.sp4_h_r_11 <X> T_14_21.lc_trk_g0_3
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (14 1)  (722 337)  (722 337)  routing T_14_21.sp12_h_r_16 <X> T_14_21.lc_trk_g0_0
 (16 1)  (724 337)  (724 337)  routing T_14_21.sp12_h_r_16 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.top_op_2 <X> T_14_21.lc_trk_g0_2
 (25 1)  (733 337)  (733 337)  routing T_14_21.top_op_2 <X> T_14_21.lc_trk_g0_2
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 337)  (739 337)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 337)  (741 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.input_2_0
 (35 1)  (743 337)  (743 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.input_2_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 338)  (731 338)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g0_7
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (50 2)  (758 338)  (758 338)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (729 339)  (729 339)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g0_7
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 339)  (739 339)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (10 4)  (718 340)  (718 340)  routing T_14_21.sp4_v_t_46 <X> T_14_21.sp4_h_r_4
 (14 4)  (722 340)  (722 340)  routing T_14_21.sp4_v_b_8 <X> T_14_21.lc_trk_g1_0
 (16 4)  (724 340)  (724 340)  routing T_14_21.sp4_v_b_9 <X> T_14_21.lc_trk_g1_1
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (726 340)  (726 340)  routing T_14_21.sp4_v_b_9 <X> T_14_21.lc_trk_g1_1
 (21 4)  (729 340)  (729 340)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 340)  (732 340)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g1_3
 (25 4)  (733 340)  (733 340)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g1_2
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (8 5)  (716 341)  (716 341)  routing T_14_21.sp4_v_t_36 <X> T_14_21.sp4_v_b_4
 (10 5)  (718 341)  (718 341)  routing T_14_21.sp4_v_t_36 <X> T_14_21.sp4_v_b_4
 (14 5)  (722 341)  (722 341)  routing T_14_21.sp4_v_b_8 <X> T_14_21.lc_trk_g1_0
 (16 5)  (724 341)  (724 341)  routing T_14_21.sp4_v_b_8 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (726 341)  (726 341)  routing T_14_21.sp4_v_b_9 <X> T_14_21.lc_trk_g1_1
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 341)  (732 341)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g1_2
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (15 6)  (723 342)  (723 342)  routing T_14_21.sp4_v_b_21 <X> T_14_21.lc_trk_g1_5
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp4_v_b_21 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 342)  (731 342)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.sp4_h_r_14 <X> T_14_21.lc_trk_g1_6
 (28 6)  (736 342)  (736 342)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 342)  (738 342)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 342)  (742 342)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (50 6)  (758 342)  (758 342)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (729 343)  (729 343)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g1_7
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 343)  (731 343)  routing T_14_21.sp4_h_r_14 <X> T_14_21.lc_trk_g1_6
 (24 7)  (732 343)  (732 343)  routing T_14_21.sp4_h_r_14 <X> T_14_21.lc_trk_g1_6
 (26 7)  (734 343)  (734 343)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (5 8)  (713 344)  (713 344)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_h_r_6
 (13 8)  (721 344)  (721 344)  routing T_14_21.sp4_h_l_45 <X> T_14_21.sp4_v_b_8
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g2_1
 (25 8)  (733 344)  (733 344)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (28 8)  (736 344)  (736 344)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (50 8)  (758 344)  (758 344)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (714 345)  (714 345)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_h_r_6
 (12 9)  (720 345)  (720 345)  routing T_14_21.sp4_h_l_45 <X> T_14_21.sp4_v_b_8
 (15 9)  (723 345)  (723 345)  routing T_14_21.sp4_v_t_29 <X> T_14_21.lc_trk_g2_0
 (16 9)  (724 345)  (724 345)  routing T_14_21.sp4_v_t_29 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 345)  (731 345)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (31 9)  (739 345)  (739 345)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (46 9)  (754 345)  (754 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (722 346)  (722 346)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g2_4
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 346)  (732 346)  routing T_14_21.tnr_op_7 <X> T_14_21.lc_trk_g2_7
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (14 11)  (722 347)  (722 347)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g2_4
 (15 11)  (723 347)  (723 347)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g2_4
 (16 11)  (724 347)  (724 347)  routing T_14_21.sp4_h_r_44 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (731 347)  (731 347)  routing T_14_21.sp12_v_b_14 <X> T_14_21.lc_trk_g2_6
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (41 11)  (749 347)  (749 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (3 12)  (711 348)  (711 348)  routing T_14_21.sp12_v_t_22 <X> T_14_21.sp12_h_r_1
 (8 12)  (716 348)  (716 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (9 12)  (717 348)  (717 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (10 12)  (718 348)  (718 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 348)  (743 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_6
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (26 13)  (734 349)  (734 349)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 349)  (735 349)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 349)  (740 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 349)  (741 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_6
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (48 13)  (756 349)  (756 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (761 349)  (761 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 350)  (726 350)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g3_5
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (733 350)  (733 350)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g3_6
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_21

 (15 0)  (777 336)  (777 336)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g0_1
 (16 0)  (778 336)  (778 336)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_0
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (16 1)  (778 337)  (778 337)  routing T_15_21.sp12_h_r_8 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_0
 (35 1)  (797 337)  (797 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (42 1)  (804 337)  (804 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (775 338)  (775 338)  routing T_15_21.sp4_h_r_2 <X> T_15_21.sp4_v_t_39
 (14 2)  (776 338)  (776 338)  routing T_15_21.sp4_v_t_1 <X> T_15_21.lc_trk_g0_4
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g0_5
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (12 3)  (774 339)  (774 339)  routing T_15_21.sp4_h_r_2 <X> T_15_21.sp4_v_t_39
 (14 3)  (776 339)  (776 339)  routing T_15_21.sp4_v_t_1 <X> T_15_21.lc_trk_g0_4
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_v_t_1 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 339)  (796 339)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.input_2_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (0 4)  (762 340)  (762 340)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (773 340)  (773 340)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_v_b_5
 (14 4)  (776 340)  (776 340)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g1_0
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp12_h_r_11 <X> T_15_21.lc_trk_g1_3
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 340)  (797 340)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_2
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 341)  (795 341)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_2
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (11 6)  (773 342)  (773 342)  routing T_15_21.sp4_v_b_2 <X> T_15_21.sp4_v_t_40
 (16 6)  (778 342)  (778 342)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (28 6)  (790 342)  (790 342)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 342)  (793 342)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 342)  (797 342)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.input_2_3
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (4 7)  (766 343)  (766 343)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_h_l_38
 (6 7)  (768 343)  (768 343)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_h_l_38
 (12 7)  (774 343)  (774 343)  routing T_15_21.sp4_v_b_2 <X> T_15_21.sp4_v_t_40
 (18 7)  (780 343)  (780 343)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (14 8)  (776 344)  (776 344)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g2_0
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g2_1
 (21 8)  (783 344)  (783 344)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (15 9)  (777 345)  (777 345)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g2_0
 (16 9)  (778 345)  (778 345)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 345)  (785 345)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g2_2
 (24 9)  (786 345)  (786 345)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g2_2
 (25 9)  (787 345)  (787 345)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g2_2
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (5 10)  (767 346)  (767 346)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_l_43
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.bnl_op_5 <X> T_15_21.lc_trk_g2_5
 (25 10)  (787 346)  (787 346)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g2_6
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_r_v_b_36 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (780 347)  (780 347)  routing T_15_21.bnl_op_5 <X> T_15_21.lc_trk_g2_5
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 347)  (795 347)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.input_2_5
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (9 12)  (771 348)  (771 348)  routing T_15_21.sp4_v_t_47 <X> T_15_21.sp4_h_r_10
 (15 12)  (777 348)  (777 348)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g3_1
 (16 12)  (778 348)  (778 348)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g3_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g3_1
 (25 12)  (787 348)  (787 348)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g3_2
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (4 13)  (766 349)  (766 349)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_h_r_9
 (14 13)  (776 349)  (776 349)  routing T_15_21.tnl_op_0 <X> T_15_21.lc_trk_g3_0
 (15 13)  (777 349)  (777 349)  routing T_15_21.tnl_op_0 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 349)  (795 349)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_6
 (34 13)  (796 349)  (796 349)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_6
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (15 14)  (777 350)  (777 350)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 350)  (780 350)  routing T_15_21.rgt_op_5 <X> T_15_21.lc_trk_g3_5
 (28 14)  (790 350)  (790 350)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (39 14)  (801 350)  (801 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 351)  (787 351)  routing T_15_21.sp4_r_v_b_46 <X> T_15_21.lc_trk_g3_6
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 351)  (795 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.input_2_7
 (34 15)  (796 351)  (796 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.input_2_7
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (39 15)  (801 351)  (801 351)  LC_7 Logic Functioning bit
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (11 0)  (827 336)  (827 336)  routing T_16_21.sp4_h_r_9 <X> T_16_21.sp4_v_b_2
 (14 0)  (830 336)  (830 336)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g0_0
 (21 0)  (837 336)  (837 336)  routing T_16_21.bnr_op_3 <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (841 336)  (841 336)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g0_2
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 336)  (851 336)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.input_2_0
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (837 337)  (837 337)  routing T_16_21.bnr_op_3 <X> T_16_21.lc_trk_g0_3
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.input_2_0
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 338)  (830 338)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g0_4
 (21 2)  (837 338)  (837 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 338)  (839 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (25 2)  (841 338)  (841 338)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (8 3)  (824 339)  (824 339)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_36
 (9 3)  (825 339)  (825 339)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_36
 (15 3)  (831 339)  (831 339)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (837 339)  (837 339)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 339)  (839 339)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (850 339)  (850 339)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_1
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (834 340)  (834 340)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g1_1
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp4_h_r_3 <X> T_16_21.lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.sp4_h_r_3 <X> T_16_21.lc_trk_g1_3
 (27 4)  (843 340)  (843 340)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 340)  (851 340)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_2
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (0 5)  (816 341)  (816 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (14 5)  (830 341)  (830 341)  routing T_16_21.sp4_r_v_b_24 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (837 341)  (837 341)  routing T_16_21.sp4_h_r_3 <X> T_16_21.lc_trk_g1_3
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_2
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (8 6)  (824 342)  (824 342)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_41
 (9 6)  (825 342)  (825 342)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_41
 (10 6)  (826 342)  (826 342)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_41
 (15 6)  (831 342)  (831 342)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (21 6)  (837 342)  (837 342)  routing T_16_21.lft_op_7 <X> T_16_21.lc_trk_g1_7
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.lft_op_7 <X> T_16_21.lc_trk_g1_7
 (26 6)  (842 342)  (842 342)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (18 7)  (834 343)  (834 343)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 343)  (850 343)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (8 8)  (824 344)  (824 344)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_r_7
 (9 8)  (825 344)  (825 344)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_r_7
 (10 8)  (826 344)  (826 344)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_r_7
 (12 8)  (828 344)  (828 344)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_h_r_8
 (14 8)  (830 344)  (830 344)  routing T_16_21.sp4_v_b_24 <X> T_16_21.lc_trk_g2_0
 (25 8)  (841 344)  (841 344)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g2_2
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (46 8)  (862 344)  (862 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (827 345)  (827 345)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_h_r_8
 (16 9)  (832 345)  (832 345)  routing T_16_21.sp4_v_b_24 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 345)  (839 345)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g2_2
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 345)  (848 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (849 345)  (849 345)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.input_2_4
 (35 9)  (851 345)  (851 345)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.input_2_4
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (8 10)  (824 346)  (824 346)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_42
 (9 10)  (825 346)  (825 346)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_42
 (12 10)  (828 346)  (828 346)  routing T_16_21.sp4_h_r_5 <X> T_16_21.sp4_h_l_45
 (14 10)  (830 346)  (830 346)  routing T_16_21.wire_logic_cluster/lc_4/out <X> T_16_21.lc_trk_g2_4
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (841 346)  (841 346)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g2_6
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (13 11)  (829 347)  (829 347)  routing T_16_21.sp4_h_r_5 <X> T_16_21.sp4_h_l_45
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g2_6
 (24 11)  (840 347)  (840 347)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g2_6
 (25 11)  (841 347)  (841 347)  routing T_16_21.sp4_h_r_46 <X> T_16_21.lc_trk_g2_6
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (4 12)  (820 348)  (820 348)  routing T_16_21.sp4_v_t_44 <X> T_16_21.sp4_v_b_9
 (11 12)  (827 348)  (827 348)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_b_11
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (837 348)  (837 348)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (842 348)  (842 348)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 348)  (851 348)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.input_2_6
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (3 13)  (819 349)  (819 349)  routing T_16_21.sp12_h_l_22 <X> T_16_21.sp12_h_r_1
 (9 13)  (825 349)  (825 349)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_v_b_10
 (10 13)  (826 349)  (826 349)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_v_b_10
 (18 13)  (834 349)  (834 349)  routing T_16_21.sp4_r_v_b_41 <X> T_16_21.lc_trk_g3_1
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 349)  (844 349)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 349)  (850 349)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.input_2_6
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (47 13)  (863 349)  (863 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (6 14)  (822 350)  (822 350)  routing T_16_21.sp4_v_b_6 <X> T_16_21.sp4_v_t_44
 (10 14)  (826 350)  (826 350)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_h_l_47
 (15 14)  (831 350)  (831 350)  routing T_16_21.sp4_h_r_45 <X> T_16_21.lc_trk_g3_5
 (16 14)  (832 350)  (832 350)  routing T_16_21.sp4_h_r_45 <X> T_16_21.lc_trk_g3_5
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 350)  (834 350)  routing T_16_21.sp4_h_r_45 <X> T_16_21.lc_trk_g3_5
 (21 14)  (837 350)  (837 350)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g3_7
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (5 15)  (821 351)  (821 351)  routing T_16_21.sp4_v_b_6 <X> T_16_21.sp4_v_t_44
 (6 15)  (822 351)  (822 351)  routing T_16_21.sp4_h_r_9 <X> T_16_21.sp4_h_l_44
 (8 15)  (824 351)  (824 351)  routing T_16_21.sp4_h_r_10 <X> T_16_21.sp4_v_t_47
 (9 15)  (825 351)  (825 351)  routing T_16_21.sp4_h_r_10 <X> T_16_21.sp4_v_t_47
 (14 15)  (830 351)  (830 351)  routing T_16_21.sp4_r_v_b_44 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (834 351)  (834 351)  routing T_16_21.sp4_h_r_45 <X> T_16_21.lc_trk_g3_5
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 351)  (850 351)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_7
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (13 0)  (887 336)  (887 336)  routing T_17_21.sp4_v_t_39 <X> T_17_21.sp4_v_b_2
 (15 0)  (889 336)  (889 336)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g0_1
 (16 0)  (890 336)  (890 336)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g0_1
 (17 0)  (891 336)  (891 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 336)  (892 336)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g0_1
 (25 0)  (899 336)  (899 336)  routing T_17_21.bnr_op_2 <X> T_17_21.lc_trk_g0_2
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (41 0)  (915 336)  (915 336)  LC_0 Logic Functioning bit
 (43 0)  (917 336)  (917 336)  LC_0 Logic Functioning bit
 (45 0)  (919 336)  (919 336)  LC_0 Logic Functioning bit
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (899 337)  (899 337)  routing T_17_21.bnr_op_2 <X> T_17_21.lc_trk_g0_2
 (26 1)  (900 337)  (900 337)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 337)  (901 337)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (47 1)  (921 337)  (921 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (896 338)  (896 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 338)  (898 338)  routing T_17_21.top_op_7 <X> T_17_21.lc_trk_g0_7
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (40 2)  (914 338)  (914 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (42 2)  (916 338)  (916 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (1 3)  (875 339)  (875 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (11 3)  (885 339)  (885 339)  routing T_17_21.sp4_h_r_2 <X> T_17_21.sp4_h_l_39
 (14 3)  (888 339)  (888 339)  routing T_17_21.top_op_4 <X> T_17_21.lc_trk_g0_4
 (15 3)  (889 339)  (889 339)  routing T_17_21.top_op_4 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (895 339)  (895 339)  routing T_17_21.top_op_7 <X> T_17_21.lc_trk_g0_7
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.top_op_6 <X> T_17_21.lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.top_op_6 <X> T_17_21.lc_trk_g0_6
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (53 3)  (927 339)  (927 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (879 340)  (879 340)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_h_r_3
 (14 4)  (888 340)  (888 340)  routing T_17_21.wire_logic_cluster/lc_0/out <X> T_17_21.lc_trk_g1_0
 (15 4)  (889 340)  (889 340)  routing T_17_21.bot_op_1 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (895 340)  (895 340)  routing T_17_21.bnr_op_3 <X> T_17_21.lc_trk_g1_3
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (41 4)  (915 340)  (915 340)  LC_2 Logic Functioning bit
 (43 4)  (917 340)  (917 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (6 5)  (880 341)  (880 341)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_h_r_3
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (895 341)  (895 341)  routing T_17_21.bnr_op_3 <X> T_17_21.lc_trk_g1_3
 (26 5)  (900 341)  (900 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 341)  (901 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 341)  (902 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (51 5)  (925 341)  (925 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (899 342)  (899 342)  routing T_17_21.bnr_op_6 <X> T_17_21.lc_trk_g1_6
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (47 6)  (921 342)  (921 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (878 343)  (878 343)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_h_l_38
 (8 7)  (882 343)  (882 343)  routing T_17_21.sp4_h_r_10 <X> T_17_21.sp4_v_t_41
 (9 7)  (883 343)  (883 343)  routing T_17_21.sp4_h_r_10 <X> T_17_21.sp4_v_t_41
 (10 7)  (884 343)  (884 343)  routing T_17_21.sp4_h_r_10 <X> T_17_21.sp4_v_t_41
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.bnr_op_6 <X> T_17_21.lc_trk_g1_6
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (41 7)  (915 343)  (915 343)  LC_3 Logic Functioning bit
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (8 8)  (882 344)  (882 344)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_7
 (9 8)  (883 344)  (883 344)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_7
 (10 8)  (884 344)  (884 344)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_7
 (11 8)  (885 344)  (885 344)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_v_b_8
 (13 8)  (887 344)  (887 344)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_v_b_8
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 344)  (905 344)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (37 8)  (911 344)  (911 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (41 8)  (915 344)  (915 344)  LC_4 Logic Functioning bit
 (42 8)  (916 344)  (916 344)  LC_4 Logic Functioning bit
 (43 8)  (917 344)  (917 344)  LC_4 Logic Functioning bit
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (897 345)  (897 345)  routing T_17_21.sp12_v_t_9 <X> T_17_21.lc_trk_g2_2
 (27 9)  (901 345)  (901 345)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 345)  (909 345)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.input_2_4
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (41 9)  (915 345)  (915 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (43 9)  (917 345)  (917 345)  LC_4 Logic Functioning bit
 (4 10)  (878 346)  (878 346)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (6 10)  (880 346)  (880 346)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (12 10)  (886 346)  (886 346)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_h_l_45
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 346)  (897 346)  routing T_17_21.sp4_h_r_31 <X> T_17_21.lc_trk_g2_7
 (24 10)  (898 346)  (898 346)  routing T_17_21.sp4_h_r_31 <X> T_17_21.lc_trk_g2_7
 (25 10)  (899 346)  (899 346)  routing T_17_21.wire_logic_cluster/lc_6/out <X> T_17_21.lc_trk_g2_6
 (28 10)  (902 346)  (902 346)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 346)  (904 346)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (40 10)  (914 346)  (914 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (46 10)  (920 346)  (920 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (924 346)  (924 346)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (879 347)  (879 347)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (11 11)  (885 347)  (885 347)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_h_l_45
 (21 11)  (895 347)  (895 347)  routing T_17_21.sp4_h_r_31 <X> T_17_21.lc_trk_g2_7
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (904 347)  (904 347)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (38 11)  (912 347)  (912 347)  LC_5 Logic Functioning bit
 (40 11)  (914 347)  (914 347)  LC_5 Logic Functioning bit
 (41 11)  (915 347)  (915 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (8 12)  (882 348)  (882 348)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_r_10
 (9 12)  (883 348)  (883 348)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_r_10
 (10 12)  (884 348)  (884 348)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_r_10
 (21 12)  (895 348)  (895 348)  routing T_17_21.sp4_v_t_14 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp4_v_t_14 <X> T_17_21.lc_trk_g3_3
 (25 12)  (899 348)  (899 348)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g3_2
 (26 12)  (900 348)  (900 348)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 348)  (907 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (38 12)  (912 348)  (912 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (45 12)  (919 348)  (919 348)  LC_6 Logic Functioning bit
 (5 13)  (879 349)  (879 349)  routing T_17_21.sp4_h_r_9 <X> T_17_21.sp4_v_b_9
 (15 13)  (889 349)  (889 349)  routing T_17_21.tnr_op_0 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 349)  (900 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 349)  (904 349)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 349)  (910 349)  LC_6 Logic Functioning bit
 (38 13)  (912 349)  (912 349)  LC_6 Logic Functioning bit
 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (42 13)  (916 349)  (916 349)  LC_6 Logic Functioning bit
 (46 13)  (920 349)  (920 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (927 349)  (927 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (12 14)  (886 350)  (886 350)  routing T_17_21.sp4_h_r_8 <X> T_17_21.sp4_h_l_46
 (16 14)  (890 350)  (890 350)  routing T_17_21.sp12_v_t_10 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (895 350)  (895 350)  routing T_17_21.sp12_v_b_7 <X> T_17_21.lc_trk_g3_7
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (898 350)  (898 350)  routing T_17_21.sp12_v_b_7 <X> T_17_21.lc_trk_g3_7
 (13 15)  (887 351)  (887 351)  routing T_17_21.sp4_h_r_8 <X> T_17_21.sp4_h_l_46
 (15 15)  (889 351)  (889 351)  routing T_17_21.tnr_op_4 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (895 351)  (895 351)  routing T_17_21.sp12_v_b_7 <X> T_17_21.lc_trk_g3_7


LogicTile_18_21

 (9 0)  (937 336)  (937 336)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_r_1
 (14 0)  (942 336)  (942 336)  routing T_18_21.wire_logic_cluster/lc_0/out <X> T_18_21.lc_trk_g0_0
 (25 0)  (953 336)  (953 336)  routing T_18_21.wire_logic_cluster/lc_2/out <X> T_18_21.lc_trk_g0_2
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 336)  (963 336)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.input_2_0
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (46 0)  (974 336)  (974 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 337)  (961 337)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.input_2_0
 (35 1)  (963 337)  (963 337)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.input_2_0
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (48 1)  (976 337)  (976 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 338)  (931 338)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (21 2)  (949 338)  (949 338)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (22 2)  (950 338)  (950 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 338)  (951 338)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (24 2)  (952 338)  (952 338)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 338)  (958 338)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 338)  (965 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (53 2)  (981 338)  (981 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (931 339)  (931 339)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (5 3)  (933 339)  (933 339)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_t_37
 (21 3)  (949 339)  (949 339)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (5 4)  (933 340)  (933 340)  routing T_18_21.sp4_v_b_3 <X> T_18_21.sp4_h_r_3
 (8 4)  (936 340)  (936 340)  routing T_18_21.sp4_h_l_41 <X> T_18_21.sp4_h_r_4
 (12 4)  (940 340)  (940 340)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_h_r_5
 (14 4)  (942 340)  (942 340)  routing T_18_21.lft_op_0 <X> T_18_21.lc_trk_g1_0
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 340)  (958 340)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 340)  (959 340)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (41 4)  (969 340)  (969 340)  LC_2 Logic Functioning bit
 (43 4)  (971 340)  (971 340)  LC_2 Logic Functioning bit
 (45 4)  (973 340)  (973 340)  LC_2 Logic Functioning bit
 (6 5)  (934 341)  (934 341)  routing T_18_21.sp4_v_b_3 <X> T_18_21.sp4_h_r_3
 (11 5)  (939 341)  (939 341)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_h_r_5
 (13 5)  (941 341)  (941 341)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_h_r_5
 (15 5)  (943 341)  (943 341)  routing T_18_21.lft_op_0 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 341)  (951 341)  routing T_18_21.sp4_v_b_18 <X> T_18_21.lc_trk_g1_2
 (24 5)  (952 341)  (952 341)  routing T_18_21.sp4_v_b_18 <X> T_18_21.lc_trk_g1_2
 (26 5)  (954 341)  (954 341)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 341)  (958 341)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (40 5)  (968 341)  (968 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (53 5)  (981 341)  (981 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (942 342)  (942 342)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g1_4
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.wire_logic_cluster/lc_5/out <X> T_18_21.lc_trk_g1_5
 (25 6)  (953 342)  (953 342)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g1_6
 (14 7)  (942 343)  (942 343)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g1_4
 (15 7)  (943 343)  (943 343)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g1_4
 (16 7)  (944 343)  (944 343)  routing T_18_21.sp4_h_l_9 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 343)  (951 343)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g1_6
 (24 7)  (952 343)  (952 343)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g1_6
 (5 8)  (933 344)  (933 344)  routing T_18_21.sp4_v_b_0 <X> T_18_21.sp4_h_r_6
 (12 8)  (940 344)  (940 344)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_h_r_8
 (16 8)  (944 344)  (944 344)  routing T_18_21.sp12_v_t_14 <X> T_18_21.lc_trk_g2_1
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 344)  (963 344)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.input_2_4
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (42 8)  (970 344)  (970 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (51 8)  (979 344)  (979 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (932 345)  (932 345)  routing T_18_21.sp4_v_b_0 <X> T_18_21.sp4_h_r_6
 (6 9)  (934 345)  (934 345)  routing T_18_21.sp4_v_b_0 <X> T_18_21.sp4_h_r_6
 (9 9)  (937 345)  (937 345)  routing T_18_21.sp4_v_t_46 <X> T_18_21.sp4_v_b_7
 (10 9)  (938 345)  (938 345)  routing T_18_21.sp4_v_t_46 <X> T_18_21.sp4_v_b_7
 (11 9)  (939 345)  (939 345)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_h_r_8
 (13 9)  (941 345)  (941 345)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_h_r_8
 (18 9)  (946 345)  (946 345)  routing T_18_21.sp12_v_t_14 <X> T_18_21.lc_trk_g2_1
 (22 9)  (950 345)  (950 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (952 345)  (952 345)  routing T_18_21.tnr_op_2 <X> T_18_21.lc_trk_g2_2
 (26 9)  (954 345)  (954 345)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 345)  (958 345)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (961 345)  (961 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.input_2_4
 (34 9)  (962 345)  (962 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.input_2_4
 (35 9)  (963 345)  (963 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.input_2_4
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (41 9)  (969 345)  (969 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (43 9)  (971 345)  (971 345)  LC_4 Logic Functioning bit
 (10 10)  (938 346)  (938 346)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_h_l_42
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 346)  (952 346)  routing T_18_21.tnr_op_7 <X> T_18_21.lc_trk_g2_7
 (25 10)  (953 346)  (953 346)  routing T_18_21.sp4_v_b_30 <X> T_18_21.lc_trk_g2_6
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 346)  (963 346)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.input_2_5
 (36 10)  (964 346)  (964 346)  LC_5 Logic Functioning bit
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (38 10)  (966 346)  (966 346)  LC_5 Logic Functioning bit
 (41 10)  (969 346)  (969 346)  LC_5 Logic Functioning bit
 (45 10)  (973 346)  (973 346)  LC_5 Logic Functioning bit
 (47 10)  (975 346)  (975 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (9 11)  (937 347)  (937 347)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_v_t_42
 (10 11)  (938 347)  (938 347)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_v_t_42
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 347)  (951 347)  routing T_18_21.sp4_v_b_30 <X> T_18_21.lc_trk_g2_6
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (962 347)  (962 347)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.input_2_5
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (38 11)  (966 347)  (966 347)  LC_5 Logic Functioning bit
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (5 12)  (933 348)  (933 348)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_h_r_9
 (12 12)  (940 348)  (940 348)  routing T_18_21.sp4_h_l_45 <X> T_18_21.sp4_h_r_11
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (956 348)  (956 348)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 348)  (963 348)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.input_2_6
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (42 12)  (970 348)  (970 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (4 13)  (932 349)  (932 349)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_h_r_9
 (13 13)  (941 349)  (941 349)  routing T_18_21.sp4_h_l_45 <X> T_18_21.sp4_h_r_11
 (21 13)  (949 349)  (949 349)  routing T_18_21.sp4_r_v_b_43 <X> T_18_21.lc_trk_g3_3
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 349)  (951 349)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g3_2
 (24 13)  (952 349)  (952 349)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g3_2
 (26 13)  (954 349)  (954 349)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 349)  (956 349)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 349)  (958 349)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 349)  (960 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 349)  (962 349)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.input_2_6
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (38 13)  (966 349)  (966 349)  LC_6 Logic Functioning bit
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (41 13)  (969 349)  (969 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (12 14)  (940 350)  (940 350)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_h_l_46
 (16 14)  (944 350)  (944 350)  routing T_18_21.sp4_v_b_37 <X> T_18_21.lc_trk_g3_5
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 350)  (946 350)  routing T_18_21.sp4_v_b_37 <X> T_18_21.lc_trk_g3_5
 (21 14)  (949 350)  (949 350)  routing T_18_21.sp4_v_t_18 <X> T_18_21.lc_trk_g3_7
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp4_v_t_18 <X> T_18_21.lc_trk_g3_7
 (9 15)  (937 351)  (937 351)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_v_t_47
 (10 15)  (938 351)  (938 351)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_v_t_47
 (18 15)  (946 351)  (946 351)  routing T_18_21.sp4_v_b_37 <X> T_18_21.lc_trk_g3_5


LogicTile_19_21

 (9 0)  (991 336)  (991 336)  routing T_19_21.sp4_v_t_36 <X> T_19_21.sp4_h_r_1
 (12 0)  (994 336)  (994 336)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_h_r_2
 (14 0)  (996 336)  (996 336)  routing T_19_21.wire_logic_cluster/lc_0/out <X> T_19_21.lc_trk_g0_0
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1007 336)  (1007 336)  routing T_19_21.wire_logic_cluster/lc_2/out <X> T_19_21.lc_trk_g0_2
 (28 0)  (1010 336)  (1010 336)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 336)  (1018 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (41 0)  (1023 336)  (1023 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (44 0)  (1026 336)  (1026 336)  LC_0 Logic Functioning bit
 (45 0)  (1027 336)  (1027 336)  LC_0 Logic Functioning bit
 (11 1)  (993 337)  (993 337)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_h_r_2
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1009 337)  (1009 337)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 337)  (1012 337)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (48 1)  (1030 337)  (1030 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1031 337)  (1031 337)  Carry_In_Mux bit 

 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 338)  (999 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1000 338)  (1000 338)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g0_5
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 338)  (1005 338)  routing T_19_21.sp4_v_b_23 <X> T_19_21.lc_trk_g0_7
 (24 2)  (1006 338)  (1006 338)  routing T_19_21.sp4_v_b_23 <X> T_19_21.lc_trk_g0_7
 (26 2)  (1008 338)  (1008 338)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 338)  (1009 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 338)  (1012 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (39 2)  (1021 338)  (1021 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (42 2)  (1024 338)  (1024 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (44 2)  (1026 338)  (1026 338)  LC_1 Logic Functioning bit
 (45 2)  (1027 338)  (1027 338)  LC_1 Logic Functioning bit
 (53 2)  (1035 338)  (1035 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (986 339)  (986 339)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_l_37
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 339)  (1014 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1015 339)  (1015 339)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.input_2_1
 (39 3)  (1021 339)  (1021 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (0 4)  (982 340)  (982 340)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (1 4)  (983 340)  (983 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (987 340)  (987 340)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_r_3
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1003 340)  (1003 340)  routing T_19_21.sp4_h_r_19 <X> T_19_21.lc_trk_g1_3
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 340)  (1005 340)  routing T_19_21.sp4_h_r_19 <X> T_19_21.lc_trk_g1_3
 (24 4)  (1006 340)  (1006 340)  routing T_19_21.sp4_h_r_19 <X> T_19_21.lc_trk_g1_3
 (28 4)  (1010 340)  (1010 340)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (41 4)  (1023 340)  (1023 340)  LC_2 Logic Functioning bit
 (42 4)  (1024 340)  (1024 340)  LC_2 Logic Functioning bit
 (43 4)  (1025 340)  (1025 340)  LC_2 Logic Functioning bit
 (44 4)  (1026 340)  (1026 340)  LC_2 Logic Functioning bit
 (45 4)  (1027 340)  (1027 340)  LC_2 Logic Functioning bit
 (1 5)  (983 341)  (983 341)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (4 5)  (986 341)  (986 341)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_r_3
 (6 5)  (988 341)  (988 341)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_r_3
 (11 5)  (993 341)  (993 341)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_h_r_5
 (13 5)  (995 341)  (995 341)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_h_r_5
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.sp4_r_v_b_25 <X> T_19_21.lc_trk_g1_1
 (21 5)  (1003 341)  (1003 341)  routing T_19_21.sp4_h_r_19 <X> T_19_21.lc_trk_g1_3
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 341)  (1012 341)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 341)  (1014 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 341)  (1017 341)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.input_2_2
 (39 5)  (1021 341)  (1021 341)  LC_2 Logic Functioning bit
 (42 5)  (1024 341)  (1024 341)  LC_2 Logic Functioning bit
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.wire_logic_cluster/lc_7/out <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 342)  (1009 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 342)  (1010 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 342)  (1012 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (42 6)  (1024 342)  (1024 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (44 6)  (1026 342)  (1026 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (8 7)  (990 343)  (990 343)  routing T_19_21.sp4_h_r_4 <X> T_19_21.sp4_v_t_41
 (9 7)  (991 343)  (991 343)  routing T_19_21.sp4_h_r_4 <X> T_19_21.sp4_v_t_41
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1008 343)  (1008 343)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.input_2_3
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (42 7)  (1024 343)  (1024 343)  LC_3 Logic Functioning bit
 (14 8)  (996 344)  (996 344)  routing T_19_21.sp4_v_b_24 <X> T_19_21.lc_trk_g2_0
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 344)  (1000 344)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g2_1
 (21 8)  (1003 344)  (1003 344)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g2_3
 (22 8)  (1004 344)  (1004 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 344)  (1005 344)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g2_3
 (28 8)  (1010 344)  (1010 344)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 344)  (1017 344)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.input_2_4
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (42 8)  (1024 344)  (1024 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (44 8)  (1026 344)  (1026 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (16 9)  (998 345)  (998 345)  routing T_19_21.sp4_v_b_24 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (1003 345)  (1003 345)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g2_3
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 345)  (1005 345)  routing T_19_21.sp4_v_b_42 <X> T_19_21.lc_trk_g2_2
 (24 9)  (1006 345)  (1006 345)  routing T_19_21.sp4_v_b_42 <X> T_19_21.lc_trk_g2_2
 (26 9)  (1008 345)  (1008 345)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1015 345)  (1015 345)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.input_2_4
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (48 9)  (1030 345)  (1030 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (986 346)  (986 346)  routing T_19_21.sp4_v_b_10 <X> T_19_21.sp4_v_t_43
 (6 10)  (988 346)  (988 346)  routing T_19_21.sp4_v_b_10 <X> T_19_21.sp4_v_t_43
 (9 10)  (991 346)  (991 346)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_l_42
 (14 10)  (996 346)  (996 346)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g2_4
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 346)  (1000 346)  routing T_19_21.bnl_op_5 <X> T_19_21.lc_trk_g2_5
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.wire_logic_cluster/lc_6/out <X> T_19_21.lc_trk_g2_6
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 346)  (1017 346)  routing T_19_21.lc_trk_g0_5 <X> T_19_21.input_2_5
 (36 10)  (1018 346)  (1018 346)  LC_5 Logic Functioning bit
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (39 10)  (1021 346)  (1021 346)  LC_5 Logic Functioning bit
 (41 10)  (1023 346)  (1023 346)  LC_5 Logic Functioning bit
 (42 10)  (1024 346)  (1024 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (44 10)  (1026 346)  (1026 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1000 347)  (1000 347)  routing T_19_21.bnl_op_5 <X> T_19_21.lc_trk_g2_5
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 347)  (1008 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 347)  (1009 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 347)  (1010 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (1021 347)  (1021 347)  LC_5 Logic Functioning bit
 (42 11)  (1024 347)  (1024 347)  LC_5 Logic Functioning bit
 (52 11)  (1034 347)  (1034 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (987 348)  (987 348)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_h_r_9
 (12 12)  (994 348)  (994 348)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_h_r_11
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (25 12)  (1007 348)  (1007 348)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (28 12)  (1010 348)  (1010 348)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 348)  (1017 348)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.input_2_6
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (41 12)  (1023 348)  (1023 348)  LC_6 Logic Functioning bit
 (42 12)  (1024 348)  (1024 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (44 12)  (1026 348)  (1026 348)  LC_6 Logic Functioning bit
 (45 12)  (1027 348)  (1027 348)  LC_6 Logic Functioning bit
 (52 12)  (1034 348)  (1034 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (995 349)  (995 349)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_h_r_11
 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 349)  (1005 349)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (24 13)  (1006 349)  (1006 349)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (25 13)  (1007 349)  (1007 349)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g3_2
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 349)  (1012 349)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 349)  (1015 349)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.input_2_6
 (35 13)  (1017 349)  (1017 349)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.input_2_6
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (16 14)  (998 350)  (998 350)  routing T_19_21.sp12_v_t_10 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (1008 350)  (1008 350)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 350)  (1009 350)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 350)  (1012 350)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (8 15)  (990 351)  (990 351)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_v_t_47
 (10 15)  (992 351)  (992 351)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_v_t_47
 (28 15)  (1010 351)  (1010 351)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 351)  (1012 351)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 351)  (1014 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1015 351)  (1015 351)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.input_2_7
 (35 15)  (1017 351)  (1017 351)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.input_2_7
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit
 (41 15)  (1023 351)  (1023 351)  LC_7 Logic Functioning bit
 (42 15)  (1024 351)  (1024 351)  LC_7 Logic Functioning bit
 (48 15)  (1030 351)  (1030 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_21

 (14 0)  (1050 336)  (1050 336)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (15 0)  (1051 336)  (1051 336)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g0_1
 (16 0)  (1052 336)  (1052 336)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g0_1
 (17 0)  (1053 336)  (1053 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1054 336)  (1054 336)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g0_1
 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (14 1)  (1050 337)  (1050 337)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (15 1)  (1051 337)  (1051 337)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (16 1)  (1052 337)  (1052 337)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (1054 337)  (1054 337)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g0_1
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 337)  (1064 337)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (41 1)  (1077 337)  (1077 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (46 1)  (1082 337)  (1082 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1054 338)  (1054 338)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g0_5
 (25 2)  (1061 338)  (1061 338)  routing T_20_21.sp4_v_t_3 <X> T_20_21.lc_trk_g0_6
 (27 2)  (1063 338)  (1063 338)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 338)  (1067 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 338)  (1069 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (41 2)  (1077 338)  (1077 338)  LC_1 Logic Functioning bit
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (9 3)  (1045 339)  (1045 339)  routing T_20_21.sp4_v_b_1 <X> T_20_21.sp4_v_t_36
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1059 339)  (1059 339)  routing T_20_21.sp4_v_t_3 <X> T_20_21.lc_trk_g0_6
 (25 3)  (1061 339)  (1061 339)  routing T_20_21.sp4_v_t_3 <X> T_20_21.lc_trk_g0_6
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 339)  (1066 339)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (38 3)  (1074 339)  (1074 339)  LC_1 Logic Functioning bit
 (8 4)  (1044 340)  (1044 340)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_h_r_4
 (10 4)  (1046 340)  (1046 340)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_h_r_4
 (15 4)  (1051 340)  (1051 340)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g1_1
 (16 4)  (1052 340)  (1052 340)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g1_1
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1054 340)  (1054 340)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g1_1
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.lft_op_3 <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.lft_op_3 <X> T_20_21.lc_trk_g1_3
 (28 4)  (1064 340)  (1064 340)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 340)  (1066 340)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 340)  (1069 340)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 340)  (1073 340)  LC_2 Logic Functioning bit
 (41 4)  (1077 340)  (1077 340)  LC_2 Logic Functioning bit
 (42 4)  (1078 340)  (1078 340)  LC_2 Logic Functioning bit
 (43 4)  (1079 340)  (1079 340)  LC_2 Logic Functioning bit
 (50 4)  (1086 340)  (1086 340)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (1039 341)  (1039 341)  routing T_20_21.sp12_h_l_23 <X> T_20_21.sp12_h_r_0
 (18 5)  (1054 341)  (1054 341)  routing T_20_21.sp4_h_l_4 <X> T_20_21.lc_trk_g1_1
 (28 5)  (1064 341)  (1064 341)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 341)  (1072 341)  LC_2 Logic Functioning bit
 (43 5)  (1079 341)  (1079 341)  LC_2 Logic Functioning bit
 (5 6)  (1041 342)  (1041 342)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_l_38
 (12 6)  (1048 342)  (1048 342)  routing T_20_21.sp4_v_t_40 <X> T_20_21.sp4_h_l_40
 (16 6)  (1052 342)  (1052 342)  routing T_20_21.sp4_v_b_13 <X> T_20_21.lc_trk_g1_5
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.sp4_v_b_13 <X> T_20_21.lc_trk_g1_5
 (21 6)  (1057 342)  (1057 342)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g1_7
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 342)  (1059 342)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g1_7
 (24 6)  (1060 342)  (1060 342)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g1_7
 (25 6)  (1061 342)  (1061 342)  routing T_20_21.wire_logic_cluster/lc_6/out <X> T_20_21.lc_trk_g1_6
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 342)  (1069 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (39 6)  (1075 342)  (1075 342)  LC_3 Logic Functioning bit
 (41 6)  (1077 342)  (1077 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (6 7)  (1042 343)  (1042 343)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_l_38
 (11 7)  (1047 343)  (1047 343)  routing T_20_21.sp4_v_t_40 <X> T_20_21.sp4_h_l_40
 (18 7)  (1054 343)  (1054 343)  routing T_20_21.sp4_v_b_13 <X> T_20_21.lc_trk_g1_5
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (38 7)  (1074 343)  (1074 343)  LC_3 Logic Functioning bit
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g2_0
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (1061 344)  (1061 344)  routing T_20_21.sp4_v_b_26 <X> T_20_21.lc_trk_g2_2
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 344)  (1066 344)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (46 8)  (1082 344)  (1082 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (1051 345)  (1051 345)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g2_0
 (16 9)  (1052 345)  (1052 345)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 345)  (1059 345)  routing T_20_21.sp4_v_b_26 <X> T_20_21.lc_trk_g2_2
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (41 9)  (1077 345)  (1077 345)  LC_4 Logic Functioning bit
 (43 9)  (1079 345)  (1079 345)  LC_4 Logic Functioning bit
 (3 10)  (1039 346)  (1039 346)  routing T_20_21.sp12_v_t_22 <X> T_20_21.sp12_h_l_22
 (6 10)  (1042 346)  (1042 346)  routing T_20_21.sp4_v_b_3 <X> T_20_21.sp4_v_t_43
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 346)  (1059 346)  routing T_20_21.sp4_v_b_47 <X> T_20_21.lc_trk_g2_7
 (24 10)  (1060 346)  (1060 346)  routing T_20_21.sp4_v_b_47 <X> T_20_21.lc_trk_g2_7
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 346)  (1063 346)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (41 10)  (1077 346)  (1077 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (4 11)  (1040 347)  (1040 347)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_h_l_43
 (5 11)  (1041 347)  (1041 347)  routing T_20_21.sp4_v_b_3 <X> T_20_21.sp4_v_t_43
 (6 11)  (1042 347)  (1042 347)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_h_l_43
 (8 11)  (1044 347)  (1044 347)  routing T_20_21.sp4_h_r_1 <X> T_20_21.sp4_v_t_42
 (9 11)  (1045 347)  (1045 347)  routing T_20_21.sp4_h_r_1 <X> T_20_21.sp4_v_t_42
 (10 11)  (1046 347)  (1046 347)  routing T_20_21.sp4_h_r_1 <X> T_20_21.sp4_v_t_42
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 347)  (1061 347)  routing T_20_21.sp4_r_v_b_38 <X> T_20_21.lc_trk_g2_6
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 347)  (1066 347)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (46 11)  (1082 347)  (1082 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.sp4_h_r_25 <X> T_20_21.lc_trk_g3_1
 (16 12)  (1052 348)  (1052 348)  routing T_20_21.sp4_h_r_25 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (1062 348)  (1062 348)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 348)  (1069 348)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 348)  (1070 348)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (41 12)  (1077 348)  (1077 348)  LC_6 Logic Functioning bit
 (43 12)  (1079 348)  (1079 348)  LC_6 Logic Functioning bit
 (45 12)  (1081 348)  (1081 348)  LC_6 Logic Functioning bit
 (48 12)  (1084 348)  (1084 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (1044 349)  (1044 349)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_b_10
 (9 13)  (1045 349)  (1045 349)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_b_10
 (10 13)  (1046 349)  (1046 349)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_b_10
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.sp4_h_r_25 <X> T_20_21.lc_trk_g3_1
 (22 13)  (1058 349)  (1058 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 349)  (1066 349)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 349)  (1067 349)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 349)  (1068 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1070 349)  (1070 349)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.input_2_6
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (41 13)  (1077 349)  (1077 349)  LC_6 Logic Functioning bit
 (43 13)  (1079 349)  (1079 349)  LC_6 Logic Functioning bit
 (10 14)  (1046 350)  (1046 350)  routing T_20_21.sp4_v_b_5 <X> T_20_21.sp4_h_l_47
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 350)  (1054 350)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g3_5
 (21 14)  (1057 350)  (1057 350)  routing T_20_21.sp4_v_t_18 <X> T_20_21.lc_trk_g3_7
 (22 14)  (1058 350)  (1058 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1059 350)  (1059 350)  routing T_20_21.sp4_v_t_18 <X> T_20_21.lc_trk_g3_7
 (25 14)  (1061 350)  (1061 350)  routing T_20_21.sp4_v_b_30 <X> T_20_21.lc_trk_g3_6
 (27 14)  (1063 350)  (1063 350)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 350)  (1069 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (38 14)  (1074 350)  (1074 350)  LC_7 Logic Functioning bit
 (39 14)  (1075 350)  (1075 350)  LC_7 Logic Functioning bit
 (41 14)  (1077 350)  (1077 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (4 15)  (1040 351)  (1040 351)  routing T_20_21.sp4_h_r_1 <X> T_20_21.sp4_h_l_44
 (6 15)  (1042 351)  (1042 351)  routing T_20_21.sp4_h_r_1 <X> T_20_21.sp4_h_l_44
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1059 351)  (1059 351)  routing T_20_21.sp4_v_b_30 <X> T_20_21.lc_trk_g3_6
 (28 15)  (1064 351)  (1064 351)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 351)  (1067 351)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (38 15)  (1074 351)  (1074 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (16 0)  (1106 336)  (1106 336)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g0_1
 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1108 336)  (1108 336)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g0_1
 (26 0)  (1116 336)  (1116 336)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 336)  (1123 336)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 336)  (1124 336)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (43 0)  (1133 336)  (1133 336)  LC_0 Logic Functioning bit
 (3 1)  (1093 337)  (1093 337)  routing T_21_21.sp12_h_l_23 <X> T_21_21.sp12_v_b_0
 (18 1)  (1108 337)  (1108 337)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g0_1
 (27 1)  (1117 337)  (1117 337)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 337)  (1121 337)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 337)  (1123 337)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_0
 (34 1)  (1124 337)  (1124 337)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_0
 (36 1)  (1126 337)  (1126 337)  LC_0 Logic Functioning bit
 (37 1)  (1127 337)  (1127 337)  LC_0 Logic Functioning bit
 (38 1)  (1128 337)  (1128 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (41 1)  (1131 337)  (1131 337)  LC_0 Logic Functioning bit
 (43 1)  (1133 337)  (1133 337)  LC_0 Logic Functioning bit
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1096 338)  (1096 338)  routing T_21_21.sp4_v_b_9 <X> T_21_21.sp4_v_t_37
 (12 2)  (1102 338)  (1102 338)  routing T_21_21.sp4_v_t_39 <X> T_21_21.sp4_h_l_39
 (4 3)  (1094 339)  (1094 339)  routing T_21_21.sp4_h_r_4 <X> T_21_21.sp4_h_l_37
 (5 3)  (1095 339)  (1095 339)  routing T_21_21.sp4_v_b_9 <X> T_21_21.sp4_v_t_37
 (6 3)  (1096 339)  (1096 339)  routing T_21_21.sp4_h_r_4 <X> T_21_21.sp4_h_l_37
 (11 3)  (1101 339)  (1101 339)  routing T_21_21.sp4_v_t_39 <X> T_21_21.sp4_h_l_39
 (0 4)  (1090 340)  (1090 340)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1095 340)  (1095 340)  routing T_21_21.sp4_v_b_9 <X> T_21_21.sp4_h_r_3
 (13 4)  (1103 340)  (1103 340)  routing T_21_21.sp4_h_l_40 <X> T_21_21.sp4_v_b_5
 (0 5)  (1090 341)  (1090 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (4 5)  (1094 341)  (1094 341)  routing T_21_21.sp4_v_b_9 <X> T_21_21.sp4_h_r_3
 (6 5)  (1096 341)  (1096 341)  routing T_21_21.sp4_v_b_9 <X> T_21_21.sp4_h_r_3
 (12 5)  (1102 341)  (1102 341)  routing T_21_21.sp4_h_l_40 <X> T_21_21.sp4_v_b_5
 (15 6)  (1105 342)  (1105 342)  routing T_21_21.sp4_h_r_5 <X> T_21_21.lc_trk_g1_5
 (16 6)  (1106 342)  (1106 342)  routing T_21_21.sp4_h_r_5 <X> T_21_21.lc_trk_g1_5
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (14 7)  (1104 343)  (1104 343)  routing T_21_21.top_op_4 <X> T_21_21.lc_trk_g1_4
 (15 7)  (1105 343)  (1105 343)  routing T_21_21.top_op_4 <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1108 343)  (1108 343)  routing T_21_21.sp4_h_r_5 <X> T_21_21.lc_trk_g1_5
 (8 8)  (1098 344)  (1098 344)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_h_r_7
 (14 8)  (1104 344)  (1104 344)  routing T_21_21.sp4_h_r_40 <X> T_21_21.lc_trk_g2_0
 (16 8)  (1106 344)  (1106 344)  routing T_21_21.sp4_v_t_12 <X> T_21_21.lc_trk_g2_1
 (17 8)  (1107 344)  (1107 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 344)  (1108 344)  routing T_21_21.sp4_v_t_12 <X> T_21_21.lc_trk_g2_1
 (4 9)  (1094 345)  (1094 345)  routing T_21_21.sp4_v_t_36 <X> T_21_21.sp4_h_r_6
 (14 9)  (1104 345)  (1104 345)  routing T_21_21.sp4_h_r_40 <X> T_21_21.lc_trk_g2_0
 (15 9)  (1105 345)  (1105 345)  routing T_21_21.sp4_h_r_40 <X> T_21_21.lc_trk_g2_0
 (16 9)  (1106 345)  (1106 345)  routing T_21_21.sp4_h_r_40 <X> T_21_21.lc_trk_g2_0
 (17 9)  (1107 345)  (1107 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (12 10)  (1102 346)  (1102 346)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_h_l_45
 (15 10)  (1105 346)  (1105 346)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g2_5
 (16 10)  (1106 346)  (1106 346)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g2_5
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 346)  (1108 346)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g2_5
 (21 10)  (1111 346)  (1111 346)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g2_7
 (22 10)  (1112 346)  (1112 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 346)  (1113 346)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g2_7
 (26 10)  (1116 346)  (1116 346)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (31 10)  (1121 346)  (1121 346)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 346)  (1123 346)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 346)  (1124 346)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 346)  (1125 346)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.input_2_5
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (37 10)  (1127 346)  (1127 346)  LC_5 Logic Functioning bit
 (41 10)  (1131 346)  (1131 346)  LC_5 Logic Functioning bit
 (43 10)  (1133 346)  (1133 346)  LC_5 Logic Functioning bit
 (8 11)  (1098 347)  (1098 347)  routing T_21_21.sp4_v_b_4 <X> T_21_21.sp4_v_t_42
 (10 11)  (1100 347)  (1100 347)  routing T_21_21.sp4_v_b_4 <X> T_21_21.sp4_v_t_42
 (11 11)  (1101 347)  (1101 347)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_h_l_45
 (18 11)  (1108 347)  (1108 347)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g2_5
 (21 11)  (1111 347)  (1111 347)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g2_7
 (27 11)  (1117 347)  (1117 347)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 347)  (1118 347)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 347)  (1121 347)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 347)  (1122 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1124 347)  (1124 347)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.input_2_5
 (36 11)  (1126 347)  (1126 347)  LC_5 Logic Functioning bit
 (37 11)  (1127 347)  (1127 347)  LC_5 Logic Functioning bit
 (40 11)  (1130 347)  (1130 347)  LC_5 Logic Functioning bit
 (42 11)  (1132 347)  (1132 347)  LC_5 Logic Functioning bit
 (15 12)  (1105 348)  (1105 348)  routing T_21_21.sp4_h_r_41 <X> T_21_21.lc_trk_g3_1
 (16 12)  (1106 348)  (1106 348)  routing T_21_21.sp4_h_r_41 <X> T_21_21.lc_trk_g3_1
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 348)  (1108 348)  routing T_21_21.sp4_h_r_41 <X> T_21_21.lc_trk_g3_1
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 348)  (1113 348)  routing T_21_21.sp4_v_t_30 <X> T_21_21.lc_trk_g3_3
 (24 12)  (1114 348)  (1114 348)  routing T_21_21.sp4_v_t_30 <X> T_21_21.lc_trk_g3_3
 (28 12)  (1118 348)  (1118 348)  routing T_21_21.lc_trk_g2_1 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 348)  (1121 348)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 348)  (1123 348)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 348)  (1126 348)  LC_6 Logic Functioning bit
 (37 12)  (1127 348)  (1127 348)  LC_6 Logic Functioning bit
 (38 12)  (1128 348)  (1128 348)  LC_6 Logic Functioning bit
 (42 12)  (1132 348)  (1132 348)  LC_6 Logic Functioning bit
 (45 12)  (1135 348)  (1135 348)  LC_6 Logic Functioning bit
 (50 12)  (1140 348)  (1140 348)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (1143 348)  (1143 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (9 13)  (1099 349)  (1099 349)  routing T_21_21.sp4_v_t_47 <X> T_21_21.sp4_v_b_10
 (18 13)  (1108 349)  (1108 349)  routing T_21_21.sp4_h_r_41 <X> T_21_21.lc_trk_g3_1
 (31 13)  (1121 349)  (1121 349)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (37 13)  (1127 349)  (1127 349)  LC_6 Logic Functioning bit
 (38 13)  (1128 349)  (1128 349)  LC_6 Logic Functioning bit
 (42 13)  (1132 349)  (1132 349)  LC_6 Logic Functioning bit
 (46 13)  (1136 349)  (1136 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (1094 350)  (1094 350)  routing T_21_21.sp4_v_b_1 <X> T_21_21.sp4_v_t_44
 (5 14)  (1095 350)  (1095 350)  routing T_21_21.sp4_h_r_6 <X> T_21_21.sp4_h_l_44
 (6 14)  (1096 350)  (1096 350)  routing T_21_21.sp4_v_b_1 <X> T_21_21.sp4_v_t_44
 (14 14)  (1104 350)  (1104 350)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (15 14)  (1105 350)  (1105 350)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g3_5
 (16 14)  (1106 350)  (1106 350)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g3_5
 (17 14)  (1107 350)  (1107 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 350)  (1108 350)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g3_5
 (21 14)  (1111 350)  (1111 350)  routing T_21_21.sp4_v_t_18 <X> T_21_21.lc_trk_g3_7
 (22 14)  (1112 350)  (1112 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 350)  (1113 350)  routing T_21_21.sp4_v_t_18 <X> T_21_21.lc_trk_g3_7
 (25 14)  (1115 350)  (1115 350)  routing T_21_21.sp4_h_r_38 <X> T_21_21.lc_trk_g3_6
 (27 14)  (1117 350)  (1117 350)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 350)  (1118 350)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 350)  (1120 350)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 350)  (1123 350)  routing T_21_21.lc_trk_g2_0 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 350)  (1125 350)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.input_2_7
 (36 14)  (1126 350)  (1126 350)  LC_7 Logic Functioning bit
 (38 14)  (1128 350)  (1128 350)  LC_7 Logic Functioning bit
 (39 14)  (1129 350)  (1129 350)  LC_7 Logic Functioning bit
 (40 14)  (1130 350)  (1130 350)  LC_7 Logic Functioning bit
 (41 14)  (1131 350)  (1131 350)  LC_7 Logic Functioning bit
 (0 15)  (1090 351)  (1090 351)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 351)  (1091 351)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (1094 351)  (1094 351)  routing T_21_21.sp4_h_r_6 <X> T_21_21.sp4_h_l_44
 (14 15)  (1104 351)  (1104 351)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (15 15)  (1105 351)  (1105 351)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (16 15)  (1106 351)  (1106 351)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1108 351)  (1108 351)  routing T_21_21.sp4_h_r_45 <X> T_21_21.lc_trk_g3_5
 (22 15)  (1112 351)  (1112 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 351)  (1113 351)  routing T_21_21.sp4_h_r_38 <X> T_21_21.lc_trk_g3_6
 (24 15)  (1114 351)  (1114 351)  routing T_21_21.sp4_h_r_38 <X> T_21_21.lc_trk_g3_6
 (29 15)  (1119 351)  (1119 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 351)  (1120 351)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 351)  (1122 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1123 351)  (1123 351)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.input_2_7
 (36 15)  (1126 351)  (1126 351)  LC_7 Logic Functioning bit
 (37 15)  (1127 351)  (1127 351)  LC_7 Logic Functioning bit
 (38 15)  (1128 351)  (1128 351)  LC_7 Logic Functioning bit
 (39 15)  (1129 351)  (1129 351)  LC_7 Logic Functioning bit
 (40 15)  (1130 351)  (1130 351)  LC_7 Logic Functioning bit
 (42 15)  (1132 351)  (1132 351)  LC_7 Logic Functioning bit
 (43 15)  (1133 351)  (1133 351)  LC_7 Logic Functioning bit
 (46 15)  (1136 351)  (1136 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_21

 (11 0)  (1155 336)  (1155 336)  routing T_22_21.sp4_h_l_45 <X> T_22_21.sp4_v_b_2
 (13 0)  (1157 336)  (1157 336)  routing T_22_21.sp4_h_l_45 <X> T_22_21.sp4_v_b_2
 (21 0)  (1165 336)  (1165 336)  routing T_22_21.sp4_h_r_11 <X> T_22_21.lc_trk_g0_3
 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1167 336)  (1167 336)  routing T_22_21.sp4_h_r_11 <X> T_22_21.lc_trk_g0_3
 (24 0)  (1168 336)  (1168 336)  routing T_22_21.sp4_h_r_11 <X> T_22_21.lc_trk_g0_3
 (26 0)  (1170 336)  (1170 336)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_0/in_0
 (31 0)  (1175 336)  (1175 336)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 336)  (1177 336)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 336)  (1178 336)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 336)  (1179 336)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.input_2_0
 (36 0)  (1180 336)  (1180 336)  LC_0 Logic Functioning bit
 (38 0)  (1182 336)  (1182 336)  LC_0 Logic Functioning bit
 (39 0)  (1183 336)  (1183 336)  LC_0 Logic Functioning bit
 (43 0)  (1187 336)  (1187 336)  LC_0 Logic Functioning bit
 (12 1)  (1156 337)  (1156 337)  routing T_22_21.sp4_h_l_45 <X> T_22_21.sp4_v_b_2
 (22 1)  (1166 337)  (1166 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1167 337)  (1167 337)  routing T_22_21.sp12_h_r_10 <X> T_22_21.lc_trk_g0_2
 (26 1)  (1170 337)  (1170 337)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 337)  (1172 337)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 337)  (1173 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 337)  (1176 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1179 337)  (1179 337)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.input_2_0
 (37 1)  (1181 337)  (1181 337)  LC_0 Logic Functioning bit
 (38 1)  (1182 337)  (1182 337)  LC_0 Logic Functioning bit
 (39 1)  (1183 337)  (1183 337)  LC_0 Logic Functioning bit
 (42 1)  (1186 337)  (1186 337)  LC_0 Logic Functioning bit
 (14 2)  (1158 338)  (1158 338)  routing T_22_21.sp12_h_l_3 <X> T_22_21.lc_trk_g0_4
 (25 2)  (1169 338)  (1169 338)  routing T_22_21.sp4_h_r_14 <X> T_22_21.lc_trk_g0_6
 (26 2)  (1170 338)  (1170 338)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 338)  (1172 338)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 338)  (1174 338)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 338)  (1177 338)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (14 3)  (1158 339)  (1158 339)  routing T_22_21.sp12_h_l_3 <X> T_22_21.lc_trk_g0_4
 (15 3)  (1159 339)  (1159 339)  routing T_22_21.sp12_h_l_3 <X> T_22_21.lc_trk_g0_4
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1167 339)  (1167 339)  routing T_22_21.sp4_h_r_14 <X> T_22_21.lc_trk_g0_6
 (24 3)  (1168 339)  (1168 339)  routing T_22_21.sp4_h_r_14 <X> T_22_21.lc_trk_g0_6
 (28 3)  (1172 339)  (1172 339)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 339)  (1175 339)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (1184 339)  (1184 339)  LC_1 Logic Functioning bit
 (42 3)  (1186 339)  (1186 339)  LC_1 Logic Functioning bit
 (51 3)  (1195 339)  (1195 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1197 339)  (1197 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (1149 340)  (1149 340)  routing T_22_21.sp4_h_l_37 <X> T_22_21.sp4_h_r_3
 (13 4)  (1157 340)  (1157 340)  routing T_22_21.sp4_v_t_40 <X> T_22_21.sp4_v_b_5
 (21 4)  (1165 340)  (1165 340)  routing T_22_21.sp4_h_r_11 <X> T_22_21.lc_trk_g1_3
 (22 4)  (1166 340)  (1166 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1167 340)  (1167 340)  routing T_22_21.sp4_h_r_11 <X> T_22_21.lc_trk_g1_3
 (24 4)  (1168 340)  (1168 340)  routing T_22_21.sp4_h_r_11 <X> T_22_21.lc_trk_g1_3
 (4 5)  (1148 341)  (1148 341)  routing T_22_21.sp4_h_l_37 <X> T_22_21.sp4_h_r_3
 (5 5)  (1149 341)  (1149 341)  routing T_22_21.sp4_h_r_3 <X> T_22_21.sp4_v_b_3
 (11 5)  (1155 341)  (1155 341)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_h_r_5
 (15 6)  (1159 342)  (1159 342)  routing T_22_21.sp4_h_r_5 <X> T_22_21.lc_trk_g1_5
 (16 6)  (1160 342)  (1160 342)  routing T_22_21.sp4_h_r_5 <X> T_22_21.lc_trk_g1_5
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (1171 342)  (1171 342)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 342)  (1175 342)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 342)  (1178 342)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 342)  (1180 342)  LC_3 Logic Functioning bit
 (37 6)  (1181 342)  (1181 342)  LC_3 Logic Functioning bit
 (38 6)  (1182 342)  (1182 342)  LC_3 Logic Functioning bit
 (39 6)  (1183 342)  (1183 342)  LC_3 Logic Functioning bit
 (40 6)  (1184 342)  (1184 342)  LC_3 Logic Functioning bit
 (42 6)  (1186 342)  (1186 342)  LC_3 Logic Functioning bit
 (18 7)  (1162 343)  (1162 343)  routing T_22_21.sp4_h_r_5 <X> T_22_21.lc_trk_g1_5
 (30 7)  (1174 343)  (1174 343)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 343)  (1180 343)  LC_3 Logic Functioning bit
 (37 7)  (1181 343)  (1181 343)  LC_3 Logic Functioning bit
 (38 7)  (1182 343)  (1182 343)  LC_3 Logic Functioning bit
 (39 7)  (1183 343)  (1183 343)  LC_3 Logic Functioning bit
 (40 7)  (1184 343)  (1184 343)  LC_3 Logic Functioning bit
 (42 7)  (1186 343)  (1186 343)  LC_3 Logic Functioning bit
 (48 7)  (1192 343)  (1192 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 344)  (1171 344)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 344)  (1172 344)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 344)  (1180 344)  LC_4 Logic Functioning bit
 (38 8)  (1182 344)  (1182 344)  LC_4 Logic Functioning bit
 (41 8)  (1185 344)  (1185 344)  LC_4 Logic Functioning bit
 (43 8)  (1187 344)  (1187 344)  LC_4 Logic Functioning bit
 (3 9)  (1147 345)  (1147 345)  routing T_22_21.sp12_h_l_22 <X> T_22_21.sp12_v_b_1
 (22 9)  (1166 345)  (1166 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1169 345)  (1169 345)  routing T_22_21.sp4_r_v_b_34 <X> T_22_21.lc_trk_g2_2
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 345)  (1175 345)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 345)  (1181 345)  LC_4 Logic Functioning bit
 (39 9)  (1183 345)  (1183 345)  LC_4 Logic Functioning bit
 (41 9)  (1185 345)  (1185 345)  LC_4 Logic Functioning bit
 (43 9)  (1187 345)  (1187 345)  LC_4 Logic Functioning bit
 (48 9)  (1192 345)  (1192 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (1161 346)  (1161 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1169 346)  (1169 346)  routing T_22_21.sp4_h_r_38 <X> T_22_21.lc_trk_g2_6
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 346)  (1177 346)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 346)  (1178 346)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 346)  (1180 346)  LC_5 Logic Functioning bit
 (37 10)  (1181 346)  (1181 346)  LC_5 Logic Functioning bit
 (38 10)  (1182 346)  (1182 346)  LC_5 Logic Functioning bit
 (39 10)  (1183 346)  (1183 346)  LC_5 Logic Functioning bit
 (41 10)  (1185 346)  (1185 346)  LC_5 Logic Functioning bit
 (43 10)  (1187 346)  (1187 346)  LC_5 Logic Functioning bit
 (17 11)  (1161 347)  (1161 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 347)  (1166 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 347)  (1167 347)  routing T_22_21.sp4_h_r_38 <X> T_22_21.lc_trk_g2_6
 (24 11)  (1168 347)  (1168 347)  routing T_22_21.sp4_h_r_38 <X> T_22_21.lc_trk_g2_6
 (26 11)  (1170 347)  (1170 347)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 347)  (1174 347)  routing T_22_21.lc_trk_g0_2 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 347)  (1175 347)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 347)  (1180 347)  LC_5 Logic Functioning bit
 (38 11)  (1182 347)  (1182 347)  LC_5 Logic Functioning bit
 (53 11)  (1197 347)  (1197 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (1156 348)  (1156 348)  routing T_22_21.sp4_h_l_45 <X> T_22_21.sp4_h_r_11
 (13 12)  (1157 348)  (1157 348)  routing T_22_21.sp4_h_l_46 <X> T_22_21.sp4_v_b_11
 (15 12)  (1159 348)  (1159 348)  routing T_22_21.sp4_v_t_28 <X> T_22_21.lc_trk_g3_1
 (16 12)  (1160 348)  (1160 348)  routing T_22_21.sp4_v_t_28 <X> T_22_21.lc_trk_g3_1
 (17 12)  (1161 348)  (1161 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1166 348)  (1166 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 348)  (1167 348)  routing T_22_21.sp4_v_t_30 <X> T_22_21.lc_trk_g3_3
 (24 12)  (1168 348)  (1168 348)  routing T_22_21.sp4_v_t_30 <X> T_22_21.lc_trk_g3_3
 (12 13)  (1156 349)  (1156 349)  routing T_22_21.sp4_h_l_46 <X> T_22_21.sp4_v_b_11
 (13 13)  (1157 349)  (1157 349)  routing T_22_21.sp4_h_l_45 <X> T_22_21.sp4_h_r_11
 (14 13)  (1158 349)  (1158 349)  routing T_22_21.sp4_h_r_24 <X> T_22_21.lc_trk_g3_0
 (15 13)  (1159 349)  (1159 349)  routing T_22_21.sp4_h_r_24 <X> T_22_21.lc_trk_g3_0
 (16 13)  (1160 349)  (1160 349)  routing T_22_21.sp4_h_r_24 <X> T_22_21.lc_trk_g3_0
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (14 14)  (1158 350)  (1158 350)  routing T_22_21.sp4_h_r_36 <X> T_22_21.lc_trk_g3_4
 (25 14)  (1169 350)  (1169 350)  routing T_22_21.sp4_v_b_38 <X> T_22_21.lc_trk_g3_6
 (29 14)  (1173 350)  (1173 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 350)  (1174 350)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 350)  (1176 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 350)  (1177 350)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 350)  (1178 350)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 350)  (1179 350)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.input_2_7
 (36 14)  (1180 350)  (1180 350)  LC_7 Logic Functioning bit
 (37 14)  (1181 350)  (1181 350)  LC_7 Logic Functioning bit
 (39 14)  (1183 350)  (1183 350)  LC_7 Logic Functioning bit
 (43 14)  (1187 350)  (1187 350)  LC_7 Logic Functioning bit
 (10 15)  (1154 351)  (1154 351)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_t_47
 (15 15)  (1159 351)  (1159 351)  routing T_22_21.sp4_h_r_36 <X> T_22_21.lc_trk_g3_4
 (16 15)  (1160 351)  (1160 351)  routing T_22_21.sp4_h_r_36 <X> T_22_21.lc_trk_g3_4
 (17 15)  (1161 351)  (1161 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1166 351)  (1166 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1167 351)  (1167 351)  routing T_22_21.sp4_v_b_38 <X> T_22_21.lc_trk_g3_6
 (25 15)  (1169 351)  (1169 351)  routing T_22_21.sp4_v_b_38 <X> T_22_21.lc_trk_g3_6
 (30 15)  (1174 351)  (1174 351)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 351)  (1176 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1177 351)  (1177 351)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.input_2_7
 (34 15)  (1178 351)  (1178 351)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.input_2_7
 (35 15)  (1179 351)  (1179 351)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.input_2_7
 (36 15)  (1180 351)  (1180 351)  LC_7 Logic Functioning bit
 (37 15)  (1181 351)  (1181 351)  LC_7 Logic Functioning bit
 (39 15)  (1183 351)  (1183 351)  LC_7 Logic Functioning bit
 (43 15)  (1187 351)  (1187 351)  LC_7 Logic Functioning bit


LogicTile_23_21

 (19 0)  (1217 336)  (1217 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 336)  (1228 336)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 336)  (1232 336)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (38 0)  (1236 336)  (1236 336)  LC_0 Logic Functioning bit
 (41 0)  (1239 336)  (1239 336)  LC_0 Logic Functioning bit
 (43 0)  (1241 336)  (1241 336)  LC_0 Logic Functioning bit
 (27 1)  (1225 337)  (1225 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 337)  (1226 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 337)  (1228 337)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (37 1)  (1235 337)  (1235 337)  LC_0 Logic Functioning bit
 (39 1)  (1237 337)  (1237 337)  LC_0 Logic Functioning bit
 (41 1)  (1239 337)  (1239 337)  LC_0 Logic Functioning bit
 (43 1)  (1241 337)  (1241 337)  LC_0 Logic Functioning bit
 (48 1)  (1246 337)  (1246 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (21 2)  (1219 338)  (1219 338)  routing T_23_21.lft_op_7 <X> T_23_21.lc_trk_g0_7
 (22 2)  (1220 338)  (1220 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1222 338)  (1222 338)  routing T_23_21.lft_op_7 <X> T_23_21.lc_trk_g0_7
 (2 6)  (1200 342)  (1200 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (9 6)  (1207 342)  (1207 342)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_h_l_41
 (11 6)  (1209 342)  (1209 342)  routing T_23_21.sp4_v_b_2 <X> T_23_21.sp4_v_t_40
 (12 7)  (1210 343)  (1210 343)  routing T_23_21.sp4_v_b_2 <X> T_23_21.sp4_v_t_40
 (8 11)  (1206 347)  (1206 347)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_v_t_42
 (10 11)  (1208 347)  (1208 347)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_v_t_42
 (4 12)  (1202 348)  (1202 348)  routing T_23_21.sp4_h_l_44 <X> T_23_21.sp4_v_b_9
 (13 12)  (1211 348)  (1211 348)  routing T_23_21.sp4_h_l_46 <X> T_23_21.sp4_v_b_11
 (15 12)  (1213 348)  (1213 348)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g3_1
 (16 12)  (1214 348)  (1214 348)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g3_1
 (17 12)  (1215 348)  (1215 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1216 348)  (1216 348)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g3_1
 (5 13)  (1203 349)  (1203 349)  routing T_23_21.sp4_h_l_44 <X> T_23_21.sp4_v_b_9
 (12 13)  (1210 349)  (1210 349)  routing T_23_21.sp4_h_l_46 <X> T_23_21.sp4_v_b_11
 (17 13)  (1215 349)  (1215 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1216 349)  (1216 349)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g3_1


LogicTile_24_21

 (4 4)  (1256 340)  (1256 340)  routing T_24_21.sp4_h_l_38 <X> T_24_21.sp4_v_b_3
 (5 5)  (1257 341)  (1257 341)  routing T_24_21.sp4_h_l_38 <X> T_24_21.sp4_v_b_3
 (8 12)  (1260 348)  (1260 348)  routing T_24_21.sp4_v_b_4 <X> T_24_21.sp4_h_r_10
 (9 12)  (1261 348)  (1261 348)  routing T_24_21.sp4_v_b_4 <X> T_24_21.sp4_h_r_10
 (10 12)  (1262 348)  (1262 348)  routing T_24_21.sp4_v_b_4 <X> T_24_21.sp4_h_r_10


RAM_Tile_25_21

 (6 0)  (1312 336)  (1312 336)  routing T_25_21.sp4_h_r_7 <X> T_25_21.sp4_v_b_0
 (3 1)  (1309 337)  (1309 337)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_b_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 338)  (1312 338)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_t_37
 (14 2)  (1320 338)  (1320 338)  routing T_25_21.sp4_v_b_4 <X> T_25_21.lc_trk_g0_4
 (21 2)  (1327 338)  (1327 338)  routing T_25_21.sp4_h_r_23 <X> T_25_21.lc_trk_g0_7
 (22 2)  (1328 338)  (1328 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (1329 338)  (1329 338)  routing T_25_21.sp4_h_r_23 <X> T_25_21.lc_trk_g0_7
 (24 2)  (1330 338)  (1330 338)  routing T_25_21.sp4_h_r_23 <X> T_25_21.lc_trk_g0_7
 (16 3)  (1322 339)  (1322 339)  routing T_25_21.sp4_v_b_4 <X> T_25_21.lc_trk_g0_4
 (17 3)  (1323 339)  (1323 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1327 339)  (1327 339)  routing T_25_21.sp4_h_r_23 <X> T_25_21.lc_trk_g0_7
 (29 4)  (1335 340)  (1335 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_13
 (30 4)  (1336 340)  (1336 340)  routing T_25_21.lc_trk_g0_7 <X> T_25_21.wire_bram/ram/WDATA_13
 (30 5)  (1336 341)  (1336 341)  routing T_25_21.lc_trk_g0_7 <X> T_25_21.wire_bram/ram/WDATA_13
 (9 6)  (1315 342)  (1315 342)  routing T_25_21.sp4_v_b_4 <X> T_25_21.sp4_h_l_41
 (9 7)  (1315 343)  (1315 343)  routing T_25_21.sp4_v_b_4 <X> T_25_21.sp4_v_t_41
 (11 7)  (1317 343)  (1317 343)  routing T_25_21.sp4_h_r_9 <X> T_25_21.sp4_h_l_40
 (13 7)  (1319 343)  (1319 343)  routing T_25_21.sp4_h_r_9 <X> T_25_21.sp4_h_l_40
 (21 10)  (1327 346)  (1327 346)  routing T_25_21.sp12_v_t_4 <X> T_25_21.lc_trk_g2_7
 (22 10)  (1328 346)  (1328 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_4 lc_trk_g2_7
 (24 10)  (1330 346)  (1330 346)  routing T_25_21.sp12_v_t_4 <X> T_25_21.lc_trk_g2_7
 (21 11)  (1327 347)  (1327 347)  routing T_25_21.sp12_v_t_4 <X> T_25_21.lc_trk_g2_7
 (5 12)  (1311 348)  (1311 348)  routing T_25_21.sp4_v_b_3 <X> T_25_21.sp4_h_r_9
 (28 12)  (1334 348)  (1334 348)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_9
 (29 12)  (1335 348)  (1335 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 348)  (1336 348)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_9
 (39 12)  (1345 348)  (1345 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (4 13)  (1310 349)  (1310 349)  routing T_25_21.sp4_v_b_3 <X> T_25_21.sp4_h_r_9
 (6 13)  (1312 349)  (1312 349)  routing T_25_21.sp4_v_b_3 <X> T_25_21.sp4_h_r_9
 (30 13)  (1336 349)  (1336 349)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.wire_bram/ram/WDATA_9
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g0_4 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (4 0)  (1352 336)  (1352 336)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_0
 (6 0)  (1354 336)  (1354 336)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_0
 (5 1)  (1353 337)  (1353 337)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_0
 (2 4)  (1350 340)  (1350 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_21

 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_v_b_0 <X> T_30_21.sp12_h_l_23


IO_Tile_33_21

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (291 332)  (291 332)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1
 (3 13)  (291 333)  (291 333)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1


LogicTile_7_20

 (12 5)  (354 325)  (354 325)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_b_5


RAM_Tile_8_20

 (10 5)  (406 325)  (406 325)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_b_4
 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_20

 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (442 324)  (442 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (6 4)  (444 324)  (444 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 324)  (473 324)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.input_2_2
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (45 4)  (483 324)  (483 324)  LC_2 Logic Functioning bit
 (52 4)  (490 324)  (490 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (443 325)  (443 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 325)  (470 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (471 325)  (471 325)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.input_2_2
 (35 5)  (473 325)  (473 325)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.input_2_2
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (39 5)  (477 325)  (477 325)  LC_2 Logic Functioning bit
 (43 5)  (481 325)  (481 325)  LC_2 Logic Functioning bit
 (46 5)  (484 325)  (484 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (16 7)  (454 327)  (454 327)  routing T_9_20.sp12_h_r_12 <X> T_9_20.lc_trk_g1_4
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 331)  (461 331)  routing T_9_20.sp12_v_b_14 <X> T_9_20.lc_trk_g2_6
 (25 12)  (463 332)  (463 332)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g3_2
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (459 335)  (459 335)  routing T_9_20.sp4_r_v_b_47 <X> T_9_20.lc_trk_g3_7


LogicTile_10_20

 (12 0)  (504 320)  (504 320)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_h_r_2
 (14 0)  (506 320)  (506 320)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g0_0
 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 320)  (510 320)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g0_1
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (46 0)  (538 320)  (538 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (503 321)  (503 321)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_h_r_2
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (511 321)  (511 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (43 1)  (535 321)  (535 321)  LC_0 Logic Functioning bit
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (513 322)  (513 322)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 322)  (515 322)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (25 2)  (517 322)  (517 322)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g0_6
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (42 2)  (534 322)  (534 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (21 3)  (513 323)  (513 323)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (43 3)  (535 323)  (535 323)  LC_1 Logic Functioning bit
 (48 3)  (540 323)  (540 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (504 324)  (504 324)  routing T_10_20.sp4_v_t_40 <X> T_10_20.sp4_h_r_5
 (21 4)  (513 324)  (513 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 325)  (517 325)  routing T_10_20.sp4_r_v_b_26 <X> T_10_20.lc_trk_g1_2
 (14 6)  (506 326)  (506 326)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g1_4
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (515 326)  (515 326)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g1_7
 (24 6)  (516 326)  (516 326)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g1_7
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (47 6)  (539 326)  (539 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (513 327)  (513 327)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g1_7
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (526 327)  (526 327)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.input_2_3
 (35 7)  (527 327)  (527 327)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.input_2_3
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 328)  (527 328)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_4
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (26 9)  (518 329)  (518 329)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (525 329)  (525 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_4
 (34 9)  (526 329)  (526 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_4
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (47 9)  (539 329)  (539 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (543 329)  (543 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (510 331)  (510 331)  routing T_10_20.sp4_r_v_b_37 <X> T_10_20.lc_trk_g2_5
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 331)  (515 331)  routing T_10_20.sp4_h_r_30 <X> T_10_20.lc_trk_g2_6
 (24 11)  (516 331)  (516 331)  routing T_10_20.sp4_h_r_30 <X> T_10_20.lc_trk_g2_6
 (25 11)  (517 331)  (517 331)  routing T_10_20.sp4_h_r_30 <X> T_10_20.lc_trk_g2_6
 (25 12)  (517 332)  (517 332)  routing T_10_20.sp4_h_r_34 <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 332)  (527 332)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_6
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (46 12)  (538 332)  (538 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 333)  (515 333)  routing T_10_20.sp4_h_r_34 <X> T_10_20.lc_trk_g3_2
 (24 13)  (516 333)  (516 333)  routing T_10_20.sp4_h_r_34 <X> T_10_20.lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 333)  (527 333)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_6
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 334)  (515 334)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g3_7
 (24 14)  (516 334)  (516 334)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g3_7
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (515 335)  (515 335)  routing T_10_20.sp12_v_t_21 <X> T_10_20.lc_trk_g3_6
 (25 15)  (517 335)  (517 335)  routing T_10_20.sp12_v_t_21 <X> T_10_20.lc_trk_g3_6


LogicTile_11_20

 (14 0)  (560 320)  (560 320)  routing T_11_20.bnr_op_0 <X> T_11_20.lc_trk_g0_0
 (21 0)  (567 320)  (567 320)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 320)  (569 320)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g0_3
 (24 0)  (570 320)  (570 320)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g0_3
 (14 1)  (560 321)  (560 321)  routing T_11_20.bnr_op_0 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (567 321)  (567 321)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g0_3
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (0 3)  (546 323)  (546 323)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 3)  (548 323)  (548 323)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (18 3)  (564 323)  (564 323)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (12 4)  (558 324)  (558 324)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_h_r_5
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g1_3
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (581 324)  (581 324)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.input_2_2
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (18 5)  (564 325)  (564 325)  routing T_11_20.sp4_r_v_b_25 <X> T_11_20.lc_trk_g1_1
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 325)  (578 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (579 325)  (579 325)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.input_2_2
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (4 6)  (550 326)  (550 326)  routing T_11_20.sp4_h_r_9 <X> T_11_20.sp4_v_t_38
 (6 6)  (552 326)  (552 326)  routing T_11_20.sp4_h_r_9 <X> T_11_20.sp4_v_t_38
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (46 6)  (592 326)  (592 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (551 327)  (551 327)  routing T_11_20.sp4_h_r_9 <X> T_11_20.sp4_v_t_38
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (9 8)  (555 328)  (555 328)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_h_r_7
 (9 9)  (555 329)  (555 329)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_v_b_7
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g2_5
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_5
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 331)  (579 331)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_5
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (10 12)  (556 332)  (556 332)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_h_r_10
 (14 12)  (560 332)  (560 332)  routing T_11_20.sp4_h_l_21 <X> T_11_20.lc_trk_g3_0
 (15 12)  (561 332)  (561 332)  routing T_11_20.rgt_op_1 <X> T_11_20.lc_trk_g3_1
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.rgt_op_1 <X> T_11_20.lc_trk_g3_1
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_v_t_30 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_v_t_30 <X> T_11_20.lc_trk_g3_3
 (8 13)  (554 333)  (554 333)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_v_b_10
 (10 13)  (556 333)  (556 333)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_v_b_10
 (15 13)  (561 333)  (561 333)  routing T_11_20.sp4_h_l_21 <X> T_11_20.lc_trk_g3_0
 (16 13)  (562 333)  (562 333)  routing T_11_20.sp4_h_l_21 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 14)  (567 334)  (567 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (5 15)  (551 335)  (551 335)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_t_44


LogicTile_12_20

 (11 0)  (611 320)  (611 320)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_v_b_2
 (13 0)  (613 320)  (613 320)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_v_b_2
 (15 0)  (615 320)  (615 320)  routing T_12_20.sp4_h_r_9 <X> T_12_20.lc_trk_g0_1
 (16 0)  (616 320)  (616 320)  routing T_12_20.sp4_h_r_9 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.sp4_h_r_9 <X> T_12_20.lc_trk_g0_1
 (21 0)  (621 320)  (621 320)  routing T_12_20.sp4_h_r_11 <X> T_12_20.lc_trk_g0_3
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 320)  (623 320)  routing T_12_20.sp4_h_r_11 <X> T_12_20.lc_trk_g0_3
 (24 0)  (624 320)  (624 320)  routing T_12_20.sp4_h_r_11 <X> T_12_20.lc_trk_g0_3
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (10 1)  (610 321)  (610 321)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_v_b_1
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g0_2
 (24 1)  (624 321)  (624 321)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g0_2
 (25 1)  (625 321)  (625 321)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g0_2
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 322)  (615 322)  routing T_12_20.top_op_5 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 322)  (624 322)  routing T_12_20.top_op_7 <X> T_12_20.lc_trk_g0_7
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (50 2)  (650 322)  (650 322)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (618 323)  (618 323)  routing T_12_20.top_op_5 <X> T_12_20.lc_trk_g0_5
 (21 3)  (621 323)  (621 323)  routing T_12_20.top_op_7 <X> T_12_20.lc_trk_g0_7
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 323)  (625 323)  routing T_12_20.sp4_r_v_b_30 <X> T_12_20.lc_trk_g0_6
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (9 4)  (609 324)  (609 324)  routing T_12_20.sp4_v_t_41 <X> T_12_20.sp4_h_r_4
 (21 4)  (621 324)  (621 324)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 324)  (640 324)  LC_2 Logic Functioning bit
 (41 4)  (641 324)  (641 324)  LC_2 Logic Functioning bit
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (46 4)  (646 324)  (646 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (652 324)  (652 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (608 325)  (608 325)  routing T_12_20.sp4_h_l_41 <X> T_12_20.sp4_v_b_4
 (9 5)  (609 325)  (609 325)  routing T_12_20.sp4_h_l_41 <X> T_12_20.sp4_v_b_4
 (14 5)  (614 325)  (614 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (15 5)  (615 325)  (615 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_r_v_b_26 <X> T_12_20.lc_trk_g1_2
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (21 6)  (621 326)  (621 326)  routing T_12_20.sp4_h_l_10 <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_h_l_10 <X> T_12_20.lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.sp4_h_l_10 <X> T_12_20.lc_trk_g1_7
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 326)  (635 326)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (48 6)  (648 326)  (648 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (651 326)  (651 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (603 327)  (603 327)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_t_23
 (21 7)  (621 327)  (621 327)  routing T_12_20.sp4_h_l_10 <X> T_12_20.lc_trk_g1_7
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 327)  (633 327)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (5 8)  (605 328)  (605 328)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_h_r_6
 (15 8)  (615 328)  (615 328)  routing T_12_20.sp4_v_t_28 <X> T_12_20.lc_trk_g2_1
 (16 8)  (616 328)  (616 328)  routing T_12_20.sp4_v_t_28 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp12_v_b_11 <X> T_12_20.lc_trk_g2_3
 (25 8)  (625 328)  (625 328)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 328)  (635 328)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.input_2_4
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (42 8)  (642 328)  (642 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (47 8)  (647 328)  (647 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (614 329)  (614 329)  routing T_12_20.sp4_h_r_24 <X> T_12_20.lc_trk_g2_0
 (15 9)  (615 329)  (615 329)  routing T_12_20.sp4_h_r_24 <X> T_12_20.lc_trk_g2_0
 (16 9)  (616 329)  (616 329)  routing T_12_20.sp4_h_r_24 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (635 329)  (635 329)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.input_2_4
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (5 10)  (605 330)  (605 330)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_h_l_43
 (15 10)  (615 330)  (615 330)  routing T_12_20.sp4_h_l_16 <X> T_12_20.lc_trk_g2_5
 (16 10)  (616 330)  (616 330)  routing T_12_20.sp4_h_l_16 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 330)  (635 330)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.input_2_5
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (6 11)  (606 331)  (606 331)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_h_l_43
 (18 11)  (618 331)  (618 331)  routing T_12_20.sp4_h_l_16 <X> T_12_20.lc_trk_g2_5
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 331)  (623 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (24 11)  (624 331)  (624 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (25 11)  (625 331)  (625 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (15 12)  (615 332)  (615 332)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1
 (16 12)  (616 332)  (616 332)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 332)  (630 332)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (8 13)  (608 333)  (608 333)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_v_b_10
 (13 13)  (613 333)  (613 333)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_h_r_11
 (18 13)  (618 333)  (618 333)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 333)  (623 333)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g3_2
 (25 13)  (625 333)  (625 333)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g3_2
 (26 13)  (626 333)  (626 333)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 333)  (633 333)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.input_2_6
 (35 13)  (635 333)  (635 333)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.input_2_6
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (8 14)  (608 334)  (608 334)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_h_l_47
 (12 14)  (612 334)  (612 334)  routing T_12_20.sp4_v_t_40 <X> T_12_20.sp4_h_l_46
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (50 14)  (650 334)  (650 334)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (611 335)  (611 335)  routing T_12_20.sp4_v_t_40 <X> T_12_20.sp4_h_l_46
 (13 15)  (613 335)  (613 335)  routing T_12_20.sp4_v_t_40 <X> T_12_20.sp4_h_l_46
 (14 15)  (614 335)  (614 335)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g3_4
 (15 15)  (615 335)  (615 335)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g3_4
 (16 15)  (616 335)  (616 335)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit
 (43 15)  (643 335)  (643 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (14 0)  (668 320)  (668 320)  routing T_13_20.sp4_v_b_8 <X> T_13_20.lc_trk_g0_0
 (15 0)  (669 320)  (669 320)  routing T_13_20.top_op_1 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (675 320)  (675 320)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 320)  (679 320)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g0_2
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (9 1)  (663 321)  (663 321)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_v_b_1
 (10 1)  (664 321)  (664 321)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_v_b_1
 (14 1)  (668 321)  (668 321)  routing T_13_20.sp4_v_b_8 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_v_b_8 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (672 321)  (672 321)  routing T_13_20.top_op_1 <X> T_13_20.lc_trk_g0_1
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 322)  (668 322)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g0_4
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g0_7
 (25 2)  (679 322)  (679 322)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g0_6
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (50 2)  (704 322)  (704 322)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (707 322)  (707 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 323)  (677 323)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g0_6
 (25 3)  (679 323)  (679 323)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g0_6
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (6 4)  (660 324)  (660 324)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_v_b_3
 (16 4)  (670 324)  (670 324)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 324)  (672 324)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g1_1
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (51 4)  (705 324)  (705 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (659 325)  (659 325)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_v_b_3
 (9 5)  (663 325)  (663 325)  routing T_13_20.sp4_v_t_41 <X> T_13_20.sp4_v_b_4
 (18 5)  (672 325)  (672 325)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g1_1
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 325)  (689 325)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (15 6)  (669 326)  (669 326)  routing T_13_20.lft_op_5 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.lft_op_5 <X> T_13_20.lc_trk_g1_5
 (25 6)  (679 326)  (679 326)  routing T_13_20.sp4_h_l_11 <X> T_13_20.lc_trk_g1_6
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (42 6)  (696 326)  (696 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_h_l_11 <X> T_13_20.lc_trk_g1_6
 (24 7)  (678 327)  (678 327)  routing T_13_20.sp4_h_l_11 <X> T_13_20.lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.sp4_h_l_11 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 327)  (689 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.input_2_3
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (51 7)  (705 327)  (705 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (665 328)  (665 328)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_v_b_8
 (14 8)  (668 328)  (668 328)  routing T_13_20.sp4_v_b_24 <X> T_13_20.lc_trk_g2_0
 (16 8)  (670 328)  (670 328)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g2_1
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g2_1
 (21 8)  (675 328)  (675 328)  routing T_13_20.bnl_op_3 <X> T_13_20.lc_trk_g2_3
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 328)  (689 328)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.input_2_4
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (48 8)  (702 328)  (702 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (666 329)  (666 329)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_v_b_8
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_v_b_24 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (672 329)  (672 329)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g2_1
 (21 9)  (675 329)  (675 329)  routing T_13_20.bnl_op_3 <X> T_13_20.lc_trk_g2_3
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (43 9)  (697 329)  (697 329)  LC_4 Logic Functioning bit
 (53 9)  (707 329)  (707 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (675 330)  (675 330)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 330)  (679 330)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (51 10)  (705 330)  (705 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (665 331)  (665 331)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_h_l_45
 (13 11)  (667 331)  (667 331)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_h_l_45
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 331)  (681 331)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (11 12)  (665 332)  (665 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (13 12)  (667 332)  (667 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (21 12)  (675 332)  (675 332)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 332)  (677 332)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (25 12)  (679 332)  (679 332)  routing T_13_20.sp4_v_b_26 <X> T_13_20.lc_trk_g3_2
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (47 12)  (701 332)  (701 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (21 13)  (675 333)  (675 333)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 333)  (677 333)  routing T_13_20.sp4_v_b_26 <X> T_13_20.lc_trk_g3_2
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (687 333)  (687 333)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.input_2_6
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 334)  (682 334)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 334)  (689 334)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_7
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (47 14)  (701 334)  (701 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 335)  (679 335)  routing T_13_20.sp4_r_v_b_46 <X> T_13_20.lc_trk_g3_6
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 335)  (687 335)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_7
 (35 15)  (689 335)  (689 335)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_7
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (51 0)  (759 320)  (759 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (16 1)  (724 321)  (724 321)  routing T_14_20.sp12_h_r_8 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 322)  (712 322)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_37
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g0_4
 (15 2)  (723 322)  (723 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 322)  (743 322)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_1
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (53 2)  (761 322)  (761 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (712 323)  (712 323)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_l_37
 (5 3)  (713 323)  (713 323)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_37
 (14 3)  (722 323)  (722 323)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g0_4
 (15 3)  (723 323)  (723 323)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_h_l_9 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (726 323)  (726 323)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (741 323)  (741 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_1
 (34 3)  (742 323)  (742 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_1
 (35 3)  (743 323)  (743 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.input_2_1
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (47 3)  (755 323)  (755 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (711 324)  (711 324)  routing T_14_20.sp12_v_b_0 <X> T_14_20.sp12_h_r_0
 (4 4)  (712 324)  (712 324)  routing T_14_20.sp4_v_t_38 <X> T_14_20.sp4_v_b_3
 (11 4)  (719 324)  (719 324)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_b_5
 (25 4)  (733 324)  (733 324)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (3 5)  (711 325)  (711 325)  routing T_14_20.sp12_v_b_0 <X> T_14_20.sp12_h_r_0
 (4 5)  (712 325)  (712 325)  routing T_14_20.sp4_h_l_42 <X> T_14_20.sp4_h_r_3
 (6 5)  (714 325)  (714 325)  routing T_14_20.sp4_h_l_42 <X> T_14_20.sp4_h_r_3
 (8 5)  (716 325)  (716 325)  routing T_14_20.sp4_h_r_4 <X> T_14_20.sp4_v_b_4
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 325)  (731 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (48 5)  (756 325)  (756 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (10 6)  (718 326)  (718 326)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_l_41
 (13 6)  (721 326)  (721 326)  routing T_14_20.sp4_h_r_5 <X> T_14_20.sp4_v_t_40
 (21 6)  (729 326)  (729 326)  routing T_14_20.sp4_h_l_10 <X> T_14_20.lc_trk_g1_7
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 326)  (731 326)  routing T_14_20.sp4_h_l_10 <X> T_14_20.lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.sp4_h_l_10 <X> T_14_20.lc_trk_g1_7
 (25 6)  (733 326)  (733 326)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g1_6
 (12 7)  (720 327)  (720 327)  routing T_14_20.sp4_h_r_5 <X> T_14_20.sp4_v_t_40
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp12_h_r_12 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (729 327)  (729 327)  routing T_14_20.sp4_h_l_10 <X> T_14_20.lc_trk_g1_7
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (8 8)  (716 328)  (716 328)  routing T_14_20.sp4_h_l_46 <X> T_14_20.sp4_h_r_7
 (10 8)  (718 328)  (718 328)  routing T_14_20.sp4_h_l_46 <X> T_14_20.sp4_h_r_7
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 328)  (743 328)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_4
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (53 8)  (761 328)  (761 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 329)  (741 329)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_4
 (34 9)  (742 329)  (742 329)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_4
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (46 9)  (754 329)  (754 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 10)  (718 330)  (718 330)  routing T_14_20.sp4_v_b_2 <X> T_14_20.sp4_h_l_42
 (14 10)  (722 330)  (722 330)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g2_4
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g2_5
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 330)  (743 330)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.input_2_5
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (42 10)  (750 330)  (750 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (6 11)  (714 331)  (714 331)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_h_l_43
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (729 331)  (729 331)  routing T_14_20.sp4_r_v_b_39 <X> T_14_20.lc_trk_g2_7
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 331)  (741 331)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.input_2_5
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (21 12)  (729 332)  (729 332)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 332)  (731 332)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g3_3
 (25 12)  (733 332)  (733 332)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 333)  (731 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (25 13)  (733 333)  (733 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_6
 (34 13)  (742 333)  (742 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_6
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (51 13)  (759 333)  (759 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (722 334)  (722 334)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g3_4
 (15 14)  (723 334)  (723 334)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (729 334)  (729 334)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (733 334)  (733 334)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g3_6
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (14 15)  (722 335)  (722 335)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g3_4
 (16 15)  (724 335)  (724 335)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (726 335)  (726 335)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 335)  (731 335)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g3_6
 (25 15)  (733 335)  (733 335)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g3_6
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 335)  (741 335)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.input_2_7
 (34 15)  (742 335)  (742 335)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.input_2_7
 (36 15)  (744 335)  (744 335)  LC_7 Logic Functioning bit
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (42 15)  (750 335)  (750 335)  LC_7 Logic Functioning bit
 (52 15)  (760 335)  (760 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_20

 (0 0)  (762 320)  (762 320)  Negative Clock bit

 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (42 0)  (804 320)  (804 320)  LC_0 Logic Functioning bit
 (44 0)  (806 320)  (806 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (52 0)  (814 320)  (814 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (770 321)  (770 321)  routing T_15_20.sp4_h_r_1 <X> T_15_20.sp4_v_b_1
 (13 1)  (775 321)  (775 321)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_r_2
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (49 1)  (811 321)  (811 321)  Carry_In_Mux bit 

 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 322)  (765 322)  routing T_15_20.sp12_v_t_23 <X> T_15_20.sp12_h_l_23
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (42 2)  (804 322)  (804 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (52 2)  (814 322)  (814 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (8 12)  (770 332)  (770 332)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_h_r_10
 (14 12)  (776 332)  (776 332)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g3_0
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_v_t_22 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_v_t_22 <X> T_15_20.lc_trk_g3_3
 (3 13)  (765 333)  (765 333)  routing T_15_20.sp12_h_l_22 <X> T_15_20.sp12_h_r_1
 (8 13)  (770 333)  (770 333)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_b_10
 (9 13)  (771 333)  (771 333)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_b_10
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp4_v_t_22 <X> T_15_20.lc_trk_g3_3
 (0 14)  (762 334)  (762 334)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r


LogicTile_16_20

 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (841 320)  (841 320)  routing T_16_20.sp4_v_b_10 <X> T_16_20.lc_trk_g0_2
 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (40 0)  (856 320)  (856 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (51 0)  (867 320)  (867 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (868 320)  (868 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (869 320)  (869 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (10 1)  (826 321)  (826 321)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_v_b_1
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 321)  (839 321)  routing T_16_20.sp4_v_b_10 <X> T_16_20.lc_trk_g0_2
 (25 1)  (841 321)  (841 321)  routing T_16_20.sp4_v_b_10 <X> T_16_20.lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 321)  (851 321)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (53 1)  (869 321)  (869 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 322)  (821 322)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_h_l_37
 (15 2)  (831 322)  (831 322)  routing T_16_20.bot_op_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (47 2)  (863 322)  (863 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (6 3)  (822 323)  (822 323)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_h_l_37
 (8 3)  (824 323)  (824 323)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_t_36
 (9 3)  (825 323)  (825 323)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_t_36
 (13 3)  (829 323)  (829 323)  routing T_16_20.sp4_v_b_9 <X> T_16_20.sp4_h_l_39
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (0 4)  (816 324)  (816 324)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (824 324)  (824 324)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_h_r_4
 (14 4)  (830 324)  (830 324)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g1_0
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (837 324)  (837 324)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g1_3
 (0 5)  (816 325)  (816 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 6)  (820 326)  (820 326)  routing T_16_20.sp4_h_r_9 <X> T_16_20.sp4_v_t_38
 (6 6)  (822 326)  (822 326)  routing T_16_20.sp4_h_r_9 <X> T_16_20.sp4_v_t_38
 (13 6)  (829 326)  (829 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_40
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (47 6)  (863 326)  (863 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (821 327)  (821 327)  routing T_16_20.sp4_h_r_9 <X> T_16_20.sp4_v_t_38
 (11 7)  (827 327)  (827 327)  routing T_16_20.sp4_h_r_9 <X> T_16_20.sp4_h_l_40
 (13 7)  (829 327)  (829 327)  routing T_16_20.sp4_h_r_9 <X> T_16_20.sp4_h_l_40
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (4 8)  (820 328)  (820 328)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_v_b_6
 (10 8)  (826 328)  (826 328)  routing T_16_20.sp4_v_t_39 <X> T_16_20.sp4_h_r_7
 (25 8)  (841 328)  (841 328)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (5 9)  (821 329)  (821 329)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_v_b_6
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (4 10)  (820 330)  (820 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (6 10)  (822 330)  (822 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (13 10)  (829 330)  (829 330)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_v_t_45
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 330)  (839 330)  routing T_16_20.sp4_v_b_47 <X> T_16_20.lc_trk_g2_7
 (24 10)  (840 330)  (840 330)  routing T_16_20.sp4_v_b_47 <X> T_16_20.lc_trk_g2_7
 (25 10)  (841 330)  (841 330)  routing T_16_20.sp4_v_b_30 <X> T_16_20.lc_trk_g2_6
 (5 11)  (821 331)  (821 331)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (11 11)  (827 331)  (827 331)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_45
 (12 11)  (828 331)  (828 331)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_v_t_45
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_v_b_30 <X> T_16_20.lc_trk_g2_6
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_h_r_33 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_h_r_33 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.sp4_h_r_33 <X> T_16_20.lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (24 12)  (840 332)  (840 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (26 12)  (842 332)  (842 332)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_r_v_b_40 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (46 13)  (862 333)  (862 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (864 333)  (864 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (13 14)  (829 334)  (829 334)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_t_46
 (14 14)  (830 334)  (830 334)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g3_4
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp12_v_b_21 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 334)  (839 334)  routing T_16_20.sp4_v_b_47 <X> T_16_20.lc_trk_g3_7
 (24 14)  (840 334)  (840 334)  routing T_16_20.sp4_v_b_47 <X> T_16_20.lc_trk_g3_7
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (52 14)  (868 334)  (868 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (820 335)  (820 335)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_h_l_44
 (6 15)  (822 335)  (822 335)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_h_l_44
 (12 15)  (828 335)  (828 335)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_t_46
 (14 15)  (830 335)  (830 335)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g3_4
 (16 15)  (832 335)  (832 335)  routing T_16_20.sp4_v_b_36 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (834 335)  (834 335)  routing T_16_20.sp12_v_b_21 <X> T_16_20.lc_trk_g3_5
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 320)  (892 320)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g0_1
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 320)  (909 320)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_0
 (52 0)  (926 320)  (926 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (877 321)  (877 321)  routing T_17_20.sp12_h_l_23 <X> T_17_20.sp12_v_b_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (895 321)  (895 321)  routing T_17_20.sp4_r_v_b_32 <X> T_17_20.lc_trk_g0_3
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_0
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (48 1)  (922 321)  (922 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (880 322)  (880 322)  routing T_17_20.sp4_v_b_9 <X> T_17_20.sp4_v_t_37
 (15 2)  (889 322)  (889 322)  routing T_17_20.bot_op_5 <X> T_17_20.lc_trk_g0_5
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (895 322)  (895 322)  routing T_17_20.sp4_v_b_15 <X> T_17_20.lc_trk_g0_7
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 322)  (897 322)  routing T_17_20.sp4_v_b_15 <X> T_17_20.lc_trk_g0_7
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (48 2)  (922 322)  (922 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (4 3)  (878 323)  (878 323)  routing T_17_20.sp4_v_b_7 <X> T_17_20.sp4_h_l_37
 (5 3)  (879 323)  (879 323)  routing T_17_20.sp4_v_b_9 <X> T_17_20.sp4_v_t_37
 (21 3)  (895 323)  (895 323)  routing T_17_20.sp4_v_b_15 <X> T_17_20.lc_trk_g0_7
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 323)  (899 323)  routing T_17_20.sp4_r_v_b_30 <X> T_17_20.lc_trk_g0_6
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 323)  (906 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (907 323)  (907 323)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.input_2_1
 (35 3)  (909 323)  (909 323)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.input_2_1
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 324)  (904 324)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (52 4)  (926 324)  (926 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 325)  (902 325)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 325)  (906 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 325)  (907 325)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.input_2_2
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (43 5)  (917 325)  (917 325)  LC_2 Logic Functioning bit
 (51 5)  (925 325)  (925 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (899 326)  (899 326)  routing T_17_20.sp4_v_b_6 <X> T_17_20.lc_trk_g1_6
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 326)  (902 326)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 326)  (909 326)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.input_2_3
 (42 6)  (916 326)  (916 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (48 6)  (922 326)  (922 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (19 7)  (893 327)  (893 327)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (897 327)  (897 327)  routing T_17_20.sp4_v_b_6 <X> T_17_20.lc_trk_g1_6
 (26 7)  (900 327)  (900 327)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.input_2_3
 (35 7)  (909 327)  (909 327)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.input_2_3
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (43 7)  (917 327)  (917 327)  LC_3 Logic Functioning bit
 (14 8)  (888 328)  (888 328)  routing T_17_20.sp4_v_t_21 <X> T_17_20.lc_trk_g2_0
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (899 328)  (899 328)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g2_2
 (14 9)  (888 329)  (888 329)  routing T_17_20.sp4_v_t_21 <X> T_17_20.lc_trk_g2_0
 (16 9)  (890 329)  (890 329)  routing T_17_20.sp4_v_t_21 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (895 329)  (895 329)  routing T_17_20.sp4_r_v_b_35 <X> T_17_20.lc_trk_g2_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g2_2
 (8 10)  (882 330)  (882 330)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_h_l_42
 (10 10)  (884 330)  (884 330)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_h_l_42
 (21 10)  (895 330)  (895 330)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g2_7
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 330)  (897 330)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g2_7
 (14 11)  (888 331)  (888 331)  routing T_17_20.sp4_r_v_b_36 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (895 331)  (895 331)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g2_7
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.sp4_r_v_b_38 <X> T_17_20.lc_trk_g2_6
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (899 332)  (899 332)  routing T_17_20.wire_logic_cluster/lc_2/out <X> T_17_20.lc_trk_g3_2
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (51 12)  (925 332)  (925 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (889 333)  (889 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (16 13)  (890 333)  (890 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_r_v_b_41 <X> T_17_20.lc_trk_g3_1
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_r_v_b_43 <X> T_17_20.lc_trk_g3_3
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (907 333)  (907 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.input_2_6
 (34 13)  (908 333)  (908 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.input_2_6
 (43 13)  (917 333)  (917 333)  LC_6 Logic Functioning bit
 (52 13)  (926 333)  (926 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (10 14)  (884 334)  (884 334)  routing T_17_20.sp4_v_b_5 <X> T_17_20.sp4_h_l_47
 (13 14)  (887 334)  (887 334)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_v_t_46
 (15 14)  (889 334)  (889 334)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (16 14)  (890 334)  (890 334)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (895 334)  (895 334)  routing T_17_20.sp4_v_t_18 <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp4_v_t_18 <X> T_17_20.lc_trk_g3_7
 (25 14)  (899 334)  (899 334)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g3_6
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 334)  (909 334)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.input_2_7
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (42 14)  (916 334)  (916 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (52 14)  (926 334)  (926 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (878 335)  (878 335)  routing T_17_20.sp4_v_b_4 <X> T_17_20.sp4_h_l_44
 (12 15)  (886 335)  (886 335)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_v_t_46
 (18 15)  (892 335)  (892 335)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g3_6
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 335)  (906 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (40 15)  (914 335)  (914 335)  LC_7 Logic Functioning bit
 (41 15)  (915 335)  (915 335)  LC_7 Logic Functioning bit
 (42 15)  (916 335)  (916 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (14 0)  (942 320)  (942 320)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g0_0
 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (42 0)  (970 320)  (970 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (46 0)  (974 320)  (974 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_h_r_2 <X> T_18_20.lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.sp4_h_r_2 <X> T_18_20.lc_trk_g0_2
 (25 1)  (953 321)  (953 321)  routing T_18_20.sp4_h_r_2 <X> T_18_20.lc_trk_g0_2
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 322)  (932 322)  routing T_18_20.sp4_v_b_0 <X> T_18_20.sp4_v_t_37
 (5 2)  (933 322)  (933 322)  routing T_18_20.sp4_h_r_9 <X> T_18_20.sp4_h_l_37
 (11 2)  (939 322)  (939 322)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_v_t_39
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 322)  (951 322)  routing T_18_20.sp4_v_b_23 <X> T_18_20.lc_trk_g0_7
 (24 2)  (952 322)  (952 322)  routing T_18_20.sp4_v_b_23 <X> T_18_20.lc_trk_g0_7
 (25 2)  (953 322)  (953 322)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g0_6
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (48 2)  (976 322)  (976 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (4 3)  (932 323)  (932 323)  routing T_18_20.sp4_h_r_9 <X> T_18_20.sp4_h_l_37
 (12 3)  (940 323)  (940 323)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_v_t_39
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 323)  (951 323)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g0_6
 (25 3)  (953 323)  (953 323)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g0_6
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (15 4)  (943 324)  (943 324)  routing T_18_20.sp4_h_r_9 <X> T_18_20.lc_trk_g1_1
 (16 4)  (944 324)  (944 324)  routing T_18_20.sp4_h_r_9 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 324)  (946 324)  routing T_18_20.sp4_h_r_9 <X> T_18_20.lc_trk_g1_1
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 324)  (959 324)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (8 6)  (936 326)  (936 326)  routing T_18_20.sp4_h_r_4 <X> T_18_20.sp4_h_l_41
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (953 326)  (953 326)  routing T_18_20.wire_logic_cluster/lc_6/out <X> T_18_20.lc_trk_g1_6
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (13 7)  (941 327)  (941 327)  routing T_18_20.sp4_v_b_0 <X> T_18_20.sp4_h_l_40
 (21 7)  (949 327)  (949 327)  routing T_18_20.sp4_r_v_b_31 <X> T_18_20.lc_trk_g1_7
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (52 7)  (980 327)  (980 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (933 328)  (933 328)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_h_r_6
 (15 8)  (943 328)  (943 328)  routing T_18_20.tnl_op_1 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (949 328)  (949 328)  routing T_18_20.sp12_v_t_0 <X> T_18_20.lc_trk_g2_3
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (952 328)  (952 328)  routing T_18_20.sp12_v_t_0 <X> T_18_20.lc_trk_g2_3
 (25 8)  (953 328)  (953 328)  routing T_18_20.sp4_v_t_23 <X> T_18_20.lc_trk_g2_2
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (37 8)  (965 328)  (965 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (46 8)  (974 328)  (974 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (976 328)  (976 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (6 9)  (934 329)  (934 329)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_h_r_6
 (13 9)  (941 329)  (941 329)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_r_8
 (15 9)  (943 329)  (943 329)  routing T_18_20.sp4_v_t_29 <X> T_18_20.lc_trk_g2_0
 (16 9)  (944 329)  (944 329)  routing T_18_20.sp4_v_t_29 <X> T_18_20.lc_trk_g2_0
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (946 329)  (946 329)  routing T_18_20.tnl_op_1 <X> T_18_20.lc_trk_g2_1
 (21 9)  (949 329)  (949 329)  routing T_18_20.sp12_v_t_0 <X> T_18_20.lc_trk_g2_3
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 329)  (951 329)  routing T_18_20.sp4_v_t_23 <X> T_18_20.lc_trk_g2_2
 (25 9)  (953 329)  (953 329)  routing T_18_20.sp4_v_t_23 <X> T_18_20.lc_trk_g2_2
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 329)  (956 329)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (4 10)  (932 330)  (932 330)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_t_43
 (5 10)  (933 330)  (933 330)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_h_l_43
 (6 10)  (934 330)  (934 330)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_t_43
 (21 10)  (949 330)  (949 330)  routing T_18_20.wire_logic_cluster/lc_7/out <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 330)  (953 330)  routing T_18_20.sp4_v_b_30 <X> T_18_20.lc_trk_g2_6
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 330)  (962 330)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (5 11)  (933 331)  (933 331)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_t_43
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp4_r_v_b_36 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 331)  (951 331)  routing T_18_20.sp4_v_b_30 <X> T_18_20.lc_trk_g2_6
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (47 11)  (975 331)  (975 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (932 332)  (932 332)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (6 12)  (934 332)  (934 332)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (9 12)  (937 332)  (937 332)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_h_r_10
 (10 12)  (938 332)  (938 332)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_h_r_10
 (12 12)  (940 332)  (940 332)  routing T_18_20.sp4_h_l_45 <X> T_18_20.sp4_h_r_11
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.bnl_op_1 <X> T_18_20.lc_trk_g3_1
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 332)  (959 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (45 12)  (973 332)  (973 332)  LC_6 Logic Functioning bit
 (3 13)  (931 333)  (931 333)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_h_r_1
 (5 13)  (933 333)  (933 333)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (10 13)  (938 333)  (938 333)  routing T_18_20.sp4_h_r_5 <X> T_18_20.sp4_v_b_10
 (13 13)  (941 333)  (941 333)  routing T_18_20.sp4_h_l_45 <X> T_18_20.sp4_h_r_11
 (14 13)  (942 333)  (942 333)  routing T_18_20.sp4_r_v_b_40 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (946 333)  (946 333)  routing T_18_20.bnl_op_1 <X> T_18_20.lc_trk_g3_1
 (21 13)  (949 333)  (949 333)  routing T_18_20.sp4_r_v_b_43 <X> T_18_20.lc_trk_g3_3
 (26 13)  (954 333)  (954 333)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (963 333)  (963 333)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.input_2_6
 (37 13)  (965 333)  (965 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (46 13)  (974 333)  (974 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (932 334)  (932 334)  routing T_18_20.sp4_h_r_9 <X> T_18_20.sp4_v_t_44
 (8 14)  (936 334)  (936 334)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_l_47
 (9 14)  (937 334)  (937 334)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_l_47
 (10 14)  (938 334)  (938 334)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_l_47
 (12 14)  (940 334)  (940 334)  routing T_18_20.sp4_v_t_40 <X> T_18_20.sp4_h_l_46
 (25 14)  (953 334)  (953 334)  routing T_18_20.bnl_op_6 <X> T_18_20.lc_trk_g3_6
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 334)  (962 334)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (4 15)  (932 335)  (932 335)  routing T_18_20.sp4_v_b_4 <X> T_18_20.sp4_h_l_44
 (5 15)  (933 335)  (933 335)  routing T_18_20.sp4_h_r_9 <X> T_18_20.sp4_v_t_44
 (9 15)  (937 335)  (937 335)  routing T_18_20.sp4_v_b_2 <X> T_18_20.sp4_v_t_47
 (10 15)  (938 335)  (938 335)  routing T_18_20.sp4_v_b_2 <X> T_18_20.sp4_v_t_47
 (11 15)  (939 335)  (939 335)  routing T_18_20.sp4_v_t_40 <X> T_18_20.sp4_h_l_46
 (13 15)  (941 335)  (941 335)  routing T_18_20.sp4_v_t_40 <X> T_18_20.sp4_h_l_46
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 335)  (953 335)  routing T_18_20.bnl_op_6 <X> T_18_20.lc_trk_g3_6
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 335)  (959 335)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (43 15)  (971 335)  (971 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (8 0)  (990 320)  (990 320)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_r_1
 (9 0)  (991 320)  (991 320)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_r_1
 (10 0)  (992 320)  (992 320)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_r_1
 (14 0)  (996 320)  (996 320)  routing T_19_20.wire_logic_cluster/lc_0/out <X> T_19_20.lc_trk_g0_0
 (15 0)  (997 320)  (997 320)  routing T_19_20.lft_op_1 <X> T_19_20.lc_trk_g0_1
 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 320)  (1000 320)  routing T_19_20.lft_op_1 <X> T_19_20.lc_trk_g0_1
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1007 320)  (1007 320)  routing T_19_20.wire_logic_cluster/lc_2/out <X> T_19_20.lc_trk_g0_2
 (26 0)  (1008 320)  (1008 320)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 320)  (1010 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 320)  (1012 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (41 0)  (1023 320)  (1023 320)  LC_0 Logic Functioning bit
 (42 0)  (1024 320)  (1024 320)  LC_0 Logic Functioning bit
 (43 0)  (1025 320)  (1025 320)  LC_0 Logic Functioning bit
 (44 0)  (1026 320)  (1026 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (8 1)  (990 321)  (990 321)  routing T_19_20.sp4_v_t_47 <X> T_19_20.sp4_v_b_1
 (10 1)  (992 321)  (992 321)  routing T_19_20.sp4_v_t_47 <X> T_19_20.sp4_v_b_1
 (17 1)  (999 321)  (999 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 321)  (1012 321)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (47 1)  (1029 321)  (1029 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (1032 321)  (1032 321)  Carry_In_Mux bit 

 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 322)  (999 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1000 322)  (1000 322)  routing T_19_20.wire_logic_cluster/lc_5/out <X> T_19_20.lc_trk_g0_5
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.wire_logic_cluster/lc_6/out <X> T_19_20.lc_trk_g0_6
 (28 2)  (1010 322)  (1010 322)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 322)  (1012 322)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (42 2)  (1024 322)  (1024 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (44 2)  (1026 322)  (1026 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (8 3)  (990 323)  (990 323)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_36
 (9 3)  (991 323)  (991 323)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_36
 (10 3)  (992 323)  (992 323)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_36
 (14 3)  (996 323)  (996 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (15 3)  (997 323)  (997 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (16 3)  (998 323)  (998 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (1009 323)  (1009 323)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 323)  (1010 323)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 323)  (1012 323)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 323)  (1014 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1015 323)  (1015 323)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.input_2_1
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (42 3)  (1024 323)  (1024 323)  LC_1 Logic Functioning bit
 (52 3)  (1034 323)  (1034 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (986 324)  (986 324)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_v_b_3
 (6 4)  (988 324)  (988 324)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_v_b_3
 (12 4)  (994 324)  (994 324)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_r_5
 (15 4)  (997 324)  (997 324)  routing T_19_20.sp4_h_r_1 <X> T_19_20.lc_trk_g1_1
 (16 4)  (998 324)  (998 324)  routing T_19_20.sp4_h_r_1 <X> T_19_20.lc_trk_g1_1
 (17 4)  (999 324)  (999 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.sp4_v_b_3 <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1005 324)  (1005 324)  routing T_19_20.sp4_v_b_3 <X> T_19_20.lc_trk_g1_3
 (27 4)  (1009 324)  (1009 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 324)  (1010 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 324)  (1012 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (44 4)  (1026 324)  (1026 324)  LC_2 Logic Functioning bit
 (45 4)  (1027 324)  (1027 324)  LC_2 Logic Functioning bit
 (0 5)  (982 325)  (982 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (8 5)  (990 325)  (990 325)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_v_b_4
 (9 5)  (991 325)  (991 325)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_v_b_4
 (10 5)  (992 325)  (992 325)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_v_b_4
 (11 5)  (993 325)  (993 325)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_r_5
 (18 5)  (1000 325)  (1000 325)  routing T_19_20.sp4_h_r_1 <X> T_19_20.lc_trk_g1_1
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 325)  (1017 325)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.input_2_2
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (48 5)  (1030 325)  (1030 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (985 326)  (985 326)  routing T_19_20.sp12_h_r_0 <X> T_19_20.sp12_v_t_23
 (12 6)  (994 326)  (994 326)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_40
 (14 6)  (996 326)  (996 326)  routing T_19_20.sp4_v_t_1 <X> T_19_20.lc_trk_g1_4
 (21 6)  (1003 326)  (1003 326)  routing T_19_20.lft_op_7 <X> T_19_20.lc_trk_g1_7
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 326)  (1006 326)  routing T_19_20.lft_op_7 <X> T_19_20.lc_trk_g1_7
 (26 6)  (1008 326)  (1008 326)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 326)  (1010 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (39 6)  (1021 326)  (1021 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (42 6)  (1024 326)  (1024 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (44 6)  (1026 326)  (1026 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (3 7)  (985 327)  (985 327)  routing T_19_20.sp12_h_r_0 <X> T_19_20.sp12_v_t_23
 (11 7)  (993 327)  (993 327)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_40
 (14 7)  (996 327)  (996 327)  routing T_19_20.sp4_v_t_1 <X> T_19_20.lc_trk_g1_4
 (16 7)  (998 327)  (998 327)  routing T_19_20.sp4_v_t_1 <X> T_19_20.lc_trk_g1_4
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (1009 327)  (1009 327)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 327)  (1014 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 327)  (1017 327)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.input_2_3
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (46 7)  (1028 327)  (1028 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (8 8)  (990 328)  (990 328)  routing T_19_20.sp4_h_l_42 <X> T_19_20.sp4_h_r_7
 (11 8)  (993 328)  (993 328)  routing T_19_20.sp4_h_l_39 <X> T_19_20.sp4_v_b_8
 (13 8)  (995 328)  (995 328)  routing T_19_20.sp4_h_l_39 <X> T_19_20.sp4_v_b_8
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 328)  (1000 328)  routing T_19_20.wire_logic_cluster/lc_1/out <X> T_19_20.lc_trk_g2_1
 (27 8)  (1009 328)  (1009 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 328)  (1010 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 328)  (1012 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 328)  (1017 328)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.input_2_4
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (42 8)  (1024 328)  (1024 328)  LC_4 Logic Functioning bit
 (43 8)  (1025 328)  (1025 328)  LC_4 Logic Functioning bit
 (44 8)  (1026 328)  (1026 328)  LC_4 Logic Functioning bit
 (45 8)  (1027 328)  (1027 328)  LC_4 Logic Functioning bit
 (12 9)  (994 329)  (994 329)  routing T_19_20.sp4_h_l_39 <X> T_19_20.sp4_v_b_8
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 329)  (1010 329)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 329)  (1012 329)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 329)  (1014 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1015 329)  (1015 329)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.input_2_4
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (53 9)  (1035 329)  (1035 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (996 330)  (996 330)  routing T_19_20.wire_logic_cluster/lc_4/out <X> T_19_20.lc_trk_g2_4
 (21 10)  (1003 330)  (1003 330)  routing T_19_20.wire_logic_cluster/lc_7/out <X> T_19_20.lc_trk_g2_7
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1010 330)  (1010 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 330)  (1012 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 330)  (1017 330)  routing T_19_20.lc_trk_g0_5 <X> T_19_20.input_2_5
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (41 10)  (1023 330)  (1023 330)  LC_5 Logic Functioning bit
 (42 10)  (1024 330)  (1024 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (44 10)  (1026 330)  (1026 330)  LC_5 Logic Functioning bit
 (45 10)  (1027 330)  (1027 330)  LC_5 Logic Functioning bit
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1005 331)  (1005 331)  routing T_19_20.sp12_v_b_14 <X> T_19_20.lc_trk_g2_6
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 331)  (1012 331)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 331)  (1014 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (46 11)  (1028 331)  (1028 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (997 332)  (997 332)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 332)  (1000 332)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1
 (26 12)  (1008 332)  (1008 332)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 332)  (1009 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 332)  (1010 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 332)  (1012 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 332)  (1017 332)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.input_2_6
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (41 12)  (1023 332)  (1023 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (43 12)  (1025 332)  (1025 332)  LC_6 Logic Functioning bit
 (44 12)  (1026 332)  (1026 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (14 13)  (996 333)  (996 333)  routing T_19_20.sp4_r_v_b_40 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1000 333)  (1000 333)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1
 (29 13)  (1011 333)  (1011 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 333)  (1012 333)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 333)  (1014 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1017 333)  (1017 333)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.input_2_6
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (51 13)  (1033 333)  (1033 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (986 334)  (986 334)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_v_t_44
 (26 14)  (1008 334)  (1008 334)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 334)  (1010 334)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 334)  (1011 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 334)  (1012 334)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 334)  (1017 334)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_7
 (36 14)  (1018 334)  (1018 334)  LC_7 Logic Functioning bit
 (38 14)  (1020 334)  (1020 334)  LC_7 Logic Functioning bit
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (41 14)  (1023 334)  (1023 334)  LC_7 Logic Functioning bit
 (42 14)  (1024 334)  (1024 334)  LC_7 Logic Functioning bit
 (43 14)  (1025 334)  (1025 334)  LC_7 Logic Functioning bit
 (44 14)  (1026 334)  (1026 334)  LC_7 Logic Functioning bit
 (45 14)  (1027 334)  (1027 334)  LC_7 Logic Functioning bit
 (15 15)  (997 335)  (997 335)  routing T_19_20.sp4_v_t_33 <X> T_19_20.lc_trk_g3_4
 (16 15)  (998 335)  (998 335)  routing T_19_20.sp4_v_t_33 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1005 335)  (1005 335)  routing T_19_20.sp12_v_b_14 <X> T_19_20.lc_trk_g3_6
 (27 15)  (1009 335)  (1009 335)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 335)  (1012 335)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 335)  (1014 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 335)  (1015 335)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_7
 (35 15)  (1017 335)  (1017 335)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_7
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit
 (42 15)  (1024 335)  (1024 335)  LC_7 Logic Functioning bit
 (52 15)  (1034 335)  (1034 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_20

 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1060 320)  (1060 320)  routing T_20_20.top_op_3 <X> T_20_20.lc_trk_g0_3
 (21 1)  (1057 321)  (1057 321)  routing T_20_20.top_op_3 <X> T_20_20.lc_trk_g0_3
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1059 321)  (1059 321)  routing T_20_20.sp12_h_l_17 <X> T_20_20.lc_trk_g0_2
 (25 1)  (1061 321)  (1061 321)  routing T_20_20.sp12_h_l_17 <X> T_20_20.lc_trk_g0_2
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 322)  (1039 322)  routing T_20_20.sp12_v_t_23 <X> T_20_20.sp12_h_l_23
 (8 2)  (1044 322)  (1044 322)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_l_36
 (9 2)  (1045 322)  (1045 322)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_l_36
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 322)  (1060 322)  routing T_20_20.top_op_7 <X> T_20_20.lc_trk_g0_7
 (25 2)  (1061 322)  (1061 322)  routing T_20_20.wire_logic_cluster/lc_6/out <X> T_20_20.lc_trk_g0_6
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 322)  (1064 322)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 322)  (1069 322)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.input_2_1
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (5 3)  (1041 323)  (1041 323)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_t_37
 (15 3)  (1051 323)  (1051 323)  routing T_20_20.sp4_v_t_9 <X> T_20_20.lc_trk_g0_4
 (16 3)  (1052 323)  (1052 323)  routing T_20_20.sp4_v_t_9 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (1054 323)  (1054 323)  routing T_20_20.sp4_r_v_b_29 <X> T_20_20.lc_trk_g0_5
 (21 3)  (1057 323)  (1057 323)  routing T_20_20.top_op_7 <X> T_20_20.lc_trk_g0_7
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.input_2_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (38 3)  (1074 323)  (1074 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (40 3)  (1076 323)  (1076 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (1 4)  (1037 324)  (1037 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (1063 324)  (1063 324)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1036 325)  (1036 325)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 325)  (1037 325)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 325)  (1040 325)  routing T_20_20.sp4_h_l_42 <X> T_20_20.sp4_h_r_3
 (6 5)  (1042 325)  (1042 325)  routing T_20_20.sp4_h_l_42 <X> T_20_20.sp4_h_r_3
 (14 5)  (1050 325)  (1050 325)  routing T_20_20.sp12_h_r_16 <X> T_20_20.lc_trk_g1_0
 (16 5)  (1052 325)  (1052 325)  routing T_20_20.sp12_h_r_16 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 325)  (1066 325)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (41 5)  (1077 325)  (1077 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (19 6)  (1055 326)  (1055 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (43 6)  (1079 326)  (1079 326)  LC_3 Logic Functioning bit
 (50 6)  (1086 326)  (1086 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1050 327)  (1050 327)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g1_4
 (15 7)  (1051 327)  (1051 327)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g1_4
 (16 7)  (1052 327)  (1052 327)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g1_4
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1058 327)  (1058 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1059 327)  (1059 327)  routing T_20_20.sp12_h_l_21 <X> T_20_20.lc_trk_g1_6
 (25 7)  (1061 327)  (1061 327)  routing T_20_20.sp12_h_l_21 <X> T_20_20.lc_trk_g1_6
 (26 7)  (1062 327)  (1062 327)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 327)  (1064 327)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (38 7)  (1074 327)  (1074 327)  LC_3 Logic Functioning bit
 (42 7)  (1078 327)  (1078 327)  LC_3 Logic Functioning bit
 (27 8)  (1063 328)  (1063 328)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 328)  (1064 328)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 328)  (1066 328)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (38 8)  (1074 328)  (1074 328)  LC_4 Logic Functioning bit
 (42 8)  (1078 328)  (1078 328)  LC_4 Logic Functioning bit
 (45 8)  (1081 328)  (1081 328)  LC_4 Logic Functioning bit
 (46 8)  (1082 328)  (1082 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1086 328)  (1086 328)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1088 328)  (1088 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (1049 329)  (1049 329)  routing T_20_20.sp4_v_t_38 <X> T_20_20.sp4_h_r_8
 (14 9)  (1050 329)  (1050 329)  routing T_20_20.sp4_r_v_b_32 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (1066 329)  (1066 329)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (38 9)  (1074 329)  (1074 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (48 9)  (1084 329)  (1084 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (1048 330)  (1048 330)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_h_l_45
 (14 10)  (1050 330)  (1050 330)  routing T_20_20.sp4_v_t_17 <X> T_20_20.lc_trk_g2_4
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_v_t_16 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1054 330)  (1054 330)  routing T_20_20.sp4_v_t_16 <X> T_20_20.lc_trk_g2_5
 (16 11)  (1052 331)  (1052 331)  routing T_20_20.sp4_v_t_17 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (10 12)  (1046 332)  (1046 332)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_r_10
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 332)  (1066 332)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 332)  (1070 332)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 332)  (1072 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 333)  (1061 333)  routing T_20_20.sp4_r_v_b_42 <X> T_20_20.lc_trk_g3_2
 (28 13)  (1064 333)  (1064 333)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 333)  (1066 333)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 333)  (1068 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1071 333)  (1071 333)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.input_2_6
 (36 13)  (1072 333)  (1072 333)  LC_6 Logic Functioning bit
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (38 13)  (1074 333)  (1074 333)  LC_6 Logic Functioning bit
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (43 13)  (1079 333)  (1079 333)  LC_6 Logic Functioning bit
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 334)  (1048 334)  routing T_20_20.sp4_v_t_46 <X> T_20_20.sp4_h_l_46
 (1 15)  (1037 335)  (1037 335)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 335)  (1040 335)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_h_l_44
 (6 15)  (1042 335)  (1042 335)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_h_l_44
 (11 15)  (1047 335)  (1047 335)  routing T_20_20.sp4_v_t_46 <X> T_20_20.sp4_h_l_46
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 335)  (1061 335)  routing T_20_20.sp4_r_v_b_46 <X> T_20_20.lc_trk_g3_6


LogicTile_21_20

 (8 1)  (1098 321)  (1098 321)  routing T_21_20.sp4_h_l_36 <X> T_21_20.sp4_v_b_1
 (9 1)  (1099 321)  (1099 321)  routing T_21_20.sp4_h_l_36 <X> T_21_20.sp4_v_b_1
 (13 1)  (1103 321)  (1103 321)  routing T_21_20.sp4_v_t_44 <X> T_21_20.sp4_h_r_2
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1096 322)  (1096 322)  routing T_21_20.sp4_v_b_9 <X> T_21_20.sp4_v_t_37
 (13 2)  (1103 322)  (1103 322)  routing T_21_20.sp4_v_b_2 <X> T_21_20.sp4_v_t_39
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 322)  (1120 322)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 322)  (1121 322)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (37 2)  (1127 322)  (1127 322)  LC_1 Logic Functioning bit
 (39 2)  (1129 322)  (1129 322)  LC_1 Logic Functioning bit
 (41 2)  (1131 322)  (1131 322)  LC_1 Logic Functioning bit
 (43 2)  (1133 322)  (1133 322)  LC_1 Logic Functioning bit
 (5 3)  (1095 323)  (1095 323)  routing T_21_20.sp4_v_b_9 <X> T_21_20.sp4_v_t_37
 (15 3)  (1105 323)  (1105 323)  routing T_21_20.sp4_v_t_9 <X> T_21_20.lc_trk_g0_4
 (16 3)  (1106 323)  (1106 323)  routing T_21_20.sp4_v_t_9 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1115 323)  (1115 323)  routing T_21_20.sp4_r_v_b_30 <X> T_21_20.lc_trk_g0_6
 (28 3)  (1118 323)  (1118 323)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 323)  (1120 323)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 323)  (1122 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1123 323)  (1123 323)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_1
 (35 3)  (1125 323)  (1125 323)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_1
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (0 4)  (1090 324)  (1090 324)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 324)  (1091 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (1103 324)  (1103 324)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_v_b_5
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 324)  (1118 324)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (50 4)  (1140 324)  (1140 324)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1090 325)  (1090 325)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 325)  (1091 325)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (12 5)  (1102 325)  (1102 325)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_v_b_5
 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1113 325)  (1113 325)  routing T_21_20.sp4_h_r_2 <X> T_21_20.lc_trk_g1_2
 (24 5)  (1114 325)  (1114 325)  routing T_21_20.sp4_h_r_2 <X> T_21_20.lc_trk_g1_2
 (25 5)  (1115 325)  (1115 325)  routing T_21_20.sp4_h_r_2 <X> T_21_20.lc_trk_g1_2
 (26 5)  (1116 325)  (1116 325)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (37 5)  (1127 325)  (1127 325)  LC_2 Logic Functioning bit
 (38 5)  (1128 325)  (1128 325)  LC_2 Logic Functioning bit
 (41 5)  (1131 325)  (1131 325)  LC_2 Logic Functioning bit
 (42 5)  (1132 325)  (1132 325)  LC_2 Logic Functioning bit
 (14 7)  (1104 327)  (1104 327)  routing T_21_20.sp12_h_r_20 <X> T_21_20.lc_trk_g1_4
 (16 7)  (1106 327)  (1106 327)  routing T_21_20.sp12_h_r_20 <X> T_21_20.lc_trk_g1_4
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (15 8)  (1105 328)  (1105 328)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g2_1
 (16 8)  (1106 328)  (1106 328)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1111 328)  (1111 328)  routing T_21_20.sp12_v_t_0 <X> T_21_20.lc_trk_g2_3
 (22 8)  (1112 328)  (1112 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1114 328)  (1114 328)  routing T_21_20.sp12_v_t_0 <X> T_21_20.lc_trk_g2_3
 (12 9)  (1102 329)  (1102 329)  routing T_21_20.sp4_h_r_8 <X> T_21_20.sp4_v_b_8
 (21 9)  (1111 329)  (1111 329)  routing T_21_20.sp12_v_t_0 <X> T_21_20.lc_trk_g2_3
 (6 10)  (1096 330)  (1096 330)  routing T_21_20.sp4_v_b_3 <X> T_21_20.sp4_v_t_43
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.sp4_v_b_38 <X> T_21_20.lc_trk_g2_6
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 330)  (1117 330)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 330)  (1120 330)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (42 10)  (1132 330)  (1132 330)  LC_5 Logic Functioning bit
 (5 11)  (1095 331)  (1095 331)  routing T_21_20.sp4_v_b_3 <X> T_21_20.sp4_v_t_43
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp4_v_b_38 <X> T_21_20.lc_trk_g2_6
 (25 11)  (1115 331)  (1115 331)  routing T_21_20.sp4_v_b_38 <X> T_21_20.lc_trk_g2_6
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 331)  (1120 331)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1123 331)  (1123 331)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.input_2_5
 (34 11)  (1124 331)  (1124 331)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.input_2_5
 (35 11)  (1125 331)  (1125 331)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.input_2_5
 (36 11)  (1126 331)  (1126 331)  LC_5 Logic Functioning bit
 (37 11)  (1127 331)  (1127 331)  LC_5 Logic Functioning bit
 (38 11)  (1128 331)  (1128 331)  LC_5 Logic Functioning bit
 (39 11)  (1129 331)  (1129 331)  LC_5 Logic Functioning bit
 (42 11)  (1132 331)  (1132 331)  LC_5 Logic Functioning bit
 (12 12)  (1102 332)  (1102 332)  routing T_21_20.sp4_h_l_45 <X> T_21_20.sp4_h_r_11
 (16 12)  (1106 332)  (1106 332)  routing T_21_20.sp4_v_t_12 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.sp4_v_t_12 <X> T_21_20.lc_trk_g3_1
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.wire_logic_cluster/lc_2/out <X> T_21_20.lc_trk_g3_2
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 332)  (1123 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (38 12)  (1128 332)  (1128 332)  LC_6 Logic Functioning bit
 (42 12)  (1132 332)  (1132 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (50 12)  (1140 332)  (1140 332)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1141 332)  (1141 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (1102 333)  (1102 333)  routing T_21_20.sp4_h_r_11 <X> T_21_20.sp4_v_b_11
 (13 13)  (1103 333)  (1103 333)  routing T_21_20.sp4_h_l_45 <X> T_21_20.sp4_h_r_11
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1117 333)  (1117 333)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (39 13)  (1129 333)  (1129 333)  LC_6 Logic Functioning bit
 (42 13)  (1132 333)  (1132 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (46 13)  (1136 333)  (1136 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1138 333)  (1138 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1090 334)  (1090 334)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 334)  (1091 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 334)  (1102 334)  routing T_21_20.sp4_h_r_8 <X> T_21_20.sp4_h_l_46
 (14 14)  (1104 334)  (1104 334)  routing T_21_20.sp4_v_b_36 <X> T_21_20.lc_trk_g3_4
 (15 14)  (1105 334)  (1105 334)  routing T_21_20.sp12_v_t_2 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.sp12_v_t_2 <X> T_21_20.lc_trk_g3_5
 (21 14)  (1111 334)  (1111 334)  routing T_21_20.sp4_v_t_26 <X> T_21_20.lc_trk_g3_7
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 334)  (1113 334)  routing T_21_20.sp4_v_t_26 <X> T_21_20.lc_trk_g3_7
 (25 14)  (1115 334)  (1115 334)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g3_6
 (0 15)  (1090 335)  (1090 335)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 335)  (1091 335)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (13 15)  (1103 335)  (1103 335)  routing T_21_20.sp4_h_r_8 <X> T_21_20.sp4_h_l_46
 (14 15)  (1104 335)  (1104 335)  routing T_21_20.sp4_v_b_36 <X> T_21_20.lc_trk_g3_4
 (16 15)  (1106 335)  (1106 335)  routing T_21_20.sp4_v_b_36 <X> T_21_20.lc_trk_g3_4
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1108 335)  (1108 335)  routing T_21_20.sp12_v_t_2 <X> T_21_20.lc_trk_g3_5
 (21 15)  (1111 335)  (1111 335)  routing T_21_20.sp4_v_t_26 <X> T_21_20.lc_trk_g3_7
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 335)  (1113 335)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g3_6
 (24 15)  (1114 335)  (1114 335)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g3_6
 (25 15)  (1115 335)  (1115 335)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g3_6


LogicTile_22_20

 (5 0)  (1149 320)  (1149 320)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_h_r_0
 (11 0)  (1155 320)  (1155 320)  routing T_22_20.sp4_h_r_9 <X> T_22_20.sp4_v_b_2
 (16 0)  (1160 320)  (1160 320)  routing T_22_20.sp12_h_r_9 <X> T_22_20.lc_trk_g0_1
 (17 0)  (1161 320)  (1161 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (1166 320)  (1166 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (4 1)  (1148 321)  (1148 321)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_h_r_0
 (6 1)  (1150 321)  (1150 321)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_h_r_0
 (11 1)  (1155 321)  (1155 321)  routing T_22_20.sp4_h_l_43 <X> T_22_20.sp4_h_r_2
 (13 1)  (1157 321)  (1157 321)  routing T_22_20.sp4_h_l_43 <X> T_22_20.sp4_h_r_2
 (14 1)  (1158 321)  (1158 321)  routing T_22_20.top_op_0 <X> T_22_20.lc_trk_g0_0
 (15 1)  (1159 321)  (1159 321)  routing T_22_20.top_op_0 <X> T_22_20.lc_trk_g0_0
 (17 1)  (1161 321)  (1161 321)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1166 321)  (1166 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 321)  (1167 321)  routing T_22_20.sp4_v_b_18 <X> T_22_20.lc_trk_g0_2
 (24 1)  (1168 321)  (1168 321)  routing T_22_20.sp4_v_b_18 <X> T_22_20.lc_trk_g0_2
 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 322)  (1148 322)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_v_t_37
 (12 2)  (1156 322)  (1156 322)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_39
 (21 2)  (1165 322)  (1165 322)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g0_7
 (22 2)  (1166 322)  (1166 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1167 322)  (1167 322)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g0_7
 (27 2)  (1171 322)  (1171 322)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 322)  (1174 322)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 322)  (1175 322)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 322)  (1177 322)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 322)  (1180 322)  LC_1 Logic Functioning bit
 (41 2)  (1185 322)  (1185 322)  LC_1 Logic Functioning bit
 (43 2)  (1187 322)  (1187 322)  LC_1 Logic Functioning bit
 (11 3)  (1155 323)  (1155 323)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_39
 (21 3)  (1165 323)  (1165 323)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g0_7
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 323)  (1172 323)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 323)  (1174 323)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 323)  (1175 323)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 323)  (1176 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1180 323)  (1180 323)  LC_1 Logic Functioning bit
 (37 3)  (1181 323)  (1181 323)  LC_1 Logic Functioning bit
 (39 3)  (1183 323)  (1183 323)  LC_1 Logic Functioning bit
 (41 3)  (1185 323)  (1185 323)  LC_1 Logic Functioning bit
 (43 3)  (1187 323)  (1187 323)  LC_1 Logic Functioning bit
 (1 4)  (1145 324)  (1145 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1152 324)  (1152 324)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_h_r_4
 (10 4)  (1154 324)  (1154 324)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_h_r_4
 (26 4)  (1170 324)  (1170 324)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 324)  (1171 324)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 324)  (1174 324)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 324)  (1180 324)  LC_2 Logic Functioning bit
 (39 4)  (1183 324)  (1183 324)  LC_2 Logic Functioning bit
 (43 4)  (1187 324)  (1187 324)  LC_2 Logic Functioning bit
 (50 4)  (1194 324)  (1194 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 325)  (1145 325)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_7/cen
 (26 5)  (1170 325)  (1170 325)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 325)  (1172 325)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 325)  (1173 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 325)  (1174 325)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 325)  (1175 325)  routing T_22_20.lc_trk_g0_3 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 325)  (1180 325)  LC_2 Logic Functioning bit
 (37 5)  (1181 325)  (1181 325)  LC_2 Logic Functioning bit
 (38 5)  (1182 325)  (1182 325)  LC_2 Logic Functioning bit
 (42 5)  (1186 325)  (1186 325)  LC_2 Logic Functioning bit
 (43 5)  (1187 325)  (1187 325)  LC_2 Logic Functioning bit
 (2 6)  (1146 326)  (1146 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 6)  (1152 326)  (1152 326)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_h_l_41
 (9 6)  (1153 326)  (1153 326)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_h_l_41
 (10 6)  (1154 326)  (1154 326)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_h_l_41
 (12 6)  (1156 326)  (1156 326)  routing T_22_20.sp4_v_t_40 <X> T_22_20.sp4_h_l_40
 (21 6)  (1165 326)  (1165 326)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g1_7
 (22 6)  (1166 326)  (1166 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1167 326)  (1167 326)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g1_7
 (26 6)  (1170 326)  (1170 326)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 326)  (1175 326)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 326)  (1177 326)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (41 6)  (1185 326)  (1185 326)  LC_3 Logic Functioning bit
 (43 6)  (1187 326)  (1187 326)  LC_3 Logic Functioning bit
 (11 7)  (1155 327)  (1155 327)  routing T_22_20.sp4_v_t_40 <X> T_22_20.sp4_h_l_40
 (21 7)  (1165 327)  (1165 327)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g1_7
 (22 7)  (1166 327)  (1166 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1167 327)  (1167 327)  routing T_22_20.sp12_h_r_14 <X> T_22_20.lc_trk_g1_6
 (26 7)  (1170 327)  (1170 327)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 327)  (1175 327)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 327)  (1176 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1177 327)  (1177 327)  routing T_22_20.lc_trk_g2_1 <X> T_22_20.input_2_3
 (36 7)  (1180 327)  (1180 327)  LC_3 Logic Functioning bit
 (37 7)  (1181 327)  (1181 327)  LC_3 Logic Functioning bit
 (38 7)  (1182 327)  (1182 327)  LC_3 Logic Functioning bit
 (40 7)  (1184 327)  (1184 327)  LC_3 Logic Functioning bit
 (42 7)  (1186 327)  (1186 327)  LC_3 Logic Functioning bit
 (8 8)  (1152 328)  (1152 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (9 8)  (1153 328)  (1153 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (10 8)  (1154 328)  (1154 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (15 8)  (1159 328)  (1159 328)  routing T_22_20.sp4_v_t_28 <X> T_22_20.lc_trk_g2_1
 (16 8)  (1160 328)  (1160 328)  routing T_22_20.sp4_v_t_28 <X> T_22_20.lc_trk_g2_1
 (17 8)  (1161 328)  (1161 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1165 328)  (1165 328)  routing T_22_20.sp4_v_t_14 <X> T_22_20.lc_trk_g2_3
 (22 8)  (1166 328)  (1166 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1167 328)  (1167 328)  routing T_22_20.sp4_v_t_14 <X> T_22_20.lc_trk_g2_3
 (25 8)  (1169 328)  (1169 328)  routing T_22_20.wire_logic_cluster/lc_2/out <X> T_22_20.lc_trk_g2_2
 (26 8)  (1170 328)  (1170 328)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 328)  (1171 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 328)  (1174 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 328)  (1177 328)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 328)  (1180 328)  LC_4 Logic Functioning bit
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (43 8)  (1187 328)  (1187 328)  LC_4 Logic Functioning bit
 (50 8)  (1194 328)  (1194 328)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (1147 329)  (1147 329)  routing T_22_20.sp12_h_l_22 <X> T_22_20.sp12_v_b_1
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1170 329)  (1170 329)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 329)  (1172 329)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 329)  (1174 329)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 329)  (1175 329)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 329)  (1180 329)  LC_4 Logic Functioning bit
 (37 9)  (1181 329)  (1181 329)  LC_4 Logic Functioning bit
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (42 9)  (1186 329)  (1186 329)  LC_4 Logic Functioning bit
 (43 9)  (1187 329)  (1187 329)  LC_4 Logic Functioning bit
 (25 10)  (1169 330)  (1169 330)  routing T_22_20.sp4_v_b_38 <X> T_22_20.lc_trk_g2_6
 (28 10)  (1172 330)  (1172 330)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (37 10)  (1181 330)  (1181 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (50 10)  (1194 330)  (1194 330)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (1161 331)  (1161 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1167 331)  (1167 331)  routing T_22_20.sp4_v_b_38 <X> T_22_20.lc_trk_g2_6
 (25 11)  (1169 331)  (1169 331)  routing T_22_20.sp4_v_b_38 <X> T_22_20.lc_trk_g2_6
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (41 11)  (1185 331)  (1185 331)  LC_5 Logic Functioning bit
 (43 11)  (1187 331)  (1187 331)  LC_5 Logic Functioning bit
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1169 332)  (1169 332)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g3_2
 (28 12)  (1172 332)  (1172 332)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (36 12)  (1180 332)  (1180 332)  LC_6 Logic Functioning bit
 (37 12)  (1181 332)  (1181 332)  LC_6 Logic Functioning bit
 (38 12)  (1182 332)  (1182 332)  LC_6 Logic Functioning bit
 (41 12)  (1185 332)  (1185 332)  LC_6 Logic Functioning bit
 (42 12)  (1186 332)  (1186 332)  LC_6 Logic Functioning bit
 (43 12)  (1187 332)  (1187 332)  LC_6 Logic Functioning bit
 (45 12)  (1189 332)  (1189 332)  LC_6 Logic Functioning bit
 (50 12)  (1194 332)  (1194 332)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (1152 333)  (1152 333)  routing T_22_20.sp4_h_l_47 <X> T_22_20.sp4_v_b_10
 (9 13)  (1153 333)  (1153 333)  routing T_22_20.sp4_h_l_47 <X> T_22_20.sp4_v_b_10
 (14 13)  (1158 333)  (1158 333)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (15 13)  (1159 333)  (1159 333)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (16 13)  (1160 333)  (1160 333)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1162 333)  (1162 333)  routing T_22_20.sp4_r_v_b_41 <X> T_22_20.lc_trk_g3_1
 (21 13)  (1165 333)  (1165 333)  routing T_22_20.sp4_r_v_b_43 <X> T_22_20.lc_trk_g3_3
 (22 13)  (1166 333)  (1166 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 333)  (1167 333)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g3_2
 (24 13)  (1168 333)  (1168 333)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g3_2
 (27 13)  (1171 333)  (1171 333)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 333)  (1172 333)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 333)  (1173 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 333)  (1174 333)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (43 13)  (1187 333)  (1187 333)  LC_6 Logic Functioning bit
 (53 13)  (1197 333)  (1197 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1144 334)  (1144 334)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 334)  (1145 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 334)  (1149 334)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_h_l_44
 (1 15)  (1145 335)  (1145 335)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_23_20

 (4 0)  (1202 320)  (1202 320)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_0
 (6 0)  (1204 320)  (1204 320)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_0
 (9 0)  (1207 320)  (1207 320)  routing T_23_20.sp4_h_l_47 <X> T_23_20.sp4_h_r_1
 (10 0)  (1208 320)  (1208 320)  routing T_23_20.sp4_h_l_47 <X> T_23_20.sp4_h_r_1
 (11 0)  (1209 320)  (1209 320)  routing T_23_20.sp4_v_t_43 <X> T_23_20.sp4_v_b_2
 (13 0)  (1211 320)  (1211 320)  routing T_23_20.sp4_v_t_43 <X> T_23_20.sp4_v_b_2
 (15 0)  (1213 320)  (1213 320)  routing T_23_20.sp4_h_r_1 <X> T_23_20.lc_trk_g0_1
 (16 0)  (1214 320)  (1214 320)  routing T_23_20.sp4_h_r_1 <X> T_23_20.lc_trk_g0_1
 (17 0)  (1215 320)  (1215 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (1223 320)  (1223 320)  routing T_23_20.sp4_h_l_7 <X> T_23_20.lc_trk_g0_2
 (26 0)  (1224 320)  (1224 320)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 320)  (1226 320)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 320)  (1228 320)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 320)  (1231 320)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 320)  (1234 320)  LC_0 Logic Functioning bit
 (37 0)  (1235 320)  (1235 320)  LC_0 Logic Functioning bit
 (38 0)  (1236 320)  (1236 320)  LC_0 Logic Functioning bit
 (39 0)  (1237 320)  (1237 320)  LC_0 Logic Functioning bit
 (41 0)  (1239 320)  (1239 320)  LC_0 Logic Functioning bit
 (43 0)  (1241 320)  (1241 320)  LC_0 Logic Functioning bit
 (45 0)  (1243 320)  (1243 320)  LC_0 Logic Functioning bit
 (47 0)  (1245 320)  (1245 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (1203 321)  (1203 321)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_0
 (18 1)  (1216 321)  (1216 321)  routing T_23_20.sp4_h_r_1 <X> T_23_20.lc_trk_g0_1
 (22 1)  (1220 321)  (1220 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1221 321)  (1221 321)  routing T_23_20.sp4_h_l_7 <X> T_23_20.lc_trk_g0_2
 (24 1)  (1222 321)  (1222 321)  routing T_23_20.sp4_h_l_7 <X> T_23_20.lc_trk_g0_2
 (25 1)  (1223 321)  (1223 321)  routing T_23_20.sp4_h_l_7 <X> T_23_20.lc_trk_g0_2
 (27 1)  (1225 321)  (1225 321)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 321)  (1228 321)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 321)  (1229 321)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (39 1)  (1237 321)  (1237 321)  LC_0 Logic Functioning bit
 (47 1)  (1245 321)  (1245 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 322)  (1212 322)  routing T_23_20.sp4_v_t_1 <X> T_23_20.lc_trk_g0_4
 (17 2)  (1215 322)  (1215 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1219 322)  (1219 322)  routing T_23_20.sp4_h_l_2 <X> T_23_20.lc_trk_g0_7
 (22 2)  (1220 322)  (1220 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1221 322)  (1221 322)  routing T_23_20.sp4_h_l_2 <X> T_23_20.lc_trk_g0_7
 (24 2)  (1222 322)  (1222 322)  routing T_23_20.sp4_h_l_2 <X> T_23_20.lc_trk_g0_7
 (14 3)  (1212 323)  (1212 323)  routing T_23_20.sp4_v_t_1 <X> T_23_20.lc_trk_g0_4
 (16 3)  (1214 323)  (1214 323)  routing T_23_20.sp4_v_t_1 <X> T_23_20.lc_trk_g0_4
 (17 3)  (1215 323)  (1215 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1216 323)  (1216 323)  routing T_23_20.sp4_r_v_b_29 <X> T_23_20.lc_trk_g0_5
 (22 3)  (1220 323)  (1220 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1223 323)  (1223 323)  routing T_23_20.sp4_r_v_b_30 <X> T_23_20.lc_trk_g0_6
 (1 4)  (1199 324)  (1199 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1213 324)  (1213 324)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (16 4)  (1214 324)  (1214 324)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (17 4)  (1215 324)  (1215 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1216 324)  (1216 324)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (1227 324)  (1227 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 324)  (1228 324)  routing T_23_20.lc_trk_g0_5 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 324)  (1229 324)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 324)  (1230 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 324)  (1233 324)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.input_2_2
 (36 4)  (1234 324)  (1234 324)  LC_2 Logic Functioning bit
 (41 4)  (1239 324)  (1239 324)  LC_2 Logic Functioning bit
 (43 4)  (1241 324)  (1241 324)  LC_2 Logic Functioning bit
 (1 5)  (1199 325)  (1199 325)  routing T_23_20.lc_trk_g0_2 <X> T_23_20.wire_logic_cluster/lc_7/cen
 (18 5)  (1216 325)  (1216 325)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g1_1
 (21 5)  (1219 325)  (1219 325)  routing T_23_20.sp4_r_v_b_27 <X> T_23_20.lc_trk_g1_3
 (26 5)  (1224 325)  (1224 325)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 325)  (1225 325)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 325)  (1227 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 325)  (1229 325)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 325)  (1230 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1233 325)  (1233 325)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.input_2_2
 (36 5)  (1234 325)  (1234 325)  LC_2 Logic Functioning bit
 (37 5)  (1235 325)  (1235 325)  LC_2 Logic Functioning bit
 (39 5)  (1237 325)  (1237 325)  LC_2 Logic Functioning bit
 (41 5)  (1239 325)  (1239 325)  LC_2 Logic Functioning bit
 (43 5)  (1241 325)  (1241 325)  LC_2 Logic Functioning bit
 (8 6)  (1206 326)  (1206 326)  routing T_23_20.sp4_v_t_41 <X> T_23_20.sp4_h_l_41
 (9 6)  (1207 326)  (1207 326)  routing T_23_20.sp4_v_t_41 <X> T_23_20.sp4_h_l_41
 (15 6)  (1213 326)  (1213 326)  routing T_23_20.sp4_h_r_13 <X> T_23_20.lc_trk_g1_5
 (16 6)  (1214 326)  (1214 326)  routing T_23_20.sp4_h_r_13 <X> T_23_20.lc_trk_g1_5
 (17 6)  (1215 326)  (1215 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1216 326)  (1216 326)  routing T_23_20.sp4_h_r_13 <X> T_23_20.lc_trk_g1_5
 (27 6)  (1225 326)  (1225 326)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 326)  (1226 326)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 326)  (1227 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 326)  (1229 326)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 326)  (1231 326)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 326)  (1232 326)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 326)  (1234 326)  LC_3 Logic Functioning bit
 (37 6)  (1235 326)  (1235 326)  LC_3 Logic Functioning bit
 (38 6)  (1236 326)  (1236 326)  LC_3 Logic Functioning bit
 (39 6)  (1237 326)  (1237 326)  LC_3 Logic Functioning bit
 (41 6)  (1239 326)  (1239 326)  LC_3 Logic Functioning bit
 (43 6)  (1241 326)  (1241 326)  LC_3 Logic Functioning bit
 (29 7)  (1227 327)  (1227 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 327)  (1228 327)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (1235 327)  (1235 327)  LC_3 Logic Functioning bit
 (39 7)  (1237 327)  (1237 327)  LC_3 Logic Functioning bit
 (19 8)  (1217 328)  (1217 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (1220 328)  (1220 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1221 328)  (1221 328)  routing T_23_20.sp4_v_t_30 <X> T_23_20.lc_trk_g2_3
 (24 8)  (1222 328)  (1222 328)  routing T_23_20.sp4_v_t_30 <X> T_23_20.lc_trk_g2_3
 (25 8)  (1223 328)  (1223 328)  routing T_23_20.rgt_op_2 <X> T_23_20.lc_trk_g2_2
 (29 8)  (1227 328)  (1227 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 328)  (1228 328)  routing T_23_20.lc_trk_g0_5 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 328)  (1229 328)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 328)  (1234 328)  LC_4 Logic Functioning bit
 (37 8)  (1235 328)  (1235 328)  LC_4 Logic Functioning bit
 (38 8)  (1236 328)  (1236 328)  LC_4 Logic Functioning bit
 (41 8)  (1239 328)  (1239 328)  LC_4 Logic Functioning bit
 (43 8)  (1241 328)  (1241 328)  LC_4 Logic Functioning bit
 (50 8)  (1248 328)  (1248 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1220 329)  (1220 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1222 329)  (1222 329)  routing T_23_20.rgt_op_2 <X> T_23_20.lc_trk_g2_2
 (26 9)  (1224 329)  (1224 329)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 329)  (1226 329)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 329)  (1227 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 329)  (1229 329)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 329)  (1235 329)  LC_4 Logic Functioning bit
 (41 9)  (1239 329)  (1239 329)  LC_4 Logic Functioning bit
 (43 9)  (1241 329)  (1241 329)  LC_4 Logic Functioning bit
 (11 10)  (1209 330)  (1209 330)  routing T_23_20.sp4_v_b_5 <X> T_23_20.sp4_v_t_45
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1221 330)  (1221 330)  routing T_23_20.sp4_v_b_47 <X> T_23_20.lc_trk_g2_7
 (24 10)  (1222 330)  (1222 330)  routing T_23_20.sp4_v_b_47 <X> T_23_20.lc_trk_g2_7
 (25 10)  (1223 330)  (1223 330)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g2_6
 (26 10)  (1224 330)  (1224 330)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 330)  (1225 330)  routing T_23_20.lc_trk_g1_1 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 330)  (1227 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 330)  (1229 330)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 330)  (1230 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 330)  (1231 330)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 330)  (1234 330)  LC_5 Logic Functioning bit
 (39 10)  (1237 330)  (1237 330)  LC_5 Logic Functioning bit
 (43 10)  (1241 330)  (1241 330)  LC_5 Logic Functioning bit
 (50 10)  (1248 330)  (1248 330)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1210 331)  (1210 331)  routing T_23_20.sp4_v_b_5 <X> T_23_20.sp4_v_t_45
 (22 11)  (1220 331)  (1220 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 331)  (1221 331)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g2_6
 (24 11)  (1222 331)  (1222 331)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g2_6
 (26 11)  (1224 331)  (1224 331)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 331)  (1227 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 331)  (1229 331)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 331)  (1234 331)  LC_5 Logic Functioning bit
 (37 11)  (1235 331)  (1235 331)  LC_5 Logic Functioning bit
 (38 11)  (1236 331)  (1236 331)  LC_5 Logic Functioning bit
 (42 11)  (1240 331)  (1240 331)  LC_5 Logic Functioning bit
 (43 11)  (1241 331)  (1241 331)  LC_5 Logic Functioning bit
 (14 12)  (1212 332)  (1212 332)  routing T_23_20.rgt_op_0 <X> T_23_20.lc_trk_g3_0
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1221 332)  (1221 332)  routing T_23_20.sp12_v_b_19 <X> T_23_20.lc_trk_g3_3
 (27 12)  (1225 332)  (1225 332)  routing T_23_20.lc_trk_g3_0 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 332)  (1226 332)  routing T_23_20.lc_trk_g3_0 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 332)  (1227 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 332)  (1230 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 332)  (1231 332)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 332)  (1234 332)  LC_6 Logic Functioning bit
 (37 12)  (1235 332)  (1235 332)  LC_6 Logic Functioning bit
 (41 12)  (1239 332)  (1239 332)  LC_6 Logic Functioning bit
 (43 12)  (1241 332)  (1241 332)  LC_6 Logic Functioning bit
 (50 12)  (1248 332)  (1248 332)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1213 333)  (1213 333)  routing T_23_20.rgt_op_0 <X> T_23_20.lc_trk_g3_0
 (17 13)  (1215 333)  (1215 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1219 333)  (1219 333)  routing T_23_20.sp12_v_b_19 <X> T_23_20.lc_trk_g3_3
 (31 13)  (1229 333)  (1229 333)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 333)  (1234 333)  LC_6 Logic Functioning bit
 (37 13)  (1235 333)  (1235 333)  LC_6 Logic Functioning bit
 (41 13)  (1239 333)  (1239 333)  LC_6 Logic Functioning bit
 (43 13)  (1241 333)  (1241 333)  LC_6 Logic Functioning bit
 (1 14)  (1199 334)  (1199 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1213 334)  (1213 334)  routing T_23_20.sp4_h_r_45 <X> T_23_20.lc_trk_g3_5
 (16 14)  (1214 334)  (1214 334)  routing T_23_20.sp4_h_r_45 <X> T_23_20.lc_trk_g3_5
 (17 14)  (1215 334)  (1215 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 334)  (1216 334)  routing T_23_20.sp4_h_r_45 <X> T_23_20.lc_trk_g3_5
 (25 14)  (1223 334)  (1223 334)  routing T_23_20.wire_logic_cluster/lc_6/out <X> T_23_20.lc_trk_g3_6
 (1 15)  (1199 335)  (1199 335)  routing T_23_20.lc_trk_g0_4 <X> T_23_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (1216 335)  (1216 335)  routing T_23_20.sp4_h_r_45 <X> T_23_20.lc_trk_g3_5
 (22 15)  (1220 335)  (1220 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_24_20

 (26 0)  (1278 320)  (1278 320)  routing T_24_20.lc_trk_g0_4 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 320)  (1279 320)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 320)  (1281 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 320)  (1285 320)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 320)  (1286 320)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 320)  (1288 320)  LC_0 Logic Functioning bit
 (38 0)  (1290 320)  (1290 320)  LC_0 Logic Functioning bit
 (43 0)  (1295 320)  (1295 320)  LC_0 Logic Functioning bit
 (29 1)  (1281 321)  (1281 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 321)  (1282 321)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 321)  (1283 321)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 321)  (1284 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1286 321)  (1286 321)  routing T_24_20.lc_trk_g1_1 <X> T_24_20.input_2_0
 (36 1)  (1288 321)  (1288 321)  LC_0 Logic Functioning bit
 (38 1)  (1290 321)  (1290 321)  LC_0 Logic Functioning bit
 (40 1)  (1292 321)  (1292 321)  LC_0 Logic Functioning bit
 (42 1)  (1294 321)  (1294 321)  LC_0 Logic Functioning bit
 (43 1)  (1295 321)  (1295 321)  LC_0 Logic Functioning bit
 (14 3)  (1266 323)  (1266 323)  routing T_24_20.sp12_h_r_20 <X> T_24_20.lc_trk_g0_4
 (16 3)  (1268 323)  (1268 323)  routing T_24_20.sp12_h_r_20 <X> T_24_20.lc_trk_g0_4
 (17 3)  (1269 323)  (1269 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (15 4)  (1267 324)  (1267 324)  routing T_24_20.sp4_v_b_17 <X> T_24_20.lc_trk_g1_1
 (16 4)  (1268 324)  (1268 324)  routing T_24_20.sp4_v_b_17 <X> T_24_20.lc_trk_g1_1
 (17 4)  (1269 324)  (1269 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (1277 324)  (1277 324)  routing T_24_20.lft_op_2 <X> T_24_20.lc_trk_g1_2
 (32 4)  (1284 324)  (1284 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 324)  (1285 324)  routing T_24_20.lc_trk_g3_0 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 324)  (1286 324)  routing T_24_20.lc_trk_g3_0 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 324)  (1288 324)  LC_2 Logic Functioning bit
 (37 4)  (1289 324)  (1289 324)  LC_2 Logic Functioning bit
 (38 4)  (1290 324)  (1290 324)  LC_2 Logic Functioning bit
 (39 4)  (1291 324)  (1291 324)  LC_2 Logic Functioning bit
 (41 4)  (1293 324)  (1293 324)  LC_2 Logic Functioning bit
 (43 4)  (1295 324)  (1295 324)  LC_2 Logic Functioning bit
 (22 5)  (1274 325)  (1274 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1276 325)  (1276 325)  routing T_24_20.lft_op_2 <X> T_24_20.lc_trk_g1_2
 (26 5)  (1278 325)  (1278 325)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 325)  (1280 325)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 325)  (1281 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 325)  (1288 325)  LC_2 Logic Functioning bit
 (37 5)  (1289 325)  (1289 325)  LC_2 Logic Functioning bit
 (38 5)  (1290 325)  (1290 325)  LC_2 Logic Functioning bit
 (39 5)  (1291 325)  (1291 325)  LC_2 Logic Functioning bit
 (40 5)  (1292 325)  (1292 325)  LC_2 Logic Functioning bit
 (42 5)  (1294 325)  (1294 325)  LC_2 Logic Functioning bit
 (10 6)  (1262 326)  (1262 326)  routing T_24_20.sp4_v_b_11 <X> T_24_20.sp4_h_l_41
 (19 9)  (1271 329)  (1271 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1274 329)  (1274 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1276 329)  (1276 329)  routing T_24_20.tnr_op_2 <X> T_24_20.lc_trk_g2_2
 (6 12)  (1258 332)  (1258 332)  routing T_24_20.sp4_v_t_43 <X> T_24_20.sp4_v_b_9
 (5 13)  (1257 333)  (1257 333)  routing T_24_20.sp4_v_t_43 <X> T_24_20.sp4_v_b_9
 (17 13)  (1269 333)  (1269 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1274 333)  (1274 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 333)  (1275 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (24 13)  (1276 333)  (1276 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (25 13)  (1277 333)  (1277 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2


RAM_Tile_25_20

 (0 0)  (1306 320)  (1306 320)  Negative Clock bit

 (4 0)  (1310 320)  (1310 320)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_v_b_0
 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 322)  (1322 322)  routing T_25_20.sp4_v_b_13 <X> T_25_20.lc_trk_g0_5
 (17 2)  (1323 322)  (1323 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 322)  (1324 322)  routing T_25_20.sp4_v_b_13 <X> T_25_20.lc_trk_g0_5
 (18 3)  (1324 323)  (1324 323)  routing T_25_20.sp4_v_b_13 <X> T_25_20.lc_trk_g0_5
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (11 4)  (1317 324)  (1317 324)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_v_b_5
 (13 4)  (1319 324)  (1319 324)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_v_b_5
 (29 4)  (1335 324)  (1335 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (1336 324)  (1336 324)  routing T_25_20.lc_trk_g0_5 <X> T_25_20.wire_bram/ram/WDATA_5
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (40 5)  (1346 325)  (1346 325)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (15 11)  (1321 331)  (1321 331)  routing T_25_20.sp4_v_t_33 <X> T_25_20.lc_trk_g2_4
 (16 11)  (1322 331)  (1322 331)  routing T_25_20.sp4_v_t_33 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (4 12)  (1310 332)  (1310 332)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_v_b_9
 (6 12)  (1312 332)  (1312 332)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_v_b_9
 (27 12)  (1333 332)  (1333 332)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.wire_bram/ram/WDATA_1
 (28 12)  (1334 332)  (1334 332)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.wire_bram/ram/WDATA_1
 (29 12)  (1335 332)  (1335 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_1
 (36 12)  (1342 332)  (1342 332)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_1 sp4_h_r_44
 (22 13)  (1328 333)  (1328 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1329 333)  (1329 333)  routing T_25_20.sp12_v_t_9 <X> T_25_20.lc_trk_g3_2
 (30 13)  (1336 333)  (1336 333)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.wire_bram/ram/WDATA_1
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (11 14)  (1317 334)  (1317 334)  routing T_25_20.sp4_h_l_43 <X> T_25_20.sp4_v_t_46
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE


IO_Tile_33_20

 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_3_19

 (3 14)  (129 318)  (129 318)  routing T_3_19.sp12_h_r_1 <X> T_3_19.sp12_v_t_22
 (3 15)  (129 319)  (129 319)  routing T_3_19.sp12_h_r_1 <X> T_3_19.sp12_v_t_22


LogicTile_7_19

 (3 0)  (345 304)  (345 304)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_b_0
 (3 1)  (345 305)  (345 305)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_b_0
 (3 8)  (345 312)  (345 312)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_b_1
 (3 9)  (345 313)  (345 313)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_b_1
 (8 13)  (350 317)  (350 317)  routing T_7_19.sp4_h_r_10 <X> T_7_19.sp4_v_b_10


RAM_Tile_8_19

 (4 0)  (400 304)  (400 304)  routing T_8_19.sp4_v_t_37 <X> T_8_19.sp4_v_b_0
 (12 5)  (408 309)  (408 309)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_b_5
 (3 8)  (399 312)  (399 312)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1
 (3 9)  (399 313)  (399 313)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1


LogicTile_9_19

 (3 0)  (441 304)  (441 304)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_b_0
 (14 0)  (452 304)  (452 304)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g0_0
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_0
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (3 1)  (441 305)  (441 305)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_b_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 305)  (461 305)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g0_2
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (473 305)  (473 305)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_0
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (51 1)  (489 305)  (489 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 306)  (453 306)  routing T_9_19.sp4_h_r_13 <X> T_9_19.lc_trk_g0_5
 (16 2)  (454 306)  (454 306)  routing T_9_19.sp4_h_r_13 <X> T_9_19.lc_trk_g0_5
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 306)  (456 306)  routing T_9_19.sp4_h_r_13 <X> T_9_19.lc_trk_g0_5
 (25 2)  (463 306)  (463 306)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 307)  (461 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp12_h_r_8 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (9 8)  (447 312)  (447 312)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_h_r_7
 (14 8)  (452 312)  (452 312)  routing T_9_19.rgt_op_0 <X> T_9_19.lc_trk_g2_0
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (10 9)  (448 313)  (448 313)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_v_b_7
 (15 9)  (453 313)  (453 313)  routing T_9_19.rgt_op_0 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 313)  (471 313)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.input_2_4
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (39 9)  (477 313)  (477 313)  LC_4 Logic Functioning bit
 (46 9)  (484 313)  (484 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 11)  (446 315)  (446 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (10 11)  (448 315)  (448 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (6 12)  (444 316)  (444 316)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_v_b_9
 (14 13)  (452 317)  (452 317)  routing T_9_19.sp4_r_v_b_40 <X> T_9_19.lc_trk_g3_0
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (452 318)  (452 318)  routing T_9_19.sp4_h_r_36 <X> T_9_19.lc_trk_g3_4
 (15 15)  (453 319)  (453 319)  routing T_9_19.sp4_h_r_36 <X> T_9_19.lc_trk_g3_4
 (16 15)  (454 319)  (454 319)  routing T_9_19.sp4_h_r_36 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_10_19

 (14 0)  (506 304)  (506 304)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g0_0
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g0_3
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (42 1)  (534 305)  (534 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (500 306)  (500 306)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_h_l_36
 (9 2)  (501 306)  (501 306)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_h_l_36
 (2 3)  (494 307)  (494 307)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (9 4)  (501 308)  (501 308)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_h_r_4
 (10 4)  (502 308)  (502 308)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_h_r_4
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 308)  (515 308)  routing T_10_19.sp12_h_r_11 <X> T_10_19.lc_trk_g1_3
 (26 6)  (518 310)  (518 310)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.input_2_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (14 7)  (506 311)  (506 311)  routing T_10_19.top_op_4 <X> T_10_19.lc_trk_g1_4
 (15 7)  (507 311)  (507 311)  routing T_10_19.top_op_4 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.input_2_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (48 7)  (540 311)  (540 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (495 312)  (495 312)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_v_b_1
 (3 9)  (495 313)  (495 313)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_v_b_1
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp12_v_b_8 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.wire_logic_cluster/lc_5/out <X> T_10_19.lc_trk_g2_5
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 314)  (519 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 314)  (520 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 315)  (515 315)  routing T_10_19.sp4_v_b_46 <X> T_10_19.lc_trk_g2_6
 (24 11)  (516 315)  (516 315)  routing T_10_19.sp4_v_b_46 <X> T_10_19.lc_trk_g2_6
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (527 315)  (527 315)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.input_2_5
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (5 13)  (497 317)  (497 317)  routing T_10_19.sp4_h_r_9 <X> T_10_19.sp4_v_b_9
 (8 13)  (500 317)  (500 317)  routing T_10_19.sp4_h_r_10 <X> T_10_19.sp4_v_b_10
 (14 14)  (506 318)  (506 318)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 318)  (510 318)  routing T_10_19.wire_logic_cluster/lc_5/out <X> T_10_19.lc_trk_g3_5
 (25 14)  (517 318)  (517 318)  routing T_10_19.bnl_op_6 <X> T_10_19.lc_trk_g3_6
 (14 15)  (506 319)  (506 319)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (16 15)  (508 319)  (508 319)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 319)  (517 319)  routing T_10_19.bnl_op_6 <X> T_10_19.lc_trk_g3_6


LogicTile_11_19

 (5 0)  (551 304)  (551 304)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_h_r_0
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g0_1
 (6 1)  (552 305)  (552 305)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_h_r_0
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 306)  (567 306)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g0_7
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (571 306)  (571 306)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g0_6
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 307)  (569 307)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g0_6
 (24 3)  (570 307)  (570 307)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g0_6
 (25 3)  (571 307)  (571 307)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g0_6
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (6 4)  (552 308)  (552 308)  routing T_11_19.sp4_v_t_37 <X> T_11_19.sp4_v_b_3
 (15 4)  (561 308)  (561 308)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (16 4)  (562 308)  (562 308)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (564 308)  (564 308)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (5 5)  (551 309)  (551 309)  routing T_11_19.sp4_v_t_37 <X> T_11_19.sp4_v_b_3
 (13 5)  (559 309)  (559 309)  routing T_11_19.sp4_v_t_37 <X> T_11_19.sp4_h_r_5
 (14 5)  (560 309)  (560 309)  routing T_11_19.sp4_r_v_b_24 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (564 309)  (564 309)  routing T_11_19.sp4_h_l_4 <X> T_11_19.lc_trk_g1_1
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 309)  (569 309)  routing T_11_19.sp4_v_b_18 <X> T_11_19.lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.sp4_v_b_18 <X> T_11_19.lc_trk_g1_2
 (14 6)  (560 310)  (560 310)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g1_4
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g1_5
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (46 6)  (592 310)  (592 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (579 311)  (579 311)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.input_2_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (48 7)  (594 311)  (594 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 312)  (581 312)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.input_2_4
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (48 8)  (594 312)  (594 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 313)  (579 313)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.input_2_4
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (52 9)  (598 313)  (598 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (550 314)  (550 314)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_v_t_43
 (6 10)  (552 314)  (552 314)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_v_t_43
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (46 10)  (592 314)  (592 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 315)  (580 315)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.input_2_5
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (46 11)  (592 315)  (592 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_v_t_30 <X> T_11_19.lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.sp4_v_t_30 <X> T_11_19.lc_trk_g3_3
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_r_v_b_42 <X> T_11_19.lc_trk_g3_2
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (46 13)  (592 317)  (592 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (554 318)  (554 318)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_h_l_47
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 318)  (581 318)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_7
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (564 319)  (564 319)  routing T_11_19.sp4_r_v_b_45 <X> T_11_19.lc_trk_g3_5
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_7
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit
 (48 15)  (594 319)  (594 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g0_0
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.input_2_0
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (14 1)  (614 305)  (614 305)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (618 305)  (618 305)  routing T_12_19.sp4_r_v_b_34 <X> T_12_19.lc_trk_g0_1
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 305)  (623 305)  routing T_12_19.sp4_h_r_2 <X> T_12_19.lc_trk_g0_2
 (24 1)  (624 305)  (624 305)  routing T_12_19.sp4_h_r_2 <X> T_12_19.lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.sp4_h_r_2 <X> T_12_19.lc_trk_g0_2
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 306)  (605 306)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_h_l_37
 (21 2)  (621 306)  (621 306)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 306)  (635 306)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_1
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (6 3)  (606 307)  (606 307)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_h_l_37
 (15 3)  (615 307)  (615 307)  routing T_12_19.sp4_v_t_9 <X> T_12_19.lc_trk_g0_4
 (16 3)  (616 307)  (616 307)  routing T_12_19.sp4_v_t_9 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 307)  (634 307)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_1
 (35 3)  (635 307)  (635 307)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (48 3)  (648 307)  (648 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g1_7
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (11 7)  (611 311)  (611 311)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_h_l_40
 (13 7)  (613 311)  (613 311)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_h_l_40
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp12_h_r_14 <X> T_12_19.lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (3 8)  (603 312)  (603 312)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_b_1
 (5 8)  (605 312)  (605 312)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_h_r_6
 (11 8)  (611 312)  (611 312)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_v_b_8
 (12 8)  (612 312)  (612 312)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_r_8
 (13 8)  (613 312)  (613 312)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_v_b_8
 (21 8)  (621 312)  (621 312)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (623 312)  (623 312)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g2_3
 (25 8)  (625 312)  (625 312)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (3 9)  (603 313)  (603 313)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_b_1
 (11 9)  (611 313)  (611 313)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_r_8
 (15 9)  (615 313)  (615 313)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (621 313)  (621 313)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g2_3
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (25 9)  (625 313)  (625 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.input_2_4
 (35 9)  (635 313)  (635 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (46 10)  (646 314)  (646 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (648 314)  (648 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (621 315)  (621 315)  routing T_12_19.sp4_r_v_b_39 <X> T_12_19.lc_trk_g2_7
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 315)  (625 315)  routing T_12_19.sp4_r_v_b_38 <X> T_12_19.lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.input_2_5
 (35 11)  (635 315)  (635 315)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.input_2_5
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_v_t_30 <X> T_12_19.lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp4_v_t_30 <X> T_12_19.lc_trk_g3_3
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (47 12)  (647 316)  (647 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_v_b_42 <X> T_12_19.lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.sp4_v_b_42 <X> T_12_19.lc_trk_g3_2
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 317)  (633 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.input_2_6
 (34 13)  (634 317)  (634 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.input_2_6
 (35 13)  (635 317)  (635 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.input_2_6
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_7
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp4_r_v_b_44 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 319)  (623 319)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g3_6
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_7
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit
 (46 15)  (646 319)  (646 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g0_2
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.input_2_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (46 0)  (700 304)  (700 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (706 304)  (706 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 306)  (658 306)  routing T_13_19.sp4_h_r_6 <X> T_13_19.sp4_v_t_37
 (6 2)  (660 306)  (660 306)  routing T_13_19.sp4_h_r_6 <X> T_13_19.sp4_v_t_37
 (14 2)  (668 306)  (668 306)  routing T_13_19.lft_op_4 <X> T_13_19.lc_trk_g0_4
 (15 2)  (669 306)  (669 306)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g0_5
 (16 2)  (670 306)  (670 306)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g0_5
 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (52 2)  (706 306)  (706 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (659 307)  (659 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.sp4_v_t_37
 (15 3)  (669 307)  (669 307)  routing T_13_19.lft_op_4 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (672 307)  (672 307)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g0_5
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (14 4)  (668 308)  (668 308)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g1_0
 (15 4)  (669 308)  (669 308)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g1_2
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (47 4)  (701 308)  (701 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (668 309)  (668 309)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g1_0
 (15 5)  (669 309)  (669 309)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g1_2
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 309)  (689 309)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (51 5)  (705 309)  (705 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (662 310)  (662 310)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_h_l_41
 (10 6)  (664 310)  (664 310)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_h_l_41
 (15 6)  (669 310)  (669 310)  routing T_13_19.sp4_v_b_21 <X> T_13_19.lc_trk_g1_5
 (16 6)  (670 310)  (670 310)  routing T_13_19.sp4_v_b_21 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (679 310)  (679 310)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g1_6
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (6 7)  (660 311)  (660 311)  routing T_13_19.sp4_h_r_3 <X> T_13_19.sp4_h_l_38
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g1_6
 (25 7)  (679 311)  (679 311)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.input_2_3
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (51 7)  (705 311)  (705 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (669 312)  (669 312)  routing T_13_19.tnr_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (679 312)  (679 312)  routing T_13_19.sp12_v_t_1 <X> T_13_19.lc_trk_g2_2
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp12_v_t_1 <X> T_13_19.lc_trk_g2_2
 (25 9)  (679 313)  (679 313)  routing T_13_19.sp12_v_t_1 <X> T_13_19.lc_trk_g2_2
 (14 10)  (668 314)  (668 314)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (21 10)  (675 314)  (675 314)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.sp4_h_r_38 <X> T_13_19.lc_trk_g2_6
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (53 10)  (707 314)  (707 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (15 11)  (669 315)  (669 315)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (16 11)  (670 315)  (670 315)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 315)  (677 315)  routing T_13_19.sp4_h_r_38 <X> T_13_19.lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.sp4_h_r_38 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_5
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (46 11)  (700 315)  (700 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (705 315)  (705 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (25 12)  (679 316)  (679 316)  routing T_13_19.sp4_v_t_23 <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (47 12)  (701 316)  (701 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (13 13)  (667 317)  (667 317)  routing T_13_19.sp4_v_t_43 <X> T_13_19.sp4_h_r_11
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 317)  (677 317)  routing T_13_19.sp4_v_t_23 <X> T_13_19.lc_trk_g3_2
 (25 13)  (679 317)  (679 317)  routing T_13_19.sp4_v_t_23 <X> T_13_19.lc_trk_g3_2
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_6
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (13 14)  (667 318)  (667 318)  routing T_13_19.sp4_v_b_11 <X> T_13_19.sp4_v_t_46
 (15 14)  (669 318)  (669 318)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_7
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (15 15)  (669 319)  (669 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 319)  (687 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_7
 (35 15)  (689 319)  (689 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_7
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit
 (52 15)  (706 319)  (706 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_19

 (12 0)  (720 304)  (720 304)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_2
 (14 0)  (722 304)  (722 304)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g0_0
 (15 0)  (723 304)  (723 304)  routing T_14_19.sp4_h_r_1 <X> T_14_19.lc_trk_g0_1
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_h_r_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (729 304)  (729 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (51 0)  (759 304)  (759 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (760 304)  (760 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (719 305)  (719 305)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_2
 (13 1)  (721 305)  (721 305)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_2
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (726 305)  (726 305)  routing T_14_19.sp4_h_r_1 <X> T_14_19.lc_trk_g0_1
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 306)  (712 306)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_37
 (6 2)  (714 306)  (714 306)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_37
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 306)  (743 306)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.input_2_1
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (5 3)  (713 307)  (713 307)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_37
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp4_h_r_6 <X> T_14_19.lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.sp4_h_r_6 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.sp4_h_r_6 <X> T_14_19.lc_trk_g0_6
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.input_2_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (48 3)  (756 307)  (756 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (711 308)  (711 308)  routing T_14_19.sp12_v_b_0 <X> T_14_19.sp12_h_r_0
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_r_4
 (11 4)  (719 308)  (719 308)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_b_5
 (12 4)  (720 308)  (720 308)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_h_r_5
 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_b_5
 (14 4)  (722 308)  (722 308)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g1_0
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 308)  (731 308)  routing T_14_19.sp12_h_l_16 <X> T_14_19.lc_trk_g1_3
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_2
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (47 4)  (755 308)  (755 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (711 309)  (711 309)  routing T_14_19.sp12_v_b_0 <X> T_14_19.sp12_h_r_0
 (12 5)  (720 309)  (720 309)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_b_5
 (13 5)  (721 309)  (721 309)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_h_r_5
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 309)  (729 309)  routing T_14_19.sp12_h_l_16 <X> T_14_19.lc_trk_g1_3
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (53 5)  (761 309)  (761 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (713 310)  (713 310)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_l_38
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g1_6
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (52 6)  (760 310)  (760 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (714 311)  (714 311)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_l_38
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 311)  (742 311)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (6 8)  (714 312)  (714 312)  routing T_14_19.sp4_h_r_1 <X> T_14_19.sp4_v_b_6
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g2_1
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (731 312)  (731 312)  routing T_14_19.sp12_v_b_19 <X> T_14_19.lc_trk_g2_3
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (46 8)  (754 312)  (754 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (721 313)  (721 313)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_r_8
 (21 9)  (729 313)  (729 313)  routing T_14_19.sp12_v_b_19 <X> T_14_19.lc_trk_g2_3
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_v_b_42 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_v_b_42 <X> T_14_19.lc_trk_g2_2
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (5 10)  (713 314)  (713 314)  routing T_14_19.sp4_h_r_3 <X> T_14_19.sp4_h_l_43
 (8 10)  (716 314)  (716 314)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_42
 (9 10)  (717 314)  (717 314)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_42
 (15 10)  (723 314)  (723 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (46 10)  (754 314)  (754 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (755 314)  (755 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (712 315)  (712 315)  routing T_14_19.sp4_h_r_3 <X> T_14_19.sp4_h_l_43
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (14 12)  (722 316)  (722 316)  routing T_14_19.sp4_h_r_40 <X> T_14_19.lc_trk_g3_0
 (15 12)  (723 316)  (723 316)  routing T_14_19.sp4_v_t_28 <X> T_14_19.lc_trk_g3_1
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp4_v_t_28 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 316)  (729 316)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 316)  (743 316)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_6
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (48 12)  (756 316)  (756 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (716 317)  (716 317)  routing T_14_19.sp4_h_l_41 <X> T_14_19.sp4_v_b_10
 (9 13)  (717 317)  (717 317)  routing T_14_19.sp4_h_l_41 <X> T_14_19.sp4_v_b_10
 (10 13)  (718 317)  (718 317)  routing T_14_19.sp4_h_l_41 <X> T_14_19.sp4_v_b_10
 (14 13)  (722 317)  (722 317)  routing T_14_19.sp4_h_r_40 <X> T_14_19.lc_trk_g3_0
 (15 13)  (723 317)  (723 317)  routing T_14_19.sp4_h_r_40 <X> T_14_19.lc_trk_g3_0
 (16 13)  (724 317)  (724 317)  routing T_14_19.sp4_h_r_40 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 317)  (742 317)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_6
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (10 14)  (718 318)  (718 318)  routing T_14_19.sp4_v_b_5 <X> T_14_19.sp4_h_l_47
 (14 14)  (722 318)  (722 318)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g3_4
 (21 14)  (729 318)  (729 318)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g3_7
 (25 14)  (733 318)  (733 318)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g3_6
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (47 14)  (755 318)  (755 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 319)  (731 319)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g3_6
 (24 15)  (732 319)  (732 319)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g3_6
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (14 0)  (776 304)  (776 304)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g0_0
 (25 0)  (787 304)  (787 304)  routing T_15_19.sp12_h_r_2 <X> T_15_19.lc_trk_g0_2
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (44 0)  (806 304)  (806 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (6 1)  (768 305)  (768 305)  routing T_15_19.sp4_h_l_37 <X> T_15_19.sp4_h_r_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.sp12_h_r_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.sp12_h_r_2 <X> T_15_19.lc_trk_g0_2
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (47 1)  (809 305)  (809 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 306)  (773 306)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_t_39
 (13 2)  (775 306)  (775 306)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_t_39
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (44 2)  (806 306)  (806 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (47 2)  (809 306)  (809 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (774 307)  (774 307)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_t_39
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g0_4
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (0 4)  (762 308)  (762 308)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 4)  (763 308)  (763 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 308)  (783 308)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 308)  (787 308)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g1_2
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (44 4)  (806 308)  (806 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (47 4)  (809 308)  (809 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (814 308)  (814 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (762 309)  (762 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 5)  (763 309)  (763 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (11 5)  (773 309)  (773 309)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_h_r_5
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (25 6)  (787 310)  (787 310)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g1_6
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (44 6)  (806 310)  (806 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (47 6)  (809 310)  (809 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (813 310)  (813 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_h_l_38 <X> T_15_19.sp4_h_r_6
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 312)  (785 312)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g2_3
 (24 8)  (786 312)  (786 312)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g2_3
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (42 8)  (804 312)  (804 312)  LC_4 Logic Functioning bit
 (44 8)  (806 312)  (806 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (47 8)  (809 312)  (809 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (813 312)  (813 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (766 313)  (766 313)  routing T_15_19.sp4_h_l_38 <X> T_15_19.sp4_h_r_6
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (44 10)  (806 314)  (806 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (47 10)  (809 314)  (809 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (813 314)  (813 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (773 315)  (773 315)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_h_l_45
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g3_1
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (44 12)  (806 316)  (806 316)  LC_6 Logic Functioning bit
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (47 12)  (809 316)  (809 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (767 317)  (767 317)  routing T_15_19.sp4_h_r_9 <X> T_15_19.sp4_v_b_9
 (8 13)  (770 317)  (770 317)  routing T_15_19.sp4_h_r_10 <X> T_15_19.sp4_v_b_10
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (47 13)  (809 317)  (809 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 318)  (776 318)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g3_4
 (21 14)  (783 318)  (783 318)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (41 14)  (803 318)  (803 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (44 14)  (806 318)  (806 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (52 14)  (814 318)  (814 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_h_l_5 <X> T_16_19.lc_trk_g0_0
 (21 0)  (837 304)  (837 304)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (47 0)  (863 304)  (863 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (830 305)  (830 305)  routing T_16_19.sp4_h_l_5 <X> T_16_19.lc_trk_g0_0
 (15 1)  (831 305)  (831 305)  routing T_16_19.sp4_h_l_5 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_h_l_5 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (837 305)  (837 305)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g0_3
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_h_r_2 <X> T_16_19.lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.sp4_h_r_2 <X> T_16_19.lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp4_h_r_2 <X> T_16_19.lc_trk_g0_2
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (51 1)  (867 305)  (867 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g0_5
 (21 2)  (837 306)  (837 306)  routing T_16_19.sp4_v_b_15 <X> T_16_19.lc_trk_g0_7
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 306)  (839 306)  routing T_16_19.sp4_v_b_15 <X> T_16_19.lc_trk_g0_7
 (26 2)  (842 306)  (842 306)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (5 3)  (821 307)  (821 307)  routing T_16_19.sp4_h_l_37 <X> T_16_19.sp4_v_t_37
 (21 3)  (837 307)  (837 307)  routing T_16_19.sp4_v_b_15 <X> T_16_19.lc_trk_g0_7
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.top_op_6 <X> T_16_19.lc_trk_g0_6
 (25 3)  (841 307)  (841 307)  routing T_16_19.top_op_6 <X> T_16_19.lc_trk_g0_6
 (26 3)  (842 307)  (842 307)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 307)  (851 307)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.input_2_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (53 3)  (869 307)  (869 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (827 308)  (827 308)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (13 4)  (829 308)  (829 308)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (12 5)  (828 309)  (828 309)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (48 5)  (864 309)  (864 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (830 310)  (830 310)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g1_4
 (14 7)  (830 311)  (830 311)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g1_4
 (16 7)  (832 311)  (832 311)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (12 8)  (828 312)  (828 312)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_h_r_8
 (13 8)  (829 312)  (829 312)  routing T_16_19.sp4_h_l_45 <X> T_16_19.sp4_v_b_8
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (51 8)  (867 312)  (867 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (828 313)  (828 313)  routing T_16_19.sp4_h_l_45 <X> T_16_19.sp4_v_b_8
 (13 9)  (829 313)  (829 313)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_h_r_8
 (18 9)  (834 313)  (834 313)  routing T_16_19.sp4_r_v_b_33 <X> T_16_19.lc_trk_g2_1
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (15 10)  (831 314)  (831 314)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g2_5
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_5
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (51 10)  (867 314)  (867 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g2_5
 (19 11)  (835 315)  (835 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (10 12)  (826 316)  (826 316)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_r_10
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g3_1
 (21 12)  (837 316)  (837 316)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g3_3
 (24 12)  (840 316)  (840 316)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g3_3
 (25 12)  (841 316)  (841 316)  routing T_16_19.wire_logic_cluster/lc_2/out <X> T_16_19.lc_trk_g3_2
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_6
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (10 13)  (826 317)  (826 317)  routing T_16_19.sp4_h_r_5 <X> T_16_19.sp4_v_b_10
 (13 13)  (829 317)  (829 317)  routing T_16_19.sp4_v_t_43 <X> T_16_19.sp4_h_r_11
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (46 13)  (862 317)  (862 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7
 (8 15)  (824 319)  (824 319)  routing T_16_19.sp4_h_r_4 <X> T_16_19.sp4_v_t_47
 (9 15)  (825 319)  (825 319)  routing T_16_19.sp4_h_r_4 <X> T_16_19.sp4_v_t_47
 (10 15)  (826 319)  (826 319)  routing T_16_19.sp4_h_r_4 <X> T_16_19.sp4_v_t_47
 (11 15)  (827 319)  (827 319)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_h_l_46
 (13 15)  (829 319)  (829 319)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_h_l_46
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g3_4
 (15 15)  (831 319)  (831 319)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g3_4
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (4 0)  (878 304)  (878 304)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_v_b_0
 (15 0)  (889 304)  (889 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (16 0)  (890 304)  (890 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (21 0)  (895 304)  (895 304)  routing T_17_19.bnr_op_3 <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (899 304)  (899 304)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (45 0)  (919 304)  (919 304)  LC_0 Logic Functioning bit
 (46 0)  (920 304)  (920 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (878 305)  (878 305)  routing T_17_19.sp4_v_t_42 <X> T_17_19.sp4_h_r_0
 (21 1)  (895 305)  (895 305)  routing T_17_19.bnr_op_3 <X> T_17_19.lc_trk_g0_3
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (48 1)  (922 305)  (922 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (895 306)  (895 306)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g0_7
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 306)  (897 306)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g0_7
 (24 2)  (898 306)  (898 306)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g0_7
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (47 2)  (921 306)  (921 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (926 306)  (926 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (877 307)  (877 307)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_h_l_23
 (21 3)  (895 307)  (895 307)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g0_7
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 307)  (899 307)  routing T_17_19.sp4_r_v_b_30 <X> T_17_19.lc_trk_g0_6
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (46 3)  (920 307)  (920 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (921 307)  (921 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (922 307)  (922 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (925 307)  (925 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (888 308)  (888 308)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g1_1
 (21 4)  (895 308)  (895 308)  routing T_17_19.bnr_op_3 <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 308)  (909 308)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_2
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (895 309)  (895 309)  routing T_17_19.bnr_op_3 <X> T_17_19.lc_trk_g1_3
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (909 309)  (909 309)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_2
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (47 5)  (921 309)  (921 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (878 310)  (878 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_38
 (6 6)  (880 310)  (880 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_38
 (11 6)  (885 310)  (885 310)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (14 6)  (888 310)  (888 310)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g1_5
 (21 6)  (895 310)  (895 310)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (6 7)  (880 311)  (880 311)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_38
 (12 7)  (886 311)  (886 311)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (53 7)  (927 311)  (927 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (886 312)  (886 312)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_v_b_33 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.sp4_v_b_33 <X> T_17_19.lc_trk_g2_1
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 312)  (897 312)  routing T_17_19.sp4_h_r_27 <X> T_17_19.lc_trk_g2_3
 (24 8)  (898 312)  (898 312)  routing T_17_19.sp4_h_r_27 <X> T_17_19.lc_trk_g2_3
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (47 8)  (921 312)  (921 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (885 313)  (885 313)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (13 9)  (887 313)  (887 313)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (15 9)  (889 313)  (889 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 313)  (892 313)  routing T_17_19.sp4_v_b_33 <X> T_17_19.lc_trk_g2_1
 (21 9)  (895 313)  (895 313)  routing T_17_19.sp4_h_r_27 <X> T_17_19.lc_trk_g2_3
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 313)  (901 313)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (41 9)  (915 313)  (915 313)  LC_4 Logic Functioning bit
 (43 9)  (917 313)  (917 313)  LC_4 Logic Functioning bit
 (3 10)  (877 314)  (877 314)  routing T_17_19.sp12_h_r_1 <X> T_17_19.sp12_h_l_22
 (5 10)  (879 314)  (879 314)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_h_l_43
 (14 10)  (888 314)  (888 314)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (895 314)  (895 314)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (53 10)  (927 314)  (927 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (3 11)  (877 315)  (877 315)  routing T_17_19.sp12_h_r_1 <X> T_17_19.sp12_h_l_22
 (12 11)  (886 315)  (886 315)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_v_t_45
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (892 315)  (892 315)  routing T_17_19.sp4_r_v_b_37 <X> T_17_19.lc_trk_g2_5
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (14 12)  (888 316)  (888 316)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g3_0
 (15 12)  (889 316)  (889 316)  routing T_17_19.tnr_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (899 316)  (899 316)  routing T_17_19.wire_logic_cluster/lc_2/out <X> T_17_19.lc_trk_g3_2
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (895 317)  (895 317)  routing T_17_19.sp4_r_v_b_43 <X> T_17_19.lc_trk_g3_3
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (46 13)  (920 317)  (920 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (13 14)  (887 318)  (887 318)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_v_t_46
 (15 14)  (889 318)  (889 318)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g3_5
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (899 318)  (899 318)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g3_6
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (12 15)  (886 319)  (886 319)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_v_t_46
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (46 15)  (920 319)  (920 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_19

 (12 0)  (940 304)  (940 304)  routing T_18_19.sp4_v_b_8 <X> T_18_19.sp4_h_r_2
 (16 0)  (944 304)  (944 304)  routing T_18_19.sp4_v_b_1 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (946 304)  (946 304)  routing T_18_19.sp4_v_b_1 <X> T_18_19.lc_trk_g0_1
 (25 0)  (953 304)  (953 304)  routing T_18_19.sp4_h_l_7 <X> T_18_19.lc_trk_g0_2
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (39 0)  (967 304)  (967 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (45 0)  (973 304)  (973 304)  LC_0 Logic Functioning bit
 (52 0)  (980 304)  (980 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (933 305)  (933 305)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_v_b_0
 (11 1)  (939 305)  (939 305)  routing T_18_19.sp4_v_b_8 <X> T_18_19.sp4_h_r_2
 (13 1)  (941 305)  (941 305)  routing T_18_19.sp4_v_b_8 <X> T_18_19.sp4_h_r_2
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 305)  (951 305)  routing T_18_19.sp4_h_l_7 <X> T_18_19.lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.sp4_h_l_7 <X> T_18_19.lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.sp4_h_l_7 <X> T_18_19.lc_trk_g0_2
 (26 1)  (954 305)  (954 305)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 305)  (962 305)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_0
 (35 1)  (963 305)  (963 305)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_0
 (38 1)  (966 305)  (966 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (944 306)  (944 306)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 306)  (946 306)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g0_5
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.bot_op_7 <X> T_18_19.lc_trk_g0_7
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 306)  (961 306)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (46 2)  (974 306)  (974 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (9 3)  (937 307)  (937 307)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_v_t_36
 (14 3)  (942 307)  (942 307)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g0_4
 (15 3)  (943 307)  (943 307)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (946 307)  (946 307)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g0_5
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 307)  (961 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (933 308)  (933 308)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_3
 (10 4)  (938 308)  (938 308)  routing T_18_19.sp4_v_t_46 <X> T_18_19.sp4_h_r_4
 (12 4)  (940 308)  (940 308)  routing T_18_19.sp4_h_l_39 <X> T_18_19.sp4_h_r_5
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (6 5)  (934 309)  (934 309)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_3
 (13 5)  (941 309)  (941 309)  routing T_18_19.sp4_h_l_39 <X> T_18_19.sp4_h_r_5
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (5 6)  (933 310)  (933 310)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_l_38
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (50 6)  (978 310)  (978 310)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (981 310)  (981 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (953 312)  (953 312)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g2_2
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (963 312)  (963 312)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.input_2_4
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (40 8)  (968 312)  (968 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (52 8)  (980 312)  (980 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (941 313)  (941 313)  routing T_18_19.sp4_v_t_38 <X> T_18_19.sp4_h_r_8
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g2_2
 (26 9)  (954 313)  (954 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (39 9)  (967 313)  (967 313)  LC_4 Logic Functioning bit
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (4 10)  (932 314)  (932 314)  routing T_18_19.sp4_h_r_6 <X> T_18_19.sp4_v_t_43
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (40 10)  (968 314)  (968 314)  LC_5 Logic Functioning bit
 (46 10)  (974 314)  (974 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (976 314)  (976 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (978 314)  (978 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (979 314)  (979 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (933 315)  (933 315)  routing T_18_19.sp4_h_r_6 <X> T_18_19.sp4_v_t_43
 (6 11)  (934 315)  (934 315)  routing T_18_19.sp4_h_r_6 <X> T_18_19.sp4_h_l_43
 (14 11)  (942 315)  (942 315)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g2_4
 (15 11)  (943 315)  (943 315)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g2_4
 (16 11)  (944 315)  (944 315)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (954 315)  (954 315)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 315)  (958 315)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (38 11)  (966 315)  (966 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (5 12)  (933 316)  (933 316)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (8 12)  (936 316)  (936 316)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_r_10
 (9 12)  (937 316)  (937 316)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_r_10
 (21 12)  (949 316)  (949 316)  routing T_18_19.bnl_op_3 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (4 13)  (932 317)  (932 317)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (6 13)  (934 317)  (934 317)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (8 13)  (936 317)  (936 317)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_v_b_10
 (10 13)  (938 317)  (938 317)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_v_b_10
 (21 13)  (949 317)  (949 317)  routing T_18_19.bnl_op_3 <X> T_18_19.lc_trk_g3_3
 (12 14)  (940 318)  (940 318)  routing T_18_19.sp4_v_b_11 <X> T_18_19.sp4_h_l_46
 (21 14)  (949 318)  (949 318)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 318)  (956 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 318)  (958 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (37 14)  (965 318)  (965 318)  LC_7 Logic Functioning bit
 (38 14)  (966 318)  (966 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (27 15)  (955 319)  (955 319)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 319)  (964 319)  LC_7 Logic Functioning bit
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (38 15)  (966 319)  (966 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (40 15)  (968 319)  (968 319)  LC_7 Logic Functioning bit
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit
 (42 15)  (970 319)  (970 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (9 0)  (991 304)  (991 304)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_1
 (10 0)  (992 304)  (992 304)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_1
 (14 0)  (996 304)  (996 304)  routing T_19_19.sp4_h_l_5 <X> T_19_19.lc_trk_g0_0
 (21 0)  (1003 304)  (1003 304)  routing T_19_19.wire_logic_cluster/lc_3/out <X> T_19_19.lc_trk_g0_3
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1010 304)  (1010 304)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 304)  (1012 304)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (51 0)  (1033 304)  (1033 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (6 1)  (988 305)  (988 305)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_h_r_0
 (14 1)  (996 305)  (996 305)  routing T_19_19.sp4_h_l_5 <X> T_19_19.lc_trk_g0_0
 (15 1)  (997 305)  (997 305)  routing T_19_19.sp4_h_l_5 <X> T_19_19.lc_trk_g0_0
 (16 1)  (998 305)  (998 305)  routing T_19_19.sp4_h_l_5 <X> T_19_19.lc_trk_g0_0
 (17 1)  (999 305)  (999 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 305)  (1005 305)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g0_2
 (24 1)  (1006 305)  (1006 305)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g0_2
 (25 1)  (1007 305)  (1007 305)  routing T_19_19.sp4_h_r_2 <X> T_19_19.lc_trk_g0_2
 (26 1)  (1008 305)  (1008 305)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (44 1)  (1026 305)  (1026 305)  LC_0 Logic Functioning bit
 (45 1)  (1027 305)  (1027 305)  LC_0 Logic Functioning bit
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (11 2)  (993 306)  (993 306)  routing T_19_19.sp4_v_b_11 <X> T_19_19.sp4_v_t_39
 (21 2)  (1003 306)  (1003 306)  routing T_19_19.sp4_h_l_2 <X> T_19_19.lc_trk_g0_7
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1005 306)  (1005 306)  routing T_19_19.sp4_h_l_2 <X> T_19_19.lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.sp4_h_l_2 <X> T_19_19.lc_trk_g0_7
 (26 2)  (1008 306)  (1008 306)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (51 2)  (1033 306)  (1033 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (2 3)  (984 307)  (984 307)  routing T_19_19.lc_trk_g0_0 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (12 3)  (994 307)  (994 307)  routing T_19_19.sp4_v_b_11 <X> T_19_19.sp4_v_t_39
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 307)  (1018 307)  LC_1 Logic Functioning bit
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (41 3)  (1023 307)  (1023 307)  LC_1 Logic Functioning bit
 (43 3)  (1025 307)  (1025 307)  LC_1 Logic Functioning bit
 (9 4)  (991 308)  (991 308)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_h_r_4
 (10 4)  (992 308)  (992 308)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_h_r_4
 (12 4)  (994 308)  (994 308)  routing T_19_19.sp4_v_t_40 <X> T_19_19.sp4_h_r_5
 (15 4)  (997 308)  (997 308)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g1_1
 (16 4)  (998 308)  (998 308)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 308)  (1000 308)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g1_1
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (18 5)  (1000 309)  (1000 309)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g1_1
 (4 6)  (986 310)  (986 310)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_v_t_38
 (5 6)  (987 310)  (987 310)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_l_38
 (8 6)  (990 310)  (990 310)  routing T_19_19.sp4_h_r_8 <X> T_19_19.sp4_h_l_41
 (10 6)  (992 310)  (992 310)  routing T_19_19.sp4_h_r_8 <X> T_19_19.sp4_h_l_41
 (15 6)  (997 310)  (997 310)  routing T_19_19.sp4_h_r_21 <X> T_19_19.lc_trk_g1_5
 (16 6)  (998 310)  (998 310)  routing T_19_19.sp4_h_r_21 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 310)  (1000 310)  routing T_19_19.sp4_h_r_21 <X> T_19_19.lc_trk_g1_5
 (21 6)  (1003 310)  (1003 310)  routing T_19_19.sp4_h_l_2 <X> T_19_19.lc_trk_g1_7
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 310)  (1005 310)  routing T_19_19.sp4_h_l_2 <X> T_19_19.lc_trk_g1_7
 (24 6)  (1006 310)  (1006 310)  routing T_19_19.sp4_h_l_2 <X> T_19_19.lc_trk_g1_7
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (38 6)  (1020 310)  (1020 310)  LC_3 Logic Functioning bit
 (8 7)  (990 311)  (990 311)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_v_t_41
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (1000 311)  (1000 311)  routing T_19_19.sp4_h_r_21 <X> T_19_19.lc_trk_g1_5
 (26 7)  (1008 311)  (1008 311)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 311)  (1012 311)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (40 7)  (1022 311)  (1022 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (48 7)  (1030 311)  (1030 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (986 312)  (986 312)  routing T_19_19.sp4_v_t_43 <X> T_19_19.sp4_v_b_6
 (9 8)  (991 312)  (991 312)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_h_r_7
 (21 8)  (1003 312)  (1003 312)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g2_3
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 312)  (1005 312)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g2_3
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (53 8)  (1035 312)  (1035 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (986 313)  (986 313)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_6
 (6 9)  (988 313)  (988 313)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_6
 (14 9)  (996 313)  (996 313)  routing T_19_19.sp4_r_v_b_32 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (19 9)  (1001 313)  (1001 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (46 9)  (1028 313)  (1028 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (47 10)  (1029 314)  (1029 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (13 11)  (995 315)  (995 315)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_l_45
 (15 11)  (997 315)  (997 315)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g2_4
 (16 11)  (998 315)  (998 315)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (37 11)  (1019 315)  (1019 315)  LC_5 Logic Functioning bit
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (43 11)  (1025 315)  (1025 315)  LC_5 Logic Functioning bit
 (46 11)  (1028 315)  (1028 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.wire_logic_cluster/lc_1/out <X> T_19_19.lc_trk_g3_1
 (19 12)  (1001 316)  (1001 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (1003 316)  (1003 316)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g3_3
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 316)  (1005 316)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g3_3
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (39 12)  (1021 316)  (1021 316)  LC_6 Logic Functioning bit
 (8 13)  (990 317)  (990 317)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_v_b_10
 (9 13)  (991 317)  (991 317)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_v_b_10
 (14 13)  (996 317)  (996 317)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g3_0
 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (38 13)  (1020 317)  (1020 317)  LC_6 Logic Functioning bit
 (51 13)  (1033 317)  (1033 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 318)  (982 318)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (993 318)  (993 318)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_v_t_46
 (13 14)  (995 318)  (995 318)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_v_t_46
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (51 14)  (1033 318)  (1033 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (983 319)  (983 319)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (986 319)  (986 319)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_l_44
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (24 15)  (1006 319)  (1006 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (41 15)  (1023 319)  (1023 319)  LC_7 Logic Functioning bit
 (43 15)  (1025 319)  (1025 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (14 0)  (1050 304)  (1050 304)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g0_0
 (27 0)  (1063 304)  (1063 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 304)  (1064 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 304)  (1066 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 304)  (1071 304)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.input_2_0
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (41 0)  (1077 304)  (1077 304)  LC_0 Logic Functioning bit
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (8 1)  (1044 305)  (1044 305)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_v_b_1
 (10 1)  (1046 305)  (1046 305)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_v_b_1
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g0_0
 (15 1)  (1051 305)  (1051 305)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 305)  (1061 305)  routing T_20_19.sp4_r_v_b_33 <X> T_20_19.lc_trk_g0_2
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 305)  (1066 305)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (40 1)  (1076 305)  (1076 305)  LC_0 Logic Functioning bit
 (42 1)  (1078 305)  (1078 305)  LC_0 Logic Functioning bit
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1055 306)  (1055 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 306)  (1067 306)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 306)  (1070 306)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (43 2)  (1079 306)  (1079 306)  LC_1 Logic Functioning bit
 (50 2)  (1086 306)  (1086 306)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (1048 307)  (1048 307)  routing T_20_19.sp4_h_l_39 <X> T_20_19.sp4_v_t_39
 (16 3)  (1052 307)  (1052 307)  routing T_20_19.sp12_h_r_12 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 307)  (1059 307)  routing T_20_19.sp4_v_b_22 <X> T_20_19.lc_trk_g0_6
 (24 3)  (1060 307)  (1060 307)  routing T_20_19.sp4_v_b_22 <X> T_20_19.lc_trk_g0_6
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 307)  (1064 307)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (37 3)  (1073 307)  (1073 307)  LC_1 Logic Functioning bit
 (38 3)  (1074 307)  (1074 307)  LC_1 Logic Functioning bit
 (41 3)  (1077 307)  (1077 307)  LC_1 Logic Functioning bit
 (42 3)  (1078 307)  (1078 307)  LC_1 Logic Functioning bit
 (0 4)  (1036 308)  (1036 308)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (1047 308)  (1047 308)  routing T_20_19.sp4_v_t_44 <X> T_20_19.sp4_v_b_5
 (13 4)  (1049 308)  (1049 308)  routing T_20_19.sp4_v_t_44 <X> T_20_19.sp4_v_b_5
 (15 4)  (1051 308)  (1051 308)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (16 4)  (1052 308)  (1052 308)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1054 308)  (1054 308)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1059 308)  (1059 308)  routing T_20_19.sp12_h_l_16 <X> T_20_19.lc_trk_g1_3
 (26 4)  (1062 308)  (1062 308)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 308)  (1063 308)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 308)  (1066 308)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (42 4)  (1078 308)  (1078 308)  LC_2 Logic Functioning bit
 (43 4)  (1079 308)  (1079 308)  LC_2 Logic Functioning bit
 (0 5)  (1036 309)  (1036 309)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 309)  (1037 309)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (3 5)  (1039 309)  (1039 309)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_h_r_0
 (18 5)  (1054 309)  (1054 309)  routing T_20_19.sp4_h_l_4 <X> T_20_19.lc_trk_g1_1
 (21 5)  (1057 309)  (1057 309)  routing T_20_19.sp12_h_l_16 <X> T_20_19.lc_trk_g1_3
 (26 5)  (1062 309)  (1062 309)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 309)  (1064 309)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 309)  (1068 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1070 309)  (1070 309)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.input_2_2
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (42 5)  (1078 309)  (1078 309)  LC_2 Logic Functioning bit
 (6 6)  (1042 310)  (1042 310)  routing T_20_19.sp4_v_b_0 <X> T_20_19.sp4_v_t_38
 (10 6)  (1046 310)  (1046 310)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_h_l_41
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.wire_logic_cluster/lc_4/out <X> T_20_19.lc_trk_g1_4
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (5 7)  (1041 311)  (1041 311)  routing T_20_19.sp4_v_b_0 <X> T_20_19.sp4_v_t_38
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1054 311)  (1054 311)  routing T_20_19.sp4_r_v_b_29 <X> T_20_19.lc_trk_g1_5
 (8 8)  (1044 312)  (1044 312)  routing T_20_19.sp4_v_b_7 <X> T_20_19.sp4_h_r_7
 (9 8)  (1045 312)  (1045 312)  routing T_20_19.sp4_v_b_7 <X> T_20_19.sp4_h_r_7
 (22 8)  (1058 312)  (1058 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1059 312)  (1059 312)  routing T_20_19.sp4_h_r_27 <X> T_20_19.lc_trk_g2_3
 (24 8)  (1060 312)  (1060 312)  routing T_20_19.sp4_h_r_27 <X> T_20_19.lc_trk_g2_3
 (27 8)  (1063 312)  (1063 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 312)  (1069 312)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 312)  (1071 312)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_4
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (41 8)  (1077 312)  (1077 312)  LC_4 Logic Functioning bit
 (43 8)  (1079 312)  (1079 312)  LC_4 Logic Functioning bit
 (11 9)  (1047 313)  (1047 313)  routing T_20_19.sp4_h_l_45 <X> T_20_19.sp4_h_r_8
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (1057 313)  (1057 313)  routing T_20_19.sp4_h_r_27 <X> T_20_19.lc_trk_g2_3
 (28 9)  (1064 313)  (1064 313)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 313)  (1067 313)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1069 313)  (1069 313)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_4
 (34 9)  (1070 313)  (1070 313)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_4
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (41 9)  (1077 313)  (1077 313)  LC_4 Logic Functioning bit
 (43 9)  (1079 313)  (1079 313)  LC_4 Logic Functioning bit
 (6 10)  (1042 314)  (1042 314)  routing T_20_19.sp4_h_l_36 <X> T_20_19.sp4_v_t_43
 (8 10)  (1044 314)  (1044 314)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_h_l_42
 (9 10)  (1045 314)  (1045 314)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_h_l_42
 (10 10)  (1046 314)  (1046 314)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_h_l_42
 (14 10)  (1050 314)  (1050 314)  routing T_20_19.sp4_v_t_17 <X> T_20_19.lc_trk_g2_4
 (15 10)  (1051 314)  (1051 314)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (16 10)  (1052 314)  (1052 314)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (21 10)  (1057 314)  (1057 314)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g2_7
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g2_7
 (24 10)  (1060 314)  (1060 314)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g2_7
 (25 10)  (1061 314)  (1061 314)  routing T_20_19.sp12_v_b_6 <X> T_20_19.lc_trk_g2_6
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (16 11)  (1052 315)  (1052 315)  routing T_20_19.sp4_v_t_17 <X> T_20_19.lc_trk_g2_4
 (17 11)  (1053 315)  (1053 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (1054 315)  (1054 315)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (22 11)  (1058 315)  (1058 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1060 315)  (1060 315)  routing T_20_19.sp12_v_b_6 <X> T_20_19.lc_trk_g2_6
 (25 11)  (1061 315)  (1061 315)  routing T_20_19.sp12_v_b_6 <X> T_20_19.lc_trk_g2_6
 (26 11)  (1062 315)  (1062 315)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (41 11)  (1077 315)  (1077 315)  LC_5 Logic Functioning bit
 (43 11)  (1079 315)  (1079 315)  LC_5 Logic Functioning bit
 (2 12)  (1038 316)  (1038 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 316)  (1054 316)  routing T_20_19.wire_logic_cluster/lc_1/out <X> T_20_19.lc_trk_g3_1
 (21 12)  (1057 316)  (1057 316)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g3_3
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 316)  (1059 316)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g3_3
 (24 12)  (1060 316)  (1060 316)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g3_3
 (25 12)  (1061 316)  (1061 316)  routing T_20_19.wire_logic_cluster/lc_2/out <X> T_20_19.lc_trk_g3_2
 (27 12)  (1063 316)  (1063 316)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 316)  (1064 316)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 316)  (1067 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 316)  (1072 316)  LC_6 Logic Functioning bit
 (38 12)  (1074 316)  (1074 316)  LC_6 Logic Functioning bit
 (42 12)  (1078 316)  (1078 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (50 12)  (1086 316)  (1086 316)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (1040 317)  (1040 317)  routing T_20_19.sp4_v_t_41 <X> T_20_19.sp4_h_r_9
 (9 13)  (1045 317)  (1045 317)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_v_b_10
 (15 13)  (1051 317)  (1051 317)  routing T_20_19.sp4_v_t_29 <X> T_20_19.lc_trk_g3_0
 (16 13)  (1052 317)  (1052 317)  routing T_20_19.sp4_v_t_29 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (1066 317)  (1066 317)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (38 13)  (1074 317)  (1074 317)  LC_6 Logic Functioning bit
 (42 13)  (1078 317)  (1078 317)  LC_6 Logic Functioning bit
 (43 13)  (1079 317)  (1079 317)  LC_6 Logic Functioning bit
 (0 14)  (1036 318)  (1036 318)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (1049 318)  (1049 318)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_v_t_46
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1054 318)  (1054 318)  routing T_20_19.bnl_op_5 <X> T_20_19.lc_trk_g3_5
 (26 14)  (1062 318)  (1062 318)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 318)  (1066 318)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (36 14)  (1072 318)  (1072 318)  LC_7 Logic Functioning bit
 (37 14)  (1073 318)  (1073 318)  LC_7 Logic Functioning bit
 (38 14)  (1074 318)  (1074 318)  LC_7 Logic Functioning bit
 (41 14)  (1077 318)  (1077 318)  LC_7 Logic Functioning bit
 (42 14)  (1078 318)  (1078 318)  LC_7 Logic Functioning bit
 (43 14)  (1079 318)  (1079 318)  LC_7 Logic Functioning bit
 (45 14)  (1081 318)  (1081 318)  LC_7 Logic Functioning bit
 (46 14)  (1082 318)  (1082 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (1083 318)  (1083 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1086 318)  (1086 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1088 318)  (1088 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (1037 319)  (1037 319)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (1054 319)  (1054 319)  routing T_20_19.bnl_op_5 <X> T_20_19.lc_trk_g3_5
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 319)  (1061 319)  routing T_20_19.sp4_r_v_b_46 <X> T_20_19.lc_trk_g3_6
 (28 15)  (1064 319)  (1064 319)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 319)  (1066 319)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 319)  (1072 319)  LC_7 Logic Functioning bit
 (43 15)  (1079 319)  (1079 319)  LC_7 Logic Functioning bit
 (47 15)  (1083 319)  (1083 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_21_19

 (2 0)  (1092 304)  (1092 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (13 0)  (1103 304)  (1103 304)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_v_b_2
 (17 0)  (1107 304)  (1107 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 304)  (1108 304)  routing T_21_19.wire_logic_cluster/lc_1/out <X> T_21_19.lc_trk_g0_1
 (26 0)  (1116 304)  (1116 304)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 304)  (1125 304)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.input_2_0
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (37 0)  (1127 304)  (1127 304)  LC_0 Logic Functioning bit
 (38 0)  (1128 304)  (1128 304)  LC_0 Logic Functioning bit
 (39 0)  (1129 304)  (1129 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (9 1)  (1099 305)  (1099 305)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_1
 (12 1)  (1102 305)  (1102 305)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_v_b_2
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1117 305)  (1117 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 305)  (1121 305)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 305)  (1122 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1123 305)  (1123 305)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.input_2_0
 (35 1)  (1125 305)  (1125 305)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.input_2_0
 (36 1)  (1126 305)  (1126 305)  LC_0 Logic Functioning bit
 (43 1)  (1133 305)  (1133 305)  LC_0 Logic Functioning bit
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 306)  (1111 306)  routing T_21_19.sp4_v_b_15 <X> T_21_19.lc_trk_g0_7
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_v_b_15 <X> T_21_19.lc_trk_g0_7
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 306)  (1121 306)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 306)  (1123 306)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 306)  (1124 306)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 306)  (1125 306)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.input_2_1
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (10 3)  (1100 307)  (1100 307)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_v_t_36
 (12 3)  (1102 307)  (1102 307)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_v_t_39
 (21 3)  (1111 307)  (1111 307)  routing T_21_19.sp4_v_b_15 <X> T_21_19.lc_trk_g0_7
 (22 3)  (1112 307)  (1112 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 307)  (1113 307)  routing T_21_19.sp4_v_b_22 <X> T_21_19.lc_trk_g0_6
 (24 3)  (1114 307)  (1114 307)  routing T_21_19.sp4_v_b_22 <X> T_21_19.lc_trk_g0_6
 (27 3)  (1117 307)  (1117 307)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 307)  (1118 307)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 307)  (1120 307)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 307)  (1122 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1123 307)  (1123 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.input_2_1
 (34 3)  (1124 307)  (1124 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.input_2_1
 (35 3)  (1125 307)  (1125 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.input_2_1
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (37 3)  (1127 307)  (1127 307)  LC_1 Logic Functioning bit
 (39 3)  (1129 307)  (1129 307)  LC_1 Logic Functioning bit
 (41 3)  (1131 307)  (1131 307)  LC_1 Logic Functioning bit
 (43 3)  (1133 307)  (1133 307)  LC_1 Logic Functioning bit
 (0 4)  (1090 308)  (1090 308)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (1106 308)  (1106 308)  routing T_21_19.sp4_v_b_1 <X> T_21_19.lc_trk_g1_1
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1108 308)  (1108 308)  routing T_21_19.sp4_v_b_1 <X> T_21_19.lc_trk_g1_1
 (26 4)  (1116 308)  (1116 308)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 308)  (1121 308)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (39 4)  (1129 308)  (1129 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (0 5)  (1090 309)  (1090 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 309)  (1091 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (15 5)  (1105 309)  (1105 309)  routing T_21_19.sp4_v_t_5 <X> T_21_19.lc_trk_g1_0
 (16 5)  (1106 309)  (1106 309)  routing T_21_19.sp4_v_t_5 <X> T_21_19.lc_trk_g1_0
 (17 5)  (1107 309)  (1107 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1116 309)  (1116 309)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (5 6)  (1095 310)  (1095 310)  routing T_21_19.sp4_v_t_44 <X> T_21_19.sp4_h_l_38
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 310)  (1121 310)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 310)  (1124 310)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 310)  (1126 310)  LC_3 Logic Functioning bit
 (37 6)  (1127 310)  (1127 310)  LC_3 Logic Functioning bit
 (38 6)  (1128 310)  (1128 310)  LC_3 Logic Functioning bit
 (41 6)  (1131 310)  (1131 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (50 6)  (1140 310)  (1140 310)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1094 311)  (1094 311)  routing T_21_19.sp4_v_t_44 <X> T_21_19.sp4_h_l_38
 (6 7)  (1096 311)  (1096 311)  routing T_21_19.sp4_v_t_44 <X> T_21_19.sp4_h_l_38
 (18 7)  (1108 311)  (1108 311)  routing T_21_19.sp4_r_v_b_29 <X> T_21_19.lc_trk_g1_5
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 311)  (1118 311)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 311)  (1120 311)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 311)  (1127 311)  LC_3 Logic Functioning bit
 (41 7)  (1131 311)  (1131 311)  LC_3 Logic Functioning bit
 (43 7)  (1133 311)  (1133 311)  LC_3 Logic Functioning bit
 (14 8)  (1104 312)  (1104 312)  routing T_21_19.wire_logic_cluster/lc_0/out <X> T_21_19.lc_trk_g2_0
 (16 8)  (1106 312)  (1106 312)  routing T_21_19.sp4_v_b_33 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1108 312)  (1108 312)  routing T_21_19.sp4_v_b_33 <X> T_21_19.lc_trk_g2_1
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1113 312)  (1113 312)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g2_3
 (24 8)  (1114 312)  (1114 312)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g2_3
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 312)  (1117 312)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 312)  (1124 312)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (37 8)  (1127 312)  (1127 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (50 8)  (1140 312)  (1140 312)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (1108 313)  (1108 313)  routing T_21_19.sp4_v_b_33 <X> T_21_19.lc_trk_g2_1
 (19 9)  (1109 313)  (1109 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (1111 313)  (1111 313)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g2_3
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 313)  (1120 313)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 313)  (1126 313)  LC_4 Logic Functioning bit
 (37 9)  (1127 313)  (1127 313)  LC_4 Logic Functioning bit
 (38 9)  (1128 313)  (1128 313)  LC_4 Logic Functioning bit
 (41 9)  (1131 313)  (1131 313)  LC_4 Logic Functioning bit
 (42 9)  (1132 313)  (1132 313)  LC_4 Logic Functioning bit
 (11 10)  (1101 314)  (1101 314)  routing T_21_19.sp4_v_b_5 <X> T_21_19.sp4_v_t_45
 (15 10)  (1105 314)  (1105 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (16 10)  (1106 314)  (1106 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (17 10)  (1107 314)  (1107 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1112 314)  (1112 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 314)  (1113 314)  routing T_21_19.sp4_v_b_47 <X> T_21_19.lc_trk_g2_7
 (24 10)  (1114 314)  (1114 314)  routing T_21_19.sp4_v_b_47 <X> T_21_19.lc_trk_g2_7
 (25 10)  (1115 314)  (1115 314)  routing T_21_19.sp4_v_b_38 <X> T_21_19.lc_trk_g2_6
 (28 10)  (1118 314)  (1118 314)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 314)  (1123 314)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 314)  (1124 314)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (37 10)  (1127 314)  (1127 314)  LC_5 Logic Functioning bit
 (41 10)  (1131 314)  (1131 314)  LC_5 Logic Functioning bit
 (43 10)  (1133 314)  (1133 314)  LC_5 Logic Functioning bit
 (50 10)  (1140 314)  (1140 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1094 315)  (1094 315)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_h_l_43
 (10 11)  (1100 315)  (1100 315)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_v_t_42
 (12 11)  (1102 315)  (1102 315)  routing T_21_19.sp4_v_b_5 <X> T_21_19.sp4_v_t_45
 (18 11)  (1108 315)  (1108 315)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_v_b_38 <X> T_21_19.lc_trk_g2_6
 (25 11)  (1115 315)  (1115 315)  routing T_21_19.sp4_v_b_38 <X> T_21_19.lc_trk_g2_6
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (37 11)  (1127 315)  (1127 315)  LC_5 Logic Functioning bit
 (41 11)  (1131 315)  (1131 315)  LC_5 Logic Functioning bit
 (43 11)  (1133 315)  (1133 315)  LC_5 Logic Functioning bit
 (11 12)  (1101 316)  (1101 316)  routing T_21_19.sp4_h_r_6 <X> T_21_19.sp4_v_b_11
 (15 12)  (1105 316)  (1105 316)  routing T_21_19.sp4_h_r_25 <X> T_21_19.lc_trk_g3_1
 (16 12)  (1106 316)  (1106 316)  routing T_21_19.sp4_h_r_25 <X> T_21_19.lc_trk_g3_1
 (17 12)  (1107 316)  (1107 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1111 316)  (1111 316)  routing T_21_19.sp4_v_t_14 <X> T_21_19.lc_trk_g3_3
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 316)  (1113 316)  routing T_21_19.sp4_v_t_14 <X> T_21_19.lc_trk_g3_3
 (25 12)  (1115 316)  (1115 316)  routing T_21_19.sp4_v_t_23 <X> T_21_19.lc_trk_g3_2
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (37 12)  (1127 316)  (1127 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (42 12)  (1132 316)  (1132 316)  LC_6 Logic Functioning bit
 (45 12)  (1135 316)  (1135 316)  LC_6 Logic Functioning bit
 (50 12)  (1140 316)  (1140 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1104 317)  (1104 317)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g3_0
 (15 13)  (1105 317)  (1105 317)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g3_0
 (16 13)  (1106 317)  (1106 317)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g3_0
 (17 13)  (1107 317)  (1107 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1108 317)  (1108 317)  routing T_21_19.sp4_h_r_25 <X> T_21_19.lc_trk_g3_1
 (22 13)  (1112 317)  (1112 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1113 317)  (1113 317)  routing T_21_19.sp4_v_t_23 <X> T_21_19.lc_trk_g3_2
 (25 13)  (1115 317)  (1115 317)  routing T_21_19.sp4_v_t_23 <X> T_21_19.lc_trk_g3_2
 (27 13)  (1117 317)  (1117 317)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 317)  (1126 317)  LC_6 Logic Functioning bit
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (43 13)  (1133 317)  (1133 317)  LC_6 Logic Functioning bit
 (51 13)  (1141 317)  (1141 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1143 317)  (1143 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (1101 318)  (1101 318)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_v_t_46
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1090 319)  (1090 319)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 319)  (1091 319)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (1093 319)  (1093 319)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_v_t_22
 (4 15)  (1094 319)  (1094 319)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_h_l_44
 (6 15)  (1096 319)  (1096 319)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_h_l_44
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1113 319)  (1113 319)  routing T_21_19.sp12_v_b_14 <X> T_21_19.lc_trk_g3_6


LogicTile_22_19

 (11 0)  (1155 304)  (1155 304)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_2
 (12 0)  (1156 304)  (1156 304)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_r_2
 (13 0)  (1157 304)  (1157 304)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_2
 (14 0)  (1158 304)  (1158 304)  routing T_22_19.wire_logic_cluster/lc_0/out <X> T_22_19.lc_trk_g0_0
 (22 0)  (1166 304)  (1166 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (1172 304)  (1172 304)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 304)  (1174 304)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 304)  (1175 304)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 304)  (1177 304)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 304)  (1178 304)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 304)  (1180 304)  LC_0 Logic Functioning bit
 (37 0)  (1181 304)  (1181 304)  LC_0 Logic Functioning bit
 (38 0)  (1182 304)  (1182 304)  LC_0 Logic Functioning bit
 (9 1)  (1153 305)  (1153 305)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_v_b_1
 (10 1)  (1154 305)  (1154 305)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_v_b_1
 (11 1)  (1155 305)  (1155 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_r_2
 (12 1)  (1156 305)  (1156 305)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_2
 (13 1)  (1157 305)  (1157 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_r_2
 (17 1)  (1161 305)  (1161 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1165 305)  (1165 305)  routing T_22_19.sp4_r_v_b_32 <X> T_22_19.lc_trk_g0_3
 (22 1)  (1166 305)  (1166 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1167 305)  (1167 305)  routing T_22_19.sp4_h_r_2 <X> T_22_19.lc_trk_g0_2
 (24 1)  (1168 305)  (1168 305)  routing T_22_19.sp4_h_r_2 <X> T_22_19.lc_trk_g0_2
 (25 1)  (1169 305)  (1169 305)  routing T_22_19.sp4_h_r_2 <X> T_22_19.lc_trk_g0_2
 (26 1)  (1170 305)  (1170 305)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 305)  (1171 305)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 305)  (1175 305)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 305)  (1176 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1177 305)  (1177 305)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.input_2_0
 (36 1)  (1180 305)  (1180 305)  LC_0 Logic Functioning bit
 (37 1)  (1181 305)  (1181 305)  LC_0 Logic Functioning bit
 (39 1)  (1183 305)  (1183 305)  LC_0 Logic Functioning bit
 (41 1)  (1185 305)  (1185 305)  LC_0 Logic Functioning bit
 (43 1)  (1187 305)  (1187 305)  LC_0 Logic Functioning bit
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1145 308)  (1145 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (1148 308)  (1148 308)  routing T_22_19.sp4_v_t_42 <X> T_22_19.sp4_v_b_3
 (6 4)  (1150 308)  (1150 308)  routing T_22_19.sp4_v_t_42 <X> T_22_19.sp4_v_b_3
 (14 4)  (1158 308)  (1158 308)  routing T_22_19.sp4_h_r_8 <X> T_22_19.lc_trk_g1_0
 (21 4)  (1165 308)  (1165 308)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g1_3
 (22 4)  (1166 308)  (1166 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1167 308)  (1167 308)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g1_3
 (24 4)  (1168 308)  (1168 308)  routing T_22_19.sp4_h_r_11 <X> T_22_19.lc_trk_g1_3
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 308)  (1175 308)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 308)  (1177 308)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (37 4)  (1181 308)  (1181 308)  LC_2 Logic Functioning bit
 (38 4)  (1182 308)  (1182 308)  LC_2 Logic Functioning bit
 (39 4)  (1183 308)  (1183 308)  LC_2 Logic Functioning bit
 (41 4)  (1185 308)  (1185 308)  LC_2 Logic Functioning bit
 (43 4)  (1187 308)  (1187 308)  LC_2 Logic Functioning bit
 (1 5)  (1145 309)  (1145 309)  routing T_22_19.lc_trk_g0_2 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (11 5)  (1155 309)  (1155 309)  routing T_22_19.sp4_h_l_44 <X> T_22_19.sp4_h_r_5
 (13 5)  (1157 309)  (1157 309)  routing T_22_19.sp4_h_l_44 <X> T_22_19.sp4_h_r_5
 (15 5)  (1159 309)  (1159 309)  routing T_22_19.sp4_h_r_8 <X> T_22_19.lc_trk_g1_0
 (16 5)  (1160 309)  (1160 309)  routing T_22_19.sp4_h_r_8 <X> T_22_19.lc_trk_g1_0
 (17 5)  (1161 309)  (1161 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1166 309)  (1166 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1171 309)  (1171 309)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 309)  (1172 309)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 309)  (1173 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 309)  (1174 309)  routing T_22_19.lc_trk_g0_3 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 309)  (1175 309)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 309)  (1181 309)  LC_2 Logic Functioning bit
 (39 5)  (1183 309)  (1183 309)  LC_2 Logic Functioning bit
 (19 6)  (1163 310)  (1163 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (1172 310)  (1172 310)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 310)  (1178 310)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 310)  (1180 310)  LC_3 Logic Functioning bit
 (37 6)  (1181 310)  (1181 310)  LC_3 Logic Functioning bit
 (38 6)  (1182 310)  (1182 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (50 6)  (1194 310)  (1194 310)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (1149 311)  (1149 311)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_v_t_38
 (27 7)  (1171 311)  (1171 311)  routing T_22_19.lc_trk_g1_0 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 311)  (1174 311)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 311)  (1175 311)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (1181 311)  (1181 311)  LC_3 Logic Functioning bit
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (14 8)  (1158 312)  (1158 312)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (15 8)  (1159 312)  (1159 312)  routing T_22_19.sp4_v_t_28 <X> T_22_19.lc_trk_g2_1
 (16 8)  (1160 312)  (1160 312)  routing T_22_19.sp4_v_t_28 <X> T_22_19.lc_trk_g2_1
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1169 312)  (1169 312)  routing T_22_19.sp4_v_b_26 <X> T_22_19.lc_trk_g2_2
 (27 8)  (1171 312)  (1171 312)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 312)  (1172 312)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 312)  (1177 312)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 312)  (1180 312)  LC_4 Logic Functioning bit
 (37 8)  (1181 312)  (1181 312)  LC_4 Logic Functioning bit
 (43 8)  (1187 312)  (1187 312)  LC_4 Logic Functioning bit
 (50 8)  (1194 312)  (1194 312)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1159 313)  (1159 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (16 9)  (1160 313)  (1160 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (17 9)  (1161 313)  (1161 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1166 313)  (1166 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1167 313)  (1167 313)  routing T_22_19.sp4_v_b_26 <X> T_22_19.lc_trk_g2_2
 (26 9)  (1170 313)  (1170 313)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 313)  (1171 313)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 313)  (1174 313)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (37 9)  (1181 313)  (1181 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (11 10)  (1155 314)  (1155 314)  routing T_22_19.sp4_v_b_5 <X> T_22_19.sp4_v_t_45
 (15 10)  (1159 314)  (1159 314)  routing T_22_19.sp4_h_l_16 <X> T_22_19.lc_trk_g2_5
 (16 10)  (1160 314)  (1160 314)  routing T_22_19.sp4_h_l_16 <X> T_22_19.lc_trk_g2_5
 (17 10)  (1161 314)  (1161 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 314)  (1177 314)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 314)  (1178 314)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 314)  (1180 314)  LC_5 Logic Functioning bit
 (37 10)  (1181 314)  (1181 314)  LC_5 Logic Functioning bit
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (43 10)  (1187 314)  (1187 314)  LC_5 Logic Functioning bit
 (50 10)  (1194 314)  (1194 314)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1156 315)  (1156 315)  routing T_22_19.sp4_v_b_5 <X> T_22_19.sp4_v_t_45
 (18 11)  (1162 315)  (1162 315)  routing T_22_19.sp4_h_l_16 <X> T_22_19.lc_trk_g2_5
 (21 11)  (1165 315)  (1165 315)  routing T_22_19.sp4_r_v_b_39 <X> T_22_19.lc_trk_g2_7
 (31 11)  (1175 315)  (1175 315)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 315)  (1180 315)  LC_5 Logic Functioning bit
 (37 11)  (1181 315)  (1181 315)  LC_5 Logic Functioning bit
 (41 11)  (1185 315)  (1185 315)  LC_5 Logic Functioning bit
 (43 11)  (1187 315)  (1187 315)  LC_5 Logic Functioning bit
 (2 12)  (1146 316)  (1146 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (1159 316)  (1159 316)  routing T_22_19.sp4_h_r_33 <X> T_22_19.lc_trk_g3_1
 (16 12)  (1160 316)  (1160 316)  routing T_22_19.sp4_h_r_33 <X> T_22_19.lc_trk_g3_1
 (17 12)  (1161 316)  (1161 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1162 316)  (1162 316)  routing T_22_19.sp4_h_r_33 <X> T_22_19.lc_trk_g3_1
 (21 12)  (1165 316)  (1165 316)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g3_3
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1167 316)  (1167 316)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g3_3
 (24 12)  (1168 316)  (1168 316)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g3_3
 (25 12)  (1169 316)  (1169 316)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g3_2
 (26 12)  (1170 316)  (1170 316)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 316)  (1178 316)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 316)  (1180 316)  LC_6 Logic Functioning bit
 (38 12)  (1182 316)  (1182 316)  LC_6 Logic Functioning bit
 (42 12)  (1186 316)  (1186 316)  LC_6 Logic Functioning bit
 (43 12)  (1187 316)  (1187 316)  LC_6 Logic Functioning bit
 (45 12)  (1189 316)  (1189 316)  LC_6 Logic Functioning bit
 (50 12)  (1194 316)  (1194 316)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (1152 317)  (1152 317)  routing T_22_19.sp4_h_l_47 <X> T_22_19.sp4_v_b_10
 (9 13)  (1153 317)  (1153 317)  routing T_22_19.sp4_h_l_47 <X> T_22_19.sp4_v_b_10
 (11 13)  (1155 317)  (1155 317)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_h_r_11
 (13 13)  (1157 317)  (1157 317)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_h_r_11
 (21 13)  (1165 317)  (1165 317)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g3_3
 (22 13)  (1166 317)  (1166 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1167 317)  (1167 317)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g3_2
 (24 13)  (1168 317)  (1168 317)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g3_2
 (25 13)  (1169 317)  (1169 317)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g3_2
 (26 13)  (1170 317)  (1170 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 317)  (1171 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 317)  (1172 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 317)  (1175 317)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (39 13)  (1183 317)  (1183 317)  LC_6 Logic Functioning bit
 (42 13)  (1186 317)  (1186 317)  LC_6 Logic Functioning bit
 (43 13)  (1187 317)  (1187 317)  LC_6 Logic Functioning bit
 (46 13)  (1190 317)  (1190 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (1197 317)  (1197 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1144 318)  (1144 318)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (1146 318)  (1146 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (12 14)  (1156 318)  (1156 318)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_h_l_46
 (16 14)  (1160 318)  (1160 318)  routing T_22_19.sp4_v_t_16 <X> T_22_19.lc_trk_g3_5
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1162 318)  (1162 318)  routing T_22_19.sp4_v_t_16 <X> T_22_19.lc_trk_g3_5
 (22 14)  (1166 318)  (1166 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 318)  (1167 318)  routing T_22_19.sp4_h_r_31 <X> T_22_19.lc_trk_g3_7
 (24 14)  (1168 318)  (1168 318)  routing T_22_19.sp4_h_r_31 <X> T_22_19.lc_trk_g3_7
 (25 14)  (1169 318)  (1169 318)  routing T_22_19.sp4_h_r_46 <X> T_22_19.lc_trk_g3_6
 (0 15)  (1144 319)  (1144 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 319)  (1145 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 319)  (1147 319)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_v_t_22
 (21 15)  (1165 319)  (1165 319)  routing T_22_19.sp4_h_r_31 <X> T_22_19.lc_trk_g3_7
 (22 15)  (1166 319)  (1166 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1167 319)  (1167 319)  routing T_22_19.sp4_h_r_46 <X> T_22_19.lc_trk_g3_6
 (24 15)  (1168 319)  (1168 319)  routing T_22_19.sp4_h_r_46 <X> T_22_19.lc_trk_g3_6
 (25 15)  (1169 319)  (1169 319)  routing T_22_19.sp4_h_r_46 <X> T_22_19.lc_trk_g3_6


LogicTile_23_19

 (14 0)  (1212 304)  (1212 304)  routing T_23_19.bnr_op_0 <X> T_23_19.lc_trk_g0_0
 (15 0)  (1213 304)  (1213 304)  routing T_23_19.sp4_v_b_17 <X> T_23_19.lc_trk_g0_1
 (16 0)  (1214 304)  (1214 304)  routing T_23_19.sp4_v_b_17 <X> T_23_19.lc_trk_g0_1
 (17 0)  (1215 304)  (1215 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (1220 304)  (1220 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 304)  (1221 304)  routing T_23_19.sp4_v_b_19 <X> T_23_19.lc_trk_g0_3
 (24 0)  (1222 304)  (1222 304)  routing T_23_19.sp4_v_b_19 <X> T_23_19.lc_trk_g0_3
 (27 0)  (1225 304)  (1225 304)  routing T_23_19.lc_trk_g1_6 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 304)  (1228 304)  routing T_23_19.lc_trk_g1_6 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 304)  (1232 304)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 304)  (1233 304)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_0
 (14 1)  (1212 305)  (1212 305)  routing T_23_19.bnr_op_0 <X> T_23_19.lc_trk_g0_0
 (17 1)  (1215 305)  (1215 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1220 305)  (1220 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1223 305)  (1223 305)  routing T_23_19.sp4_r_v_b_33 <X> T_23_19.lc_trk_g0_2
 (26 1)  (1224 305)  (1224 305)  routing T_23_19.lc_trk_g0_2 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 305)  (1227 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 305)  (1228 305)  routing T_23_19.lc_trk_g1_6 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 305)  (1230 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1231 305)  (1231 305)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_0
 (34 1)  (1232 305)  (1232 305)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_0
 (36 1)  (1234 305)  (1234 305)  LC_0 Logic Functioning bit
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1219 306)  (1219 306)  routing T_23_19.sp4_v_b_7 <X> T_23_19.lc_trk_g0_7
 (22 2)  (1220 306)  (1220 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1221 306)  (1221 306)  routing T_23_19.sp4_v_b_7 <X> T_23_19.lc_trk_g0_7
 (25 2)  (1223 306)  (1223 306)  routing T_23_19.sp4_v_t_3 <X> T_23_19.lc_trk_g0_6
 (26 2)  (1224 306)  (1224 306)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 306)  (1225 306)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 306)  (1226 306)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 306)  (1229 306)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (43 2)  (1241 306)  (1241 306)  LC_1 Logic Functioning bit
 (45 2)  (1243 306)  (1243 306)  LC_1 Logic Functioning bit
 (50 2)  (1248 306)  (1248 306)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (1211 307)  (1211 307)  routing T_23_19.sp4_v_b_9 <X> T_23_19.sp4_h_l_39
 (22 3)  (1220 307)  (1220 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 307)  (1221 307)  routing T_23_19.sp4_v_t_3 <X> T_23_19.lc_trk_g0_6
 (25 3)  (1223 307)  (1223 307)  routing T_23_19.sp4_v_t_3 <X> T_23_19.lc_trk_g0_6
 (26 3)  (1224 307)  (1224 307)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 307)  (1234 307)  LC_1 Logic Functioning bit
 (38 3)  (1236 307)  (1236 307)  LC_1 Logic Functioning bit
 (41 3)  (1239 307)  (1239 307)  LC_1 Logic Functioning bit
 (42 3)  (1240 307)  (1240 307)  LC_1 Logic Functioning bit
 (43 3)  (1241 307)  (1241 307)  LC_1 Logic Functioning bit
 (14 4)  (1212 308)  (1212 308)  routing T_23_19.sp4_h_l_5 <X> T_23_19.lc_trk_g1_0
 (17 4)  (1215 308)  (1215 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1216 308)  (1216 308)  routing T_23_19.bnr_op_1 <X> T_23_19.lc_trk_g1_1
 (25 4)  (1223 308)  (1223 308)  routing T_23_19.sp4_v_b_2 <X> T_23_19.lc_trk_g1_2
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 308)  (1229 308)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 308)  (1231 308)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 308)  (1235 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (39 4)  (1237 308)  (1237 308)  LC_2 Logic Functioning bit
 (41 4)  (1239 308)  (1239 308)  LC_2 Logic Functioning bit
 (42 4)  (1240 308)  (1240 308)  LC_2 Logic Functioning bit
 (43 4)  (1241 308)  (1241 308)  LC_2 Logic Functioning bit
 (8 5)  (1206 309)  (1206 309)  routing T_23_19.sp4_h_l_47 <X> T_23_19.sp4_v_b_4
 (9 5)  (1207 309)  (1207 309)  routing T_23_19.sp4_h_l_47 <X> T_23_19.sp4_v_b_4
 (10 5)  (1208 309)  (1208 309)  routing T_23_19.sp4_h_l_47 <X> T_23_19.sp4_v_b_4
 (14 5)  (1212 309)  (1212 309)  routing T_23_19.sp4_h_l_5 <X> T_23_19.lc_trk_g1_0
 (15 5)  (1213 309)  (1213 309)  routing T_23_19.sp4_h_l_5 <X> T_23_19.lc_trk_g1_0
 (16 5)  (1214 309)  (1214 309)  routing T_23_19.sp4_h_l_5 <X> T_23_19.lc_trk_g1_0
 (17 5)  (1215 309)  (1215 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1216 309)  (1216 309)  routing T_23_19.bnr_op_1 <X> T_23_19.lc_trk_g1_1
 (22 5)  (1220 309)  (1220 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1221 309)  (1221 309)  routing T_23_19.sp4_v_b_2 <X> T_23_19.lc_trk_g1_2
 (27 5)  (1225 309)  (1225 309)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 309)  (1226 309)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 309)  (1229 309)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 309)  (1230 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1234 309)  (1234 309)  LC_2 Logic Functioning bit
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (38 5)  (1236 309)  (1236 309)  LC_2 Logic Functioning bit
 (40 5)  (1238 309)  (1238 309)  LC_2 Logic Functioning bit
 (41 5)  (1239 309)  (1239 309)  LC_2 Logic Functioning bit
 (42 5)  (1240 309)  (1240 309)  LC_2 Logic Functioning bit
 (52 5)  (1250 309)  (1250 309)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (1203 310)  (1203 310)  routing T_23_19.sp4_v_t_44 <X> T_23_19.sp4_h_l_38
 (27 6)  (1225 310)  (1225 310)  routing T_23_19.lc_trk_g1_1 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 310)  (1229 310)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 310)  (1234 310)  LC_3 Logic Functioning bit
 (37 6)  (1235 310)  (1235 310)  LC_3 Logic Functioning bit
 (39 6)  (1237 310)  (1237 310)  LC_3 Logic Functioning bit
 (41 6)  (1239 310)  (1239 310)  LC_3 Logic Functioning bit
 (42 6)  (1240 310)  (1240 310)  LC_3 Logic Functioning bit
 (43 6)  (1241 310)  (1241 310)  LC_3 Logic Functioning bit
 (50 6)  (1248 310)  (1248 310)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1202 311)  (1202 311)  routing T_23_19.sp4_v_t_44 <X> T_23_19.sp4_h_l_38
 (6 7)  (1204 311)  (1204 311)  routing T_23_19.sp4_v_t_44 <X> T_23_19.sp4_h_l_38
 (8 7)  (1206 311)  (1206 311)  routing T_23_19.sp4_v_b_1 <X> T_23_19.sp4_v_t_41
 (10 7)  (1208 311)  (1208 311)  routing T_23_19.sp4_v_b_1 <X> T_23_19.sp4_v_t_41
 (22 7)  (1220 311)  (1220 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1221 311)  (1221 311)  routing T_23_19.sp12_h_l_21 <X> T_23_19.lc_trk_g1_6
 (25 7)  (1223 311)  (1223 311)  routing T_23_19.sp12_h_l_21 <X> T_23_19.lc_trk_g1_6
 (31 7)  (1229 311)  (1229 311)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 311)  (1234 311)  LC_3 Logic Functioning bit
 (37 7)  (1235 311)  (1235 311)  LC_3 Logic Functioning bit
 (39 7)  (1237 311)  (1237 311)  LC_3 Logic Functioning bit
 (41 7)  (1239 311)  (1239 311)  LC_3 Logic Functioning bit
 (42 7)  (1240 311)  (1240 311)  LC_3 Logic Functioning bit
 (43 7)  (1241 311)  (1241 311)  LC_3 Logic Functioning bit
 (2 8)  (1200 312)  (1200 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (1202 312)  (1202 312)  routing T_23_19.sp4_h_l_43 <X> T_23_19.sp4_v_b_6
 (14 8)  (1212 312)  (1212 312)  routing T_23_19.sp12_v_b_0 <X> T_23_19.lc_trk_g2_0
 (27 8)  (1225 312)  (1225 312)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 312)  (1227 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 312)  (1230 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 312)  (1234 312)  LC_4 Logic Functioning bit
 (38 8)  (1236 312)  (1236 312)  LC_4 Logic Functioning bit
 (43 8)  (1241 312)  (1241 312)  LC_4 Logic Functioning bit
 (50 8)  (1248 312)  (1248 312)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1203 313)  (1203 313)  routing T_23_19.sp4_h_l_43 <X> T_23_19.sp4_v_b_6
 (14 9)  (1212 313)  (1212 313)  routing T_23_19.sp12_v_b_0 <X> T_23_19.lc_trk_g2_0
 (15 9)  (1213 313)  (1213 313)  routing T_23_19.sp12_v_b_0 <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (1220 313)  (1220 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1221 313)  (1221 313)  routing T_23_19.sp12_v_t_9 <X> T_23_19.lc_trk_g2_2
 (30 9)  (1228 313)  (1228 313)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 313)  (1229 313)  routing T_23_19.lc_trk_g0_3 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 313)  (1234 313)  LC_4 Logic Functioning bit
 (38 9)  (1236 313)  (1236 313)  LC_4 Logic Functioning bit
 (43 9)  (1241 313)  (1241 313)  LC_4 Logic Functioning bit
 (48 9)  (1246 313)  (1246 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (32 10)  (1230 314)  (1230 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 314)  (1231 314)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 314)  (1234 314)  LC_5 Logic Functioning bit
 (38 10)  (1236 314)  (1236 314)  LC_5 Logic Functioning bit
 (5 11)  (1203 315)  (1203 315)  routing T_23_19.sp4_h_l_43 <X> T_23_19.sp4_v_t_43
 (14 11)  (1212 315)  (1212 315)  routing T_23_19.sp12_v_b_20 <X> T_23_19.lc_trk_g2_4
 (16 11)  (1214 315)  (1214 315)  routing T_23_19.sp12_v_b_20 <X> T_23_19.lc_trk_g2_4
 (17 11)  (1215 315)  (1215 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (1225 315)  (1225 315)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 315)  (1226 315)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 315)  (1227 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1235 315)  (1235 315)  LC_5 Logic Functioning bit
 (39 11)  (1237 315)  (1237 315)  LC_5 Logic Functioning bit
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 316)  (1216 316)  routing T_23_19.wire_logic_cluster/lc_1/out <X> T_23_19.lc_trk_g3_1
 (25 12)  (1223 316)  (1223 316)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (27 12)  (1225 316)  (1225 316)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 316)  (1226 316)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 316)  (1231 316)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 316)  (1232 316)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 316)  (1234 316)  LC_6 Logic Functioning bit
 (38 12)  (1236 316)  (1236 316)  LC_6 Logic Functioning bit
 (41 12)  (1239 316)  (1239 316)  LC_6 Logic Functioning bit
 (43 12)  (1241 316)  (1241 316)  LC_6 Logic Functioning bit
 (14 13)  (1212 317)  (1212 317)  routing T_23_19.sp4_r_v_b_40 <X> T_23_19.lc_trk_g3_0
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1220 317)  (1220 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 317)  (1221 317)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (24 13)  (1222 317)  (1222 317)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (26 13)  (1224 317)  (1224 317)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 317)  (1226 317)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 317)  (1228 317)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (1235 317)  (1235 317)  LC_6 Logic Functioning bit
 (39 13)  (1237 317)  (1237 317)  LC_6 Logic Functioning bit
 (41 13)  (1239 317)  (1239 317)  LC_6 Logic Functioning bit
 (43 13)  (1241 317)  (1241 317)  LC_6 Logic Functioning bit
 (48 13)  (1246 317)  (1246 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 318)  (1216 318)  routing T_23_19.wire_logic_cluster/lc_5/out <X> T_23_19.lc_trk_g3_5
 (25 14)  (1223 318)  (1223 318)  routing T_23_19.sp4_v_b_30 <X> T_23_19.lc_trk_g3_6
 (9 15)  (1207 319)  (1207 319)  routing T_23_19.sp4_v_b_2 <X> T_23_19.sp4_v_t_47
 (10 15)  (1208 319)  (1208 319)  routing T_23_19.sp4_v_b_2 <X> T_23_19.sp4_v_t_47
 (22 15)  (1220 319)  (1220 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1221 319)  (1221 319)  routing T_23_19.sp4_v_b_30 <X> T_23_19.lc_trk_g3_6


LogicTile_24_19

 (26 0)  (1278 304)  (1278 304)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (36 0)  (1288 304)  (1288 304)  LC_0 Logic Functioning bit
 (37 0)  (1289 304)  (1289 304)  LC_0 Logic Functioning bit
 (38 0)  (1290 304)  (1290 304)  LC_0 Logic Functioning bit
 (41 0)  (1293 304)  (1293 304)  LC_0 Logic Functioning bit
 (42 0)  (1294 304)  (1294 304)  LC_0 Logic Functioning bit
 (43 0)  (1295 304)  (1295 304)  LC_0 Logic Functioning bit
 (27 1)  (1279 305)  (1279 305)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 305)  (1281 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 305)  (1284 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1285 305)  (1285 305)  routing T_24_19.lc_trk_g3_1 <X> T_24_19.input_2_0
 (34 1)  (1286 305)  (1286 305)  routing T_24_19.lc_trk_g3_1 <X> T_24_19.input_2_0
 (36 1)  (1288 305)  (1288 305)  LC_0 Logic Functioning bit
 (37 1)  (1289 305)  (1289 305)  LC_0 Logic Functioning bit
 (39 1)  (1291 305)  (1291 305)  LC_0 Logic Functioning bit
 (40 1)  (1292 305)  (1292 305)  LC_0 Logic Functioning bit
 (42 1)  (1294 305)  (1294 305)  LC_0 Logic Functioning bit
 (43 1)  (1295 305)  (1295 305)  LC_0 Logic Functioning bit
 (47 1)  (1299 305)  (1299 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (17 6)  (1269 310)  (1269 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1279 310)  (1279 310)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 310)  (1281 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 310)  (1283 310)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 310)  (1286 310)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 310)  (1288 310)  LC_3 Logic Functioning bit
 (37 6)  (1289 310)  (1289 310)  LC_3 Logic Functioning bit
 (38 6)  (1290 310)  (1290 310)  LC_3 Logic Functioning bit
 (39 6)  (1291 310)  (1291 310)  LC_3 Logic Functioning bit
 (41 6)  (1293 310)  (1293 310)  LC_3 Logic Functioning bit
 (43 6)  (1295 310)  (1295 310)  LC_3 Logic Functioning bit
 (18 7)  (1270 311)  (1270 311)  routing T_24_19.sp4_r_v_b_29 <X> T_24_19.lc_trk_g1_5
 (36 7)  (1288 311)  (1288 311)  LC_3 Logic Functioning bit
 (37 7)  (1289 311)  (1289 311)  LC_3 Logic Functioning bit
 (38 7)  (1290 311)  (1290 311)  LC_3 Logic Functioning bit
 (39 7)  (1291 311)  (1291 311)  LC_3 Logic Functioning bit
 (41 7)  (1293 311)  (1293 311)  LC_3 Logic Functioning bit
 (43 7)  (1295 311)  (1295 311)  LC_3 Logic Functioning bit
 (48 7)  (1300 311)  (1300 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 9)  (1255 313)  (1255 313)  routing T_24_19.sp12_h_l_22 <X> T_24_19.sp12_v_b_1
 (17 12)  (1269 316)  (1269 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1270 317)  (1270 317)  routing T_24_19.sp4_r_v_b_41 <X> T_24_19.lc_trk_g3_1
 (4 14)  (1256 318)  (1256 318)  routing T_24_19.sp4_v_b_1 <X> T_24_19.sp4_v_t_44
 (6 14)  (1258 318)  (1258 318)  routing T_24_19.sp4_v_b_1 <X> T_24_19.sp4_v_t_44


RAM_Tile_25_19

 (6 0)  (1312 304)  (1312 304)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_v_b_0
 (5 1)  (1311 305)  (1311 305)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_v_b_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (1333 308)  (1333 308)  routing T_25_19.lc_trk_g1_0 <X> T_25_19.wire_bram/ram/WDATA_13
 (29 4)  (1335 308)  (1335 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_13
 (14 5)  (1320 309)  (1320 309)  routing T_25_19.sp4_r_v_b_24 <X> T_25_19.lc_trk_g1_0
 (17 5)  (1323 309)  (1323 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (40 5)  (1346 309)  (1346 309)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (10 7)  (1316 311)  (1316 311)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_t_41
 (16 8)  (1322 312)  (1322 312)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g2_1
 (17 8)  (1323 312)  (1323 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 312)  (1324 312)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g2_1
 (3 9)  (1309 313)  (1309 313)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_b_1
 (5 10)  (1311 314)  (1311 314)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_l_43
 (14 10)  (1320 314)  (1320 314)  routing T_25_19.sp4_v_b_28 <X> T_25_19.lc_trk_g2_4
 (4 11)  (1310 315)  (1310 315)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_l_43
 (6 11)  (1312 315)  (1312 315)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_l_43
 (16 11)  (1322 315)  (1322 315)  routing T_25_19.sp4_v_b_28 <X> T_25_19.lc_trk_g2_4
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (28 12)  (1334 316)  (1334 316)  routing T_25_19.lc_trk_g2_1 <X> T_25_19.wire_bram/ram/WDATA_9
 (29 12)  (1335 316)  (1335 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (39 13)  (1345 317)  (1345 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE


LogicTile_26_19

 (11 2)  (1359 306)  (1359 306)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_t_39
 (3 15)  (1351 319)  (1351 319)  routing T_26_19.sp12_h_l_22 <X> T_26_19.sp12_v_t_22


IO_Tile_33_19

 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_7_18

 (5 8)  (347 296)  (347 296)  routing T_7_18.sp4_v_b_0 <X> T_7_18.sp4_h_r_6
 (4 9)  (346 297)  (346 297)  routing T_7_18.sp4_v_b_0 <X> T_7_18.sp4_h_r_6
 (6 9)  (348 297)  (348 297)  routing T_7_18.sp4_v_b_0 <X> T_7_18.sp4_h_r_6


RAM_Tile_8_18

 (8 1)  (404 289)  (404 289)  routing T_8_18.sp4_h_r_1 <X> T_8_18.sp4_v_b_1


LogicTile_9_18

 (3 0)  (441 288)  (441 288)  routing T_9_18.sp12_v_t_23 <X> T_9_18.sp12_v_b_0
 (17 0)  (455 288)  (455 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 288)  (456 288)  routing T_9_18.wire_logic_cluster/lc_1/out <X> T_9_18.lc_trk_g0_1
 (21 0)  (459 288)  (459 288)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g0_3
 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (453 289)  (453 289)  routing T_9_18.bot_op_0 <X> T_9_18.lc_trk_g0_0
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 289)  (463 289)  routing T_9_18.sp4_r_v_b_33 <X> T_9_18.lc_trk_g0_2
 (0 2)  (438 290)  (438 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 290)  (452 290)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g0_4
 (26 2)  (464 290)  (464 290)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 290)  (468 290)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (37 2)  (475 290)  (475 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (42 2)  (480 290)  (480 290)  LC_1 Logic Functioning bit
 (45 2)  (483 290)  (483 290)  LC_1 Logic Functioning bit
 (0 3)  (438 291)  (438 291)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 3)  (440 291)  (440 291)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 291)  (468 291)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 291)  (469 291)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 291)  (470 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (43 3)  (481 291)  (481 291)  LC_1 Logic Functioning bit
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (39 4)  (477 292)  (477 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (45 4)  (483 292)  (483 292)  LC_2 Logic Functioning bit
 (15 5)  (453 293)  (453 293)  routing T_9_18.bot_op_0 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (471 293)  (471 293)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.input_2_2
 (38 5)  (476 293)  (476 293)  LC_2 Logic Functioning bit
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (51 5)  (489 293)  (489 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (455 294)  (455 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 294)  (462 294)  routing T_9_18.bot_op_7 <X> T_9_18.lc_trk_g1_7
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 294)  (475 294)  LC_3 Logic Functioning bit
 (41 6)  (479 294)  (479 294)  LC_3 Logic Functioning bit
 (42 6)  (480 294)  (480 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (46 6)  (484 294)  (484 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.input_2_3
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (6 8)  (444 296)  (444 296)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_b_6
 (14 8)  (452 296)  (452 296)  routing T_9_18.sp4_v_b_24 <X> T_9_18.lc_trk_g2_0
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (466 296)  (466 296)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_4
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (16 9)  (454 297)  (454 297)  routing T_9_18.sp4_v_b_24 <X> T_9_18.lc_trk_g2_0
 (17 9)  (455 297)  (455 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (456 297)  (456 297)  routing T_9_18.sp4_r_v_b_33 <X> T_9_18.lc_trk_g2_1
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_v_t_16 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.sp4_v_t_16 <X> T_9_18.lc_trk_g2_5
 (21 10)  (459 298)  (459 298)  routing T_9_18.wire_logic_cluster/lc_7/out <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 298)  (463 298)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g2_6
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 299)  (470 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (38 11)  (476 299)  (476 299)  LC_5 Logic Functioning bit
 (41 11)  (479 299)  (479 299)  LC_5 Logic Functioning bit
 (43 11)  (481 299)  (481 299)  LC_5 Logic Functioning bit
 (6 12)  (444 300)  (444 300)  routing T_9_18.sp4_h_r_4 <X> T_9_18.sp4_v_b_9
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (463 300)  (463 300)  routing T_9_18.wire_logic_cluster/lc_2/out <X> T_9_18.lc_trk_g3_2
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 300)  (466 300)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 300)  (473 300)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (43 12)  (481 300)  (481 300)  LC_6 Logic Functioning bit
 (45 12)  (483 300)  (483 300)  LC_6 Logic Functioning bit
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 301)  (465 301)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 301)  (471 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (35 13)  (473 301)  (473 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (42 13)  (480 301)  (480 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 302)  (456 302)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g3_5
 (28 14)  (466 302)  (466 302)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (41 14)  (479 302)  (479 302)  LC_7 Logic Functioning bit
 (42 14)  (480 302)  (480 302)  LC_7 Logic Functioning bit
 (43 14)  (481 302)  (481 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (47 14)  (485 302)  (485 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 303)  (468 303)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 303)  (471 303)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (35 15)  (473 303)  (473 303)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (42 15)  (480 303)  (480 303)  LC_7 Logic Functioning bit


LogicTile_10_18

 (14 0)  (506 288)  (506 288)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g0_0
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 288)  (510 288)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g0_1
 (21 0)  (513 288)  (513 288)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 288)  (517 288)  routing T_10_18.sp4_v_b_10 <X> T_10_18.lc_trk_g0_2
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_v_b_10 <X> T_10_18.lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_v_b_10 <X> T_10_18.lc_trk_g0_2
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (507 290)  (507 290)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g0_5
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (46 2)  (538 290)  (538 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (492 291)  (492 291)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 3)  (494 291)  (494 291)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (8 3)  (500 291)  (500 291)  routing T_10_18.sp4_v_b_10 <X> T_10_18.sp4_v_t_36
 (10 3)  (502 291)  (502 291)  routing T_10_18.sp4_v_b_10 <X> T_10_18.sp4_v_t_36
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (14 4)  (506 292)  (506 292)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g1_0
 (15 4)  (507 292)  (507 292)  routing T_10_18.sp4_v_b_17 <X> T_10_18.lc_trk_g1_1
 (16 4)  (508 292)  (508 292)  routing T_10_18.sp4_v_b_17 <X> T_10_18.lc_trk_g1_1
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (19 4)  (511 292)  (511 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (25 4)  (517 292)  (517 292)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g1_2
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (9 5)  (501 293)  (501 293)  routing T_10_18.sp4_v_t_41 <X> T_10_18.sp4_v_b_4
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g1_2
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 293)  (525 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_2
 (34 5)  (526 293)  (526 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_2
 (35 5)  (527 293)  (527 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_2
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (53 5)  (545 293)  (545 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (503 294)  (503 294)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_40
 (13 6)  (505 294)  (505 294)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_40
 (16 6)  (508 294)  (508 294)  routing T_10_18.sp4_v_b_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.sp4_v_b_5 <X> T_10_18.lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 294)  (515 294)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (45 6)  (537 294)  (537 294)  LC_3 Logic Functioning bit
 (12 7)  (504 295)  (504 295)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_40
 (21 7)  (513 295)  (513 295)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 295)  (527 295)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.input_2_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (11 8)  (503 296)  (503 296)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_v_b_8
 (13 8)  (505 296)  (505 296)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_v_b_8
 (16 8)  (508 296)  (508 296)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (21 8)  (513 296)  (513 296)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g2_3
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 296)  (515 296)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g2_3
 (24 8)  (516 296)  (516 296)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g2_3
 (25 8)  (517 296)  (517 296)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g2_2
 (18 9)  (510 297)  (510 297)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (21 9)  (513 297)  (513 297)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g2_3
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (513 298)  (513 298)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 298)  (520 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (15 11)  (507 299)  (507 299)  routing T_10_18.tnr_op_4 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (39 11)  (531 299)  (531 299)  LC_5 Logic Functioning bit
 (41 11)  (533 299)  (533 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (51 11)  (543 299)  (543 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (508 300)  (508 300)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g3_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g3_1
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 300)  (515 300)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (52 12)  (544 300)  (544 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (510 301)  (510 301)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g3_1
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 301)  (525 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_6
 (34 13)  (526 301)  (526 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_6
 (35 13)  (527 301)  (527 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_6
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (13 14)  (505 302)  (505 302)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_46
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp4_v_b_30 <X> T_10_18.lc_trk_g3_6
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (51 14)  (543 302)  (543 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (504 303)  (504 303)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_46
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_v_b_30 <X> T_10_18.lc_trk_g3_6
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (42 15)  (534 303)  (534 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (11 0)  (557 288)  (557 288)  routing T_11_18.sp4_v_t_43 <X> T_11_18.sp4_v_b_2
 (12 0)  (558 288)  (558 288)  routing T_11_18.sp4_v_b_2 <X> T_11_18.sp4_h_r_2
 (13 0)  (559 288)  (559 288)  routing T_11_18.sp4_v_t_43 <X> T_11_18.sp4_v_b_2
 (25 0)  (571 288)  (571 288)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g0_2
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (47 0)  (593 288)  (593 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (554 289)  (554 289)  routing T_11_18.sp4_h_r_1 <X> T_11_18.sp4_v_b_1
 (11 1)  (557 289)  (557 289)  routing T_11_18.sp4_v_b_2 <X> T_11_18.sp4_h_r_2
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (46 4)  (592 292)  (592 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 293)  (569 293)  routing T_11_18.sp4_h_r_2 <X> T_11_18.lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.sp4_h_r_2 <X> T_11_18.lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.sp4_h_r_2 <X> T_11_18.lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_2
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g1_7
 (21 7)  (567 295)  (567 295)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g1_7
 (5 8)  (551 296)  (551 296)  routing T_11_18.sp4_v_t_43 <X> T_11_18.sp4_h_r_6
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.input_2_4
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (51 8)  (597 296)  (597 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_h_r_11 <X> T_11_18.sp4_v_b_11
 (18 13)  (564 301)  (564 301)  routing T_11_18.sp4_r_v_b_41 <X> T_11_18.lc_trk_g3_1
 (4 14)  (550 302)  (550 302)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_v_t_44


LogicTile_12_18

 (12 0)  (612 288)  (612 288)  routing T_12_18.sp4_h_l_46 <X> T_12_18.sp4_h_r_2
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g0_1
 (13 1)  (613 289)  (613 289)  routing T_12_18.sp4_h_l_46 <X> T_12_18.sp4_h_r_2
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 290)  (608 290)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_h_l_36
 (14 2)  (614 290)  (614 290)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g0_4
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 290)  (618 290)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g0_5
 (21 2)  (621 290)  (621 290)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (46 2)  (646 290)  (646 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (608 291)  (608 291)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_v_t_36
 (9 3)  (609 291)  (609 291)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_v_t_36
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (11 4)  (611 292)  (611 292)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_v_b_5
 (13 4)  (613 292)  (613 292)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_v_b_5
 (5 6)  (605 294)  (605 294)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_h_l_38
 (21 6)  (621 294)  (621 294)  routing T_12_18.sp4_h_l_2 <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 294)  (623 294)  routing T_12_18.sp4_h_l_2 <X> T_12_18.lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.sp4_h_l_2 <X> T_12_18.lc_trk_g1_7
 (4 7)  (604 295)  (604 295)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_h_l_38
 (6 7)  (606 295)  (606 295)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_h_l_38
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_h_r_6 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_h_r_6 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.sp4_h_r_6 <X> T_12_18.lc_trk_g1_6
 (5 8)  (605 296)  (605 296)  routing T_12_18.sp4_h_l_38 <X> T_12_18.sp4_h_r_6
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 296)  (635 296)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.input_2_4
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (4 9)  (604 297)  (604 297)  routing T_12_18.sp4_h_l_38 <X> T_12_18.sp4_h_r_6
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (48 9)  (648 297)  (648 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (604 298)  (604 298)  routing T_12_18.sp4_v_b_6 <X> T_12_18.sp4_v_t_43
 (14 10)  (614 298)  (614 298)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (15 10)  (615 298)  (615 298)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g2_5
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 298)  (624 298)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g2_7
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 298)  (635 298)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.input_2_5
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (15 11)  (615 299)  (615 299)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (621 299)  (621 299)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g2_7
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (15 12)  (615 300)  (615 300)  routing T_12_18.tnl_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (51 12)  (651 300)  (651 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp12_v_b_8 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (618 301)  (618 301)  routing T_12_18.tnl_op_1 <X> T_12_18.lc_trk_g3_1
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 301)  (633 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (53 13)  (653 301)  (653 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 302)  (635 302)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.input_2_7
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (48 14)  (648 302)  (648 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.input_2_7
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (9 0)  (663 288)  (663 288)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_r_1
 (11 0)  (665 288)  (665 288)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_b_2
 (15 0)  (669 288)  (669 288)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (19 0)  (673 288)  (673 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (675 288)  (675 288)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (18 1)  (672 289)  (672 289)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_h_r_2 <X> T_13_18.lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.sp4_h_r_2 <X> T_13_18.lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.sp4_h_r_2 <X> T_13_18.lc_trk_g0_2
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (660 290)  (660 290)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_v_t_37
 (8 2)  (662 290)  (662 290)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_l_36
 (9 2)  (663 290)  (663 290)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_l_36
 (13 2)  (667 290)  (667 290)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_t_39
 (14 2)  (668 290)  (668 290)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g0_4
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (5 3)  (659 291)  (659 291)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_v_t_37
 (12 3)  (666 291)  (666 291)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_t_39
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 291)  (687 291)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.input_2_1
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_v_b_0 <X> T_13_18.lc_trk_g1_0
 (15 4)  (669 292)  (669 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (21 4)  (675 292)  (675 292)  routing T_13_18.sp12_h_r_3 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.sp12_h_r_3 <X> T_13_18.lc_trk_g1_3
 (25 4)  (679 292)  (679 292)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g1_2
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (4 5)  (658 293)  (658 293)  routing T_13_18.sp4_v_t_47 <X> T_13_18.sp4_h_r_3
 (10 5)  (664 293)  (664 293)  routing T_13_18.sp4_h_r_11 <X> T_13_18.sp4_v_b_4
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_v_b_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp12_h_r_3 <X> T_13_18.lc_trk_g1_3
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 293)  (688 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (47 5)  (701 293)  (701 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (705 293)  (705 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (662 294)  (662 294)  routing T_13_18.sp4_v_t_47 <X> T_13_18.sp4_h_l_41
 (9 6)  (663 294)  (663 294)  routing T_13_18.sp4_v_t_47 <X> T_13_18.sp4_h_l_41
 (10 6)  (664 294)  (664 294)  routing T_13_18.sp4_v_t_47 <X> T_13_18.sp4_h_l_41
 (14 6)  (668 294)  (668 294)  routing T_13_18.sp4_v_b_4 <X> T_13_18.lc_trk_g1_4
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (46 6)  (700 294)  (700 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (670 295)  (670 295)  routing T_13_18.sp4_v_b_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (12 8)  (666 296)  (666 296)  routing T_13_18.sp4_v_t_45 <X> T_13_18.sp4_h_r_8
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g2_1
 (25 8)  (679 296)  (679 296)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g2_2
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_4
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (4 10)  (658 298)  (658 298)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_t_43
 (21 10)  (675 298)  (675 298)  routing T_13_18.bnl_op_7 <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (679 298)  (679 298)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g2_6
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (47 10)  (701 298)  (701 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (659 299)  (659 299)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_t_43
 (21 11)  (675 299)  (675 299)  routing T_13_18.bnl_op_7 <X> T_13_18.lc_trk_g2_7
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (9 12)  (663 300)  (663 300)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_h_r_10
 (10 12)  (664 300)  (664 300)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_h_r_10
 (11 12)  (665 300)  (665 300)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_b_11
 (15 12)  (669 300)  (669 300)  routing T_13_18.sp4_v_t_28 <X> T_13_18.lc_trk_g3_1
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_t_28 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (52 12)  (706 300)  (706 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (657 301)  (657 301)  routing T_13_18.sp12_h_l_22 <X> T_13_18.sp12_h_r_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 301)  (677 301)  routing T_13_18.sp4_h_l_15 <X> T_13_18.lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.sp4_h_l_15 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.sp4_h_l_15 <X> T_13_18.lc_trk_g3_2
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (4 14)  (658 302)  (658 302)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_t_44
 (8 14)  (662 302)  (662 302)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_h_l_47
 (10 14)  (664 302)  (664 302)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_h_l_47
 (13 14)  (667 302)  (667 302)  routing T_13_18.sp4_h_r_11 <X> T_13_18.sp4_v_t_46
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g3_5
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (47 14)  (701 302)  (701 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (706 302)  (706 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (659 303)  (659 303)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_t_44
 (12 15)  (666 303)  (666 303)  routing T_13_18.sp4_h_r_11 <X> T_13_18.sp4_v_t_46
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (8 0)  (716 288)  (716 288)  routing T_14_18.sp4_v_b_1 <X> T_14_18.sp4_h_r_1
 (9 0)  (717 288)  (717 288)  routing T_14_18.sp4_v_b_1 <X> T_14_18.sp4_h_r_1
 (12 0)  (720 288)  (720 288)  routing T_14_18.sp4_v_b_2 <X> T_14_18.sp4_h_r_2
 (21 0)  (729 288)  (729 288)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g0_3
 (25 0)  (733 288)  (733 288)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g0_2
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_0
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (11 1)  (719 289)  (719 289)  routing T_14_18.sp4_v_b_2 <X> T_14_18.sp4_h_r_2
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.sp4_v_b_10 <X> T_14_18.lc_trk_g0_2
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (724 290)  (724 290)  routing T_14_18.sp12_h_r_13 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp12_h_r_12 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_v_b_22 <X> T_14_18.lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.sp4_v_b_22 <X> T_14_18.lc_trk_g0_6
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (717 292)  (717 292)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_h_r_4
 (10 4)  (718 292)  (718 292)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_h_r_4
 (14 4)  (722 292)  (722 292)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g1_0
 (15 4)  (723 292)  (723 292)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (25 4)  (733 292)  (733 292)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g1_2
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (726 293)  (726 293)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (25 6)  (733 294)  (733 294)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g1_6
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (4 7)  (712 295)  (712 295)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_h_l_38
 (6 7)  (714 295)  (714 295)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_h_l_38
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_4
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (8 9)  (716 297)  (716 297)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_b_7
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_v_t_29 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_v_t_29 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 297)  (741 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (11 10)  (719 298)  (719 298)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_45
 (13 10)  (721 298)  (721 298)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_45
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 298)  (731 298)  routing T_14_18.sp4_h_r_31 <X> T_14_18.lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.sp4_h_r_31 <X> T_14_18.lc_trk_g2_7
 (25 10)  (733 298)  (733 298)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g2_6
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (8 11)  (716 299)  (716 299)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_42
 (9 11)  (717 299)  (717 299)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_42
 (12 11)  (720 299)  (720 299)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_45
 (21 11)  (729 299)  (729 299)  routing T_14_18.sp4_h_r_31 <X> T_14_18.lc_trk_g2_7
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (3 12)  (711 300)  (711 300)  routing T_14_18.sp12_v_t_22 <X> T_14_18.sp12_h_r_1
 (4 12)  (712 300)  (712 300)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_b_9
 (14 12)  (722 300)  (722 300)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g3_0
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g3_2
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (5 13)  (713 301)  (713 301)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_b_9
 (15 13)  (723 301)  (723 301)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 301)  (742 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_6
 (35 13)  (743 301)  (743 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g3_5
 (21 14)  (729 302)  (729 302)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 302)  (732 302)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g3_7
 (25 14)  (733 302)  (733 302)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_7
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (11 15)  (719 303)  (719 303)  routing T_14_18.sp4_h_r_3 <X> T_14_18.sp4_h_l_46
 (13 15)  (721 303)  (721 303)  routing T_14_18.sp4_h_r_3 <X> T_14_18.sp4_h_l_46
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (4 0)  (766 288)  (766 288)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_b_0
 (6 0)  (768 288)  (768 288)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_b_0
 (21 0)  (783 288)  (783 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (25 0)  (787 288)  (787 288)  routing T_15_18.sp4_v_b_2 <X> T_15_18.lc_trk_g0_2
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (5 1)  (767 289)  (767 289)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_b_0
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 289)  (785 289)  routing T_15_18.sp4_v_b_2 <X> T_15_18.lc_trk_g0_2
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.input_2_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 290)  (770 290)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_36
 (9 2)  (771 290)  (771 290)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_36
 (10 2)  (772 290)  (772 290)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_36
 (14 2)  (776 290)  (776 290)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (15 2)  (777 290)  (777 290)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g0_5
 (16 2)  (778 290)  (778 290)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g0_5
 (21 2)  (783 290)  (783 290)  routing T_15_18.sp4_v_b_7 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_v_b_7 <X> T_15_18.lc_trk_g0_7
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (15 3)  (777 291)  (777 291)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (770 292)  (770 292)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_h_r_4
 (9 4)  (771 292)  (771 292)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_h_r_4
 (14 4)  (776 292)  (776 292)  routing T_15_18.sp4_h_r_8 <X> T_15_18.lc_trk_g1_0
 (15 4)  (777 292)  (777 292)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g1_1
 (16 4)  (778 292)  (778 292)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 292)  (780 292)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g1_1
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 292)  (787 292)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g1_2
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (15 5)  (777 293)  (777 293)  routing T_15_18.sp4_h_r_8 <X> T_15_18.lc_trk_g1_0
 (16 5)  (778 293)  (778 293)  routing T_15_18.sp4_h_r_8 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (780 293)  (780 293)  routing T_15_18.sp4_h_l_4 <X> T_15_18.lc_trk_g1_1
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 293)  (795 293)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g1_4
 (15 6)  (777 294)  (777 294)  routing T_15_18.sp4_h_r_5 <X> T_15_18.lc_trk_g1_5
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp4_h_r_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g1_7
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 295)  (780 295)  routing T_15_18.sp4_h_r_5 <X> T_15_18.lc_trk_g1_5
 (19 7)  (781 295)  (781 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 295)  (796 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.input_2_3
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (3 8)  (765 296)  (765 296)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_b_1
 (4 8)  (766 296)  (766 296)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_b_6
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (3 9)  (765 297)  (765 297)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_b_1
 (5 9)  (767 297)  (767 297)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_b_6
 (6 9)  (768 297)  (768 297)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_h_r_6
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp12_v_t_9 <X> T_15_18.lc_trk_g2_2
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 297)  (796 297)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_5
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp12_v_b_12 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 299)  (796 299)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_5
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (4 12)  (766 300)  (766 300)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_v_b_9
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.input_2_6
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (795 301)  (795 301)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.input_2_6
 (34 13)  (796 301)  (796 301)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.input_2_6
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (3 14)  (765 302)  (765 302)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22
 (12 14)  (774 302)  (774 302)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g3_5
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 302)  (797 302)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_7
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (3 15)  (765 303)  (765 303)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22
 (11 15)  (773 303)  (773 303)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (13 15)  (775 303)  (775 303)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp12_v_b_12 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp4_r_v_b_46 <X> T_15_18.lc_trk_g3_6
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 303)  (795 303)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_7
 (34 15)  (796 303)  (796 303)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_7
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (8 0)  (824 288)  (824 288)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_1
 (9 0)  (825 288)  (825 288)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_1
 (10 0)  (826 288)  (826 288)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_1
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (37 0)  (853 288)  (853 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (51 0)  (867 288)  (867 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (44 1)  (860 289)  (860 289)  LC_0 Logic Functioning bit
 (45 1)  (861 289)  (861 289)  LC_0 Logic Functioning bit
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (9 2)  (825 290)  (825 290)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_l_36
 (0 3)  (816 291)  (816 291)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 3)  (818 291)  (818 291)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.sp4_r_v_b_30 <X> T_16_18.lc_trk_g0_6
 (12 4)  (828 292)  (828 292)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_r_5
 (15 4)  (831 292)  (831 292)  routing T_16_18.sp4_h_l_4 <X> T_16_18.lc_trk_g1_1
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp4_h_l_4 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 292)  (834 292)  routing T_16_18.sp4_h_l_4 <X> T_16_18.lc_trk_g1_1
 (25 4)  (841 292)  (841 292)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g1_2
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (47 4)  (863 292)  (863 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (834 293)  (834 293)  routing T_16_18.sp4_h_l_4 <X> T_16_18.lc_trk_g1_1
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (841 293)  (841 293)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g1_2
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (12 6)  (828 294)  (828 294)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_h_l_40
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp12_h_l_18 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (13 7)  (829 295)  (829 295)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_h_l_40
 (18 7)  (834 295)  (834 295)  routing T_16_18.sp12_h_l_18 <X> T_16_18.lc_trk_g1_5
 (19 7)  (835 295)  (835 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (8 8)  (824 296)  (824 296)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_h_r_7
 (10 8)  (826 296)  (826 296)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_h_r_7
 (12 8)  (828 296)  (828 296)  routing T_16_18.sp4_v_b_2 <X> T_16_18.sp4_h_r_8
 (14 8)  (830 296)  (830 296)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g2_0
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (51 8)  (867 296)  (867 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (827 297)  (827 297)  routing T_16_18.sp4_v_b_2 <X> T_16_18.sp4_h_r_8
 (13 9)  (829 297)  (829 297)  routing T_16_18.sp4_v_b_2 <X> T_16_18.sp4_h_r_8
 (15 9)  (831 297)  (831 297)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (8 10)  (824 298)  (824 298)  routing T_16_18.sp4_v_t_42 <X> T_16_18.sp4_h_l_42
 (9 10)  (825 298)  (825 298)  routing T_16_18.sp4_v_t_42 <X> T_16_18.sp4_h_l_42
 (15 10)  (831 298)  (831 298)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (15 11)  (831 299)  (831 299)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g2_4
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp4_v_t_33 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (47 11)  (863 299)  (863 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (821 300)  (821 300)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_h_r_9
 (8 12)  (824 300)  (824 300)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_h_r_10
 (10 12)  (826 300)  (826 300)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_h_r_10
 (14 12)  (830 300)  (830 300)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g3_0
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (4 13)  (820 301)  (820 301)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_h_r_9
 (14 13)  (830 301)  (830 301)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g3_0
 (16 13)  (832 301)  (832 301)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (46 13)  (862 301)  (862 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 302)  (816 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (819 302)  (819 302)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_v_t_22
 (13 14)  (829 302)  (829 302)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_t_46
 (14 14)  (830 302)  (830 302)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (15 14)  (831 302)  (831 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (21 14)  (837 302)  (837 302)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (3 15)  (819 303)  (819 303)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_v_t_22
 (10 15)  (826 303)  (826 303)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_t_47
 (12 15)  (828 303)  (828 303)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_t_46
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g0_1
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (10 1)  (884 289)  (884 289)  routing T_17_18.sp4_h_r_8 <X> T_17_18.sp4_v_b_1
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 289)  (897 289)  routing T_17_18.sp12_h_r_10 <X> T_17_18.lc_trk_g0_2
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 289)  (907 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.input_2_0
 (34 1)  (908 289)  (908 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.input_2_0
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (47 1)  (921 289)  (921 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 290)  (888 290)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g0_4
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 290)  (897 290)  routing T_17_18.sp4_v_b_23 <X> T_17_18.lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.sp4_v_b_23 <X> T_17_18.lc_trk_g0_7
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 290)  (904 290)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (42 2)  (916 290)  (916 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (13 3)  (887 291)  (887 291)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_l_39
 (14 3)  (888 291)  (888 291)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g0_4
 (15 3)  (889 291)  (889 291)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g0_4
 (16 3)  (890 291)  (890 291)  routing T_17_18.sp4_h_l_9 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (900 291)  (900 291)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (51 3)  (925 291)  (925 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (877 292)  (877 292)  routing T_17_18.sp12_v_t_23 <X> T_17_18.sp12_h_r_0
 (10 4)  (884 292)  (884 292)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_h_r_4
 (14 4)  (888 292)  (888 292)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g1_0
 (15 4)  (889 292)  (889 292)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g1_1
 (17 4)  (891 292)  (891 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (895 292)  (895 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 292)  (900 292)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 292)  (904 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 292)  (908 292)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (42 4)  (916 292)  (916 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_b_3
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 293)  (892 293)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g1_1
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.bot_op_2 <X> T_17_18.lc_trk_g1_2
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (907 293)  (907 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.input_2_2
 (35 5)  (909 293)  (909 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.input_2_2
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (51 5)  (925 293)  (925 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.bot_op_7 <X> T_17_18.lc_trk_g1_7
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 294)  (904 294)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (46 6)  (920 294)  (920 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (926 294)  (926 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 295)  (907 295)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (46 7)  (920 295)  (920 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (921 295)  (921 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (927 295)  (927 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (25 8)  (899 296)  (899 296)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g2_2
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (41 8)  (915 296)  (915 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (52 8)  (926 296)  (926 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_v_t_41 <X> T_17_18.sp4_v_b_7
 (10 9)  (884 297)  (884 297)  routing T_17_18.sp4_v_t_41 <X> T_17_18.sp4_v_b_7
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (40 9)  (914 297)  (914 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (13 10)  (887 298)  (887 298)  routing T_17_18.sp4_h_r_8 <X> T_17_18.sp4_v_t_45
 (14 10)  (888 298)  (888 298)  routing T_17_18.sp4_h_r_36 <X> T_17_18.lc_trk_g2_4
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 298)  (892 298)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g2_5
 (19 10)  (893 298)  (893 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (895 298)  (895 298)  routing T_17_18.rgt_op_7 <X> T_17_18.lc_trk_g2_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 298)  (898 298)  routing T_17_18.rgt_op_7 <X> T_17_18.lc_trk_g2_7
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 298)  (907 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 298)  (909 298)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.input_2_5
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (48 10)  (922 298)  (922 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (6 11)  (880 299)  (880 299)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_43
 (12 11)  (886 299)  (886 299)  routing T_17_18.sp4_h_r_8 <X> T_17_18.sp4_v_t_45
 (15 11)  (889 299)  (889 299)  routing T_17_18.sp4_h_r_36 <X> T_17_18.lc_trk_g2_4
 (16 11)  (890 299)  (890 299)  routing T_17_18.sp4_h_r_36 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 299)  (908 299)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.input_2_5
 (35 11)  (909 299)  (909 299)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.input_2_5
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (5 12)  (879 300)  (879 300)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_9
 (9 12)  (883 300)  (883 300)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_h_r_10
 (10 12)  (884 300)  (884 300)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_h_r_10
 (21 12)  (895 300)  (895 300)  routing T_17_18.rgt_op_3 <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 300)  (898 300)  routing T_17_18.rgt_op_3 <X> T_17_18.lc_trk_g3_3
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 300)  (907 300)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (40 12)  (914 300)  (914 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (42 12)  (916 300)  (916 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (52 12)  (926 300)  (926 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (880 301)  (880 301)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_9
 (15 13)  (889 301)  (889 301)  routing T_17_18.sp4_v_t_29 <X> T_17_18.lc_trk_g3_0
 (16 13)  (890 301)  (890 301)  routing T_17_18.sp4_v_t_29 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (900 301)  (900 301)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 301)  (901 301)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 301)  (910 301)  LC_6 Logic Functioning bit
 (38 13)  (912 301)  (912 301)  LC_6 Logic Functioning bit
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (41 13)  (915 301)  (915 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (51 13)  (925 301)  (925 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (879 302)  (879 302)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_44
 (14 14)  (888 302)  (888 302)  routing T_17_18.bnl_op_4 <X> T_17_18.lc_trk_g3_4
 (15 14)  (889 302)  (889 302)  routing T_17_18.tnr_op_5 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (901 302)  (901 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 302)  (904 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (50 14)  (924 302)  (924 302)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (878 303)  (878 303)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_44
 (11 15)  (885 303)  (885 303)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_h_l_46
 (14 15)  (888 303)  (888 303)  routing T_17_18.bnl_op_4 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 303)  (897 303)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g3_6
 (24 15)  (898 303)  (898 303)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g3_6
 (25 15)  (899 303)  (899 303)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g3_6
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (48 15)  (922 303)  (922 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_18

 (8 0)  (936 288)  (936 288)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_r_1
 (9 0)  (937 288)  (937 288)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_r_1
 (10 0)  (938 288)  (938 288)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_r_1
 (12 0)  (940 288)  (940 288)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_h_r_2
 (14 0)  (942 288)  (942 288)  routing T_18_18.sp4_h_l_5 <X> T_18_18.lc_trk_g0_0
 (15 0)  (943 288)  (943 288)  routing T_18_18.sp4_h_r_9 <X> T_18_18.lc_trk_g0_1
 (16 0)  (944 288)  (944 288)  routing T_18_18.sp4_h_r_9 <X> T_18_18.lc_trk_g0_1
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (946 288)  (946 288)  routing T_18_18.sp4_h_r_9 <X> T_18_18.lc_trk_g0_1
 (21 0)  (949 288)  (949 288)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 288)  (953 288)  routing T_18_18.wire_logic_cluster/lc_2/out <X> T_18_18.lc_trk_g0_2
 (14 1)  (942 289)  (942 289)  routing T_18_18.sp4_h_l_5 <X> T_18_18.lc_trk_g0_0
 (15 1)  (943 289)  (943 289)  routing T_18_18.sp4_h_l_5 <X> T_18_18.lc_trk_g0_0
 (16 1)  (944 289)  (944 289)  routing T_18_18.sp4_h_l_5 <X> T_18_18.lc_trk_g0_0
 (17 1)  (945 289)  (945 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (934 290)  (934 290)  routing T_18_18.sp4_v_b_9 <X> T_18_18.sp4_v_t_37
 (21 2)  (949 290)  (949 290)  routing T_18_18.sp4_v_b_7 <X> T_18_18.lc_trk_g0_7
 (22 2)  (950 290)  (950 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (951 290)  (951 290)  routing T_18_18.sp4_v_b_7 <X> T_18_18.lc_trk_g0_7
 (25 2)  (953 290)  (953 290)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g0_6
 (4 3)  (932 291)  (932 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.sp4_h_l_37
 (5 3)  (933 291)  (933 291)  routing T_18_18.sp4_v_b_9 <X> T_18_18.sp4_v_t_37
 (6 3)  (934 291)  (934 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.sp4_h_l_37
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp4_v_t_9 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp4_v_t_9 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 291)  (951 291)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g0_6
 (24 3)  (952 291)  (952 291)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g0_6
 (5 4)  (933 292)  (933 292)  routing T_18_18.sp4_v_b_3 <X> T_18_18.sp4_h_r_3
 (16 4)  (944 292)  (944 292)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 292)  (946 292)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (25 4)  (953 292)  (953 292)  routing T_18_18.lft_op_2 <X> T_18_18.lc_trk_g1_2
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 292)  (956 292)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (45 4)  (973 292)  (973 292)  LC_2 Logic Functioning bit
 (6 5)  (934 293)  (934 293)  routing T_18_18.sp4_v_b_3 <X> T_18_18.sp4_h_r_3
 (18 5)  (946 293)  (946 293)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.lft_op_2 <X> T_18_18.lc_trk_g1_2
 (27 5)  (955 293)  (955 293)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (963 293)  (963 293)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.input_2_2
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (46 5)  (974 293)  (974 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (942 294)  (942 294)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g1_4
 (15 6)  (943 294)  (943 294)  routing T_18_18.top_op_5 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (954 294)  (954 294)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 294)  (956 294)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 294)  (959 294)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 294)  (965 294)  LC_3 Logic Functioning bit
 (40 6)  (968 294)  (968 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (42 6)  (970 294)  (970 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (46 6)  (974 294)  (974 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (980 294)  (980 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (942 295)  (942 295)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g1_4
 (16 7)  (944 295)  (944 295)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (946 295)  (946 295)  routing T_18_18.top_op_5 <X> T_18_18.lc_trk_g1_5
 (27 7)  (955 295)  (955 295)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 295)  (960 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 295)  (961 295)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.input_2_3
 (40 7)  (968 295)  (968 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (48 7)  (976 295)  (976 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (981 295)  (981 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (932 296)  (932 296)  routing T_18_18.sp4_v_t_47 <X> T_18_18.sp4_v_b_6
 (5 8)  (933 296)  (933 296)  routing T_18_18.sp4_h_l_38 <X> T_18_18.sp4_h_r_6
 (6 8)  (934 296)  (934 296)  routing T_18_18.sp4_v_t_47 <X> T_18_18.sp4_v_b_6
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (37 8)  (965 296)  (965 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (45 8)  (973 296)  (973 296)  LC_4 Logic Functioning bit
 (50 8)  (978 296)  (978 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 296)  (979 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (932 297)  (932 297)  routing T_18_18.sp4_h_l_38 <X> T_18_18.sp4_h_r_6
 (18 9)  (946 297)  (946 297)  routing T_18_18.sp4_r_v_b_33 <X> T_18_18.lc_trk_g2_1
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_v_b_42 <X> T_18_18.lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.sp4_v_b_42 <X> T_18_18.lc_trk_g2_2
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 297)  (958 297)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (47 9)  (975 297)  (975 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (934 298)  (934 298)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_v_t_43
 (8 10)  (936 298)  (936 298)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_42
 (9 10)  (937 298)  (937 298)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_42
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 298)  (961 298)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (46 10)  (974 298)  (974 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (14 12)  (942 300)  (942 300)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g3_0
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 300)  (961 300)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (53 12)  (981 300)  (981 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (932 301)  (932 301)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_h_r_9
 (6 13)  (934 301)  (934 301)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_h_r_9
 (16 13)  (944 301)  (944 301)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.sp4_r_v_b_42 <X> T_18_18.lc_trk_g3_2
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (41 13)  (969 301)  (969 301)  LC_6 Logic Functioning bit
 (43 13)  (971 301)  (971 301)  LC_6 Logic Functioning bit
 (11 14)  (939 302)  (939 302)  routing T_18_18.sp4_v_b_3 <X> T_18_18.sp4_v_t_46
 (12 14)  (940 302)  (940 302)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (13 14)  (941 302)  (941 302)  routing T_18_18.sp4_v_b_3 <X> T_18_18.sp4_v_t_46
 (14 14)  (942 302)  (942 302)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g3_4
 (27 14)  (955 302)  (955 302)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (963 302)  (963 302)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.input_2_7
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (37 14)  (965 302)  (965 302)  LC_7 Logic Functioning bit
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (47 14)  (975 302)  (975 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (979 302)  (979 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (939 303)  (939 303)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (13 15)  (941 303)  (941 303)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (963 303)  (963 303)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.input_2_7
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (39 15)  (967 303)  (967 303)  LC_7 Logic Functioning bit
 (46 15)  (974 303)  (974 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (976 303)  (976 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (979 303)  (979 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (980 303)  (980 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (981 303)  (981 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_18

 (8 0)  (990 288)  (990 288)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_h_r_1
 (9 0)  (991 288)  (991 288)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_h_r_1
 (10 0)  (992 288)  (992 288)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_h_r_1
 (11 0)  (993 288)  (993 288)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_v_b_2
 (12 0)  (994 288)  (994 288)  routing T_19_18.sp4_v_b_8 <X> T_19_18.sp4_h_r_2
 (14 0)  (996 288)  (996 288)  routing T_19_18.sp4_v_b_0 <X> T_19_18.lc_trk_g0_0
 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (45 0)  (1027 288)  (1027 288)  LC_0 Logic Functioning bit
 (51 0)  (1033 288)  (1033 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (990 289)  (990 289)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_v_b_1
 (9 1)  (991 289)  (991 289)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_v_b_1
 (11 1)  (993 289)  (993 289)  routing T_19_18.sp4_v_b_8 <X> T_19_18.sp4_h_r_2
 (12 1)  (994 289)  (994 289)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_v_b_2
 (13 1)  (995 289)  (995 289)  routing T_19_18.sp4_v_b_8 <X> T_19_18.sp4_h_r_2
 (16 1)  (998 289)  (998 289)  routing T_19_18.sp4_v_b_0 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (1008 289)  (1008 289)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (44 1)  (1026 289)  (1026 289)  LC_0 Logic Functioning bit
 (45 1)  (1027 289)  (1027 289)  LC_0 Logic Functioning bit
 (53 1)  (1035 289)  (1035 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 290)  (1007 290)  routing T_19_18.sp4_v_b_6 <X> T_19_18.lc_trk_g0_6
 (2 3)  (984 291)  (984 291)  routing T_19_18.lc_trk_g0_0 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (8 3)  (990 291)  (990 291)  routing T_19_18.sp4_h_r_7 <X> T_19_18.sp4_v_t_36
 (9 3)  (991 291)  (991 291)  routing T_19_18.sp4_h_r_7 <X> T_19_18.sp4_v_t_36
 (10 3)  (992 291)  (992 291)  routing T_19_18.sp4_h_r_7 <X> T_19_18.sp4_v_t_36
 (11 3)  (993 291)  (993 291)  routing T_19_18.sp4_h_r_2 <X> T_19_18.sp4_h_l_39
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1005 291)  (1005 291)  routing T_19_18.sp4_v_b_6 <X> T_19_18.lc_trk_g0_6
 (9 4)  (991 292)  (991 292)  routing T_19_18.sp4_v_t_41 <X> T_19_18.sp4_h_r_4
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 292)  (1015 292)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (3 5)  (985 293)  (985 293)  routing T_19_18.sp12_h_l_23 <X> T_19_18.sp12_h_r_0
 (14 5)  (996 293)  (996 293)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g1_0
 (15 5)  (997 293)  (997 293)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (19 5)  (1001 293)  (1001 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 293)  (1010 293)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (5 8)  (987 296)  (987 296)  routing T_19_18.sp4_v_t_43 <X> T_19_18.sp4_h_r_6
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1005 296)  (1005 296)  routing T_19_18.sp12_v_b_19 <X> T_19_18.lc_trk_g2_3
 (21 9)  (1003 297)  (1003 297)  routing T_19_18.sp12_v_b_19 <X> T_19_18.lc_trk_g2_3
 (13 10)  (995 298)  (995 298)  routing T_19_18.sp4_h_r_8 <X> T_19_18.sp4_v_t_45
 (14 10)  (996 298)  (996 298)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g2_4
 (27 10)  (1009 298)  (1009 298)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (9 11)  (991 299)  (991 299)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_42
 (12 11)  (994 299)  (994 299)  routing T_19_18.sp4_h_r_8 <X> T_19_18.sp4_v_t_45
 (15 11)  (997 299)  (997 299)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g2_4
 (16 11)  (998 299)  (998 299)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (15 12)  (997 300)  (997 300)  routing T_19_18.sp4_h_r_33 <X> T_19_18.lc_trk_g3_1
 (16 12)  (998 300)  (998 300)  routing T_19_18.sp4_h_r_33 <X> T_19_18.lc_trk_g3_1
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 300)  (1000 300)  routing T_19_18.sp4_h_r_33 <X> T_19_18.lc_trk_g3_1
 (0 14)  (982 302)  (982 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 302)  (986 302)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_v_t_44
 (15 14)  (997 302)  (997 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (1 15)  (983 303)  (983 303)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (996 303)  (996 303)  routing T_19_18.sp12_v_b_20 <X> T_19_18.lc_trk_g3_4
 (16 15)  (998 303)  (998 303)  routing T_19_18.sp12_v_b_20 <X> T_19_18.lc_trk_g3_4
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_20_18

 (9 0)  (1045 288)  (1045 288)  routing T_20_18.sp4_h_l_47 <X> T_20_18.sp4_h_r_1
 (10 0)  (1046 288)  (1046 288)  routing T_20_18.sp4_h_l_47 <X> T_20_18.sp4_h_r_1
 (12 0)  (1048 288)  (1048 288)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_h_r_2
 (14 0)  (1050 288)  (1050 288)  routing T_20_18.sp4_h_r_8 <X> T_20_18.lc_trk_g0_0
 (25 0)  (1061 288)  (1061 288)  routing T_20_18.lft_op_2 <X> T_20_18.lc_trk_g0_2
 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 288)  (1070 288)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (41 0)  (1077 288)  (1077 288)  LC_0 Logic Functioning bit
 (43 0)  (1079 288)  (1079 288)  LC_0 Logic Functioning bit
 (4 1)  (1040 289)  (1040 289)  routing T_20_18.sp4_v_t_42 <X> T_20_18.sp4_h_r_0
 (13 1)  (1049 289)  (1049 289)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_h_r_2
 (15 1)  (1051 289)  (1051 289)  routing T_20_18.sp4_h_r_8 <X> T_20_18.lc_trk_g0_0
 (16 1)  (1052 289)  (1052 289)  routing T_20_18.sp4_h_r_8 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 289)  (1060 289)  routing T_20_18.lft_op_2 <X> T_20_18.lc_trk_g0_2
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 289)  (1071 289)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.input_2_0
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (41 1)  (1077 289)  (1077 289)  LC_0 Logic Functioning bit
 (43 1)  (1079 289)  (1079 289)  LC_0 Logic Functioning bit
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 290)  (1039 290)  routing T_20_18.sp12_v_t_23 <X> T_20_18.sp12_h_l_23
 (4 2)  (1040 290)  (1040 290)  routing T_20_18.sp4_h_r_6 <X> T_20_18.sp4_v_t_37
 (6 2)  (1042 290)  (1042 290)  routing T_20_18.sp4_h_r_6 <X> T_20_18.sp4_v_t_37
 (26 2)  (1062 290)  (1062 290)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (37 2)  (1073 290)  (1073 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (50 2)  (1086 290)  (1086 290)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (1041 291)  (1041 291)  routing T_20_18.sp4_h_r_6 <X> T_20_18.sp4_v_t_37
 (14 3)  (1050 291)  (1050 291)  routing T_20_18.sp12_h_r_20 <X> T_20_18.lc_trk_g0_4
 (16 3)  (1052 291)  (1052 291)  routing T_20_18.sp12_h_r_20 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1059 291)  (1059 291)  routing T_20_18.sp12_h_r_14 <X> T_20_18.lc_trk_g0_6
 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 291)  (1063 291)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (41 3)  (1077 291)  (1077 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (0 4)  (1036 292)  (1036 292)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1044 292)  (1044 292)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_h_r_4
 (10 4)  (1046 292)  (1046 292)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_h_r_4
 (21 4)  (1057 292)  (1057 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 292)  (1059 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (24 4)  (1060 292)  (1060 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (25 4)  (1061 292)  (1061 292)  routing T_20_18.sp4_v_b_2 <X> T_20_18.lc_trk_g1_2
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 292)  (1066 292)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 292)  (1071 292)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_2
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (42 4)  (1078 292)  (1078 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (0 5)  (1036 293)  (1036 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 293)  (1037 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 293)  (1040 293)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_h_r_3
 (6 5)  (1042 293)  (1042 293)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_h_r_3
 (21 5)  (1057 293)  (1057 293)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1059 293)  (1059 293)  routing T_20_18.sp4_v_b_2 <X> T_20_18.lc_trk_g1_2
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 293)  (1068 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 293)  (1069 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_2
 (34 5)  (1070 293)  (1070 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_2
 (35 5)  (1071 293)  (1071 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_2
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (38 5)  (1074 293)  (1074 293)  LC_2 Logic Functioning bit
 (42 5)  (1078 293)  (1078 293)  LC_2 Logic Functioning bit
 (14 6)  (1050 294)  (1050 294)  routing T_20_18.sp4_h_l_1 <X> T_20_18.lc_trk_g1_4
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.bnr_op_5 <X> T_20_18.lc_trk_g1_5
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1059 294)  (1059 294)  routing T_20_18.sp12_h_r_23 <X> T_20_18.lc_trk_g1_7
 (25 6)  (1061 294)  (1061 294)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g1_6
 (26 6)  (1062 294)  (1062 294)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (42 6)  (1078 294)  (1078 294)  LC_3 Logic Functioning bit
 (50 6)  (1086 294)  (1086 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1051 295)  (1051 295)  routing T_20_18.sp4_h_l_1 <X> T_20_18.lc_trk_g1_4
 (16 7)  (1052 295)  (1052 295)  routing T_20_18.sp4_h_l_1 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.bnr_op_5 <X> T_20_18.lc_trk_g1_5
 (21 7)  (1057 295)  (1057 295)  routing T_20_18.sp12_h_r_23 <X> T_20_18.lc_trk_g1_7
 (22 7)  (1058 295)  (1058 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1062 295)  (1062 295)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 295)  (1064 295)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (43 7)  (1079 295)  (1079 295)  LC_3 Logic Functioning bit
 (12 8)  (1048 296)  (1048 296)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_h_r_8
 (21 8)  (1057 296)  (1057 296)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 296)  (1059 296)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (24 8)  (1060 296)  (1060 296)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 296)  (1070 296)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (42 8)  (1078 296)  (1078 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (45 8)  (1081 296)  (1081 296)  LC_4 Logic Functioning bit
 (48 8)  (1084 296)  (1084 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1086 296)  (1086 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1087 296)  (1087 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (1049 297)  (1049 297)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_h_r_8
 (21 9)  (1057 297)  (1057 297)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (22 9)  (1058 297)  (1058 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 297)  (1059 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (24 9)  (1060 297)  (1060 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (25 9)  (1061 297)  (1061 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (38 9)  (1074 297)  (1074 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (52 9)  (1088 297)  (1088 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (15 11)  (1051 299)  (1051 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 299)  (1066 299)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (41 11)  (1077 299)  (1077 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (13 12)  (1049 300)  (1049 300)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_11
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 300)  (1054 300)  routing T_20_18.wire_logic_cluster/lc_1/out <X> T_20_18.lc_trk_g3_1
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_h_r_35 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_h_r_35 <X> T_20_18.lc_trk_g3_3
 (24 12)  (1060 300)  (1060 300)  routing T_20_18.sp4_h_r_35 <X> T_20_18.lc_trk_g3_3
 (26 12)  (1062 300)  (1062 300)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 300)  (1064 300)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 300)  (1070 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (37 12)  (1073 300)  (1073 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (1048 301)  (1048 301)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_11
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 301)  (1067 301)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (41 13)  (1077 301)  (1077 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp4_v_b_47 <X> T_20_18.lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp4_v_b_47 <X> T_20_18.lc_trk_g3_7
 (25 14)  (1061 302)  (1061 302)  routing T_20_18.sp4_h_r_38 <X> T_20_18.lc_trk_g3_6
 (0 15)  (1036 303)  (1036 303)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 303)  (1037 303)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (12 15)  (1048 303)  (1048 303)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_t_46
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1059 303)  (1059 303)  routing T_20_18.sp4_h_r_38 <X> T_20_18.lc_trk_g3_6
 (24 15)  (1060 303)  (1060 303)  routing T_20_18.sp4_h_r_38 <X> T_20_18.lc_trk_g3_6


LogicTile_21_18

 (12 0)  (1102 288)  (1102 288)  routing T_21_18.sp4_v_t_39 <X> T_21_18.sp4_h_r_2
 (26 0)  (1116 288)  (1116 288)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 288)  (1120 288)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 288)  (1121 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 288)  (1124 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (37 0)  (1127 288)  (1127 288)  LC_0 Logic Functioning bit
 (38 0)  (1128 288)  (1128 288)  LC_0 Logic Functioning bit
 (39 0)  (1129 288)  (1129 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (45 0)  (1135 288)  (1135 288)  LC_0 Logic Functioning bit
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 289)  (1126 289)  LC_0 Logic Functioning bit
 (38 1)  (1128 289)  (1128 289)  LC_0 Logic Functioning bit
 (48 1)  (1138 289)  (1138 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (1143 289)  (1143 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 290)  (1094 290)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_v_t_37
 (6 2)  (1096 290)  (1096 290)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_v_t_37
 (14 2)  (1104 290)  (1104 290)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g0_4
 (26 2)  (1116 290)  (1116 290)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 290)  (1121 290)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (38 2)  (1128 290)  (1128 290)  LC_1 Logic Functioning bit
 (41 2)  (1131 290)  (1131 290)  LC_1 Logic Functioning bit
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (45 2)  (1135 290)  (1135 290)  LC_1 Logic Functioning bit
 (47 2)  (1137 290)  (1137 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1138 290)  (1138 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (1142 290)  (1142 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (1093 291)  (1093 291)  routing T_21_18.sp12_v_b_0 <X> T_21_18.sp12_h_l_23
 (4 3)  (1094 291)  (1094 291)  routing T_21_18.sp4_v_b_7 <X> T_21_18.sp4_h_l_37
 (5 3)  (1095 291)  (1095 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_v_t_37
 (9 3)  (1099 291)  (1099 291)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_v_t_36
 (14 3)  (1104 291)  (1104 291)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g0_4
 (16 3)  (1106 291)  (1106 291)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g0_4
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (1116 291)  (1116 291)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 291)  (1117 291)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 291)  (1120 291)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (1127 291)  (1127 291)  LC_1 Logic Functioning bit
 (39 3)  (1129 291)  (1129 291)  LC_1 Logic Functioning bit
 (41 3)  (1131 291)  (1131 291)  LC_1 Logic Functioning bit
 (43 3)  (1133 291)  (1133 291)  LC_1 Logic Functioning bit
 (0 4)  (1090 292)  (1090 292)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1094 292)  (1094 292)  routing T_21_18.sp4_h_l_38 <X> T_21_18.sp4_v_b_3
 (0 5)  (1090 293)  (1090 293)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 293)  (1091 293)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (5 5)  (1095 293)  (1095 293)  routing T_21_18.sp4_h_l_38 <X> T_21_18.sp4_v_b_3
 (11 5)  (1101 293)  (1101 293)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_5
 (13 5)  (1103 293)  (1103 293)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_5
 (2 6)  (1092 294)  (1092 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (11 6)  (1101 294)  (1101 294)  routing T_21_18.sp4_h_l_37 <X> T_21_18.sp4_v_t_40
 (12 6)  (1102 294)  (1102 294)  routing T_21_18.sp4_v_b_5 <X> T_21_18.sp4_h_l_40
 (15 6)  (1105 294)  (1105 294)  routing T_21_18.bot_op_5 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (10 7)  (1100 295)  (1100 295)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_t_41
 (15 7)  (1105 295)  (1105 295)  routing T_21_18.sp4_v_t_9 <X> T_21_18.lc_trk_g1_4
 (16 7)  (1106 295)  (1106 295)  routing T_21_18.sp4_v_t_9 <X> T_21_18.lc_trk_g1_4
 (17 7)  (1107 295)  (1107 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1115 295)  (1115 295)  routing T_21_18.sp4_r_v_b_30 <X> T_21_18.lc_trk_g1_6
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 297)  (1115 297)  routing T_21_18.sp4_r_v_b_34 <X> T_21_18.lc_trk_g2_2
 (4 10)  (1094 298)  (1094 298)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_43
 (6 10)  (1096 298)  (1096 298)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_43
 (11 10)  (1101 298)  (1101 298)  routing T_21_18.sp4_h_l_38 <X> T_21_18.sp4_v_t_45
 (5 11)  (1095 299)  (1095 299)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_43
 (11 11)  (1101 299)  (1101 299)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_h_l_45
 (13 11)  (1103 299)  (1103 299)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_h_l_45
 (22 12)  (1112 300)  (1112 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (6 13)  (1096 301)  (1096 301)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_9
 (8 13)  (1098 301)  (1098 301)  routing T_21_18.sp4_h_l_41 <X> T_21_18.sp4_v_b_10
 (9 13)  (1099 301)  (1099 301)  routing T_21_18.sp4_h_l_41 <X> T_21_18.sp4_v_b_10
 (10 13)  (1100 301)  (1100 301)  routing T_21_18.sp4_h_l_41 <X> T_21_18.sp4_v_b_10
 (21 13)  (1111 301)  (1111 301)  routing T_21_18.sp4_r_v_b_43 <X> T_21_18.lc_trk_g3_3
 (1 14)  (1091 302)  (1091 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 303)  (1090 303)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 303)  (1091 303)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (1095 303)  (1095 303)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_t_44
 (8 15)  (1098 303)  (1098 303)  routing T_21_18.sp4_h_l_47 <X> T_21_18.sp4_v_t_47
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 303)  (1115 303)  routing T_21_18.sp4_r_v_b_46 <X> T_21_18.lc_trk_g3_6


LogicTile_22_18

 (16 0)  (1160 288)  (1160 288)  routing T_22_18.sp4_v_b_9 <X> T_22_18.lc_trk_g0_1
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.sp4_v_b_9 <X> T_22_18.lc_trk_g0_1
 (21 0)  (1165 288)  (1165 288)  routing T_22_18.wire_logic_cluster/lc_3/out <X> T_22_18.lc_trk_g0_3
 (22 0)  (1166 288)  (1166 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 288)  (1174 288)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 288)  (1179 288)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.input_2_0
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (38 0)  (1182 288)  (1182 288)  LC_0 Logic Functioning bit
 (18 1)  (1162 289)  (1162 289)  routing T_22_18.sp4_v_b_9 <X> T_22_18.lc_trk_g0_1
 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1168 289)  (1168 289)  routing T_22_18.bot_op_2 <X> T_22_18.lc_trk_g0_2
 (26 1)  (1170 289)  (1170 289)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 289)  (1171 289)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 289)  (1172 289)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 289)  (1174 289)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 289)  (1175 289)  routing T_22_18.lc_trk_g0_3 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 289)  (1176 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1177 289)  (1177 289)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.input_2_0
 (35 1)  (1179 289)  (1179 289)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.input_2_0
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (37 1)  (1181 289)  (1181 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (41 1)  (1185 289)  (1185 289)  LC_0 Logic Functioning bit
 (42 1)  (1186 289)  (1186 289)  LC_0 Logic Functioning bit
 (43 1)  (1187 289)  (1187 289)  LC_0 Logic Functioning bit
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1169 290)  (1169 290)  routing T_22_18.wire_logic_cluster/lc_6/out <X> T_22_18.lc_trk_g0_6
 (26 2)  (1170 290)  (1170 290)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 290)  (1180 290)  LC_1 Logic Functioning bit
 (37 2)  (1181 290)  (1181 290)  LC_1 Logic Functioning bit
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (43 2)  (1187 290)  (1187 290)  LC_1 Logic Functioning bit
 (50 2)  (1194 290)  (1194 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1166 291)  (1166 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (1172 291)  (1172 291)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 291)  (1174 291)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (37 3)  (1181 291)  (1181 291)  LC_1 Logic Functioning bit
 (40 3)  (1184 291)  (1184 291)  LC_1 Logic Functioning bit
 (43 3)  (1187 291)  (1187 291)  LC_1 Logic Functioning bit
 (1 4)  (1145 292)  (1145 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1158 292)  (1158 292)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (15 4)  (1159 292)  (1159 292)  routing T_22_18.sp12_h_r_1 <X> T_22_18.lc_trk_g1_1
 (17 4)  (1161 292)  (1161 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1162 292)  (1162 292)  routing T_22_18.sp12_h_r_1 <X> T_22_18.lc_trk_g1_1
 (22 4)  (1166 292)  (1166 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1167 292)  (1167 292)  routing T_22_18.sp12_h_l_16 <X> T_22_18.lc_trk_g1_3
 (27 4)  (1171 292)  (1171 292)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 292)  (1175 292)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 292)  (1177 292)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 292)  (1178 292)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (37 4)  (1181 292)  (1181 292)  LC_2 Logic Functioning bit
 (38 4)  (1182 292)  (1182 292)  LC_2 Logic Functioning bit
 (39 4)  (1183 292)  (1183 292)  LC_2 Logic Functioning bit
 (41 4)  (1185 292)  (1185 292)  LC_2 Logic Functioning bit
 (43 4)  (1187 292)  (1187 292)  LC_2 Logic Functioning bit
 (1 5)  (1145 293)  (1145 293)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (9 5)  (1153 293)  (1153 293)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_4
 (10 5)  (1154 293)  (1154 293)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_4
 (14 5)  (1158 293)  (1158 293)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (15 5)  (1159 293)  (1159 293)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (16 5)  (1160 293)  (1160 293)  routing T_22_18.sp4_h_l_5 <X> T_22_18.lc_trk_g1_0
 (17 5)  (1161 293)  (1161 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1162 293)  (1162 293)  routing T_22_18.sp12_h_r_1 <X> T_22_18.lc_trk_g1_1
 (21 5)  (1165 293)  (1165 293)  routing T_22_18.sp12_h_l_16 <X> T_22_18.lc_trk_g1_3
 (22 5)  (1166 293)  (1166 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 293)  (1167 293)  routing T_22_18.sp4_v_b_18 <X> T_22_18.lc_trk_g1_2
 (24 5)  (1168 293)  (1168 293)  routing T_22_18.sp4_v_b_18 <X> T_22_18.lc_trk_g1_2
 (27 5)  (1171 293)  (1171 293)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 293)  (1172 293)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (39 5)  (1183 293)  (1183 293)  LC_2 Logic Functioning bit
 (4 6)  (1148 294)  (1148 294)  routing T_22_18.sp4_v_b_7 <X> T_22_18.sp4_v_t_38
 (6 6)  (1150 294)  (1150 294)  routing T_22_18.sp4_v_b_7 <X> T_22_18.sp4_v_t_38
 (27 6)  (1171 294)  (1171 294)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 294)  (1175 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 294)  (1177 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 294)  (1180 294)  LC_3 Logic Functioning bit
 (38 6)  (1182 294)  (1182 294)  LC_3 Logic Functioning bit
 (42 6)  (1186 294)  (1186 294)  LC_3 Logic Functioning bit
 (43 6)  (1187 294)  (1187 294)  LC_3 Logic Functioning bit
 (50 6)  (1194 294)  (1194 294)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1166 295)  (1166 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1167 295)  (1167 295)  routing T_22_18.sp12_h_r_14 <X> T_22_18.lc_trk_g1_6
 (27 7)  (1171 295)  (1171 295)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 295)  (1174 295)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 295)  (1175 295)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 295)  (1180 295)  LC_3 Logic Functioning bit
 (37 7)  (1181 295)  (1181 295)  LC_3 Logic Functioning bit
 (38 7)  (1182 295)  (1182 295)  LC_3 Logic Functioning bit
 (39 7)  (1183 295)  (1183 295)  LC_3 Logic Functioning bit
 (42 7)  (1186 295)  (1186 295)  LC_3 Logic Functioning bit
 (43 7)  (1187 295)  (1187 295)  LC_3 Logic Functioning bit
 (17 8)  (1161 296)  (1161 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 296)  (1162 296)  routing T_22_18.wire_logic_cluster/lc_1/out <X> T_22_18.lc_trk_g2_1
 (19 8)  (1163 296)  (1163 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g2_1 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (37 8)  (1181 296)  (1181 296)  LC_4 Logic Functioning bit
 (38 8)  (1182 296)  (1182 296)  LC_4 Logic Functioning bit
 (39 8)  (1183 296)  (1183 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (45 8)  (1189 296)  (1189 296)  LC_4 Logic Functioning bit
 (52 8)  (1196 296)  (1196 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (1152 297)  (1152 297)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_b_7
 (9 9)  (1153 297)  (1153 297)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_b_7
 (10 9)  (1154 297)  (1154 297)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_b_7
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1167 297)  (1167 297)  routing T_22_18.sp12_v_b_18 <X> T_22_18.lc_trk_g2_2
 (25 9)  (1169 297)  (1169 297)  routing T_22_18.sp12_v_b_18 <X> T_22_18.lc_trk_g2_2
 (26 9)  (1170 297)  (1170 297)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 297)  (1172 297)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (38 9)  (1182 297)  (1182 297)  LC_4 Logic Functioning bit
 (51 9)  (1195 297)  (1195 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1197 297)  (1197 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.sp4_v_t_32 <X> T_22_18.lc_trk_g2_5
 (16 10)  (1160 298)  (1160 298)  routing T_22_18.sp4_v_t_32 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1169 298)  (1169 298)  routing T_22_18.sp4_v_b_38 <X> T_22_18.lc_trk_g2_6
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 298)  (1174 298)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 298)  (1178 298)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 298)  (1180 298)  LC_5 Logic Functioning bit
 (37 10)  (1181 298)  (1181 298)  LC_5 Logic Functioning bit
 (38 10)  (1182 298)  (1182 298)  LC_5 Logic Functioning bit
 (39 10)  (1183 298)  (1183 298)  LC_5 Logic Functioning bit
 (41 10)  (1185 298)  (1185 298)  LC_5 Logic Functioning bit
 (43 10)  (1187 298)  (1187 298)  LC_5 Logic Functioning bit
 (5 11)  (1149 299)  (1149 299)  routing T_22_18.sp4_h_l_43 <X> T_22_18.sp4_v_t_43
 (14 11)  (1158 299)  (1158 299)  routing T_22_18.sp4_h_l_17 <X> T_22_18.lc_trk_g2_4
 (15 11)  (1159 299)  (1159 299)  routing T_22_18.sp4_h_l_17 <X> T_22_18.lc_trk_g2_4
 (16 11)  (1160 299)  (1160 299)  routing T_22_18.sp4_h_l_17 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1167 299)  (1167 299)  routing T_22_18.sp4_v_b_38 <X> T_22_18.lc_trk_g2_6
 (25 11)  (1169 299)  (1169 299)  routing T_22_18.sp4_v_b_38 <X> T_22_18.lc_trk_g2_6
 (27 11)  (1171 299)  (1171 299)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 299)  (1180 299)  LC_5 Logic Functioning bit
 (38 11)  (1182 299)  (1182 299)  LC_5 Logic Functioning bit
 (4 12)  (1148 300)  (1148 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (6 12)  (1150 300)  (1150 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (15 12)  (1159 300)  (1159 300)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (16 12)  (1160 300)  (1160 300)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1162 300)  (1162 300)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1170 300)  (1170 300)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 300)  (1178 300)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (37 12)  (1181 300)  (1181 300)  LC_6 Logic Functioning bit
 (38 12)  (1182 300)  (1182 300)  LC_6 Logic Functioning bit
 (42 12)  (1186 300)  (1186 300)  LC_6 Logic Functioning bit
 (50 12)  (1194 300)  (1194 300)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (1147 301)  (1147 301)  routing T_22_18.sp12_h_l_22 <X> T_22_18.sp12_h_r_1
 (5 13)  (1149 301)  (1149 301)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (18 13)  (1162 301)  (1162 301)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g3_1
 (26 13)  (1170 301)  (1170 301)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 301)  (1171 301)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 301)  (1172 301)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 301)  (1175 301)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 301)  (1180 301)  LC_6 Logic Functioning bit
 (37 13)  (1181 301)  (1181 301)  LC_6 Logic Functioning bit
 (39 13)  (1183 301)  (1183 301)  LC_6 Logic Functioning bit
 (43 13)  (1187 301)  (1187 301)  LC_6 Logic Functioning bit
 (0 14)  (1144 302)  (1144 302)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 302)  (1145 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (1150 302)  (1150 302)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_v_t_44
 (16 14)  (1160 302)  (1160 302)  routing T_22_18.sp12_v_b_21 <X> T_22_18.lc_trk_g3_5
 (17 14)  (1161 302)  (1161 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1165 302)  (1165 302)  routing T_22_18.sp4_v_t_26 <X> T_22_18.lc_trk_g3_7
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1167 302)  (1167 302)  routing T_22_18.sp4_v_t_26 <X> T_22_18.lc_trk_g3_7
 (0 15)  (1144 303)  (1144 303)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 303)  (1145 303)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (13 15)  (1157 303)  (1157 303)  routing T_22_18.sp4_v_b_6 <X> T_22_18.sp4_h_l_46
 (14 15)  (1158 303)  (1158 303)  routing T_22_18.sp4_r_v_b_44 <X> T_22_18.lc_trk_g3_4
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1162 303)  (1162 303)  routing T_22_18.sp12_v_b_21 <X> T_22_18.lc_trk_g3_5
 (21 15)  (1165 303)  (1165 303)  routing T_22_18.sp4_v_t_26 <X> T_22_18.lc_trk_g3_7


LogicTile_23_18

 (14 0)  (1212 288)  (1212 288)  routing T_23_18.wire_logic_cluster/lc_0/out <X> T_23_18.lc_trk_g0_0
 (16 0)  (1214 288)  (1214 288)  routing T_23_18.sp12_h_l_14 <X> T_23_18.lc_trk_g0_1
 (17 0)  (1215 288)  (1215 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (1219 288)  (1219 288)  routing T_23_18.sp4_v_b_3 <X> T_23_18.lc_trk_g0_3
 (22 0)  (1220 288)  (1220 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1221 288)  (1221 288)  routing T_23_18.sp4_v_b_3 <X> T_23_18.lc_trk_g0_3
 (26 0)  (1224 288)  (1224 288)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 288)  (1228 288)  routing T_23_18.lc_trk_g0_5 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (35 0)  (1233 288)  (1233 288)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_0
 (36 0)  (1234 288)  (1234 288)  LC_0 Logic Functioning bit
 (38 0)  (1236 288)  (1236 288)  LC_0 Logic Functioning bit
 (41 0)  (1239 288)  (1239 288)  LC_0 Logic Functioning bit
 (43 0)  (1241 288)  (1241 288)  LC_0 Logic Functioning bit
 (17 1)  (1215 289)  (1215 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1216 289)  (1216 289)  routing T_23_18.sp12_h_l_14 <X> T_23_18.lc_trk_g0_1
 (26 1)  (1224 289)  (1224 289)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 289)  (1226 289)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 289)  (1230 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1231 289)  (1231 289)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_0
 (34 1)  (1232 289)  (1232 289)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_0
 (35 1)  (1233 289)  (1233 289)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_0
 (37 1)  (1235 289)  (1235 289)  LC_0 Logic Functioning bit
 (38 1)  (1236 289)  (1236 289)  LC_0 Logic Functioning bit
 (41 1)  (1239 289)  (1239 289)  LC_0 Logic Functioning bit
 (42 1)  (1240 289)  (1240 289)  LC_0 Logic Functioning bit
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1215 290)  (1215 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 290)  (1216 290)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g0_5
 (27 2)  (1225 290)  (1225 290)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 290)  (1226 290)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 290)  (1228 290)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 290)  (1229 290)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (37 2)  (1235 290)  (1235 290)  LC_1 Logic Functioning bit
 (38 2)  (1236 290)  (1236 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (41 2)  (1239 290)  (1239 290)  LC_1 Logic Functioning bit
 (43 2)  (1241 290)  (1241 290)  LC_1 Logic Functioning bit
 (9 3)  (1207 291)  (1207 291)  routing T_23_18.sp4_v_b_5 <X> T_23_18.sp4_v_t_36
 (10 3)  (1208 291)  (1208 291)  routing T_23_18.sp4_v_b_5 <X> T_23_18.sp4_v_t_36
 (16 3)  (1214 291)  (1214 291)  routing T_23_18.sp12_h_r_12 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 3)  (1224 291)  (1224 291)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 291)  (1225 291)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 291)  (1226 291)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 291)  (1228 291)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 291)  (1235 291)  LC_1 Logic Functioning bit
 (39 3)  (1237 291)  (1237 291)  LC_1 Logic Functioning bit
 (0 4)  (1198 292)  (1198 292)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 292)  (1199 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 292)  (1221 292)  routing T_23_18.sp4_v_b_19 <X> T_23_18.lc_trk_g1_3
 (24 4)  (1222 292)  (1222 292)  routing T_23_18.sp4_v_b_19 <X> T_23_18.lc_trk_g1_3
 (25 4)  (1223 292)  (1223 292)  routing T_23_18.sp4_h_r_10 <X> T_23_18.lc_trk_g1_2
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 292)  (1229 292)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 292)  (1231 292)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 292)  (1234 292)  LC_2 Logic Functioning bit
 (38 4)  (1236 292)  (1236 292)  LC_2 Logic Functioning bit
 (50 4)  (1248 292)  (1248 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1199 293)  (1199 293)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 293)  (1220 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1221 293)  (1221 293)  routing T_23_18.sp4_h_r_10 <X> T_23_18.lc_trk_g1_2
 (24 5)  (1222 293)  (1222 293)  routing T_23_18.sp4_h_r_10 <X> T_23_18.lc_trk_g1_2
 (26 5)  (1224 293)  (1224 293)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 293)  (1225 293)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 293)  (1227 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 293)  (1229 293)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 293)  (1234 293)  LC_2 Logic Functioning bit
 (37 5)  (1235 293)  (1235 293)  LC_2 Logic Functioning bit
 (38 5)  (1236 293)  (1236 293)  LC_2 Logic Functioning bit
 (41 5)  (1239 293)  (1239 293)  LC_2 Logic Functioning bit
 (42 5)  (1240 293)  (1240 293)  LC_2 Logic Functioning bit
 (43 5)  (1241 293)  (1241 293)  LC_2 Logic Functioning bit
 (14 6)  (1212 294)  (1212 294)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g1_4
 (16 6)  (1214 294)  (1214 294)  routing T_23_18.sp4_v_b_13 <X> T_23_18.lc_trk_g1_5
 (17 6)  (1215 294)  (1215 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1216 294)  (1216 294)  routing T_23_18.sp4_v_b_13 <X> T_23_18.lc_trk_g1_5
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 294)  (1232 294)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (37 6)  (1235 294)  (1235 294)  LC_3 Logic Functioning bit
 (41 6)  (1239 294)  (1239 294)  LC_3 Logic Functioning bit
 (43 6)  (1241 294)  (1241 294)  LC_3 Logic Functioning bit
 (50 6)  (1248 294)  (1248 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1212 295)  (1212 295)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g1_4
 (16 7)  (1214 295)  (1214 295)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g1_4
 (17 7)  (1215 295)  (1215 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (1216 295)  (1216 295)  routing T_23_18.sp4_v_b_13 <X> T_23_18.lc_trk_g1_5
 (26 7)  (1224 295)  (1224 295)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 295)  (1225 295)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 295)  (1229 295)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (37 7)  (1235 295)  (1235 295)  LC_3 Logic Functioning bit
 (40 7)  (1238 295)  (1238 295)  LC_3 Logic Functioning bit
 (43 7)  (1241 295)  (1241 295)  LC_3 Logic Functioning bit
 (14 8)  (1212 296)  (1212 296)  routing T_23_18.sp4_v_b_24 <X> T_23_18.lc_trk_g2_0
 (15 8)  (1213 296)  (1213 296)  routing T_23_18.sp4_h_r_33 <X> T_23_18.lc_trk_g2_1
 (16 8)  (1214 296)  (1214 296)  routing T_23_18.sp4_h_r_33 <X> T_23_18.lc_trk_g2_1
 (17 8)  (1215 296)  (1215 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 296)  (1216 296)  routing T_23_18.sp4_h_r_33 <X> T_23_18.lc_trk_g2_1
 (25 8)  (1223 296)  (1223 296)  routing T_23_18.bnl_op_2 <X> T_23_18.lc_trk_g2_2
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 296)  (1229 296)  routing T_23_18.lc_trk_g1_4 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 296)  (1232 296)  routing T_23_18.lc_trk_g1_4 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (38 8)  (1236 296)  (1236 296)  LC_4 Logic Functioning bit
 (42 8)  (1240 296)  (1240 296)  LC_4 Logic Functioning bit
 (43 8)  (1241 296)  (1241 296)  LC_4 Logic Functioning bit
 (45 8)  (1243 296)  (1243 296)  LC_4 Logic Functioning bit
 (46 8)  (1244 296)  (1244 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1248 296)  (1248 296)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1250 296)  (1250 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (16 9)  (1214 297)  (1214 297)  routing T_23_18.sp4_v_b_24 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1223 297)  (1223 297)  routing T_23_18.bnl_op_2 <X> T_23_18.lc_trk_g2_2
 (30 9)  (1228 297)  (1228 297)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1234 297)  (1234 297)  LC_4 Logic Functioning bit
 (38 9)  (1236 297)  (1236 297)  LC_4 Logic Functioning bit
 (42 9)  (1240 297)  (1240 297)  LC_4 Logic Functioning bit
 (43 9)  (1241 297)  (1241 297)  LC_4 Logic Functioning bit
 (46 9)  (1244 297)  (1244 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (2 10)  (1200 298)  (1200 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 10)  (1206 298)  (1206 298)  routing T_23_18.sp4_v_t_36 <X> T_23_18.sp4_h_l_42
 (9 10)  (1207 298)  (1207 298)  routing T_23_18.sp4_v_t_36 <X> T_23_18.sp4_h_l_42
 (10 10)  (1208 298)  (1208 298)  routing T_23_18.sp4_v_t_36 <X> T_23_18.sp4_h_l_42
 (14 10)  (1212 298)  (1212 298)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g2_4
 (15 10)  (1213 298)  (1213 298)  routing T_23_18.sp4_h_l_24 <X> T_23_18.lc_trk_g2_5
 (16 10)  (1214 298)  (1214 298)  routing T_23_18.sp4_h_l_24 <X> T_23_18.lc_trk_g2_5
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1216 298)  (1216 298)  routing T_23_18.sp4_h_l_24 <X> T_23_18.lc_trk_g2_5
 (21 10)  (1219 298)  (1219 298)  routing T_23_18.wire_logic_cluster/lc_7/out <X> T_23_18.lc_trk_g2_7
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 298)  (1223 298)  routing T_23_18.sp4_v_b_38 <X> T_23_18.lc_trk_g2_6
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 298)  (1228 298)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 298)  (1229 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 298)  (1231 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 298)  (1232 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 298)  (1234 298)  LC_5 Logic Functioning bit
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (39 10)  (1237 298)  (1237 298)  LC_5 Logic Functioning bit
 (41 10)  (1239 298)  (1239 298)  LC_5 Logic Functioning bit
 (43 10)  (1241 298)  (1241 298)  LC_5 Logic Functioning bit
 (11 11)  (1209 299)  (1209 299)  routing T_23_18.sp4_h_r_8 <X> T_23_18.sp4_h_l_45
 (14 11)  (1212 299)  (1212 299)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g2_4
 (16 11)  (1214 299)  (1214 299)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1220 299)  (1220 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1221 299)  (1221 299)  routing T_23_18.sp4_v_b_38 <X> T_23_18.lc_trk_g2_6
 (25 11)  (1223 299)  (1223 299)  routing T_23_18.sp4_v_b_38 <X> T_23_18.lc_trk_g2_6
 (28 11)  (1226 299)  (1226 299)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (38 11)  (1236 299)  (1236 299)  LC_5 Logic Functioning bit
 (10 12)  (1208 300)  (1208 300)  routing T_23_18.sp4_v_t_40 <X> T_23_18.sp4_h_r_10
 (11 12)  (1209 300)  (1209 300)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_v_b_11
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1221 300)  (1221 300)  routing T_23_18.sp4_h_r_27 <X> T_23_18.lc_trk_g3_3
 (24 12)  (1222 300)  (1222 300)  routing T_23_18.sp4_h_r_27 <X> T_23_18.lc_trk_g3_3
 (28 12)  (1226 300)  (1226 300)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 300)  (1229 300)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 300)  (1231 300)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (37 12)  (1235 300)  (1235 300)  LC_6 Logic Functioning bit
 (38 12)  (1236 300)  (1236 300)  LC_6 Logic Functioning bit
 (39 12)  (1237 300)  (1237 300)  LC_6 Logic Functioning bit
 (41 12)  (1239 300)  (1239 300)  LC_6 Logic Functioning bit
 (43 12)  (1241 300)  (1241 300)  LC_6 Logic Functioning bit
 (12 13)  (1210 301)  (1210 301)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_v_b_11
 (21 13)  (1219 301)  (1219 301)  routing T_23_18.sp4_h_r_27 <X> T_23_18.lc_trk_g3_3
 (22 13)  (1220 301)  (1220 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 301)  (1221 301)  routing T_23_18.sp4_h_l_15 <X> T_23_18.lc_trk_g3_2
 (24 13)  (1222 301)  (1222 301)  routing T_23_18.sp4_h_l_15 <X> T_23_18.lc_trk_g3_2
 (25 13)  (1223 301)  (1223 301)  routing T_23_18.sp4_h_l_15 <X> T_23_18.lc_trk_g3_2
 (28 13)  (1226 301)  (1226 301)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 301)  (1235 301)  LC_6 Logic Functioning bit
 (39 13)  (1237 301)  (1237 301)  LC_6 Logic Functioning bit
 (0 14)  (1198 302)  (1198 302)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (1214 302)  (1214 302)  routing T_23_18.sp12_v_b_21 <X> T_23_18.lc_trk_g3_5
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1219 302)  (1219 302)  routing T_23_18.sp4_h_r_39 <X> T_23_18.lc_trk_g3_7
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1221 302)  (1221 302)  routing T_23_18.sp4_h_r_39 <X> T_23_18.lc_trk_g3_7
 (24 14)  (1222 302)  (1222 302)  routing T_23_18.sp4_h_r_39 <X> T_23_18.lc_trk_g3_7
 (27 14)  (1225 302)  (1225 302)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 302)  (1226 302)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 302)  (1227 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 302)  (1229 302)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 302)  (1230 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 302)  (1231 302)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 302)  (1232 302)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (42 14)  (1240 302)  (1240 302)  LC_7 Logic Functioning bit
 (43 14)  (1241 302)  (1241 302)  LC_7 Logic Functioning bit
 (50 14)  (1248 302)  (1248 302)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (1199 303)  (1199 303)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (1216 303)  (1216 303)  routing T_23_18.sp12_v_b_21 <X> T_23_18.lc_trk_g3_5
 (28 15)  (1226 303)  (1226 303)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 303)  (1227 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 303)  (1228 303)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 303)  (1229 303)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 303)  (1234 303)  LC_7 Logic Functioning bit
 (38 15)  (1236 303)  (1236 303)  LC_7 Logic Functioning bit
 (42 15)  (1240 303)  (1240 303)  LC_7 Logic Functioning bit
 (43 15)  (1241 303)  (1241 303)  LC_7 Logic Functioning bit


LogicTile_24_18

 (27 0)  (1279 288)  (1279 288)  routing T_24_18.lc_trk_g1_0 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 288)  (1286 288)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 288)  (1289 288)  LC_0 Logic Functioning bit
 (39 0)  (1291 288)  (1291 288)  LC_0 Logic Functioning bit
 (43 0)  (1295 288)  (1295 288)  LC_0 Logic Functioning bit
 (45 0)  (1297 288)  (1297 288)  LC_0 Logic Functioning bit
 (26 1)  (1278 289)  (1278 289)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 289)  (1280 289)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 289)  (1283 289)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 289)  (1284 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1285 289)  (1285 289)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.input_2_0
 (38 1)  (1290 289)  (1290 289)  LC_0 Logic Functioning bit
 (40 1)  (1292 289)  (1292 289)  LC_0 Logic Functioning bit
 (41 1)  (1293 289)  (1293 289)  LC_0 Logic Functioning bit
 (43 1)  (1295 289)  (1295 289)  LC_0 Logic Functioning bit
 (0 2)  (1252 290)  (1252 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 290)  (1253 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 290)  (1254 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1280 290)  (1280 290)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 290)  (1281 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 290)  (1284 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 290)  (1285 290)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 290)  (1288 290)  LC_1 Logic Functioning bit
 (37 2)  (1289 290)  (1289 290)  LC_1 Logic Functioning bit
 (38 2)  (1290 290)  (1290 290)  LC_1 Logic Functioning bit
 (40 2)  (1292 290)  (1292 290)  LC_1 Logic Functioning bit
 (41 2)  (1293 290)  (1293 290)  LC_1 Logic Functioning bit
 (43 2)  (1295 290)  (1295 290)  LC_1 Logic Functioning bit
 (45 2)  (1297 290)  (1297 290)  LC_1 Logic Functioning bit
 (53 2)  (1305 290)  (1305 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (1278 291)  (1278 291)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 291)  (1279 291)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 291)  (1281 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 291)  (1283 291)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 291)  (1284 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1286 291)  (1286 291)  routing T_24_18.lc_trk_g1_0 <X> T_24_18.input_2_1
 (37 3)  (1289 291)  (1289 291)  LC_1 Logic Functioning bit
 (38 3)  (1290 291)  (1290 291)  LC_1 Logic Functioning bit
 (39 3)  (1291 291)  (1291 291)  LC_1 Logic Functioning bit
 (40 3)  (1292 291)  (1292 291)  LC_1 Logic Functioning bit
 (41 3)  (1293 291)  (1293 291)  LC_1 Logic Functioning bit
 (43 3)  (1295 291)  (1295 291)  LC_1 Logic Functioning bit
 (1 4)  (1253 292)  (1253 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1266 292)  (1266 292)  routing T_24_18.sp4_v_b_8 <X> T_24_18.lc_trk_g1_0
 (22 4)  (1274 292)  (1274 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 292)  (1275 292)  routing T_24_18.sp4_v_b_19 <X> T_24_18.lc_trk_g1_3
 (24 4)  (1276 292)  (1276 292)  routing T_24_18.sp4_v_b_19 <X> T_24_18.lc_trk_g1_3
 (0 5)  (1252 293)  (1252 293)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 293)  (1253 293)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_7/cen
 (14 5)  (1266 293)  (1266 293)  routing T_24_18.sp4_v_b_8 <X> T_24_18.lc_trk_g1_0
 (16 5)  (1268 293)  (1268 293)  routing T_24_18.sp4_v_b_8 <X> T_24_18.lc_trk_g1_0
 (17 5)  (1269 293)  (1269 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1274 293)  (1274 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1275 293)  (1275 293)  routing T_24_18.sp12_h_l_17 <X> T_24_18.lc_trk_g1_2
 (25 5)  (1277 293)  (1277 293)  routing T_24_18.sp12_h_l_17 <X> T_24_18.lc_trk_g1_2
 (15 6)  (1267 294)  (1267 294)  routing T_24_18.bot_op_5 <X> T_24_18.lc_trk_g1_5
 (17 6)  (1269 294)  (1269 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (5 7)  (1257 295)  (1257 295)  routing T_24_18.sp4_h_l_38 <X> T_24_18.sp4_v_t_38
 (11 8)  (1263 296)  (1263 296)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_v_b_8
 (14 8)  (1266 296)  (1266 296)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g2_0
 (25 8)  (1277 296)  (1277 296)  routing T_24_18.sp12_v_t_1 <X> T_24_18.lc_trk_g2_2
 (12 9)  (1264 297)  (1264 297)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_v_b_8
 (14 9)  (1266 297)  (1266 297)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g2_0
 (15 9)  (1267 297)  (1267 297)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g2_0
 (16 9)  (1268 297)  (1268 297)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g2_0
 (17 9)  (1269 297)  (1269 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1276 297)  (1276 297)  routing T_24_18.sp12_v_t_1 <X> T_24_18.lc_trk_g2_2
 (25 9)  (1277 297)  (1277 297)  routing T_24_18.sp12_v_t_1 <X> T_24_18.lc_trk_g2_2
 (6 10)  (1258 298)  (1258 298)  routing T_24_18.sp4_h_l_36 <X> T_24_18.sp4_v_t_43
 (1 14)  (1253 302)  (1253 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (1256 302)  (1256 302)  routing T_24_18.sp4_h_r_9 <X> T_24_18.sp4_v_t_44
 (0 15)  (1252 303)  (1252 303)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 303)  (1253 303)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (1257 303)  (1257 303)  routing T_24_18.sp4_h_r_9 <X> T_24_18.sp4_v_t_44


RAM_Tile_25_18

 (0 0)  (1306 288)  (1306 288)  Negative Clock bit

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_h_l_23
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (27 4)  (1333 292)  (1333 292)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_5
 (28 4)  (1334 292)  (1334 292)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_5
 (29 4)  (1335 292)  (1335 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (30 5)  (1336 293)  (1336 293)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_5
 (37 5)  (1343 293)  (1343 293)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (5 6)  (1311 294)  (1311 294)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_h_l_38
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 294)  (1324 294)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (4 7)  (1310 295)  (1310 295)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_h_l_38
 (6 7)  (1312 295)  (1312 295)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_h_l_38
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (16 7)  (1322 295)  (1322 295)  routing T_25_18.sp12_h_r_12 <X> T_25_18.lc_trk_g1_4
 (17 7)  (1323 295)  (1323 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (3 9)  (1309 297)  (1309 297)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_b_1
 (4 11)  (1310 299)  (1310 299)  routing T_25_18.sp4_v_b_1 <X> T_25_18.sp4_h_l_43
 (25 12)  (1331 300)  (1331 300)  routing T_25_18.sp12_v_b_2 <X> T_25_18.lc_trk_g3_2
 (27 12)  (1333 300)  (1333 300)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_1
 (29 12)  (1335 300)  (1335 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (1336 300)  (1336 300)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_1
 (22 13)  (1328 301)  (1328 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_2 lc_trk_g3_2
 (24 13)  (1330 301)  (1330 301)  routing T_25_18.sp12_v_b_2 <X> T_25_18.lc_trk_g3_2
 (25 13)  (1331 301)  (1331 301)  routing T_25_18.sp12_v_b_2 <X> T_25_18.lc_trk_g3_2
 (41 13)  (1347 301)  (1347 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_13
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE


LogicTile_26_18

 (13 8)  (1361 296)  (1361 296)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_v_b_8
 (12 9)  (1360 297)  (1360 297)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_v_b_8


IO_Tile_0_17

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_6_17

 (21 0)  (309 272)  (309 272)  routing T_6_17.wire_logic_cluster/lc_3/out <X> T_6_17.lc_trk_g0_3
 (22 0)  (310 272)  (310 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (17 1)  (305 273)  (305 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (290 275)  (290 275)  routing T_6_17.lc_trk_g0_0 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (22 3)  (310 275)  (310 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (311 275)  (311 275)  routing T_6_17.sp4_v_b_22 <X> T_6_17.lc_trk_g0_6
 (24 3)  (312 275)  (312 275)  routing T_6_17.sp4_v_b_22 <X> T_6_17.lc_trk_g0_6
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 278)  (316 278)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 278)  (319 278)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (41 6)  (329 278)  (329 278)  LC_3 Logic Functioning bit
 (42 6)  (330 278)  (330 278)  LC_3 Logic Functioning bit
 (43 6)  (331 278)  (331 278)  LC_3 Logic Functioning bit
 (45 6)  (333 278)  (333 278)  LC_3 Logic Functioning bit
 (51 6)  (339 278)  (339 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (27 7)  (315 279)  (315 279)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 279)  (316 279)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 279)  (320 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 279)  (323 279)  routing T_6_17.lc_trk_g0_3 <X> T_6_17.input_2_3
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (16 11)  (304 283)  (304 283)  routing T_6_17.sp12_v_b_12 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (14 14)  (302 286)  (302 286)  routing T_6_17.rgt_op_4 <X> T_6_17.lc_trk_g3_4
 (19 14)  (307 286)  (307 286)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (15 15)  (303 287)  (303 287)  routing T_6_17.rgt_op_4 <X> T_6_17.lc_trk_g3_4
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_7_17

 (14 0)  (356 272)  (356 272)  routing T_7_17.wire_logic_cluster/lc_0/out <X> T_7_17.lc_trk_g0_0
 (25 0)  (367 272)  (367 272)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g0_2
 (26 0)  (368 272)  (368 272)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 272)  (369 272)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (42 0)  (384 272)  (384 272)  LC_0 Logic Functioning bit
 (43 0)  (385 272)  (385 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 273)  (372 273)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (384 273)  (384 273)  LC_0 Logic Functioning bit
 (43 1)  (385 273)  (385 273)  LC_0 Logic Functioning bit
 (51 1)  (393 273)  (393 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 274)  (342 274)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 274)  (356 274)  routing T_7_17.wire_logic_cluster/lc_4/out <X> T_7_17.lc_trk_g0_4
 (25 2)  (367 274)  (367 274)  routing T_7_17.sp4_h_r_14 <X> T_7_17.lc_trk_g0_6
 (2 3)  (344 275)  (344 275)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp4_h_r_14 <X> T_7_17.lc_trk_g0_6
 (24 3)  (366 275)  (366 275)  routing T_7_17.sp4_h_r_14 <X> T_7_17.lc_trk_g0_6
 (12 4)  (354 276)  (354 276)  routing T_7_17.sp4_v_b_11 <X> T_7_17.sp4_h_r_5
 (27 4)  (369 276)  (369 276)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 276)  (372 276)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (41 4)  (383 276)  (383 276)  LC_2 Logic Functioning bit
 (42 4)  (384 276)  (384 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (11 5)  (353 277)  (353 277)  routing T_7_17.sp4_v_b_11 <X> T_7_17.sp4_h_r_5
 (13 5)  (355 277)  (355 277)  routing T_7_17.sp4_v_b_11 <X> T_7_17.sp4_h_r_5
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 277)  (366 277)  routing T_7_17.bot_op_2 <X> T_7_17.lc_trk_g1_2
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 277)  (372 277)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 277)  (374 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (377 277)  (377 277)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.input_2_2
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (42 5)  (384 277)  (384 277)  LC_2 Logic Functioning bit
 (46 5)  (388 277)  (388 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (25 6)  (367 278)  (367 278)  routing T_7_17.sp4_v_b_6 <X> T_7_17.lc_trk_g1_6
 (15 7)  (357 279)  (357 279)  routing T_7_17.bot_op_4 <X> T_7_17.lc_trk_g1_4
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (364 279)  (364 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (365 279)  (365 279)  routing T_7_17.sp4_v_b_6 <X> T_7_17.lc_trk_g1_6
 (5 8)  (347 280)  (347 280)  routing T_7_17.sp4_v_b_6 <X> T_7_17.sp4_h_r_6
 (14 8)  (356 280)  (356 280)  routing T_7_17.sp4_v_b_24 <X> T_7_17.lc_trk_g2_0
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp12_v_b_11 <X> T_7_17.lc_trk_g2_3
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 280)  (377 280)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.input_2_4
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (38 8)  (380 280)  (380 280)  LC_4 Logic Functioning bit
 (42 8)  (384 280)  (384 280)  LC_4 Logic Functioning bit
 (43 8)  (385 280)  (385 280)  LC_4 Logic Functioning bit
 (45 8)  (387 280)  (387 280)  LC_4 Logic Functioning bit
 (6 9)  (348 281)  (348 281)  routing T_7_17.sp4_v_b_6 <X> T_7_17.sp4_h_r_6
 (16 9)  (358 281)  (358 281)  routing T_7_17.sp4_v_b_24 <X> T_7_17.lc_trk_g2_0
 (17 9)  (359 281)  (359 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (368 281)  (368 281)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 281)  (372 281)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 281)  (374 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (384 281)  (384 281)  LC_4 Logic Functioning bit
 (43 9)  (385 281)  (385 281)  LC_4 Logic Functioning bit
 (12 12)  (354 284)  (354 284)  routing T_7_17.sp4_v_b_5 <X> T_7_17.sp4_h_r_11
 (11 13)  (353 285)  (353 285)  routing T_7_17.sp4_v_b_5 <X> T_7_17.sp4_h_r_11
 (13 13)  (355 285)  (355 285)  routing T_7_17.sp4_v_b_5 <X> T_7_17.sp4_h_r_11


RAM_Tile_8_17

 (12 0)  (408 272)  (408 272)  routing T_8_17.sp4_v_b_8 <X> T_8_17.sp4_h_r_2
 (11 1)  (407 273)  (407 273)  routing T_8_17.sp4_v_b_8 <X> T_8_17.sp4_h_r_2
 (13 1)  (409 273)  (409 273)  routing T_8_17.sp4_v_b_8 <X> T_8_17.sp4_h_r_2
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_9_17

 (14 0)  (452 272)  (452 272)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g0_0
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 272)  (456 272)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g0_1
 (21 0)  (459 272)  (459 272)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g0_3
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (463 272)  (463 272)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g0_2
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 272)  (468 272)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 272)  (469 272)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (42 0)  (480 272)  (480 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (43 1)  (481 273)  (481 273)  LC_0 Logic Functioning bit
 (0 2)  (438 274)  (438 274)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 274)  (452 274)  routing T_9_17.wire_logic_cluster/lc_4/out <X> T_9_17.lc_trk_g0_4
 (15 2)  (453 274)  (453 274)  routing T_9_17.sp4_v_b_21 <X> T_9_17.lc_trk_g0_5
 (16 2)  (454 274)  (454 274)  routing T_9_17.sp4_v_b_21 <X> T_9_17.lc_trk_g0_5
 (17 2)  (455 274)  (455 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (459 274)  (459 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (25 2)  (463 274)  (463 274)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g0_6
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (42 2)  (480 274)  (480 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (52 2)  (490 274)  (490 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (438 275)  (438 275)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 3)  (440 275)  (440 275)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 275)  (470 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (43 3)  (481 275)  (481 275)  LC_1 Logic Functioning bit
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (42 4)  (480 276)  (480 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (8 5)  (446 277)  (446 277)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_v_b_4
 (10 5)  (448 277)  (448 277)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_v_b_4
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 277)  (473 277)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.input_2_2
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (46 5)  (484 277)  (484 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (459 278)  (459 278)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g1_7
 (24 6)  (462 278)  (462 278)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g1_7
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 278)  (468 278)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (42 6)  (480 278)  (480 278)  LC_3 Logic Functioning bit
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (45 6)  (483 278)  (483 278)  LC_3 Logic Functioning bit
 (14 7)  (452 279)  (452 279)  routing T_9_17.top_op_4 <X> T_9_17.lc_trk_g1_4
 (15 7)  (453 279)  (453 279)  routing T_9_17.top_op_4 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 279)  (473 279)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.input_2_3
 (42 7)  (480 279)  (480 279)  LC_3 Logic Functioning bit
 (43 7)  (481 279)  (481 279)  LC_3 Logic Functioning bit
 (47 7)  (485 279)  (485 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (11 8)  (449 280)  (449 280)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_b_8
 (13 8)  (451 280)  (451 280)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_b_8
 (21 8)  (459 280)  (459 280)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g2_3
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 280)  (461 280)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g2_3
 (24 8)  (462 280)  (462 280)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g2_3
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 280)  (473 280)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.input_2_4
 (37 8)  (475 280)  (475 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (43 8)  (481 280)  (481 280)  LC_4 Logic Functioning bit
 (45 8)  (483 280)  (483 280)  LC_4 Logic Functioning bit
 (53 8)  (491 280)  (491 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (450 281)  (450 281)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_b_8
 (15 9)  (453 281)  (453 281)  routing T_9_17.sp4_v_t_29 <X> T_9_17.lc_trk_g2_0
 (16 9)  (454 281)  (454 281)  routing T_9_17.sp4_v_t_29 <X> T_9_17.lc_trk_g2_0
 (17 9)  (455 281)  (455 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 281)  (466 281)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 281)  (470 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 281)  (474 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (15 10)  (453 282)  (453 282)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g2_5
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (459 282)  (459 282)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g2_7
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (456 283)  (456 283)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g2_5
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g2_6
 (24 11)  (462 283)  (462 283)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g2_6
 (3 12)  (441 284)  (441 284)  routing T_9_17.sp12_v_b_1 <X> T_9_17.sp12_h_r_1
 (16 12)  (454 284)  (454 284)  routing T_9_17.sp4_v_t_12 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.sp4_v_t_12 <X> T_9_17.lc_trk_g3_1
 (21 12)  (459 284)  (459 284)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g3_3
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (461 284)  (461 284)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g3_3
 (24 12)  (462 284)  (462 284)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g3_3
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 284)  (473 284)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.input_2_6
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (42 12)  (480 284)  (480 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (3 13)  (441 285)  (441 285)  routing T_9_17.sp12_v_b_1 <X> T_9_17.sp12_h_r_1
 (15 13)  (453 285)  (453 285)  routing T_9_17.tnr_op_0 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 285)  (466 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 285)  (470 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 285)  (473 285)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.input_2_6
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (51 13)  (489 285)  (489 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 286)  (473 286)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (42 14)  (480 286)  (480 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (27 15)  (465 287)  (465 287)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 287)  (471 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (35 15)  (473 287)  (473 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (42 15)  (480 287)  (480 287)  LC_7 Logic Functioning bit
 (43 15)  (481 287)  (481 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (3 0)  (495 272)  (495 272)  routing T_10_17.sp12_h_r_0 <X> T_10_17.sp12_v_b_0
 (12 0)  (504 272)  (504 272)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_h_r_2
 (3 1)  (495 273)  (495 273)  routing T_10_17.sp12_h_r_0 <X> T_10_17.sp12_v_b_0
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 274)  (518 274)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (42 2)  (534 274)  (534 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (47 2)  (539 274)  (539 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (19 3)  (511 275)  (511 275)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (518 275)  (518 275)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 275)  (525 275)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.input_2_1
 (42 3)  (534 275)  (534 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (10 4)  (502 276)  (502 276)  routing T_10_17.sp4_v_t_46 <X> T_10_17.sp4_h_r_4
 (6 8)  (498 280)  (498 280)  routing T_10_17.sp4_h_r_1 <X> T_10_17.sp4_v_b_6
 (10 8)  (502 280)  (502 280)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_h_r_7
 (11 8)  (503 280)  (503 280)  routing T_10_17.sp4_v_t_37 <X> T_10_17.sp4_v_b_8
 (13 8)  (505 280)  (505 280)  routing T_10_17.sp4_v_t_37 <X> T_10_17.sp4_v_b_8
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g2_1
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g3_3
 (21 13)  (513 285)  (513 285)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g3_3
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7


LogicTile_11_17

 (3 0)  (549 272)  (549 272)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_b_0
 (4 0)  (550 272)  (550 272)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_v_b_0
 (6 0)  (552 272)  (552 272)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_v_b_0
 (8 0)  (554 272)  (554 272)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_1
 (9 0)  (555 272)  (555 272)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_1
 (10 0)  (556 272)  (556 272)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_1
 (11 0)  (557 272)  (557 272)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_2
 (16 0)  (562 272)  (562 272)  routing T_11_17.sp4_v_b_9 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 272)  (564 272)  routing T_11_17.sp4_v_b_9 <X> T_11_17.lc_trk_g0_1
 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (3 1)  (549 273)  (549 273)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_b_0
 (10 1)  (556 273)  (556 273)  routing T_11_17.sp4_h_r_8 <X> T_11_17.sp4_v_b_1
 (12 1)  (558 273)  (558 273)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_2
 (18 1)  (564 273)  (564 273)  routing T_11_17.sp4_v_b_9 <X> T_11_17.lc_trk_g0_1
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (52 2)  (598 274)  (598 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (15 3)  (561 275)  (561 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (47 3)  (593 275)  (593 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (9 4)  (555 276)  (555 276)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_r_4
 (14 4)  (560 276)  (560 276)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g1_0
 (15 4)  (561 276)  (561 276)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g1_1
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.input_2_2
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (5 5)  (551 277)  (551 277)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_b_3
 (14 5)  (560 277)  (560 277)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 277)  (579 277)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.input_2_2
 (34 5)  (580 277)  (580 277)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.input_2_2
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (48 5)  (594 277)  (594 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 278)  (581 278)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.input_2_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.input_2_3
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (9 8)  (555 280)  (555 280)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_h_r_7
 (10 8)  (556 280)  (556 280)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_h_r_7
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g2_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (51 9)  (597 281)  (597 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (561 282)  (561 282)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g2_5
 (16 10)  (562 282)  (562 282)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g2_5
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 282)  (571 282)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g2_6
 (5 11)  (551 283)  (551 283)  routing T_11_17.sp4_h_l_43 <X> T_11_17.sp4_v_t_43
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (25 12)  (571 284)  (571 284)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g3_2
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (51 12)  (597 284)  (597 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 284)  (598 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_6
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (14 14)  (560 286)  (560 286)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g3_4
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp12_v_b_23 <X> T_11_17.lc_trk_g3_7
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (15 15)  (561 287)  (561 287)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp12_v_b_23 <X> T_11_17.lc_trk_g3_7
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.input_2_7
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (42 15)  (588 287)  (588 287)  LC_7 Logic Functioning bit
 (48 15)  (594 287)  (594 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_17

 (15 0)  (615 272)  (615 272)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g0_2
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (52 0)  (652 272)  (652 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g0_2
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 274)  (605 274)  routing T_12_17.sp4_v_b_0 <X> T_12_17.sp4_h_l_37
 (14 2)  (614 274)  (614 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (21 2)  (621 274)  (621 274)  routing T_12_17.sp4_v_b_7 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (623 274)  (623 274)  routing T_12_17.sp4_v_b_7 <X> T_12_17.lc_trk_g0_7
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 274)  (635 274)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (8 3)  (608 275)  (608 275)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_t_36
 (9 3)  (609 275)  (609 275)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_t_36
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (47 3)  (647 275)  (647 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (5 4)  (605 276)  (605 276)  routing T_12_17.sp4_v_b_9 <X> T_12_17.sp4_h_r_3
 (25 4)  (625 276)  (625 276)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 276)  (635 276)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_2
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (51 4)  (651 276)  (651 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (653 276)  (653 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (3 5)  (603 277)  (603 277)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (4 5)  (604 277)  (604 277)  routing T_12_17.sp4_v_b_9 <X> T_12_17.sp4_h_r_3
 (6 5)  (606 277)  (606 277)  routing T_12_17.sp4_v_b_9 <X> T_12_17.sp4_h_r_3
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (5 6)  (605 278)  (605 278)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_38
 (15 6)  (615 278)  (615 278)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (621 278)  (621 278)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (51 6)  (651 278)  (651 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (604 279)  (604 279)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_38
 (6 7)  (606 279)  (606 279)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_38
 (18 7)  (618 279)  (618 279)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp12_h_r_14 <X> T_12_17.lc_trk_g1_6
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 279)  (635 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (53 7)  (653 279)  (653 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (614 280)  (614 280)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g2_0
 (15 8)  (615 280)  (615 280)  routing T_12_17.sp4_v_t_28 <X> T_12_17.lc_trk_g2_1
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp4_v_t_28 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 280)  (635 280)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_4
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (8 9)  (608 281)  (608 281)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_v_b_7
 (10 9)  (610 281)  (610 281)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_v_b_7
 (14 9)  (614 281)  (614 281)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g2_0
 (16 9)  (616 281)  (616 281)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (21 11)  (621 283)  (621 283)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (10 12)  (610 284)  (610 284)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_r_10
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (25 12)  (625 284)  (625 284)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g3_2
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (653 284)  (653 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (614 285)  (614 285)  routing T_12_17.tnl_op_0 <X> T_12_17.lc_trk_g3_0
 (15 13)  (615 285)  (615 285)  routing T_12_17.tnl_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 285)  (635 285)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.input_2_6
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (11 14)  (611 286)  (611 286)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46
 (13 14)  (613 286)  (613 286)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46
 (25 14)  (625 286)  (625 286)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g3_6
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (12 15)  (612 287)  (612 287)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (634 287)  (634 287)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.input_2_7
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (46 15)  (646 287)  (646 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_17

 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_b_0
 (15 0)  (669 272)  (669 272)  routing T_13_17.sp4_v_b_17 <X> T_13_17.lc_trk_g0_1
 (16 0)  (670 272)  (670 272)  routing T_13_17.sp4_v_b_17 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (4 1)  (658 273)  (658 273)  routing T_13_17.sp4_h_l_41 <X> T_13_17.sp4_h_r_0
 (6 1)  (660 273)  (660 273)  routing T_13_17.sp4_h_l_41 <X> T_13_17.sp4_h_r_0
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp4_r_v_b_35 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (47 1)  (701 273)  (701 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (672 275)  (672 275)  routing T_13_17.sp4_r_v_b_29 <X> T_13_17.lc_trk_g0_5
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g0_6
 (12 4)  (666 276)  (666 276)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_5
 (14 4)  (668 276)  (668 276)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g1_0
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (47 4)  (701 276)  (701 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (665 277)  (665 277)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_5
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (6 6)  (660 278)  (660 278)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_v_t_38
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (8 7)  (662 279)  (662 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (9 7)  (663 279)  (663 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (21 7)  (675 279)  (675 279)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (52 7)  (706 279)  (706 279)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (13 8)  (667 280)  (667 280)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_v_b_8
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (21 8)  (675 280)  (675 280)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g2_3
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g2_3
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_4
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (672 281)  (672 281)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (21 9)  (675 281)  (675 281)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g2_3
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_4
 (34 9)  (688 281)  (688 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_4
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp12_v_b_21 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.sp12_v_b_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp12_v_b_7 <X> T_13_17.lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp12_v_b_21 <X> T_13_17.lc_trk_g2_5
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp12_v_b_7 <X> T_13_17.lc_trk_g2_7
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (9 12)  (663 284)  (663 284)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_h_r_10
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 284)  (689 284)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_6
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (51 12)  (705 284)  (705 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (663 285)  (663 285)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_v_b_10
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 285)  (688 285)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (14 14)  (668 286)  (668 286)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g3_4
 (15 14)  (669 286)  (669 286)  routing T_13_17.tnr_op_5 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_r_v_b_47 <X> T_13_17.lc_trk_g3_7


LogicTile_14_17

 (13 0)  (721 272)  (721 272)  routing T_14_17.sp4_h_l_39 <X> T_14_17.sp4_v_b_2
 (25 0)  (733 272)  (733 272)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (12 1)  (720 273)  (720 273)  routing T_14_17.sp4_h_l_39 <X> T_14_17.sp4_v_b_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 274)  (716 274)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_h_l_36
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (18 3)  (726 275)  (726 275)  routing T_14_17.sp4_r_v_b_29 <X> T_14_17.lc_trk_g0_5
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (0 4)  (708 276)  (708 276)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 276)  (711 276)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_h_r_0
 (14 4)  (722 276)  (722 276)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g1_0
 (25 4)  (733 276)  (733 276)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g1_2
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (3 5)  (711 277)  (711 277)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_h_r_0
 (8 5)  (716 277)  (716 277)  routing T_14_17.sp4_h_l_47 <X> T_14_17.sp4_v_b_4
 (9 5)  (717 277)  (717 277)  routing T_14_17.sp4_h_l_47 <X> T_14_17.sp4_v_b_4
 (10 5)  (718 277)  (718 277)  routing T_14_17.sp4_h_l_47 <X> T_14_17.sp4_v_b_4
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g1_2
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (52 6)  (760 278)  (760 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (722 279)  (722 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (12 8)  (720 280)  (720 280)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_h_r_8
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (733 280)  (733 280)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g2_2
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (53 8)  (761 280)  (761 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (719 281)  (719 281)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_h_r_8
 (18 9)  (726 281)  (726 281)  routing T_14_17.sp4_r_v_b_33 <X> T_14_17.lc_trk_g2_1
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (8 11)  (716 283)  (716 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (9 11)  (717 283)  (717 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (10 11)  (718 283)  (718 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g2_6
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (53 11)  (761 283)  (761 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_v_t_12 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.sp4_v_t_12 <X> T_14_17.lc_trk_g3_1
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (47 13)  (755 285)  (755 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (756 285)  (756 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 286)  (723 286)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g3_5
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (0 15)  (708 287)  (708 287)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 287)  (726 287)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g3_5
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit
 (46 15)  (754 287)  (754 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_17

 (5 0)  (767 272)  (767 272)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_h_r_0
 (8 0)  (770 272)  (770 272)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_h_r_1
 (12 0)  (774 272)  (774 272)  routing T_15_17.sp4_v_t_39 <X> T_15_17.sp4_h_r_2
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (44 0)  (806 272)  (806 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (4 1)  (766 273)  (766 273)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_h_r_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (49 1)  (811 273)  (811 273)  Carry_In_Mux bit 

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (44 2)  (806 274)  (806 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 276)  (787 276)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g1_2
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (44 4)  (806 276)  (806 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (4 5)  (766 277)  (766 277)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_h_r_3
 (6 5)  (768 277)  (768 277)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_h_r_3
 (8 5)  (770 277)  (770 277)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_4
 (9 5)  (771 277)  (771 277)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_4
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (44 6)  (806 278)  (806 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (9 8)  (771 280)  (771 280)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_h_r_7
 (10 8)  (772 280)  (772 280)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_h_r_7
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (44 8)  (806 280)  (806 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (3 10)  (765 282)  (765 282)  routing T_15_17.sp12_v_t_22 <X> T_15_17.sp12_h_l_22
 (19 10)  (781 282)  (781 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (44 10)  (806 282)  (806 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (15 11)  (777 283)  (777 283)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (14 12)  (776 284)  (776 284)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g3_0
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (781 285)  (781 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (0 14)  (762 286)  (762 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 286)  (776 286)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g3_4
 (25 14)  (787 286)  (787 286)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g3_6
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_17

 (15 0)  (831 272)  (831 272)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 272)  (834 272)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g0_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (11 1)  (827 273)  (827 273)  routing T_16_17.sp4_h_l_39 <X> T_16_17.sp4_h_r_2
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (825 274)  (825 274)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_h_l_36
 (10 2)  (826 274)  (826 274)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_h_l_36
 (14 2)  (830 274)  (830 274)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g0_4
 (15 2)  (831 274)  (831 274)  routing T_16_17.lft_op_5 <X> T_16_17.lc_trk_g0_5
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 274)  (834 274)  routing T_16_17.lft_op_5 <X> T_16_17.lc_trk_g0_5
 (25 2)  (841 274)  (841 274)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g0_6
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (13 3)  (829 275)  (829 275)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_h_l_39
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g0_6
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (48 3)  (864 275)  (864 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (837 276)  (837 276)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 277)  (839 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (25 5)  (841 277)  (841 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (52 5)  (868 277)  (868 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (8 6)  (824 278)  (824 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g1_5
 (11 7)  (827 279)  (827 279)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_h_l_40
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 279)  (840 279)  routing T_16_17.bot_op_6 <X> T_16_17.lc_trk_g1_6
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.bnl_op_1 <X> T_16_17.lc_trk_g2_1
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.input_2_4
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (18 9)  (834 281)  (834 281)  routing T_16_17.bnl_op_1 <X> T_16_17.lc_trk_g2_1
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (4 10)  (820 282)  (820 282)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_t_43
 (5 10)  (821 282)  (821 282)  routing T_16_17.sp4_h_r_3 <X> T_16_17.sp4_h_l_43
 (6 10)  (822 282)  (822 282)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_t_43
 (12 10)  (828 282)  (828 282)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_45
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (51 10)  (867 282)  (867 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (820 283)  (820 283)  routing T_16_17.sp4_h_r_3 <X> T_16_17.sp4_h_l_43
 (5 11)  (821 283)  (821 283)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_t_43
 (11 11)  (827 283)  (827 283)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_45
 (13 11)  (829 283)  (829 283)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_45
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 283)  (848 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 283)  (849 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.input_2_5
 (34 11)  (850 283)  (850 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.input_2_5
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (52 11)  (868 283)  (868 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_r_v_b_42 <X> T_16_17.lc_trk_g3_2
 (3 14)  (819 286)  (819 286)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_t_22
 (14 14)  (830 286)  (830 286)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g3_4
 (15 14)  (831 286)  (831 286)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 286)  (843 286)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 286)  (851 286)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.input_2_7
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (3 15)  (819 287)  (819 287)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_t_22
 (14 15)  (830 287)  (830 287)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 287)  (849 287)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.input_2_7
 (34 15)  (850 287)  (850 287)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.input_2_7
 (51 15)  (867 287)  (867 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_17

 (6 0)  (880 272)  (880 272)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_b_0
 (10 0)  (884 272)  (884 272)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_h_r_1
 (12 0)  (886 272)  (886 272)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_h_r_2
 (15 0)  (889 272)  (889 272)  routing T_17_17.bot_op_1 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g0_3
 (25 0)  (899 272)  (899 272)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g0_2
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.input_2_0
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_0
 (11 1)  (885 273)  (885 273)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_h_r_2
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_h_r_2
 (21 1)  (895 273)  (895 273)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g0_3
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.input_2_0
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 274)  (878 274)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_v_t_37
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_v_t_37
 (10 2)  (884 274)  (884 274)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_h_l_36
 (25 2)  (899 274)  (899 274)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g0_6
 (26 2)  (900 274)  (900 274)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (52 2)  (926 274)  (926 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (1 3)  (875 275)  (875 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g0_6
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 275)  (906 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (908 275)  (908 275)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.input_2_1
 (35 3)  (909 275)  (909 275)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.input_2_1
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (47 3)  (921 275)  (921 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (888 276)  (888 276)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g1_0
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp4_v_b_2 <X> T_17_17.lc_trk_g1_2
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (47 4)  (921 276)  (921 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (925 276)  (925 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (926 276)  (926 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (885 277)  (885 277)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_h_r_5
 (15 5)  (889 277)  (889 277)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g1_0
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 277)  (897 277)  routing T_17_17.sp4_v_b_2 <X> T_17_17.lc_trk_g1_2
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 277)  (907 277)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.input_2_2
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (46 5)  (920 277)  (920 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (922 277)  (922 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (925 277)  (925 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (926 277)  (926 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (927 277)  (927 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (10 6)  (884 278)  (884 278)  routing T_17_17.sp4_v_b_11 <X> T_17_17.sp4_h_l_41
 (14 6)  (888 278)  (888 278)  routing T_17_17.sp4_v_b_4 <X> T_17_17.lc_trk_g1_4
 (15 6)  (889 278)  (889 278)  routing T_17_17.bot_op_5 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (3 7)  (877 279)  (877 279)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (5 7)  (879 279)  (879 279)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_t_38
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_v_b_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 279)  (899 279)  routing T_17_17.sp4_r_v_b_30 <X> T_17_17.lc_trk_g1_6
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (47 7)  (921 279)  (921 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (878 280)  (878 280)  routing T_17_17.sp4_v_t_47 <X> T_17_17.sp4_v_b_6
 (6 8)  (880 280)  (880 280)  routing T_17_17.sp4_v_t_47 <X> T_17_17.sp4_v_b_6
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp12_v_t_14 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (895 280)  (895 280)  routing T_17_17.sp4_v_t_22 <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 280)  (897 280)  routing T_17_17.sp4_v_t_22 <X> T_17_17.lc_trk_g2_3
 (25 8)  (899 280)  (899 280)  routing T_17_17.sp4_v_b_26 <X> T_17_17.lc_trk_g2_2
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 280)  (909 280)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_4
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (4 9)  (878 281)  (878 281)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_h_r_6
 (6 9)  (880 281)  (880 281)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_h_r_6
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g2_0
 (15 9)  (889 281)  (889 281)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (892 281)  (892 281)  routing T_17_17.sp12_v_t_14 <X> T_17_17.lc_trk_g2_1
 (21 9)  (895 281)  (895 281)  routing T_17_17.sp4_v_t_22 <X> T_17_17.lc_trk_g2_3
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_v_b_26 <X> T_17_17.lc_trk_g2_2
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 281)  (904 281)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 281)  (906 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 281)  (909 281)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_4
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (46 9)  (920 281)  (920 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (880 282)  (880 282)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_v_t_43
 (9 10)  (883 282)  (883 282)  routing T_17_17.sp4_h_r_4 <X> T_17_17.sp4_h_l_42
 (10 10)  (884 282)  (884 282)  routing T_17_17.sp4_h_r_4 <X> T_17_17.sp4_h_l_42
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g2_5
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 282)  (909 282)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_5
 (42 10)  (916 282)  (916 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g2_4
 (15 11)  (889 283)  (889 283)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 283)  (906 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 283)  (907 283)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_5
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (42 11)  (916 283)  (916 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (46 11)  (920 283)  (920 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (886 284)  (886 284)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_r_11
 (14 12)  (888 284)  (888 284)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g3_1
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 284)  (909 284)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_6
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (16 13)  (890 285)  (890 285)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 285)  (909 285)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_6
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (53 13)  (927 285)  (927 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 286)  (898 286)  routing T_17_17.tnr_op_7 <X> T_17_17.lc_trk_g3_7
 (25 14)  (899 286)  (899 286)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g3_6
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (12 0)  (940 272)  (940 272)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_r_2
 (14 0)  (942 272)  (942 272)  routing T_18_17.sp4_v_b_0 <X> T_18_17.lc_trk_g0_0
 (21 0)  (949 272)  (949 272)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 272)  (951 272)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g0_3
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 272)  (963 272)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_0
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (37 0)  (965 272)  (965 272)  LC_0 Logic Functioning bit
 (39 0)  (967 272)  (967 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (16 1)  (944 273)  (944 273)  routing T_18_17.sp4_v_b_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (949 273)  (949 273)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g0_3
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 273)  (961 273)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_0
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (38 1)  (966 273)  (966 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (47 1)  (975 273)  (975 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (944 274)  (944 274)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g0_5
 (17 2)  (945 274)  (945 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 274)  (946 274)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g0_5
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 274)  (951 274)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g0_7
 (24 2)  (952 274)  (952 274)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g0_7
 (25 2)  (953 274)  (953 274)  routing T_18_17.sp4_v_b_6 <X> T_18_17.lc_trk_g0_6
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (18 3)  (946 275)  (946 275)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g0_5
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_v_b_6 <X> T_18_17.lc_trk_g0_6
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 275)  (961 275)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_1
 (35 3)  (963 275)  (963 275)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (47 3)  (975 275)  (975 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (936 276)  (936 276)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_h_r_4
 (10 4)  (938 276)  (938 276)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_h_r_4
 (14 4)  (942 276)  (942 276)  routing T_18_17.sp4_v_b_0 <X> T_18_17.lc_trk_g1_0
 (16 4)  (944 276)  (944 276)  routing T_18_17.sp4_v_b_1 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 276)  (946 276)  routing T_18_17.sp4_v_b_1 <X> T_18_17.lc_trk_g1_1
 (21 4)  (949 276)  (949 276)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (953 276)  (953 276)  routing T_18_17.lft_op_2 <X> T_18_17.lc_trk_g1_2
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (48 4)  (976 276)  (976 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (979 276)  (979 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (981 276)  (981 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp4_v_b_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (949 277)  (949 277)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g1_3
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.lft_op_2 <X> T_18_17.lc_trk_g1_2
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (40 5)  (968 277)  (968 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (53 5)  (981 277)  (981 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 278)  (951 278)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g1_7
 (24 6)  (952 278)  (952 278)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g1_7
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (13 7)  (941 279)  (941 279)  routing T_18_17.sp4_v_b_0 <X> T_18_17.sp4_h_l_40
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (41 7)  (969 279)  (969 279)  LC_3 Logic Functioning bit
 (43 7)  (971 279)  (971 279)  LC_3 Logic Functioning bit
 (48 7)  (976 279)  (976 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (979 279)  (979 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (949 280)  (949 280)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g2_3
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 280)  (951 280)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g2_3
 (24 8)  (952 280)  (952 280)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g2_3
 (25 8)  (953 280)  (953 280)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g2_2
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 280)  (958 280)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (46 8)  (974 280)  (974 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (981 280)  (981 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (943 281)  (943 281)  routing T_18_17.sp4_v_t_29 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp4_v_t_29 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (52 9)  (980 281)  (980 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (934 282)  (934 282)  routing T_18_17.sp4_h_l_36 <X> T_18_17.sp4_v_t_43
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.wire_logic_cluster/lc_5/out <X> T_18_17.lc_trk_g2_5
 (26 10)  (954 282)  (954 282)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 282)  (965 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (45 10)  (973 282)  (973 282)  LC_5 Logic Functioning bit
 (4 11)  (932 283)  (932 283)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_h_l_43
 (15 11)  (943 283)  (943 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 283)  (960 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 283)  (961 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_5
 (34 11)  (962 283)  (962 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_5
 (35 11)  (963 283)  (963 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_5
 (37 11)  (965 283)  (965 283)  LC_5 Logic Functioning bit
 (40 11)  (968 283)  (968 283)  LC_5 Logic Functioning bit
 (42 11)  (970 283)  (970 283)  LC_5 Logic Functioning bit
 (51 11)  (979 283)  (979 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (932 284)  (932 284)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_b_9
 (6 12)  (934 284)  (934 284)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_b_9
 (10 12)  (938 284)  (938 284)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_r_10
 (12 12)  (940 284)  (940 284)  routing T_18_17.sp4_v_t_46 <X> T_18_17.sp4_h_r_11
 (14 12)  (942 284)  (942 284)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g3_0
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.tnl_op_3 <X> T_18_17.lc_trk_g3_3
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g0_5 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (5 13)  (933 285)  (933 285)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_b_9
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (946 285)  (946 285)  routing T_18_17.sp4_r_v_b_41 <X> T_18_17.lc_trk_g3_1
 (21 13)  (949 285)  (949 285)  routing T_18_17.tnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 285)  (951 285)  routing T_18_17.sp4_h_l_15 <X> T_18_17.lc_trk_g3_2
 (24 13)  (952 285)  (952 285)  routing T_18_17.sp4_h_l_15 <X> T_18_17.lc_trk_g3_2
 (25 13)  (953 285)  (953 285)  routing T_18_17.sp4_h_l_15 <X> T_18_17.lc_trk_g3_2
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit
 (9 14)  (937 286)  (937 286)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_h_l_47
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.bnl_op_5 <X> T_18_17.lc_trk_g3_5
 (21 14)  (949 286)  (949 286)  routing T_18_17.wire_logic_cluster/lc_7/out <X> T_18_17.lc_trk_g3_7
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (53 14)  (981 286)  (981 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (9 15)  (937 287)  (937 287)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_v_t_47
 (18 15)  (946 287)  (946 287)  routing T_18_17.bnl_op_5 <X> T_18_17.lc_trk_g3_5
 (27 15)  (955 287)  (955 287)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit
 (43 15)  (971 287)  (971 287)  LC_7 Logic Functioning bit
 (46 15)  (974 287)  (974 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_17

 (25 0)  (1007 272)  (1007 272)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 272)  (1012 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (3 1)  (985 273)  (985 273)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_v_b_0
 (6 1)  (988 273)  (988 273)  routing T_19_17.sp4_h_l_37 <X> T_19_17.sp4_h_r_0
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 273)  (1005 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (25 1)  (1007 273)  (1007 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (26 1)  (1008 273)  (1008 273)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 273)  (1015 273)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.input_2_0
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (43 1)  (1025 273)  (1025 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 274)  (996 274)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g0_4
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (1007 274)  (1007 274)  routing T_19_17.lft_op_6 <X> T_19_17.lc_trk_g0_6
 (26 2)  (1008 274)  (1008 274)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 274)  (1012 274)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (50 2)  (1032 274)  (1032 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (990 275)  (990 275)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_v_t_36
 (14 3)  (996 275)  (996 275)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1000 275)  (1000 275)  routing T_19_17.sp4_r_v_b_29 <X> T_19_17.lc_trk_g0_5
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.lft_op_6 <X> T_19_17.lc_trk_g0_6
 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (994 276)  (994 276)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_h_r_5
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 276)  (1000 276)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g1_1
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 276)  (1015 276)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 276)  (1017 276)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_2
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (6 5)  (988 277)  (988 277)  routing T_19_17.sp4_h_l_38 <X> T_19_17.sp4_h_r_3
 (13 5)  (995 277)  (995 277)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_h_r_5
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1005 277)  (1005 277)  routing T_19_17.sp4_v_b_18 <X> T_19_17.lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.sp4_v_b_18 <X> T_19_17.lc_trk_g1_2
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1015 277)  (1015 277)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_2
 (36 5)  (1018 277)  (1018 277)  LC_2 Logic Functioning bit
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (6 6)  (988 278)  (988 278)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_v_t_38
 (8 6)  (990 278)  (990 278)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_41
 (9 6)  (991 278)  (991 278)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_41
 (15 6)  (997 278)  (997 278)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (16 6)  (998 278)  (998 278)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 278)  (1005 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (26 6)  (1008 278)  (1008 278)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (50 6)  (1032 278)  (1032 278)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (987 279)  (987 279)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_v_t_38
 (18 7)  (1000 279)  (1000 279)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (5 8)  (987 280)  (987 280)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_h_r_6
 (8 8)  (990 280)  (990 280)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_r_7
 (9 8)  (991 280)  (991 280)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_r_7
 (10 8)  (992 280)  (992 280)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_r_7
 (25 8)  (1007 280)  (1007 280)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g2_2
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (986 281)  (986 281)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_h_r_6
 (6 9)  (988 281)  (988 281)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_h_r_6
 (9 9)  (991 281)  (991 281)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_v_b_7
 (14 9)  (996 281)  (996 281)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g2_0
 (15 9)  (997 281)  (997 281)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g2_0
 (16 9)  (998 281)  (998 281)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g2_2
 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (41 9)  (1023 281)  (1023 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (15 10)  (997 282)  (997 282)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g2_5
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 282)  (1006 282)  routing T_19_17.tnl_op_7 <X> T_19_17.lc_trk_g2_7
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (50 10)  (1032 282)  (1032 282)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (990 283)  (990 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (9 11)  (991 283)  (991 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (10 11)  (992 283)  (992 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (14 11)  (996 283)  (996 283)  routing T_19_17.sp4_h_l_17 <X> T_19_17.lc_trk_g2_4
 (15 11)  (997 283)  (997 283)  routing T_19_17.sp4_h_l_17 <X> T_19_17.lc_trk_g2_4
 (16 11)  (998 283)  (998 283)  routing T_19_17.sp4_h_l_17 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1003 283)  (1003 283)  routing T_19_17.tnl_op_7 <X> T_19_17.lc_trk_g2_7
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 283)  (1007 283)  routing T_19_17.sp4_r_v_b_38 <X> T_19_17.lc_trk_g2_6
 (31 11)  (1013 283)  (1013 283)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (3 12)  (985 284)  (985 284)  routing T_19_17.sp12_v_t_22 <X> T_19_17.sp12_h_r_1
 (8 12)  (990 284)  (990 284)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_h_r_10
 (12 12)  (994 284)  (994 284)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_11
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp12_v_t_14 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 284)  (1010 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (47 12)  (1029 284)  (1029 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1034 284)  (1034 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (993 285)  (993 285)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_11
 (13 13)  (995 285)  (995 285)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_11
 (18 13)  (1000 285)  (1000 285)  routing T_19_17.sp12_v_t_14 <X> T_19_17.lc_trk_g3_1
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g3_2
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 286)  (996 286)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g3_4
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp4_v_t_16 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 286)  (1000 286)  routing T_19_17.sp4_v_t_16 <X> T_19_17.lc_trk_g3_5
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1006 286)  (1006 286)  routing T_19_17.tnl_op_7 <X> T_19_17.lc_trk_g3_7
 (0 15)  (982 287)  (982 287)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 287)  (983 287)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (996 287)  (996 287)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g3_4
 (16 15)  (998 287)  (998 287)  routing T_19_17.sp4_v_b_36 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (1003 287)  (1003 287)  routing T_19_17.tnl_op_7 <X> T_19_17.lc_trk_g3_7
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_20_17

 (14 0)  (1050 272)  (1050 272)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g0_0
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 272)  (1054 272)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g0_1
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 272)  (1071 272)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.input_2_0
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (3 1)  (1039 273)  (1039 273)  routing T_20_17.sp12_h_l_23 <X> T_20_17.sp12_v_b_0
 (14 1)  (1050 273)  (1050 273)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g0_0
 (15 1)  (1051 273)  (1051 273)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g0_0
 (16 1)  (1052 273)  (1052 273)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 273)  (1067 273)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 273)  (1071 273)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.input_2_0
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (41 1)  (1077 273)  (1077 273)  LC_0 Logic Functioning bit
 (42 1)  (1078 273)  (1078 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (50 2)  (1086 274)  (1086 274)  Cascade bit: LH_LC01_inmux02_5

 (1 3)  (1037 275)  (1037 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g0_6
 (26 3)  (1062 275)  (1062 275)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (0 4)  (1036 276)  (1036 276)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1044 276)  (1044 276)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_h_r_4
 (10 4)  (1046 276)  (1046 276)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_h_r_4
 (14 4)  (1050 276)  (1050 276)  routing T_20_17.sp4_v_b_8 <X> T_20_17.lc_trk_g1_0
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.sp12_h_r_3 <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1060 276)  (1060 276)  routing T_20_17.sp12_h_r_3 <X> T_20_17.lc_trk_g1_3
 (0 5)  (1036 277)  (1036 277)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 277)  (1037 277)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 277)  (1050 277)  routing T_20_17.sp4_v_b_8 <X> T_20_17.lc_trk_g1_0
 (16 5)  (1052 277)  (1052 277)  routing T_20_17.sp4_v_b_8 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (1054 277)  (1054 277)  routing T_20_17.sp4_r_v_b_25 <X> T_20_17.lc_trk_g1_1
 (21 5)  (1057 277)  (1057 277)  routing T_20_17.sp12_h_r_3 <X> T_20_17.lc_trk_g1_3
 (22 5)  (1058 277)  (1058 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1061 277)  (1061 277)  routing T_20_17.sp4_r_v_b_26 <X> T_20_17.lc_trk_g1_2
 (12 6)  (1048 278)  (1048 278)  routing T_20_17.sp4_v_t_40 <X> T_20_17.sp4_h_l_40
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 278)  (1071 278)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (43 6)  (1079 278)  (1079 278)  LC_3 Logic Functioning bit
 (4 7)  (1040 279)  (1040 279)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_h_l_38
 (5 7)  (1041 279)  (1041 279)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_v_t_38
 (8 7)  (1044 279)  (1044 279)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_v_t_41
 (11 7)  (1047 279)  (1047 279)  routing T_20_17.sp4_v_t_40 <X> T_20_17.sp4_h_l_40
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1059 279)  (1059 279)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g1_6
 (24 7)  (1060 279)  (1060 279)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g1_6
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 279)  (1068 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1070 279)  (1070 279)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_3
 (35 7)  (1071 279)  (1071 279)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (43 7)  (1079 279)  (1079 279)  LC_3 Logic Functioning bit
 (10 8)  (1046 280)  (1046 280)  routing T_20_17.sp4_v_t_39 <X> T_20_17.sp4_h_r_7
 (11 8)  (1047 280)  (1047 280)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_v_b_8
 (12 8)  (1048 280)  (1048 280)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_h_r_8
 (13 8)  (1049 280)  (1049 280)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_v_b_8
 (15 8)  (1051 280)  (1051 280)  routing T_20_17.sp4_h_r_41 <X> T_20_17.lc_trk_g2_1
 (16 8)  (1052 280)  (1052 280)  routing T_20_17.sp4_h_r_41 <X> T_20_17.lc_trk_g2_1
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.sp4_h_r_41 <X> T_20_17.lc_trk_g2_1
 (25 8)  (1061 280)  (1061 280)  routing T_20_17.sp4_h_r_34 <X> T_20_17.lc_trk_g2_2
 (26 8)  (1062 280)  (1062 280)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 280)  (1063 280)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (41 8)  (1077 280)  (1077 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (50 8)  (1086 280)  (1086 280)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (1047 281)  (1047 281)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_h_r_8
 (12 9)  (1048 281)  (1048 281)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_v_b_8
 (13 9)  (1049 281)  (1049 281)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_h_r_8
 (18 9)  (1054 281)  (1054 281)  routing T_20_17.sp4_h_r_41 <X> T_20_17.lc_trk_g2_1
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_h_r_34 <X> T_20_17.lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp4_h_r_34 <X> T_20_17.lc_trk_g2_2
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 281)  (1064 281)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (40 9)  (1076 281)  (1076 281)  LC_4 Logic Functioning bit
 (42 9)  (1078 281)  (1078 281)  LC_4 Logic Functioning bit
 (11 10)  (1047 282)  (1047 282)  routing T_20_17.sp4_v_b_5 <X> T_20_17.sp4_v_t_45
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 282)  (1066 282)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (50 10)  (1086 282)  (1086 282)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1048 283)  (1048 283)  routing T_20_17.sp4_v_b_5 <X> T_20_17.sp4_v_t_45
 (14 11)  (1050 283)  (1050 283)  routing T_20_17.sp4_h_l_17 <X> T_20_17.lc_trk_g2_4
 (15 11)  (1051 283)  (1051 283)  routing T_20_17.sp4_h_l_17 <X> T_20_17.lc_trk_g2_4
 (16 11)  (1052 283)  (1052 283)  routing T_20_17.sp4_h_l_17 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (43 11)  (1079 283)  (1079 283)  LC_5 Logic Functioning bit
 (16 12)  (1052 284)  (1052 284)  routing T_20_17.sp12_v_t_14 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 284)  (1059 284)  routing T_20_17.sp4_h_r_27 <X> T_20_17.lc_trk_g3_3
 (24 12)  (1060 284)  (1060 284)  routing T_20_17.sp4_h_r_27 <X> T_20_17.lc_trk_g3_3
 (27 12)  (1063 284)  (1063 284)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (41 12)  (1077 284)  (1077 284)  LC_6 Logic Functioning bit
 (42 12)  (1078 284)  (1078 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (45 12)  (1081 284)  (1081 284)  LC_6 Logic Functioning bit
 (48 12)  (1084 284)  (1084 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1088 284)  (1088 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (1047 285)  (1047 285)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_h_r_11
 (13 13)  (1049 285)  (1049 285)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_h_r_11
 (18 13)  (1054 285)  (1054 285)  routing T_20_17.sp12_v_t_14 <X> T_20_17.lc_trk_g3_1
 (21 13)  (1057 285)  (1057 285)  routing T_20_17.sp4_h_r_27 <X> T_20_17.lc_trk_g3_3
 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (46 13)  (1082 285)  (1082 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (1042 286)  (1042 286)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_v_t_44
 (12 14)  (1048 286)  (1048 286)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_46
 (14 14)  (1050 286)  (1050 286)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g3_4
 (15 14)  (1051 286)  (1051 286)  routing T_20_17.rgt_op_5 <X> T_20_17.lc_trk_g3_5
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 286)  (1054 286)  routing T_20_17.rgt_op_5 <X> T_20_17.lc_trk_g3_5
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1061 286)  (1061 286)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 286)  (1071 286)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_7
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (42 14)  (1078 286)  (1078 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (0 15)  (1036 287)  (1036 287)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 287)  (1037 287)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (11 15)  (1047 287)  (1047 287)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_46
 (15 15)  (1051 287)  (1051 287)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g3_4
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 287)  (1059 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (24 15)  (1060 287)  (1060 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 287)  (1067 287)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 287)  (1068 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 287)  (1070 287)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_7
 (35 15)  (1071 287)  (1071 287)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_7
 (41 15)  (1077 287)  (1077 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (11 0)  (1101 272)  (1101 272)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_v_b_2
 (13 0)  (1103 272)  (1103 272)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_v_b_2
 (27 0)  (1117 272)  (1117 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g1_0 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (38 0)  (1128 272)  (1128 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (43 0)  (1133 272)  (1133 272)  LC_0 Logic Functioning bit
 (45 0)  (1135 272)  (1135 272)  LC_0 Logic Functioning bit
 (4 1)  (1094 273)  (1094 273)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_h_r_0
 (6 1)  (1096 273)  (1096 273)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_h_r_0
 (9 1)  (1099 273)  (1099 273)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_v_b_1
 (12 1)  (1102 273)  (1102 273)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_v_b_2
 (26 1)  (1116 273)  (1116 273)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1124 273)  (1124 273)  routing T_21_17.lc_trk_g1_1 <X> T_21_17.input_2_0
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (37 1)  (1127 273)  (1127 273)  LC_0 Logic Functioning bit
 (38 1)  (1128 273)  (1128 273)  LC_0 Logic Functioning bit
 (39 1)  (1129 273)  (1129 273)  LC_0 Logic Functioning bit
 (48 1)  (1138 273)  (1138 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 274)  (1091 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 274)  (1115 274)  routing T_21_17.sp4_h_l_11 <X> T_21_17.lc_trk_g0_6
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g1_1 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 274)  (1123 274)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 274)  (1124 274)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (45 2)  (1135 274)  (1135 274)  LC_1 Logic Functioning bit
 (47 2)  (1137 274)  (1137 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (1104 275)  (1104 275)  routing T_21_17.sp4_r_v_b_28 <X> T_21_17.lc_trk_g0_4
 (17 3)  (1107 275)  (1107 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1113 275)  (1113 275)  routing T_21_17.sp4_h_l_11 <X> T_21_17.lc_trk_g0_6
 (24 3)  (1114 275)  (1114 275)  routing T_21_17.sp4_h_l_11 <X> T_21_17.lc_trk_g0_6
 (25 3)  (1115 275)  (1115 275)  routing T_21_17.sp4_h_l_11 <X> T_21_17.lc_trk_g0_6
 (31 3)  (1121 275)  (1121 275)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (1127 275)  (1127 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (0 4)  (1090 276)  (1090 276)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 276)  (1104 276)  routing T_21_17.wire_logic_cluster/lc_0/out <X> T_21_17.lc_trk_g1_0
 (17 4)  (1107 276)  (1107 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1108 276)  (1108 276)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g1_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 276)  (1123 276)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (38 4)  (1128 276)  (1128 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (45 4)  (1135 276)  (1135 276)  LC_2 Logic Functioning bit
 (52 4)  (1142 276)  (1142 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (1091 277)  (1091 277)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 277)  (1098 277)  routing T_21_17.sp4_h_l_47 <X> T_21_17.sp4_v_b_4
 (9 5)  (1099 277)  (1099 277)  routing T_21_17.sp4_h_l_47 <X> T_21_17.sp4_v_b_4
 (10 5)  (1100 277)  (1100 277)  routing T_21_17.sp4_h_l_47 <X> T_21_17.sp4_v_b_4
 (17 5)  (1107 277)  (1107 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1116 277)  (1116 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 277)  (1117 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 277)  (1118 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 277)  (1122 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1124 277)  (1124 277)  routing T_21_17.lc_trk_g1_1 <X> T_21_17.input_2_2
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (38 5)  (1128 277)  (1128 277)  LC_2 Logic Functioning bit
 (39 5)  (1129 277)  (1129 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (4 6)  (1094 278)  (1094 278)  routing T_21_17.sp4_h_r_9 <X> T_21_17.sp4_v_t_38
 (6 6)  (1096 278)  (1096 278)  routing T_21_17.sp4_h_r_9 <X> T_21_17.sp4_v_t_38
 (21 6)  (1111 278)  (1111 278)  routing T_21_17.bnr_op_7 <X> T_21_17.lc_trk_g1_7
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (1118 278)  (1118 278)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 278)  (1120 278)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 278)  (1123 278)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 278)  (1124 278)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (38 6)  (1128 278)  (1128 278)  LC_3 Logic Functioning bit
 (41 6)  (1131 278)  (1131 278)  LC_3 Logic Functioning bit
 (43 6)  (1133 278)  (1133 278)  LC_3 Logic Functioning bit
 (5 7)  (1095 279)  (1095 279)  routing T_21_17.sp4_h_r_9 <X> T_21_17.sp4_v_t_38
 (21 7)  (1111 279)  (1111 279)  routing T_21_17.bnr_op_7 <X> T_21_17.lc_trk_g1_7
 (28 7)  (1118 279)  (1118 279)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (8 8)  (1098 280)  (1098 280)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_h_r_7
 (10 8)  (1100 280)  (1100 280)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_h_r_7
 (11 8)  (1101 280)  (1101 280)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_8
 (12 8)  (1102 280)  (1102 280)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_h_r_8
 (13 8)  (1103 280)  (1103 280)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_8
 (15 8)  (1105 280)  (1105 280)  routing T_21_17.sp4_v_t_28 <X> T_21_17.lc_trk_g2_1
 (16 8)  (1106 280)  (1106 280)  routing T_21_17.sp4_v_t_28 <X> T_21_17.lc_trk_g2_1
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1116 280)  (1116 280)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (36 8)  (1126 280)  (1126 280)  LC_4 Logic Functioning bit
 (43 8)  (1133 280)  (1133 280)  LC_4 Logic Functioning bit
 (50 8)  (1140 280)  (1140 280)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (1102 281)  (1102 281)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_8
 (13 9)  (1103 281)  (1103 281)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_h_r_8
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 281)  (1115 281)  routing T_21_17.sp4_r_v_b_34 <X> T_21_17.lc_trk_g2_2
 (26 9)  (1116 281)  (1116 281)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 281)  (1127 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (9 10)  (1099 282)  (1099 282)  routing T_21_17.sp4_v_b_7 <X> T_21_17.sp4_h_l_42
 (14 10)  (1104 282)  (1104 282)  routing T_21_17.rgt_op_4 <X> T_21_17.lc_trk_g2_4
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.rgt_op_7 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1114 282)  (1114 282)  routing T_21_17.rgt_op_7 <X> T_21_17.lc_trk_g2_7
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 282)  (1120 282)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 282)  (1121 282)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 282)  (1124 282)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (38 10)  (1128 282)  (1128 282)  LC_5 Logic Functioning bit
 (48 10)  (1138 282)  (1138 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (1142 282)  (1142 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (1105 283)  (1105 283)  routing T_21_17.rgt_op_4 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (1120 283)  (1120 283)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 283)  (1121 283)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 283)  (1126 283)  LC_5 Logic Functioning bit
 (38 11)  (1128 283)  (1128 283)  LC_5 Logic Functioning bit
 (46 11)  (1136 283)  (1136 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (1094 284)  (1094 284)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_v_b_9
 (6 12)  (1096 284)  (1096 284)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_v_b_9
 (15 12)  (1105 284)  (1105 284)  routing T_21_17.rgt_op_1 <X> T_21_17.lc_trk_g3_1
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.rgt_op_1 <X> T_21_17.lc_trk_g3_1
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 284)  (1113 284)  routing T_21_17.sp4_v_t_30 <X> T_21_17.lc_trk_g3_3
 (24 12)  (1114 284)  (1114 284)  routing T_21_17.sp4_v_t_30 <X> T_21_17.lc_trk_g3_3
 (25 12)  (1115 284)  (1115 284)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g3_2
 (26 12)  (1116 284)  (1116 284)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (1121 284)  (1121 284)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (38 12)  (1128 284)  (1128 284)  LC_6 Logic Functioning bit
 (3 13)  (1093 285)  (1093 285)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_h_r_1
 (5 13)  (1095 285)  (1095 285)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_v_b_9
 (8 13)  (1098 285)  (1098 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (9 13)  (1099 285)  (1099 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 285)  (1116 285)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 285)  (1121 285)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 285)  (1127 285)  LC_6 Logic Functioning bit
 (39 13)  (1129 285)  (1129 285)  LC_6 Logic Functioning bit
 (53 13)  (1143 285)  (1143 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (1096 286)  (1096 286)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_t_44
 (1 15)  (1091 287)  (1091 287)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r


LogicTile_22_17

 (27 0)  (1171 272)  (1171 272)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 272)  (1172 272)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 272)  (1175 272)  routing T_22_17.lc_trk_g0_5 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (26 1)  (1170 273)  (1170 273)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 273)  (1171 273)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 273)  (1172 273)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 273)  (1174 273)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (1181 273)  (1181 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 274)  (1158 274)  routing T_22_17.wire_logic_cluster/lc_4/out <X> T_22_17.lc_trk_g0_4
 (15 2)  (1159 274)  (1159 274)  routing T_22_17.bot_op_5 <X> T_22_17.lc_trk_g0_5
 (17 2)  (1161 274)  (1161 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (1165 274)  (1165 274)  routing T_22_17.bnr_op_7 <X> T_22_17.lc_trk_g0_7
 (22 2)  (1166 274)  (1166 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 274)  (1172 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 274)  (1178 274)  routing T_22_17.lc_trk_g1_1 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (40 2)  (1184 274)  (1184 274)  LC_1 Logic Functioning bit
 (42 2)  (1186 274)  (1186 274)  LC_1 Logic Functioning bit
 (50 2)  (1194 274)  (1194 274)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1161 275)  (1161 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1165 275)  (1165 275)  routing T_22_17.bnr_op_7 <X> T_22_17.lc_trk_g0_7
 (28 3)  (1172 275)  (1172 275)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (41 3)  (1185 275)  (1185 275)  LC_1 Logic Functioning bit
 (43 3)  (1187 275)  (1187 275)  LC_1 Logic Functioning bit
 (12 4)  (1156 276)  (1156 276)  routing T_22_17.sp4_v_t_40 <X> T_22_17.sp4_h_r_5
 (14 4)  (1158 276)  (1158 276)  routing T_22_17.wire_logic_cluster/lc_0/out <X> T_22_17.lc_trk_g1_0
 (17 4)  (1161 276)  (1161 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (31 4)  (1175 276)  (1175 276)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 276)  (1179 276)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.input_2_2
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (37 4)  (1181 276)  (1181 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (46 4)  (1190 276)  (1190 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (1192 276)  (1192 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (1196 276)  (1196 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (1161 277)  (1161 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1162 277)  (1162 277)  routing T_22_17.sp4_r_v_b_25 <X> T_22_17.lc_trk_g1_1
 (26 5)  (1170 277)  (1170 277)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 277)  (1172 277)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 277)  (1176 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1180 277)  (1180 277)  LC_2 Logic Functioning bit
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (42 5)  (1186 277)  (1186 277)  LC_2 Logic Functioning bit
 (51 5)  (1195 277)  (1195 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (1149 278)  (1149 278)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_h_l_38
 (36 6)  (1180 278)  (1180 278)  LC_3 Logic Functioning bit
 (43 6)  (1187 278)  (1187 278)  LC_3 Logic Functioning bit
 (47 6)  (1191 278)  (1191 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1194 278)  (1194 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1196 278)  (1196 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1170 279)  (1170 279)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 279)  (1172 279)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1181 279)  (1181 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (8 8)  (1152 280)  (1152 280)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_h_r_7
 (10 8)  (1154 280)  (1154 280)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_h_r_7
 (14 8)  (1158 280)  (1158 280)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (16 8)  (1160 280)  (1160 280)  routing T_22_17.sp12_v_t_6 <X> T_22_17.lc_trk_g2_1
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (19 8)  (1163 280)  (1163 280)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (1165 280)  (1165 280)  routing T_22_17.sp4_h_r_35 <X> T_22_17.lc_trk_g2_3
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1167 280)  (1167 280)  routing T_22_17.sp4_h_r_35 <X> T_22_17.lc_trk_g2_3
 (24 8)  (1168 280)  (1168 280)  routing T_22_17.sp4_h_r_35 <X> T_22_17.lc_trk_g2_3
 (25 8)  (1169 280)  (1169 280)  routing T_22_17.sp4_h_r_42 <X> T_22_17.lc_trk_g2_2
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 280)  (1172 280)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 280)  (1177 280)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (38 8)  (1182 280)  (1182 280)  LC_4 Logic Functioning bit
 (41 8)  (1185 280)  (1185 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (51 8)  (1195 280)  (1195 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (1155 281)  (1155 281)  routing T_22_17.sp4_h_l_45 <X> T_22_17.sp4_h_r_8
 (15 9)  (1159 281)  (1159 281)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (16 9)  (1160 281)  (1160 281)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 281)  (1167 281)  routing T_22_17.sp4_h_r_42 <X> T_22_17.lc_trk_g2_2
 (24 9)  (1168 281)  (1168 281)  routing T_22_17.sp4_h_r_42 <X> T_22_17.lc_trk_g2_2
 (25 9)  (1169 281)  (1169 281)  routing T_22_17.sp4_h_r_42 <X> T_22_17.lc_trk_g2_2
 (28 9)  (1172 281)  (1172 281)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 281)  (1175 281)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 281)  (1181 281)  LC_4 Logic Functioning bit
 (39 9)  (1183 281)  (1183 281)  LC_4 Logic Functioning bit
 (6 10)  (1150 282)  (1150 282)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_v_t_43
 (8 10)  (1152 282)  (1152 282)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_42
 (9 10)  (1153 282)  (1153 282)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_42
 (12 10)  (1156 282)  (1156 282)  routing T_22_17.sp4_h_r_5 <X> T_22_17.sp4_h_l_45
 (15 10)  (1159 282)  (1159 282)  routing T_22_17.sp4_h_l_24 <X> T_22_17.lc_trk_g2_5
 (16 10)  (1160 282)  (1160 282)  routing T_22_17.sp4_h_l_24 <X> T_22_17.lc_trk_g2_5
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1162 282)  (1162 282)  routing T_22_17.sp4_h_l_24 <X> T_22_17.lc_trk_g2_5
 (25 10)  (1169 282)  (1169 282)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g2_6
 (26 10)  (1170 282)  (1170 282)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 282)  (1171 282)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 282)  (1174 282)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 282)  (1175 282)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 282)  (1177 282)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 282)  (1179 282)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.input_2_5
 (36 10)  (1180 282)  (1180 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (43 10)  (1187 282)  (1187 282)  LC_5 Logic Functioning bit
 (45 10)  (1189 282)  (1189 282)  LC_5 Logic Functioning bit
 (51 10)  (1195 282)  (1195 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (1149 283)  (1149 283)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_v_t_43
 (8 11)  (1152 283)  (1152 283)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_v_t_42
 (10 11)  (1154 283)  (1154 283)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_v_t_42
 (13 11)  (1157 283)  (1157 283)  routing T_22_17.sp4_h_r_5 <X> T_22_17.sp4_h_l_45
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g2_6
 (25 11)  (1169 283)  (1169 283)  routing T_22_17.sp4_h_r_46 <X> T_22_17.lc_trk_g2_6
 (28 11)  (1172 283)  (1172 283)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 283)  (1175 283)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 283)  (1176 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1177 283)  (1177 283)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.input_2_5
 (34 11)  (1178 283)  (1178 283)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.input_2_5
 (37 11)  (1181 283)  (1181 283)  LC_5 Logic Functioning bit
 (41 11)  (1185 283)  (1185 283)  LC_5 Logic Functioning bit
 (43 11)  (1187 283)  (1187 283)  LC_5 Logic Functioning bit
 (48 11)  (1192 283)  (1192 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (1197 283)  (1197 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1165 284)  (1165 284)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (22 12)  (1166 284)  (1166 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1167 284)  (1167 284)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (24 12)  (1168 284)  (1168 284)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (25 12)  (1169 284)  (1169 284)  routing T_22_17.sp4_v_b_26 <X> T_22_17.lc_trk_g3_2
 (28 12)  (1172 284)  (1172 284)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 284)  (1181 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (39 12)  (1183 284)  (1183 284)  LC_6 Logic Functioning bit
 (40 12)  (1184 284)  (1184 284)  LC_6 Logic Functioning bit
 (42 12)  (1186 284)  (1186 284)  LC_6 Logic Functioning bit
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1162 285)  (1162 285)  routing T_22_17.sp4_r_v_b_41 <X> T_22_17.lc_trk_g3_1
 (21 13)  (1165 285)  (1165 285)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g3_3
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1167 285)  (1167 285)  routing T_22_17.sp4_v_b_26 <X> T_22_17.lc_trk_g3_2
 (27 13)  (1171 285)  (1171 285)  routing T_22_17.lc_trk_g1_1 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 285)  (1176 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1177 285)  (1177 285)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.input_2_6
 (34 13)  (1178 285)  (1178 285)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.input_2_6
 (39 13)  (1183 285)  (1183 285)  LC_6 Logic Functioning bit
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 286)  (1162 286)  routing T_22_17.wire_logic_cluster/lc_5/out <X> T_22_17.lc_trk_g3_5
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (50 14)  (1194 286)  (1194 286)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (43 15)  (1187 287)  (1187 287)  LC_7 Logic Functioning bit
 (51 15)  (1195 287)  (1195 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_17

 (4 0)  (1202 272)  (1202 272)  routing T_23_17.sp4_h_l_43 <X> T_23_17.sp4_v_b_0
 (6 0)  (1204 272)  (1204 272)  routing T_23_17.sp4_h_l_43 <X> T_23_17.sp4_v_b_0
 (16 0)  (1214 272)  (1214 272)  routing T_23_17.sp12_h_r_9 <X> T_23_17.lc_trk_g0_1
 (17 0)  (1215 272)  (1215 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (1219 272)  (1219 272)  routing T_23_17.wire_logic_cluster/lc_3/out <X> T_23_17.lc_trk_g0_3
 (22 0)  (1220 272)  (1220 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1223 272)  (1223 272)  routing T_23_17.lft_op_2 <X> T_23_17.lc_trk_g0_2
 (26 0)  (1224 272)  (1224 272)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 272)  (1225 272)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 272)  (1233 272)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.input_2_0
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (5 1)  (1203 273)  (1203 273)  routing T_23_17.sp4_h_l_43 <X> T_23_17.sp4_v_b_0
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 273)  (1222 273)  routing T_23_17.lft_op_2 <X> T_23_17.lc_trk_g0_2
 (26 1)  (1224 273)  (1224 273)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 273)  (1226 273)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 273)  (1229 273)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 273)  (1230 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1231 273)  (1231 273)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.input_2_0
 (34 1)  (1232 273)  (1232 273)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.input_2_0
 (35 1)  (1233 273)  (1233 273)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.input_2_0
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (37 1)  (1235 273)  (1235 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (41 1)  (1239 273)  (1239 273)  LC_0 Logic Functioning bit
 (42 1)  (1240 273)  (1240 273)  LC_0 Logic Functioning bit
 (43 1)  (1241 273)  (1241 273)  LC_0 Logic Functioning bit
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 274)  (1199 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 274)  (1209 274)  routing T_23_17.sp4_v_b_11 <X> T_23_17.sp4_v_t_39
 (15 2)  (1213 274)  (1213 274)  routing T_23_17.sp12_h_r_5 <X> T_23_17.lc_trk_g0_5
 (17 2)  (1215 274)  (1215 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1216 274)  (1216 274)  routing T_23_17.sp12_h_r_5 <X> T_23_17.lc_trk_g0_5
 (26 2)  (1224 274)  (1224 274)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (1226 274)  (1226 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 274)  (1229 274)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 274)  (1231 274)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (37 2)  (1235 274)  (1235 274)  LC_1 Logic Functioning bit
 (41 2)  (1239 274)  (1239 274)  LC_1 Logic Functioning bit
 (43 2)  (1241 274)  (1241 274)  LC_1 Logic Functioning bit
 (50 2)  (1248 274)  (1248 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (1206 275)  (1206 275)  routing T_23_17.sp4_h_r_7 <X> T_23_17.sp4_v_t_36
 (9 3)  (1207 275)  (1207 275)  routing T_23_17.sp4_h_r_7 <X> T_23_17.sp4_v_t_36
 (10 3)  (1208 275)  (1208 275)  routing T_23_17.sp4_h_r_7 <X> T_23_17.sp4_v_t_36
 (12 3)  (1210 275)  (1210 275)  routing T_23_17.sp4_v_b_11 <X> T_23_17.sp4_v_t_39
 (14 3)  (1212 275)  (1212 275)  routing T_23_17.sp12_h_r_20 <X> T_23_17.lc_trk_g0_4
 (16 3)  (1214 275)  (1214 275)  routing T_23_17.sp12_h_r_20 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (1216 275)  (1216 275)  routing T_23_17.sp12_h_r_5 <X> T_23_17.lc_trk_g0_5
 (26 3)  (1224 275)  (1224 275)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 275)  (1225 275)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 275)  (1229 275)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (41 3)  (1239 275)  (1239 275)  LC_1 Logic Functioning bit
 (42 3)  (1240 275)  (1240 275)  LC_1 Logic Functioning bit
 (1 4)  (1199 276)  (1199 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 276)  (1221 276)  routing T_23_17.sp12_h_l_16 <X> T_23_17.lc_trk_g1_3
 (25 4)  (1223 276)  (1223 276)  routing T_23_17.sp4_h_l_7 <X> T_23_17.lc_trk_g1_2
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 276)  (1232 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 276)  (1234 276)  LC_2 Logic Functioning bit
 (38 4)  (1236 276)  (1236 276)  LC_2 Logic Functioning bit
 (41 4)  (1239 276)  (1239 276)  LC_2 Logic Functioning bit
 (43 4)  (1241 276)  (1241 276)  LC_2 Logic Functioning bit
 (1 5)  (1199 277)  (1199 277)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 277)  (1219 277)  routing T_23_17.sp12_h_l_16 <X> T_23_17.lc_trk_g1_3
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1221 277)  (1221 277)  routing T_23_17.sp4_h_l_7 <X> T_23_17.lc_trk_g1_2
 (24 5)  (1222 277)  (1222 277)  routing T_23_17.sp4_h_l_7 <X> T_23_17.lc_trk_g1_2
 (25 5)  (1223 277)  (1223 277)  routing T_23_17.sp4_h_l_7 <X> T_23_17.lc_trk_g1_2
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 277)  (1235 277)  LC_2 Logic Functioning bit
 (39 5)  (1237 277)  (1237 277)  LC_2 Logic Functioning bit
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (43 5)  (1241 277)  (1241 277)  LC_2 Logic Functioning bit
 (15 6)  (1213 278)  (1213 278)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (16 6)  (1214 278)  (1214 278)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (17 6)  (1215 278)  (1215 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1216 278)  (1216 278)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (21 6)  (1219 278)  (1219 278)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g1_7
 (22 6)  (1220 278)  (1220 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 278)  (1221 278)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g1_7
 (25 6)  (1223 278)  (1223 278)  routing T_23_17.wire_logic_cluster/lc_6/out <X> T_23_17.lc_trk_g1_6
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 278)  (1232 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (42 6)  (1240 278)  (1240 278)  LC_3 Logic Functioning bit
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (50 6)  (1248 278)  (1248 278)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (1201 279)  (1201 279)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_v_t_23
 (5 7)  (1203 279)  (1203 279)  routing T_23_17.sp4_h_l_38 <X> T_23_17.sp4_v_t_38
 (18 7)  (1216 279)  (1216 279)  routing T_23_17.sp4_h_r_21 <X> T_23_17.lc_trk_g1_5
 (21 7)  (1219 279)  (1219 279)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g1_7
 (22 7)  (1220 279)  (1220 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1225 279)  (1225 279)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 279)  (1226 279)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1234 279)  (1234 279)  LC_3 Logic Functioning bit
 (38 7)  (1236 279)  (1236 279)  LC_3 Logic Functioning bit
 (42 7)  (1240 279)  (1240 279)  LC_3 Logic Functioning bit
 (43 7)  (1241 279)  (1241 279)  LC_3 Logic Functioning bit
 (9 8)  (1207 280)  (1207 280)  routing T_23_17.sp4_h_l_41 <X> T_23_17.sp4_h_r_7
 (10 8)  (1208 280)  (1208 280)  routing T_23_17.sp4_h_l_41 <X> T_23_17.sp4_h_r_7
 (14 8)  (1212 280)  (1212 280)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (17 8)  (1215 280)  (1215 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 280)  (1216 280)  routing T_23_17.wire_logic_cluster/lc_1/out <X> T_23_17.lc_trk_g2_1
 (25 8)  (1223 280)  (1223 280)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g2_2
 (26 8)  (1224 280)  (1224 280)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 280)  (1225 280)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 280)  (1231 280)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 280)  (1234 280)  LC_4 Logic Functioning bit
 (37 8)  (1235 280)  (1235 280)  LC_4 Logic Functioning bit
 (38 8)  (1236 280)  (1236 280)  LC_4 Logic Functioning bit
 (39 8)  (1237 280)  (1237 280)  LC_4 Logic Functioning bit
 (41 8)  (1239 280)  (1239 280)  LC_4 Logic Functioning bit
 (43 8)  (1241 280)  (1241 280)  LC_4 Logic Functioning bit
 (45 8)  (1243 280)  (1243 280)  LC_4 Logic Functioning bit
 (48 8)  (1246 280)  (1246 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1249 280)  (1249 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (1251 280)  (1251 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (16 9)  (1214 281)  (1214 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 281)  (1221 281)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g2_2
 (24 9)  (1222 281)  (1222 281)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g2_2
 (25 9)  (1223 281)  (1223 281)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g2_2
 (26 9)  (1224 281)  (1224 281)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 281)  (1225 281)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 281)  (1228 281)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (1235 281)  (1235 281)  LC_4 Logic Functioning bit
 (39 9)  (1237 281)  (1237 281)  LC_4 Logic Functioning bit
 (14 10)  (1212 282)  (1212 282)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g2_4
 (25 10)  (1223 282)  (1223 282)  routing T_23_17.sp4_v_b_30 <X> T_23_17.lc_trk_g2_6
 (27 10)  (1225 282)  (1225 282)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 282)  (1227 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 282)  (1231 282)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 282)  (1234 282)  LC_5 Logic Functioning bit
 (37 10)  (1235 282)  (1235 282)  LC_5 Logic Functioning bit
 (38 10)  (1236 282)  (1236 282)  LC_5 Logic Functioning bit
 (39 10)  (1237 282)  (1237 282)  LC_5 Logic Functioning bit
 (41 10)  (1239 282)  (1239 282)  LC_5 Logic Functioning bit
 (43 10)  (1241 282)  (1241 282)  LC_5 Logic Functioning bit
 (5 11)  (1203 283)  (1203 283)  routing T_23_17.sp4_h_l_43 <X> T_23_17.sp4_v_t_43
 (14 11)  (1212 283)  (1212 283)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g2_4
 (16 11)  (1214 283)  (1214 283)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g2_4
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1221 283)  (1221 283)  routing T_23_17.sp4_v_b_30 <X> T_23_17.lc_trk_g2_6
 (27 11)  (1225 283)  (1225 283)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 283)  (1226 283)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 283)  (1227 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 283)  (1228 283)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (1234 283)  (1234 283)  LC_5 Logic Functioning bit
 (38 11)  (1236 283)  (1236 283)  LC_5 Logic Functioning bit
 (25 12)  (1223 284)  (1223 284)  routing T_23_17.sp4_v_b_26 <X> T_23_17.lc_trk_g3_2
 (26 12)  (1224 284)  (1224 284)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (1229 284)  (1229 284)  routing T_23_17.lc_trk_g0_5 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (38 12)  (1236 284)  (1236 284)  LC_6 Logic Functioning bit
 (42 12)  (1240 284)  (1240 284)  LC_6 Logic Functioning bit
 (50 12)  (1248 284)  (1248 284)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (1206 285)  (1206 285)  routing T_23_17.sp4_h_l_47 <X> T_23_17.sp4_v_b_10
 (9 13)  (1207 285)  (1207 285)  routing T_23_17.sp4_h_l_47 <X> T_23_17.sp4_v_b_10
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_v_b_26 <X> T_23_17.lc_trk_g3_2
 (27 13)  (1225 285)  (1225 285)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 285)  (1226 285)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (39 13)  (1237 285)  (1237 285)  LC_6 Logic Functioning bit
 (43 13)  (1241 285)  (1241 285)  LC_6 Logic Functioning bit
 (1 14)  (1199 286)  (1199 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1219 286)  (1219 286)  routing T_23_17.sp4_v_t_26 <X> T_23_17.lc_trk_g3_7
 (22 14)  (1220 286)  (1220 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1221 286)  (1221 286)  routing T_23_17.sp4_v_t_26 <X> T_23_17.lc_trk_g3_7
 (0 15)  (1198 287)  (1198 287)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 287)  (1199 287)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (1219 287)  (1219 287)  routing T_23_17.sp4_v_t_26 <X> T_23_17.lc_trk_g3_7


LogicTile_24_17

 (11 4)  (1263 276)  (1263 276)  routing T_24_17.sp4_h_l_46 <X> T_24_17.sp4_v_b_5
 (13 4)  (1265 276)  (1265 276)  routing T_24_17.sp4_h_l_46 <X> T_24_17.sp4_v_b_5
 (15 4)  (1267 276)  (1267 276)  routing T_24_17.sp4_v_b_17 <X> T_24_17.lc_trk_g1_1
 (16 4)  (1268 276)  (1268 276)  routing T_24_17.sp4_v_b_17 <X> T_24_17.lc_trk_g1_1
 (17 4)  (1269 276)  (1269 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (12 5)  (1264 277)  (1264 277)  routing T_24_17.sp4_h_l_46 <X> T_24_17.sp4_v_b_5
 (8 7)  (1260 279)  (1260 279)  routing T_24_17.sp4_h_l_41 <X> T_24_17.sp4_v_t_41
 (6 8)  (1258 280)  (1258 280)  routing T_24_17.sp4_v_t_38 <X> T_24_17.sp4_v_b_6
 (5 9)  (1257 281)  (1257 281)  routing T_24_17.sp4_v_t_38 <X> T_24_17.sp4_v_b_6
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1270 282)  (1270 282)  routing T_24_17.bnl_op_5 <X> T_24_17.lc_trk_g2_5
 (26 10)  (1278 282)  (1278 282)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 282)  (1279 282)  routing T_24_17.lc_trk_g1_1 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 282)  (1281 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 282)  (1283 282)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 282)  (1284 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 282)  (1285 282)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 282)  (1288 282)  LC_5 Logic Functioning bit
 (38 10)  (1290 282)  (1290 282)  LC_5 Logic Functioning bit
 (18 11)  (1270 283)  (1270 283)  routing T_24_17.bnl_op_5 <X> T_24_17.lc_trk_g2_5
 (22 11)  (1274 283)  (1274 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1275 283)  (1275 283)  routing T_24_17.sp12_v_t_21 <X> T_24_17.lc_trk_g2_6
 (25 11)  (1277 283)  (1277 283)  routing T_24_17.sp12_v_t_21 <X> T_24_17.lc_trk_g2_6
 (28 11)  (1280 283)  (1280 283)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 283)  (1281 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 283)  (1283 283)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (1289 283)  (1289 283)  LC_5 Logic Functioning bit
 (39 11)  (1291 283)  (1291 283)  LC_5 Logic Functioning bit
 (40 11)  (1292 283)  (1292 283)  LC_5 Logic Functioning bit
 (42 11)  (1294 283)  (1294 283)  LC_5 Logic Functioning bit


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 274)  (1309 274)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_h_l_23
 (14 2)  (1320 274)  (1320 274)  routing T_25_17.sp4_v_b_4 <X> T_25_17.lc_trk_g0_4
 (22 2)  (1328 274)  (1328 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1329 274)  (1329 274)  routing T_25_17.sp4_h_r_7 <X> T_25_17.lc_trk_g0_7
 (24 2)  (1330 274)  (1330 274)  routing T_25_17.sp4_h_r_7 <X> T_25_17.lc_trk_g0_7
 (10 3)  (1316 275)  (1316 275)  routing T_25_17.sp4_h_l_45 <X> T_25_17.sp4_v_t_36
 (16 3)  (1322 275)  (1322 275)  routing T_25_17.sp4_v_b_4 <X> T_25_17.lc_trk_g0_4
 (17 3)  (1323 275)  (1323 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1327 275)  (1327 275)  routing T_25_17.sp4_h_r_7 <X> T_25_17.lc_trk_g0_7
 (29 4)  (1335 276)  (1335 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_13
 (30 4)  (1336 276)  (1336 276)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.wire_bram/ram/WDATA_13
 (37 4)  (1343 276)  (1343 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (30 5)  (1336 277)  (1336 277)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.wire_bram/ram/WDATA_13
 (6 6)  (1312 278)  (1312 278)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_v_t_38
 (11 6)  (1317 278)  (1317 278)  routing T_25_17.sp4_h_l_37 <X> T_25_17.sp4_v_t_40
 (9 7)  (1315 279)  (1315 279)  routing T_25_17.sp4_v_b_4 <X> T_25_17.sp4_v_t_41
 (8 8)  (1314 280)  (1314 280)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_v_t_34 <X> T_25_17.lc_trk_g2_7
 (24 10)  (1330 282)  (1330 282)  routing T_25_17.sp4_v_t_34 <X> T_25_17.lc_trk_g2_7
 (28 12)  (1334 284)  (1334 284)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (29 12)  (1335 284)  (1335 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 284)  (1336 284)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (40 12)  (1346 284)  (1346 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (30 13)  (1336 285)  (1336 285)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g0_4 <X> T_25_17.wire_bram/ram/RE


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit


IO_Tile_0_16

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_7_16

 (14 0)  (356 256)  (356 256)  routing T_7_16.sp4_v_b_8 <X> T_7_16.lc_trk_g0_0
 (27 0)  (369 256)  (369 256)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 256)  (370 256)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 256)  (373 256)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 256)  (374 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 256)  (375 256)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 256)  (376 256)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 256)  (377 256)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.input_2_0
 (36 0)  (378 256)  (378 256)  LC_0 Logic Functioning bit
 (41 0)  (383 256)  (383 256)  LC_0 Logic Functioning bit
 (43 0)  (385 256)  (385 256)  LC_0 Logic Functioning bit
 (45 0)  (387 256)  (387 256)  LC_0 Logic Functioning bit
 (14 1)  (356 257)  (356 257)  routing T_7_16.sp4_v_b_8 <X> T_7_16.lc_trk_g0_0
 (16 1)  (358 257)  (358 257)  routing T_7_16.sp4_v_b_8 <X> T_7_16.lc_trk_g0_0
 (17 1)  (359 257)  (359 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (28 1)  (370 257)  (370 257)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 257)  (371 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 257)  (372 257)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 257)  (374 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 257)  (376 257)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.input_2_0
 (35 1)  (377 257)  (377 257)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.input_2_0
 (36 1)  (378 257)  (378 257)  LC_0 Logic Functioning bit
 (40 1)  (382 257)  (382 257)  LC_0 Logic Functioning bit
 (42 1)  (384 257)  (384 257)  LC_0 Logic Functioning bit
 (48 1)  (390 257)  (390 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 259)  (342 259)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 3)  (344 259)  (344 259)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (13 4)  (355 260)  (355 260)  routing T_7_16.sp4_v_t_40 <X> T_7_16.sp4_v_b_5
 (17 4)  (359 260)  (359 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (363 260)  (363 260)  routing T_7_16.wire_logic_cluster/lc_3/out <X> T_7_16.lc_trk_g1_3
 (22 4)  (364 260)  (364 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (373 260)  (373 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (46 4)  (388 260)  (388 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (395 260)  (395 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (360 261)  (360 261)  routing T_7_16.sp4_r_v_b_25 <X> T_7_16.lc_trk_g1_1
 (27 5)  (369 261)  (369 261)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 261)  (370 261)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 261)  (373 261)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 261)  (374 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (14 6)  (356 262)  (356 262)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (22 6)  (364 262)  (364 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (365 262)  (365 262)  routing T_7_16.sp12_h_r_23 <X> T_7_16.lc_trk_g1_7
 (26 6)  (368 262)  (368 262)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 262)  (369 262)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 262)  (371 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 262)  (373 262)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 262)  (374 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 262)  (375 262)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 262)  (376 262)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 262)  (378 262)  LC_3 Logic Functioning bit
 (45 6)  (387 262)  (387 262)  LC_3 Logic Functioning bit
 (46 6)  (388 262)  (388 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (392 262)  (392 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (356 263)  (356 263)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (363 263)  (363 263)  routing T_7_16.sp12_h_r_23 <X> T_7_16.lc_trk_g1_7
 (27 7)  (369 263)  (369 263)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 263)  (370 263)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 263)  (371 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 263)  (372 263)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 263)  (378 263)  LC_3 Logic Functioning bit
 (37 7)  (379 263)  (379 263)  LC_3 Logic Functioning bit
 (38 7)  (380 263)  (380 263)  LC_3 Logic Functioning bit
 (41 7)  (383 263)  (383 263)  LC_3 Logic Functioning bit
 (43 7)  (385 263)  (385 263)  LC_3 Logic Functioning bit
 (48 7)  (390 263)  (390 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (356 264)  (356 264)  routing T_7_16.wire_logic_cluster/lc_0/out <X> T_7_16.lc_trk_g2_0
 (27 8)  (369 264)  (369 264)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 264)  (372 264)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 264)  (373 264)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 264)  (375 264)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 264)  (376 264)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (37 8)  (379 264)  (379 264)  LC_4 Logic Functioning bit
 (40 8)  (382 264)  (382 264)  LC_4 Logic Functioning bit
 (42 8)  (384 264)  (384 264)  LC_4 Logic Functioning bit
 (43 8)  (385 264)  (385 264)  LC_4 Logic Functioning bit
 (46 8)  (388 264)  (388 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (359 265)  (359 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 265)  (373 265)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 265)  (374 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 265)  (375 265)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.input_2_4
 (34 9)  (376 265)  (376 265)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.input_2_4
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (51 9)  (393 265)  (393 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (26 10)  (368 266)  (368 266)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 266)  (375 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 266)  (377 266)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.input_2_5
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (38 10)  (380 266)  (380 266)  LC_5 Logic Functioning bit
 (26 11)  (368 267)  (368 267)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 267)  (369 267)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 267)  (370 267)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 267)  (374 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (376 267)  (376 267)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.input_2_5
 (36 11)  (378 267)  (378 267)  LC_5 Logic Functioning bit
 (47 11)  (389 267)  (389 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (393 267)  (393 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (348 268)  (348 268)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_v_b_9
 (17 12)  (359 268)  (359 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (367 268)  (367 268)  routing T_7_16.wire_logic_cluster/lc_2/out <X> T_7_16.lc_trk_g3_2
 (10 13)  (352 269)  (352 269)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_b_10
 (22 13)  (364 269)  (364 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (356 270)  (356 270)  routing T_7_16.wire_logic_cluster/lc_4/out <X> T_7_16.lc_trk_g3_4
 (15 14)  (357 270)  (357 270)  routing T_7_16.sp4_v_t_32 <X> T_7_16.lc_trk_g3_5
 (16 14)  (358 270)  (358 270)  routing T_7_16.sp4_v_t_32 <X> T_7_16.lc_trk_g3_5
 (17 14)  (359 270)  (359 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (364 271)  (364 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (367 271)  (367 271)  routing T_7_16.sp4_r_v_b_46 <X> T_7_16.lc_trk_g3_6


RAM_Tile_8_16

 (8 1)  (404 257)  (404 257)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_v_b_1
 (9 1)  (405 257)  (405 257)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_v_b_1
 (10 1)  (406 257)  (406 257)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_v_b_1
 (3 3)  (399 259)  (399 259)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_l_23
 (8 9)  (404 265)  (404 265)  routing T_8_16.sp4_v_t_41 <X> T_8_16.sp4_v_b_7
 (10 9)  (406 265)  (406 265)  routing T_8_16.sp4_v_t_41 <X> T_8_16.sp4_v_b_7


LogicTile_9_16

 (14 0)  (452 256)  (452 256)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g0_0
 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 256)  (456 256)  routing T_9_16.wire_logic_cluster/lc_1/out <X> T_9_16.lc_trk_g0_1
 (25 0)  (463 256)  (463 256)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g0_2
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 256)  (468 256)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 257)  (471 257)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.input_2_0
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (42 1)  (480 257)  (480 257)  LC_0 Logic Functioning bit
 (0 2)  (438 258)  (438 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 258)  (452 258)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g0_4
 (19 2)  (457 258)  (457 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (459 258)  (459 258)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g0_7
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (463 258)  (463 258)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g0_6
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 258)  (473 258)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_1
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (38 2)  (476 258)  (476 258)  LC_1 Logic Functioning bit
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (45 2)  (483 258)  (483 258)  LC_1 Logic Functioning bit
 (0 3)  (438 259)  (438 259)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (5 3)  (443 259)  (443 259)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_v_t_37
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (465 259)  (465 259)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 259)  (466 259)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 259)  (469 259)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 259)  (470 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 259)  (471 259)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_1
 (34 3)  (472 259)  (472 259)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_1
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (0 4)  (438 260)  (438 260)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 260)  (462 260)  routing T_9_16.bot_op_3 <X> T_9_16.lc_trk_g1_3
 (25 4)  (463 260)  (463 260)  routing T_9_16.sp4_h_r_10 <X> T_9_16.lc_trk_g1_2
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 260)  (473 260)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_2
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (43 4)  (481 260)  (481 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (0 5)  (438 261)  (438 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 261)  (461 261)  routing T_9_16.sp4_h_r_10 <X> T_9_16.lc_trk_g1_2
 (24 5)  (462 261)  (462 261)  routing T_9_16.sp4_h_r_10 <X> T_9_16.lc_trk_g1_2
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (471 261)  (471 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_2
 (34 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_2
 (35 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_2
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (42 5)  (480 261)  (480 261)  LC_2 Logic Functioning bit
 (11 6)  (449 262)  (449 262)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_v_t_40
 (14 6)  (452 262)  (452 262)  routing T_9_16.sp4_h_l_1 <X> T_9_16.lc_trk_g1_4
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 262)  (473 262)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.input_2_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (15 7)  (453 263)  (453 263)  routing T_9_16.sp4_h_l_1 <X> T_9_16.lc_trk_g1_4
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_h_l_1 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 263)  (466 263)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (472 263)  (472 263)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.input_2_3
 (36 7)  (474 263)  (474 263)  LC_3 Logic Functioning bit
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (43 7)  (481 263)  (481 263)  LC_3 Logic Functioning bit
 (16 8)  (454 264)  (454 264)  routing T_9_16.sp4_v_b_33 <X> T_9_16.lc_trk_g2_1
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 264)  (456 264)  routing T_9_16.sp4_v_b_33 <X> T_9_16.lc_trk_g2_1
 (21 8)  (459 264)  (459 264)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g2_3
 (22 8)  (460 264)  (460 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 264)  (471 264)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (14 9)  (452 265)  (452 265)  routing T_9_16.sp4_r_v_b_32 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (456 265)  (456 265)  routing T_9_16.sp4_v_b_33 <X> T_9_16.lc_trk_g2_1
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g2_2
 (26 9)  (464 265)  (464 265)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 265)  (465 265)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 265)  (470 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (471 265)  (471 265)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_4
 (35 9)  (473 265)  (473 265)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_4
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (42 9)  (480 265)  (480 265)  LC_4 Logic Functioning bit
 (17 10)  (455 266)  (455 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 266)  (456 266)  routing T_9_16.wire_logic_cluster/lc_5/out <X> T_9_16.lc_trk_g2_5
 (25 10)  (463 266)  (463 266)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g2_6
 (27 10)  (465 266)  (465 266)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 266)  (469 266)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 266)  (474 266)  LC_5 Logic Functioning bit
 (38 10)  (476 266)  (476 266)  LC_5 Logic Functioning bit
 (45 10)  (483 266)  (483 266)  LC_5 Logic Functioning bit
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 267)  (461 267)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g2_6
 (27 11)  (465 267)  (465 267)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 267)  (468 267)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (471 267)  (471 267)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.input_2_5
 (36 11)  (474 267)  (474 267)  LC_5 Logic Functioning bit
 (37 11)  (475 267)  (475 267)  LC_5 Logic Functioning bit
 (39 11)  (477 267)  (477 267)  LC_5 Logic Functioning bit
 (43 11)  (481 267)  (481 267)  LC_5 Logic Functioning bit
 (14 12)  (452 268)  (452 268)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g3_0
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (461 268)  (461 268)  routing T_9_16.sp12_v_b_11 <X> T_9_16.lc_trk_g3_3
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 268)  (468 268)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (46 12)  (484 268)  (484 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (452 269)  (452 269)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g3_0
 (16 13)  (454 269)  (454 269)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (456 269)  (456 269)  routing T_9_16.sp4_r_v_b_41 <X> T_9_16.lc_trk_g3_1
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (0 14)  (438 270)  (438 270)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (454 270)  (454 270)  routing T_9_16.sp12_v_t_10 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (38 14)  (476 270)  (476 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (0 15)  (438 271)  (438 271)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 271)  (439 271)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (452 271)  (452 271)  routing T_9_16.sp4_r_v_b_44 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (459 271)  (459 271)  routing T_9_16.sp4_r_v_b_47 <X> T_9_16.lc_trk_g3_7
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 271)  (466 271)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 271)  (468 271)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (472 271)  (472 271)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.input_2_7
 (35 15)  (473 271)  (473 271)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.input_2_7
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (39 15)  (477 271)  (477 271)  LC_7 Logic Functioning bit
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (6 0)  (498 256)  (498 256)  routing T_10_16.sp4_h_r_7 <X> T_10_16.sp4_v_b_0
 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 257)  (525 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.input_2_0
 (34 1)  (526 257)  (526 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 258)  (506 258)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (14 3)  (506 259)  (506 259)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (506 260)  (506 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (0 5)  (492 261)  (492 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (40 5)  (532 261)  (532 261)  LC_2 Logic Functioning bit
 (42 5)  (534 261)  (534 261)  LC_2 Logic Functioning bit
 (8 8)  (500 264)  (500 264)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_h_r_7
 (10 8)  (502 264)  (502 264)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_h_r_7
 (12 9)  (504 265)  (504 265)  routing T_10_16.sp4_h_r_8 <X> T_10_16.sp4_v_b_8
 (4 10)  (496 266)  (496 266)  routing T_10_16.sp4_v_b_10 <X> T_10_16.sp4_v_t_43
 (6 10)  (498 266)  (498 266)  routing T_10_16.sp4_v_b_10 <X> T_10_16.sp4_v_t_43
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (504 268)  (504 268)  routing T_10_16.sp4_v_t_46 <X> T_10_16.sp4_h_r_11
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g3_1
 (25 12)  (517 268)  (517 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (497 271)  (497 271)  routing T_10_16.sp4_h_l_44 <X> T_10_16.sp4_v_t_44


LogicTile_11_16

 (21 0)  (567 256)  (567 256)  routing T_11_16.sp12_h_r_3 <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.sp12_h_r_3 <X> T_11_16.lc_trk_g0_3
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (51 0)  (597 256)  (597 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (561 257)  (561 257)  routing T_11_16.bot_op_0 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (567 257)  (567 257)  routing T_11_16.sp12_h_r_3 <X> T_11_16.lc_trk_g0_3
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (41 1)  (587 257)  (587 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (46 1)  (592 257)  (592 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (599 257)  (599 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_3 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (567 258)  (567 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (24 2)  (570 258)  (570 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_3 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (3 4)  (549 260)  (549 260)  routing T_11_16.sp12_v_t_23 <X> T_11_16.sp12_h_r_0
 (5 4)  (551 260)  (551 260)  routing T_11_16.sp4_v_t_38 <X> T_11_16.sp4_h_r_3
 (14 4)  (560 260)  (560 260)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (15 4)  (561 260)  (561 260)  routing T_11_16.lft_op_1 <X> T_11_16.lc_trk_g1_1
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 260)  (564 260)  routing T_11_16.lft_op_1 <X> T_11_16.lc_trk_g1_1
 (25 4)  (571 260)  (571 260)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g1_2
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (15 5)  (561 261)  (561 261)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 261)  (570 261)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g1_2
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (12 6)  (558 262)  (558 262)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_h_l_40
 (14 6)  (560 262)  (560 262)  routing T_11_16.sp4_v_t_1 <X> T_11_16.lc_trk_g1_4
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (11 7)  (557 263)  (557 263)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_h_l_40
 (13 7)  (559 263)  (559 263)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_h_l_40
 (14 7)  (560 263)  (560 263)  routing T_11_16.sp4_v_t_1 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_v_t_1 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 263)  (580 263)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_3
 (35 7)  (581 263)  (581 263)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp12_v_b_8 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.input_2_5
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (51 10)  (597 266)  (597 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (598 266)  (598 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (581 267)  (581 267)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (4 12)  (550 268)  (550 268)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_v_b_9
 (9 12)  (555 268)  (555 268)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_r_10
 (13 12)  (559 268)  (559 268)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_11
 (14 12)  (560 268)  (560 268)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g3_0
 (9 13)  (555 269)  (555 269)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_v_b_10
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_12_16

 (12 0)  (612 256)  (612 256)  routing T_12_16.sp4_v_t_39 <X> T_12_16.sp4_h_r_2
 (16 0)  (616 256)  (616 256)  routing T_12_16.sp4_v_b_1 <X> T_12_16.lc_trk_g0_1
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (618 256)  (618 256)  routing T_12_16.sp4_v_b_1 <X> T_12_16.lc_trk_g0_1
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (3 1)  (603 257)  (603 257)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_v_b_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (49 1)  (649 257)  (649 257)  Carry_In_Mux bit 

 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (608 258)  (608 258)  routing T_12_16.sp4_v_t_42 <X> T_12_16.sp4_h_l_36
 (9 2)  (609 258)  (609 258)  routing T_12_16.sp4_v_t_42 <X> T_12_16.sp4_h_l_36
 (10 2)  (610 258)  (610 258)  routing T_12_16.sp4_v_t_42 <X> T_12_16.sp4_h_l_36
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (46 2)  (646 258)  (646 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 259)  (600 259)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (615 260)  (615 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (16 4)  (616 260)  (616 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (621 260)  (621 260)  routing T_12_16.sp4_v_b_3 <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_v_b_3 <X> T_12_16.lc_trk_g1_3
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (51 4)  (651 260)  (651 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (3 5)  (603 261)  (603 261)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_h_r_0
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (19 6)  (619 262)  (619 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (605 264)  (605 264)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_r_6
 (10 8)  (610 264)  (610 264)  routing T_12_16.sp4_v_t_39 <X> T_12_16.sp4_h_r_7
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_v_t_17 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_v_t_17 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (9 13)  (609 269)  (609 269)  routing T_12_16.sp4_v_t_39 <X> T_12_16.sp4_v_b_10
 (10 13)  (610 269)  (610 269)  routing T_12_16.sp4_v_t_39 <X> T_12_16.sp4_v_b_10
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r


LogicTile_13_16

 (6 0)  (660 256)  (660 256)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_b_0
 (12 0)  (666 256)  (666 256)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_h_r_2
 (15 0)  (669 256)  (669 256)  routing T_13_16.bot_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (675 256)  (675 256)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g0_3
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 256)  (677 256)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g0_3
 (24 0)  (678 256)  (678 256)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g0_3
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (13 1)  (667 257)  (667 257)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_h_r_2
 (21 1)  (675 257)  (675 257)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g0_3
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 257)  (679 257)  routing T_13_16.sp4_r_v_b_33 <X> T_13_16.lc_trk_g0_2
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (48 1)  (702 257)  (702 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp12_h_l_3 <X> T_13_16.lc_trk_g0_4
 (15 2)  (669 258)  (669 258)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g0_5
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.input_2_1
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (47 2)  (701 258)  (701 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp12_h_l_3 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp12_h_l_3 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (675 259)  (675 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (4 4)  (658 260)  (658 260)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_3
 (5 4)  (659 260)  (659 260)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_h_r_3
 (14 4)  (668 260)  (668 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (21 4)  (675 260)  (675 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 260)  (679 260)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 260)  (689 260)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (53 4)  (707 260)  (707 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 261)  (677 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (25 5)  (679 261)  (679 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 261)  (687 261)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (35 5)  (689 261)  (689 261)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (21 6)  (675 262)  (675 262)  routing T_13_16.sp4_v_b_7 <X> T_13_16.lc_trk_g1_7
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (677 262)  (677 262)  routing T_13_16.sp4_v_b_7 <X> T_13_16.lc_trk_g1_7
 (25 6)  (679 262)  (679 262)  routing T_13_16.sp4_v_b_6 <X> T_13_16.lc_trk_g1_6
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (15 7)  (669 263)  (669 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (16 7)  (670 263)  (670 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (677 263)  (677 263)  routing T_13_16.sp4_v_b_6 <X> T_13_16.lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 263)  (686 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 263)  (687 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.input_2_3
 (35 7)  (689 263)  (689 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.input_2_3
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (46 7)  (700 263)  (700 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (6 8)  (660 264)  (660 264)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (25 8)  (679 264)  (679 264)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_4
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (52 8)  (706 264)  (706 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (659 265)  (659 265)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (21 9)  (675 265)  (675 265)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 265)  (687 265)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_4
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (14 10)  (668 266)  (668 266)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g2_4
 (25 10)  (679 266)  (679 266)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g2_6
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g2_6
 (3 12)  (657 268)  (657 268)  routing T_13_16.sp12_v_t_22 <X> T_13_16.sp12_h_r_1
 (14 12)  (668 268)  (668 268)  routing T_13_16.rgt_op_0 <X> T_13_16.lc_trk_g3_0
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (25 12)  (679 268)  (679 268)  routing T_13_16.sp4_v_b_26 <X> T_13_16.lc_trk_g3_2
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (15 13)  (669 269)  (669 269)  routing T_13_16.rgt_op_0 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_v_b_26 <X> T_13_16.lc_trk_g3_2
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (8 14)  (662 270)  (662 270)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_h_l_47
 (9 14)  (663 270)  (663 270)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_h_l_47
 (10 14)  (664 270)  (664 270)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_h_l_47
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 270)  (672 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit
 (51 15)  (705 271)  (705 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_16

 (15 0)  (723 256)  (723 256)  routing T_14_16.sp4_v_b_17 <X> T_14_16.lc_trk_g0_1
 (16 0)  (724 256)  (724 256)  routing T_14_16.sp4_v_b_17 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_0
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_0
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 258)  (723 258)  routing T_14_16.sp12_h_r_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.sp12_h_r_5 <X> T_14_16.lc_trk_g0_5
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 258)  (731 258)  routing T_14_16.sp4_h_r_7 <X> T_14_16.lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.sp4_h_r_7 <X> T_14_16.lc_trk_g0_7
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (18 3)  (726 259)  (726 259)  routing T_14_16.sp12_h_r_5 <X> T_14_16.lc_trk_g0_5
 (21 3)  (729 259)  (729 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.lc_trk_g0_7
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (5 4)  (713 260)  (713 260)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_r_3
 (11 4)  (719 260)  (719 260)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_b_5
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 260)  (726 260)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g1_1
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g1_3
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 261)  (729 261)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g1_3
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g1_5
 (21 6)  (729 262)  (729 262)  routing T_14_16.sp12_h_l_4 <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.sp12_h_l_4 <X> T_14_16.lc_trk_g1_7
 (25 6)  (733 262)  (733 262)  routing T_14_16.sp4_h_r_14 <X> T_14_16.lc_trk_g1_6
 (21 7)  (729 263)  (729 263)  routing T_14_16.sp12_h_l_4 <X> T_14_16.lc_trk_g1_7
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 263)  (731 263)  routing T_14_16.sp4_h_r_14 <X> T_14_16.lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.sp4_h_r_14 <X> T_14_16.lc_trk_g1_6
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (46 8)  (754 264)  (754 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp4_r_v_b_33 <X> T_14_16.lc_trk_g2_1
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (21 10)  (729 266)  (729 266)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_5
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (53 10)  (761 266)  (761 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (719 267)  (719 267)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_h_l_45
 (13 11)  (721 267)  (721 267)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_h_l_45
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (15 12)  (723 268)  (723 268)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g3_1
 (16 12)  (724 268)  (724 268)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_h_r_27 <X> T_14_16.lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.sp4_h_r_27 <X> T_14_16.lc_trk_g3_3
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (46 12)  (754 268)  (754 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (726 269)  (726 269)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g3_1
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp4_h_r_27 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 269)  (741 269)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.input_2_6
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (8 14)  (716 270)  (716 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (9 14)  (717 270)  (717 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (10 14)  (718 270)  (718 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (11 14)  (719 270)  (719 270)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_v_t_46
 (13 14)  (721 270)  (721 270)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_v_t_46
 (21 14)  (729 270)  (729 270)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 270)  (731 270)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (47 14)  (755 270)  (755 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (760 270)  (760 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (9 15)  (717 271)  (717 271)  routing T_14_16.sp4_v_b_10 <X> T_14_16.sp4_v_t_47
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp12_v_b_20 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp12_v_b_20 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (729 271)  (729 271)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 271)  (741 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (35 15)  (743 271)  (743 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (4 0)  (766 256)  (766 256)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (44 0)  (806 256)  (806 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (5 1)  (767 257)  (767 257)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (49 1)  (811 257)  (811 257)  Carry_In_Mux bit 

 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_3 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (44 2)  (806 258)  (806 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_3 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 260)  (787 260)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g1_2
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (44 4)  (806 260)  (806 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (25 6)  (787 262)  (787 262)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g1_6
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (44 6)  (806 262)  (806 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (5 8)  (767 264)  (767 264)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_h_r_6
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (44 8)  (806 264)  (806 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (8 9)  (770 265)  (770 265)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_v_b_7
 (9 9)  (771 265)  (771 265)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_v_b_7
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (44 10)  (806 266)  (806 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_r_v_b_36 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (4 12)  (766 268)  (766 268)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9
 (14 12)  (776 268)  (776 268)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g3_0
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (44 12)  (806 268)  (806 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (5 13)  (767 269)  (767 269)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9
 (9 13)  (771 269)  (771 269)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_v_b_10
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 270)  (766 270)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_t_44
 (14 14)  (776 270)  (776 270)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g3_4
 (21 14)  (783 270)  (783 270)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (44 14)  (806 270)  (806 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (767 271)  (767 271)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_t_44
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (2 0)  (818 256)  (818 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (830 256)  (830 256)  routing T_16_16.sp4_h_r_8 <X> T_16_16.lc_trk_g0_0
 (16 0)  (832 256)  (832 256)  routing T_16_16.sp4_v_b_9 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.sp4_v_b_9 <X> T_16_16.lc_trk_g0_1
 (21 0)  (837 256)  (837 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 256)  (851 256)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_0
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (4 1)  (820 257)  (820 257)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_h_r_0
 (6 1)  (822 257)  (822 257)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_h_r_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.sp4_h_r_8 <X> T_16_16.lc_trk_g0_0
 (16 1)  (832 257)  (832 257)  routing T_16_16.sp4_h_r_8 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (834 257)  (834 257)  routing T_16_16.sp4_v_b_9 <X> T_16_16.lc_trk_g0_1
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 257)  (849 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_0
 (34 1)  (850 257)  (850 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_0
 (35 1)  (851 257)  (851 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.input_2_0
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 258)  (819 258)  routing T_16_16.sp12_v_t_23 <X> T_16_16.sp12_h_l_23
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (10 2)  (826 258)  (826 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (15 2)  (831 258)  (831 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (42 2)  (858 258)  (858 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (828 259)  (828 259)  routing T_16_16.sp4_h_l_39 <X> T_16_16.sp4_v_t_39
 (15 3)  (831 259)  (831 259)  routing T_16_16.bot_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (41 3)  (857 259)  (857 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (46 4)  (862 260)  (862 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (863 260)  (863 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (866 260)  (866 260)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 261)  (830 261)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g1_0
 (15 5)  (831 261)  (831 261)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (837 261)  (837 261)  routing T_16_16.sp4_r_v_b_27 <X> T_16_16.lc_trk_g1_3
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (51 5)  (867 261)  (867 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (821 262)  (821 262)  routing T_16_16.sp4_v_b_3 <X> T_16_16.sp4_h_l_38
 (11 6)  (827 262)  (827 262)  routing T_16_16.sp4_h_l_37 <X> T_16_16.sp4_v_t_40
 (15 6)  (831 262)  (831 262)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (837 262)  (837 262)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 262)  (839 262)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g1_7
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (21 7)  (837 263)  (837 263)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g1_7
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 263)  (851 263)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.input_2_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (4 8)  (820 264)  (820 264)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_v_b_6
 (21 8)  (837 264)  (837 264)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g2_3
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (844 264)  (844 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (14 9)  (830 265)  (830 265)  routing T_16_16.tnl_op_0 <X> T_16_16.lc_trk_g2_0
 (15 9)  (831 265)  (831 265)  routing T_16_16.tnl_op_0 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 265)  (840 265)  routing T_16_16.tnl_op_2 <X> T_16_16.lc_trk_g2_2
 (25 9)  (841 265)  (841 265)  routing T_16_16.tnl_op_2 <X> T_16_16.lc_trk_g2_2
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (863 265)  (863 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (13 10)  (829 266)  (829 266)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_v_t_45
 (14 10)  (830 266)  (830 266)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (16 10)  (832 266)  (832 266)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g2_5
 (21 10)  (837 266)  (837 266)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g2_7
 (14 11)  (830 267)  (830 267)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (834 267)  (834 267)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g2_5
 (21 11)  (837 267)  (837 267)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g2_7
 (13 12)  (829 268)  (829 268)  routing T_16_16.sp4_v_t_46 <X> T_16_16.sp4_v_b_11
 (14 12)  (830 268)  (830 268)  routing T_16_16.bnl_op_0 <X> T_16_16.lc_trk_g3_0
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g3_3
 (25 12)  (841 268)  (841 268)  routing T_16_16.bnl_op_2 <X> T_16_16.lc_trk_g3_2
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (14 13)  (830 269)  (830 269)  routing T_16_16.bnl_op_0 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.bnl_op_2 <X> T_16_16.lc_trk_g3_2
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 269)  (848 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 269)  (850 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_6
 (35 13)  (851 269)  (851 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_6
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (21 14)  (837 270)  (837 270)  routing T_16_16.bnl_op_7 <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (8 15)  (824 271)  (824 271)  routing T_16_16.sp4_v_b_7 <X> T_16_16.sp4_v_t_47
 (10 15)  (826 271)  (826 271)  routing T_16_16.sp4_v_b_7 <X> T_16_16.sp4_v_t_47
 (14 15)  (830 271)  (830 271)  routing T_16_16.tnl_op_4 <X> T_16_16.lc_trk_g3_4
 (15 15)  (831 271)  (831 271)  routing T_16_16.tnl_op_4 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (837 271)  (837 271)  routing T_16_16.bnl_op_7 <X> T_16_16.lc_trk_g3_7


LogicTile_17_16

 (8 0)  (882 256)  (882 256)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_1
 (10 0)  (884 256)  (884 256)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_1
 (13 0)  (887 256)  (887 256)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_b_2
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 256)  (908 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_1
 (10 1)  (884 257)  (884 257)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_1
 (11 1)  (885 257)  (885 257)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_h_r_2
 (12 1)  (886 257)  (886 257)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_b_2
 (13 1)  (887 257)  (887 257)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_h_r_2
 (14 1)  (888 257)  (888 257)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g0_0
 (15 1)  (889 257)  (889 257)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 257)  (897 257)  routing T_17_16.sp12_h_r_10 <X> T_17_16.lc_trk_g0_2
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (47 1)  (921 257)  (921 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (925 257)  (925 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (900 258)  (900 258)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (50 2)  (924 258)  (924 258)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (901 259)  (901 259)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (43 3)  (917 259)  (917 259)  LC_1 Logic Functioning bit
 (3 4)  (877 260)  (877 260)  routing T_17_16.sp12_v_t_23 <X> T_17_16.sp12_h_r_0
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (899 260)  (899 260)  routing T_17_16.sp12_h_r_2 <X> T_17_16.lc_trk_g1_2
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 260)  (908 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (50 4)  (924 260)  (924 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (898 261)  (898 261)  routing T_17_16.sp12_h_r_2 <X> T_17_16.lc_trk_g1_2
 (25 5)  (899 261)  (899 261)  routing T_17_16.sp12_h_r_2 <X> T_17_16.lc_trk_g1_2
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (38 5)  (912 261)  (912 261)  LC_2 Logic Functioning bit
 (42 5)  (916 261)  (916 261)  LC_2 Logic Functioning bit
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g1_5
 (25 6)  (899 262)  (899 262)  routing T_17_16.wire_logic_cluster/lc_6/out <X> T_17_16.lc_trk_g1_6
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (48 6)  (922 262)  (922 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (924 262)  (924 262)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (925 262)  (925 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (10 8)  (884 264)  (884 264)  routing T_17_16.sp4_v_t_39 <X> T_17_16.sp4_h_r_7
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (50 8)  (924 264)  (924 264)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (883 265)  (883 265)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_7
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (48 9)  (922 265)  (922 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (925 265)  (925 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (882 266)  (882 266)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_h_l_42
 (9 10)  (883 266)  (883 266)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_h_l_42
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (895 266)  (895 266)  routing T_17_16.wire_logic_cluster/lc_7/out <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 266)  (899 266)  routing T_17_16.sp4_h_r_46 <X> T_17_16.lc_trk_g2_6
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (18 11)  (892 267)  (892 267)  routing T_17_16.sp4_r_v_b_37 <X> T_17_16.lc_trk_g2_5
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 267)  (897 267)  routing T_17_16.sp4_h_r_46 <X> T_17_16.lc_trk_g2_6
 (24 11)  (898 267)  (898 267)  routing T_17_16.sp4_h_r_46 <X> T_17_16.lc_trk_g2_6
 (25 11)  (899 267)  (899 267)  routing T_17_16.sp4_h_r_46 <X> T_17_16.lc_trk_g2_6
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (47 11)  (921 267)  (921 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (9 12)  (883 268)  (883 268)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_r_10
 (14 12)  (888 268)  (888 268)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g3_0
 (15 12)  (889 268)  (889 268)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g3_1
 (16 12)  (890 268)  (890 268)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g3_1
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (50 12)  (924 268)  (924 268)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (889 269)  (889 269)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g3_1
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (43 13)  (917 269)  (917 269)  LC_6 Logic Functioning bit
 (4 14)  (878 270)  (878 270)  routing T_17_16.sp4_v_b_9 <X> T_17_16.sp4_v_t_44
 (9 14)  (883 270)  (883 270)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_l_47
 (15 14)  (889 270)  (889 270)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g3_5
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (895 270)  (895 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (25 14)  (899 270)  (899 270)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (14 15)  (888 271)  (888 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (15 15)  (889 271)  (889 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 271)  (897 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (26 15)  (900 271)  (900 271)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 271)  (906 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (909 271)  (909 271)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.input_2_7
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (40 15)  (914 271)  (914 271)  LC_7 Logic Functioning bit
 (42 15)  (916 271)  (916 271)  LC_7 Logic Functioning bit
 (51 15)  (925 271)  (925 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_16

 (0 0)  (928 256)  (928 256)  Negative Clock bit

 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 256)  (969 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (47 0)  (975 256)  (975 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (981 256)  (981 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 257)  (959 257)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (45 1)  (973 257)  (973 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 258)  (933 258)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_h_l_37
 (4 3)  (932 259)  (932 259)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_h_l_37
 (6 3)  (934 259)  (934 259)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_h_l_37
 (6 4)  (934 260)  (934 260)  routing T_18_16.sp4_h_r_10 <X> T_18_16.sp4_v_b_3
 (9 5)  (937 261)  (937 261)  routing T_18_16.sp4_v_t_45 <X> T_18_16.sp4_v_b_4
 (10 5)  (938 261)  (938 261)  routing T_18_16.sp4_v_t_45 <X> T_18_16.sp4_v_b_4
 (9 6)  (937 262)  (937 262)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_41
 (10 6)  (938 262)  (938 262)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_41
 (13 6)  (941 262)  (941 262)  routing T_18_16.sp4_v_b_5 <X> T_18_16.sp4_v_t_40
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp4_v_b_13 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 262)  (946 262)  routing T_18_16.sp4_v_b_13 <X> T_18_16.lc_trk_g1_5
 (8 7)  (936 263)  (936 263)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_v_t_41
 (10 7)  (938 263)  (938 263)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_v_t_41
 (18 7)  (946 263)  (946 263)  routing T_18_16.sp4_v_b_13 <X> T_18_16.lc_trk_g1_5
 (3 12)  (931 268)  (931 268)  routing T_18_16.sp12_v_b_1 <X> T_18_16.sp12_h_r_1
 (6 12)  (934 268)  (934 268)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_v_b_9
 (11 12)  (939 268)  (939 268)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_v_b_11
 (13 12)  (941 268)  (941 268)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_v_b_11
 (25 12)  (953 268)  (953 268)  routing T_18_16.sp4_v_b_26 <X> T_18_16.lc_trk_g3_2
 (3 13)  (931 269)  (931 269)  routing T_18_16.sp12_v_b_1 <X> T_18_16.sp12_h_r_1
 (5 13)  (933 269)  (933 269)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_v_b_9
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp4_v_b_26 <X> T_18_16.lc_trk_g3_2
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (937 270)  (937 270)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_h_l_47
 (10 14)  (938 270)  (938 270)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_h_l_47
 (11 14)  (939 270)  (939 270)  routing T_18_16.sp4_v_b_8 <X> T_18_16.sp4_v_t_46
 (16 14)  (944 270)  (944 270)  routing T_18_16.sp4_v_t_16 <X> T_18_16.lc_trk_g3_5
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 270)  (946 270)  routing T_18_16.sp4_v_t_16 <X> T_18_16.lc_trk_g3_5
 (0 15)  (928 271)  (928 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (939 271)  (939 271)  routing T_18_16.sp4_h_r_11 <X> T_18_16.sp4_h_l_46
 (12 15)  (940 271)  (940 271)  routing T_18_16.sp4_v_b_8 <X> T_18_16.sp4_v_t_46


LogicTile_19_16

 (4 0)  (986 256)  (986 256)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_b_0
 (6 0)  (988 256)  (988 256)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_b_0
 (11 0)  (993 256)  (993 256)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_v_b_2
 (13 0)  (995 256)  (995 256)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_v_b_2
 (14 0)  (996 256)  (996 256)  routing T_19_16.lft_op_0 <X> T_19_16.lc_trk_g0_0
 (21 0)  (1003 256)  (1003 256)  routing T_19_16.wire_logic_cluster/lc_3/out <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1007 256)  (1007 256)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g0_2
 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 256)  (1010 256)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (40 0)  (1022 256)  (1022 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (5 1)  (987 257)  (987 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_b_0
 (12 1)  (994 257)  (994 257)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_v_b_2
 (15 1)  (997 257)  (997 257)  routing T_19_16.lft_op_0 <X> T_19_16.lc_trk_g0_0
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1005 257)  (1005 257)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g0_2
 (24 1)  (1006 257)  (1006 257)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g0_2
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 257)  (1015 257)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.input_2_0
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 258)  (1017 258)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.input_2_1
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 259)  (1012 259)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 259)  (1015 259)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.input_2_1
 (35 3)  (1017 259)  (1017 259)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (41 3)  (1023 259)  (1023 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (987 260)  (987 260)  routing T_19_16.sp4_v_b_9 <X> T_19_16.sp4_h_r_3
 (6 4)  (988 260)  (988 260)  routing T_19_16.sp4_v_t_37 <X> T_19_16.sp4_v_b_3
 (8 4)  (990 260)  (990 260)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_h_r_4
 (10 4)  (992 260)  (992 260)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_h_r_4
 (13 4)  (995 260)  (995 260)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_v_b_5
 (14 4)  (996 260)  (996 260)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g1_0
 (15 4)  (997 260)  (997 260)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (16 4)  (998 260)  (998 260)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (1003 260)  (1003 260)  routing T_19_16.sp12_h_r_3 <X> T_19_16.lc_trk_g1_3
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.sp12_h_r_3 <X> T_19_16.lc_trk_g1_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (42 4)  (1024 260)  (1024 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (50 4)  (1032 260)  (1032 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (983 261)  (983 261)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (4 5)  (986 261)  (986 261)  routing T_19_16.sp4_v_b_9 <X> T_19_16.sp4_h_r_3
 (5 5)  (987 261)  (987 261)  routing T_19_16.sp4_v_t_37 <X> T_19_16.sp4_v_b_3
 (6 5)  (988 261)  (988 261)  routing T_19_16.sp4_v_b_9 <X> T_19_16.sp4_h_r_3
 (12 5)  (994 261)  (994 261)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_v_b_5
 (14 5)  (996 261)  (996 261)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g1_0
 (15 5)  (997 261)  (997 261)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g1_0
 (16 5)  (998 261)  (998 261)  routing T_19_16.sp4_h_l_5 <X> T_19_16.lc_trk_g1_0
 (17 5)  (999 261)  (999 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1000 261)  (1000 261)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (21 5)  (1003 261)  (1003 261)  routing T_19_16.sp12_h_r_3 <X> T_19_16.lc_trk_g1_3
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (3 6)  (985 262)  (985 262)  routing T_19_16.sp12_v_b_0 <X> T_19_16.sp12_v_t_23
 (10 6)  (992 262)  (992 262)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_l_41
 (15 6)  (997 262)  (997 262)  routing T_19_16.bot_op_5 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (28 6)  (1010 262)  (1010 262)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 262)  (1012 262)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 262)  (1022 262)  LC_3 Logic Functioning bit
 (42 6)  (1024 262)  (1024 262)  LC_3 Logic Functioning bit
 (45 6)  (1027 262)  (1027 262)  LC_3 Logic Functioning bit
 (47 6)  (1029 262)  (1029 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1030 262)  (1030 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1032 262)  (1032 262)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1034 262)  (1034 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (1035 262)  (1035 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.bot_op_6 <X> T_19_16.lc_trk_g1_6
 (26 7)  (1008 263)  (1008 263)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1019 263)  (1019 263)  LC_3 Logic Functioning bit
 (41 7)  (1023 263)  (1023 263)  LC_3 Logic Functioning bit
 (42 7)  (1024 263)  (1024 263)  LC_3 Logic Functioning bit
 (43 7)  (1025 263)  (1025 263)  LC_3 Logic Functioning bit
 (51 7)  (1033 263)  (1033 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (1034 263)  (1034 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 264)  (1000 264)  routing T_19_16.bnl_op_1 <X> T_19_16.lc_trk_g2_1
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1008 264)  (1008 264)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (40 8)  (1022 264)  (1022 264)  LC_4 Logic Functioning bit
 (42 8)  (1024 264)  (1024 264)  LC_4 Logic Functioning bit
 (9 9)  (991 265)  (991 265)  routing T_19_16.sp4_v_t_46 <X> T_19_16.sp4_v_b_7
 (10 9)  (992 265)  (992 265)  routing T_19_16.sp4_v_t_46 <X> T_19_16.sp4_v_b_7
 (18 9)  (1000 265)  (1000 265)  routing T_19_16.bnl_op_1 <X> T_19_16.lc_trk_g2_1
 (21 9)  (1003 265)  (1003 265)  routing T_19_16.sp4_r_v_b_35 <X> T_19_16.lc_trk_g2_3
 (27 9)  (1009 265)  (1009 265)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1006 266)  (1006 266)  routing T_19_16.tnr_op_7 <X> T_19_16.lc_trk_g2_7
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g2_6
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (41 10)  (1023 266)  (1023 266)  LC_5 Logic Functioning bit
 (42 10)  (1024 266)  (1024 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (50 10)  (1032 266)  (1032 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (996 267)  (996 267)  routing T_19_16.sp4_r_v_b_36 <X> T_19_16.lc_trk_g2_4
 (17 11)  (999 267)  (999 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1009 267)  (1009 267)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (40 11)  (1022 267)  (1022 267)  LC_5 Logic Functioning bit
 (41 11)  (1023 267)  (1023 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (43 11)  (1025 267)  (1025 267)  LC_5 Logic Functioning bit
 (5 12)  (987 268)  (987 268)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_9
 (8 12)  (990 268)  (990 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (9 12)  (991 268)  (991 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (10 12)  (992 268)  (992 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (12 12)  (994 268)  (994 268)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_r_11
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.wire_logic_cluster/lc_1/out <X> T_19_16.lc_trk_g3_1
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.wire_logic_cluster/lc_3/out <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (40 12)  (1022 268)  (1022 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (42 12)  (1024 268)  (1024 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (46 12)  (1028 268)  (1028 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (4 13)  (986 269)  (986 269)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_9
 (9 13)  (991 269)  (991 269)  routing T_19_16.sp4_v_t_47 <X> T_19_16.sp4_v_b_10
 (11 13)  (993 269)  (993 269)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_r_11
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (40 13)  (1022 269)  (1022 269)  LC_6 Logic Functioning bit
 (41 13)  (1023 269)  (1023 269)  LC_6 Logic Functioning bit
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (46 13)  (1028 269)  (1028 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1030 269)  (1030 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (1003 270)  (1003 270)  routing T_19_16.sp4_v_t_26 <X> T_19_16.lc_trk_g3_7
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 270)  (1005 270)  routing T_19_16.sp4_v_t_26 <X> T_19_16.lc_trk_g3_7
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (40 14)  (1022 270)  (1022 270)  LC_7 Logic Functioning bit
 (41 14)  (1023 270)  (1023 270)  LC_7 Logic Functioning bit
 (42 14)  (1024 270)  (1024 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (47 14)  (1029 270)  (1029 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (1033 270)  (1033 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (1003 271)  (1003 271)  routing T_19_16.sp4_v_t_26 <X> T_19_16.lc_trk_g3_7
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.sp4_r_v_b_46 <X> T_19_16.lc_trk_g3_6
 (26 15)  (1008 271)  (1008 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (40 15)  (1022 271)  (1022 271)  LC_7 Logic Functioning bit
 (42 15)  (1024 271)  (1024 271)  LC_7 Logic Functioning bit
 (52 15)  (1034 271)  (1034 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_16

 (4 0)  (1040 256)  (1040 256)  routing T_20_16.sp4_h_l_37 <X> T_20_16.sp4_v_b_0
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 256)  (1066 256)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (5 1)  (1041 257)  (1041 257)  routing T_20_16.sp4_h_l_37 <X> T_20_16.sp4_v_b_0
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 257)  (1072 257)  LC_0 Logic Functioning bit
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (38 1)  (1074 257)  (1074 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (40 1)  (1076 257)  (1076 257)  LC_0 Logic Functioning bit
 (42 1)  (1078 257)  (1078 257)  LC_0 Logic Functioning bit
 (51 1)  (1087 257)  (1087 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.sp4_v_t_1 <X> T_20_16.lc_trk_g0_4
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 258)  (1069 258)  routing T_20_16.lc_trk_g2_0 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 258)  (1072 258)  LC_1 Logic Functioning bit
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (42 2)  (1078 258)  (1078 258)  LC_1 Logic Functioning bit
 (45 2)  (1081 258)  (1081 258)  LC_1 Logic Functioning bit
 (14 3)  (1050 259)  (1050 259)  routing T_20_16.sp4_v_t_1 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp4_v_t_1 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (1064 259)  (1064 259)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 259)  (1068 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1069 259)  (1069 259)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.input_2_1
 (35 3)  (1071 259)  (1071 259)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.input_2_1
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (37 3)  (1073 259)  (1073 259)  LC_1 Logic Functioning bit
 (39 3)  (1075 259)  (1075 259)  LC_1 Logic Functioning bit
 (43 3)  (1079 259)  (1079 259)  LC_1 Logic Functioning bit
 (47 3)  (1083 259)  (1083 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1036 260)  (1036 260)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 260)  (1038 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (1041 260)  (1041 260)  routing T_20_16.sp4_v_b_3 <X> T_20_16.sp4_h_r_3
 (11 4)  (1047 260)  (1047 260)  routing T_20_16.sp4_v_t_44 <X> T_20_16.sp4_v_b_5
 (13 4)  (1049 260)  (1049 260)  routing T_20_16.sp4_v_t_44 <X> T_20_16.sp4_v_b_5
 (14 4)  (1050 260)  (1050 260)  routing T_20_16.sp4_h_r_8 <X> T_20_16.lc_trk_g1_0
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1057 260)  (1057 260)  routing T_20_16.sp4_v_b_3 <X> T_20_16.lc_trk_g1_3
 (22 4)  (1058 260)  (1058 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1059 260)  (1059 260)  routing T_20_16.sp4_v_b_3 <X> T_20_16.lc_trk_g1_3
 (25 4)  (1061 260)  (1061 260)  routing T_20_16.sp4_v_b_10 <X> T_20_16.lc_trk_g1_2
 (27 4)  (1063 260)  (1063 260)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 260)  (1064 260)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 260)  (1066 260)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 260)  (1069 260)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (41 4)  (1077 260)  (1077 260)  LC_2 Logic Functioning bit
 (43 4)  (1079 260)  (1079 260)  LC_2 Logic Functioning bit
 (45 4)  (1081 260)  (1081 260)  LC_2 Logic Functioning bit
 (0 5)  (1036 261)  (1036 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (6 5)  (1042 261)  (1042 261)  routing T_20_16.sp4_v_b_3 <X> T_20_16.sp4_h_r_3
 (9 5)  (1045 261)  (1045 261)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_v_b_4
 (10 5)  (1046 261)  (1046 261)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_v_b_4
 (15 5)  (1051 261)  (1051 261)  routing T_20_16.sp4_h_r_8 <X> T_20_16.lc_trk_g1_0
 (16 5)  (1052 261)  (1052 261)  routing T_20_16.sp4_h_r_8 <X> T_20_16.lc_trk_g1_0
 (17 5)  (1053 261)  (1053 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1058 261)  (1058 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 261)  (1059 261)  routing T_20_16.sp4_v_b_10 <X> T_20_16.lc_trk_g1_2
 (25 5)  (1061 261)  (1061 261)  routing T_20_16.sp4_v_b_10 <X> T_20_16.lc_trk_g1_2
 (26 5)  (1062 261)  (1062 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (39 5)  (1075 261)  (1075 261)  LC_2 Logic Functioning bit
 (41 5)  (1077 261)  (1077 261)  LC_2 Logic Functioning bit
 (43 5)  (1079 261)  (1079 261)  LC_2 Logic Functioning bit
 (52 5)  (1088 261)  (1088 261)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (1051 262)  (1051 262)  routing T_20_16.sp4_v_b_21 <X> T_20_16.lc_trk_g1_5
 (16 6)  (1052 262)  (1052 262)  routing T_20_16.sp4_v_b_21 <X> T_20_16.lc_trk_g1_5
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1062 262)  (1062 262)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 262)  (1066 262)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 262)  (1072 262)  LC_3 Logic Functioning bit
 (37 6)  (1073 262)  (1073 262)  LC_3 Logic Functioning bit
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (39 6)  (1075 262)  (1075 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (21 7)  (1057 263)  (1057 263)  routing T_20_16.sp4_r_v_b_31 <X> T_20_16.lc_trk_g1_7
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 263)  (1072 263)  LC_3 Logic Functioning bit
 (38 7)  (1074 263)  (1074 263)  LC_3 Logic Functioning bit
 (8 8)  (1044 264)  (1044 264)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_r_7
 (9 8)  (1045 264)  (1045 264)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_r_7
 (10 8)  (1046 264)  (1046 264)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_r_7
 (14 8)  (1050 264)  (1050 264)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g2_0
 (21 8)  (1057 264)  (1057 264)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g2_3
 (22 8)  (1058 264)  (1058 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1060 264)  (1060 264)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g2_3
 (25 8)  (1061 264)  (1061 264)  routing T_20_16.sp4_v_b_26 <X> T_20_16.lc_trk_g2_2
 (27 8)  (1063 264)  (1063 264)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 264)  (1064 264)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 264)  (1067 264)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 264)  (1072 264)  LC_4 Logic Functioning bit
 (38 8)  (1074 264)  (1074 264)  LC_4 Logic Functioning bit
 (41 8)  (1077 264)  (1077 264)  LC_4 Logic Functioning bit
 (43 8)  (1079 264)  (1079 264)  LC_4 Logic Functioning bit
 (45 8)  (1081 264)  (1081 264)  LC_4 Logic Functioning bit
 (16 9)  (1052 265)  (1052 265)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g2_0
 (17 9)  (1053 265)  (1053 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (1057 265)  (1057 265)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g2_3
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_v_b_26 <X> T_20_16.lc_trk_g2_2
 (26 9)  (1062 265)  (1062 265)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 265)  (1063 265)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 265)  (1073 265)  LC_4 Logic Functioning bit
 (39 9)  (1075 265)  (1075 265)  LC_4 Logic Functioning bit
 (41 9)  (1077 265)  (1077 265)  LC_4 Logic Functioning bit
 (43 9)  (1079 265)  (1079 265)  LC_4 Logic Functioning bit
 (48 9)  (1084 265)  (1084 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (1053 266)  (1053 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1054 266)  (1054 266)  routing T_20_16.bnl_op_5 <X> T_20_16.lc_trk_g2_5
 (26 10)  (1062 266)  (1062 266)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 266)  (1063 266)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 266)  (1064 266)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 266)  (1066 266)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 266)  (1072 266)  LC_5 Logic Functioning bit
 (37 10)  (1073 266)  (1073 266)  LC_5 Logic Functioning bit
 (38 10)  (1074 266)  (1074 266)  LC_5 Logic Functioning bit
 (39 10)  (1075 266)  (1075 266)  LC_5 Logic Functioning bit
 (41 10)  (1077 266)  (1077 266)  LC_5 Logic Functioning bit
 (43 10)  (1079 266)  (1079 266)  LC_5 Logic Functioning bit
 (45 10)  (1081 266)  (1081 266)  LC_5 Logic Functioning bit
 (15 11)  (1051 267)  (1051 267)  routing T_20_16.tnr_op_4 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1054 267)  (1054 267)  routing T_20_16.bnl_op_5 <X> T_20_16.lc_trk_g2_5
 (19 11)  (1055 267)  (1055 267)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 267)  (1059 267)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g2_6
 (24 11)  (1060 267)  (1060 267)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g2_6
 (25 11)  (1061 267)  (1061 267)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g2_6
 (28 11)  (1064 267)  (1064 267)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 267)  (1072 267)  LC_5 Logic Functioning bit
 (38 11)  (1074 267)  (1074 267)  LC_5 Logic Functioning bit
 (53 11)  (1089 267)  (1089 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (1051 268)  (1051 268)  routing T_20_16.sp4_h_r_33 <X> T_20_16.lc_trk_g3_1
 (16 12)  (1052 268)  (1052 268)  routing T_20_16.sp4_h_r_33 <X> T_20_16.lc_trk_g3_1
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 268)  (1054 268)  routing T_20_16.sp4_h_r_33 <X> T_20_16.lc_trk_g3_1
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1060 268)  (1060 268)  routing T_20_16.tnr_op_3 <X> T_20_16.lc_trk_g3_3
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 268)  (1072 268)  LC_6 Logic Functioning bit
 (38 12)  (1074 268)  (1074 268)  LC_6 Logic Functioning bit
 (41 12)  (1077 268)  (1077 268)  LC_6 Logic Functioning bit
 (43 12)  (1079 268)  (1079 268)  LC_6 Logic Functioning bit
 (45 12)  (1081 268)  (1081 268)  LC_6 Logic Functioning bit
 (3 13)  (1039 269)  (1039 269)  routing T_20_16.sp12_h_l_22 <X> T_20_16.sp12_h_r_1
 (16 13)  (1052 269)  (1052 269)  routing T_20_16.sp12_v_b_8 <X> T_20_16.lc_trk_g3_0
 (17 13)  (1053 269)  (1053 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (1062 269)  (1062 269)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 269)  (1066 269)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1047 270)  (1047 270)  routing T_20_16.sp4_v_b_3 <X> T_20_16.sp4_v_t_46
 (13 14)  (1049 270)  (1049 270)  routing T_20_16.sp4_v_b_3 <X> T_20_16.sp4_v_t_46
 (14 14)  (1050 270)  (1050 270)  routing T_20_16.sp12_v_t_3 <X> T_20_16.lc_trk_g3_4
 (16 14)  (1052 270)  (1052 270)  routing T_20_16.sp4_v_t_16 <X> T_20_16.lc_trk_g3_5
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1054 270)  (1054 270)  routing T_20_16.sp4_v_t_16 <X> T_20_16.lc_trk_g3_5
 (21 14)  (1057 270)  (1057 270)  routing T_20_16.sp12_v_b_7 <X> T_20_16.lc_trk_g3_7
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1060 270)  (1060 270)  routing T_20_16.sp12_v_b_7 <X> T_20_16.lc_trk_g3_7
 (26 14)  (1062 270)  (1062 270)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 270)  (1063 270)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 270)  (1066 270)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 270)  (1070 270)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (37 14)  (1073 270)  (1073 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (39 14)  (1075 270)  (1075 270)  LC_7 Logic Functioning bit
 (41 14)  (1077 270)  (1077 270)  LC_7 Logic Functioning bit
 (43 14)  (1079 270)  (1079 270)  LC_7 Logic Functioning bit
 (45 14)  (1081 270)  (1081 270)  LC_7 Logic Functioning bit
 (1 15)  (1037 271)  (1037 271)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 271)  (1050 271)  routing T_20_16.sp12_v_t_3 <X> T_20_16.lc_trk_g3_4
 (15 15)  (1051 271)  (1051 271)  routing T_20_16.sp12_v_t_3 <X> T_20_16.lc_trk_g3_4
 (17 15)  (1053 271)  (1053 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (1057 271)  (1057 271)  routing T_20_16.sp12_v_b_7 <X> T_20_16.lc_trk_g3_7
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 271)  (1072 271)  LC_7 Logic Functioning bit
 (38 15)  (1074 271)  (1074 271)  LC_7 Logic Functioning bit


LogicTile_21_16

 (9 0)  (1099 256)  (1099 256)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_h_r_1
 (10 0)  (1100 256)  (1100 256)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_h_r_1
 (27 0)  (1117 256)  (1117 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 256)  (1118 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 256)  (1120 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 256)  (1121 256)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (38 0)  (1128 256)  (1128 256)  LC_0 Logic Functioning bit
 (45 0)  (1135 256)  (1135 256)  LC_0 Logic Functioning bit
 (14 1)  (1104 257)  (1104 257)  routing T_21_16.sp4_h_r_0 <X> T_21_16.lc_trk_g0_0
 (15 1)  (1105 257)  (1105 257)  routing T_21_16.sp4_h_r_0 <X> T_21_16.lc_trk_g0_0
 (16 1)  (1106 257)  (1106 257)  routing T_21_16.sp4_h_r_0 <X> T_21_16.lc_trk_g0_0
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (38 1)  (1128 257)  (1128 257)  LC_0 Logic Functioning bit
 (39 1)  (1129 257)  (1129 257)  LC_0 Logic Functioning bit
 (40 1)  (1130 257)  (1130 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (48 1)  (1138 257)  (1138 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (1103 258)  (1103 258)  routing T_21_16.sp4_h_r_2 <X> T_21_16.sp4_v_t_39
 (15 2)  (1105 258)  (1105 258)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (16 2)  (1106 258)  (1106 258)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (17 2)  (1107 258)  (1107 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 258)  (1108 258)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (25 2)  (1115 258)  (1115 258)  routing T_21_16.sp4_h_r_14 <X> T_21_16.lc_trk_g0_6
 (26 2)  (1116 258)  (1116 258)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 258)  (1120 258)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 258)  (1121 258)  routing T_21_16.lc_trk_g0_4 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (38 2)  (1128 258)  (1128 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (41 2)  (1131 258)  (1131 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (45 2)  (1135 258)  (1135 258)  LC_1 Logic Functioning bit
 (12 3)  (1102 259)  (1102 259)  routing T_21_16.sp4_h_r_2 <X> T_21_16.sp4_v_t_39
 (14 3)  (1104 259)  (1104 259)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g0_4
 (15 3)  (1105 259)  (1105 259)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g0_4
 (16 3)  (1106 259)  (1106 259)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g0_4
 (17 3)  (1107 259)  (1107 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (1108 259)  (1108 259)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1113 259)  (1113 259)  routing T_21_16.sp4_h_r_14 <X> T_21_16.lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.sp4_h_r_14 <X> T_21_16.lc_trk_g0_6
 (27 3)  (1117 259)  (1117 259)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 259)  (1118 259)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (38 3)  (1128 259)  (1128 259)  LC_1 Logic Functioning bit
 (48 3)  (1138 259)  (1138 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (1090 260)  (1090 260)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1105 260)  (1105 260)  routing T_21_16.sp4_h_r_9 <X> T_21_16.lc_trk_g1_1
 (16 4)  (1106 260)  (1106 260)  routing T_21_16.sp4_h_r_9 <X> T_21_16.lc_trk_g1_1
 (17 4)  (1107 260)  (1107 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1108 260)  (1108 260)  routing T_21_16.sp4_h_r_9 <X> T_21_16.lc_trk_g1_1
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.sp4_h_r_11 <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1113 260)  (1113 260)  routing T_21_16.sp4_h_r_11 <X> T_21_16.lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.sp4_h_r_11 <X> T_21_16.lc_trk_g1_3
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 260)  (1120 260)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 260)  (1123 260)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (38 4)  (1128 260)  (1128 260)  LC_2 Logic Functioning bit
 (45 4)  (1135 260)  (1135 260)  LC_2 Logic Functioning bit
 (48 4)  (1138 260)  (1138 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 261)  (1091 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (14 5)  (1104 261)  (1104 261)  routing T_21_16.sp12_h_r_16 <X> T_21_16.lc_trk_g1_0
 (16 5)  (1106 261)  (1106 261)  routing T_21_16.sp12_h_r_16 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (38 5)  (1128 261)  (1128 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (40 5)  (1130 261)  (1130 261)  LC_2 Logic Functioning bit
 (42 5)  (1132 261)  (1132 261)  LC_2 Logic Functioning bit
 (4 6)  (1094 262)  (1094 262)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (14 6)  (1104 262)  (1104 262)  routing T_21_16.sp4_h_l_9 <X> T_21_16.lc_trk_g1_4
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g1_5
 (16 6)  (1106 262)  (1106 262)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (1116 262)  (1116 262)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 262)  (1118 262)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 262)  (1124 262)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (45 6)  (1135 262)  (1135 262)  LC_3 Logic Functioning bit
 (5 7)  (1095 263)  (1095 263)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (8 7)  (1098 263)  (1098 263)  routing T_21_16.sp4_h_l_41 <X> T_21_16.sp4_v_t_41
 (14 7)  (1104 263)  (1104 263)  routing T_21_16.sp4_h_l_9 <X> T_21_16.lc_trk_g1_4
 (15 7)  (1105 263)  (1105 263)  routing T_21_16.sp4_h_l_9 <X> T_21_16.lc_trk_g1_4
 (16 7)  (1106 263)  (1106 263)  routing T_21_16.sp4_h_l_9 <X> T_21_16.lc_trk_g1_4
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 263)  (1118 263)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (38 7)  (1128 263)  (1128 263)  LC_3 Logic Functioning bit
 (8 8)  (1098 264)  (1098 264)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_h_r_7
 (13 8)  (1103 264)  (1103 264)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_v_b_8
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1116 264)  (1116 264)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 264)  (1121 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 264)  (1123 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (45 8)  (1135 264)  (1135 264)  LC_4 Logic Functioning bit
 (53 8)  (1143 264)  (1143 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (1094 265)  (1094 265)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_r_6
 (14 9)  (1104 265)  (1104 265)  routing T_21_16.sp4_r_v_b_32 <X> T_21_16.lc_trk_g2_0
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1108 265)  (1108 265)  routing T_21_16.sp4_r_v_b_33 <X> T_21_16.lc_trk_g2_1
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (39 9)  (1129 265)  (1129 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (6 10)  (1096 266)  (1096 266)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_v_t_43
 (26 10)  (1116 266)  (1116 266)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 266)  (1118 266)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (38 10)  (1128 266)  (1128 266)  LC_5 Logic Functioning bit
 (39 10)  (1129 266)  (1129 266)  LC_5 Logic Functioning bit
 (41 10)  (1131 266)  (1131 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (45 10)  (1135 266)  (1135 266)  LC_5 Logic Functioning bit
 (51 10)  (1141 266)  (1141 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (1105 267)  (1105 267)  routing T_21_16.sp4_v_t_33 <X> T_21_16.lc_trk_g2_4
 (16 11)  (1106 267)  (1106 267)  routing T_21_16.sp4_v_t_33 <X> T_21_16.lc_trk_g2_4
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 267)  (1113 267)  routing T_21_16.sp4_v_b_46 <X> T_21_16.lc_trk_g2_6
 (24 11)  (1114 267)  (1114 267)  routing T_21_16.sp4_v_b_46 <X> T_21_16.lc_trk_g2_6
 (27 11)  (1117 267)  (1117 267)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 267)  (1118 267)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 267)  (1126 267)  LC_5 Logic Functioning bit
 (38 11)  (1128 267)  (1128 267)  LC_5 Logic Functioning bit
 (8 12)  (1098 268)  (1098 268)  routing T_21_16.sp4_h_l_39 <X> T_21_16.sp4_h_r_10
 (10 12)  (1100 268)  (1100 268)  routing T_21_16.sp4_h_l_39 <X> T_21_16.sp4_h_r_10
 (16 12)  (1106 268)  (1106 268)  routing T_21_16.sp4_v_t_12 <X> T_21_16.lc_trk_g3_1
 (17 12)  (1107 268)  (1107 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1108 268)  (1108 268)  routing T_21_16.sp4_v_t_12 <X> T_21_16.lc_trk_g3_1
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 268)  (1117 268)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 268)  (1121 268)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 268)  (1123 268)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (45 12)  (1135 268)  (1135 268)  LC_6 Logic Functioning bit
 (21 13)  (1111 269)  (1111 269)  routing T_21_16.sp4_r_v_b_43 <X> T_21_16.lc_trk_g3_3
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 269)  (1118 269)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 269)  (1127 269)  LC_6 Logic Functioning bit
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (43 13)  (1133 269)  (1133 269)  LC_6 Logic Functioning bit
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 270)  (1104 270)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (15 14)  (1105 270)  (1105 270)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (16 14)  (1106 270)  (1106 270)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 270)  (1108 270)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (21 14)  (1111 270)  (1111 270)  routing T_21_16.sp4_v_t_18 <X> T_21_16.lc_trk_g3_7
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 270)  (1113 270)  routing T_21_16.sp4_v_t_18 <X> T_21_16.lc_trk_g3_7
 (26 14)  (1116 270)  (1116 270)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 270)  (1117 270)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 270)  (1120 270)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (37 14)  (1127 270)  (1127 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (39 14)  (1129 270)  (1129 270)  LC_7 Logic Functioning bit
 (41 14)  (1131 270)  (1131 270)  LC_7 Logic Functioning bit
 (43 14)  (1133 270)  (1133 270)  LC_7 Logic Functioning bit
 (45 14)  (1135 270)  (1135 270)  LC_7 Logic Functioning bit
 (0 15)  (1090 271)  (1090 271)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 271)  (1091 271)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (1104 271)  (1104 271)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (16 15)  (1106 271)  (1106 271)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_h_r_45 <X> T_21_16.lc_trk_g3_5
 (27 15)  (1117 271)  (1117 271)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 271)  (1118 271)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 271)  (1121 271)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 271)  (1126 271)  LC_7 Logic Functioning bit
 (38 15)  (1128 271)  (1128 271)  LC_7 Logic Functioning bit


LogicTile_22_16

 (21 0)  (1165 256)  (1165 256)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (22 0)  (1166 256)  (1166 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 256)  (1167 256)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (24 0)  (1168 256)  (1168 256)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (26 0)  (1170 256)  (1170 256)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (47 0)  (1191 256)  (1191 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (1165 257)  (1165 257)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g0_3
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 257)  (1174 257)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (1184 257)  (1184 257)  LC_0 Logic Functioning bit
 (42 1)  (1186 257)  (1186 257)  LC_0 Logic Functioning bit
 (16 2)  (1160 258)  (1160 258)  routing T_22_16.sp12_h_l_18 <X> T_22_16.lc_trk_g0_5
 (17 2)  (1161 258)  (1161 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 258)  (1172 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 258)  (1177 258)  routing T_22_16.lc_trk_g2_0 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 258)  (1181 258)  LC_1 Logic Functioning bit
 (39 2)  (1183 258)  (1183 258)  LC_1 Logic Functioning bit
 (14 3)  (1158 259)  (1158 259)  routing T_22_16.top_op_4 <X> T_22_16.lc_trk_g0_4
 (15 3)  (1159 259)  (1159 259)  routing T_22_16.top_op_4 <X> T_22_16.lc_trk_g0_4
 (17 3)  (1161 259)  (1161 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1162 259)  (1162 259)  routing T_22_16.sp12_h_l_18 <X> T_22_16.lc_trk_g0_5
 (37 3)  (1181 259)  (1181 259)  LC_1 Logic Functioning bit
 (39 3)  (1183 259)  (1183 259)  LC_1 Logic Functioning bit
 (12 4)  (1156 260)  (1156 260)  routing T_22_16.sp4_v_b_5 <X> T_22_16.sp4_h_r_5
 (15 4)  (1159 260)  (1159 260)  routing T_22_16.sp4_h_r_9 <X> T_22_16.lc_trk_g1_1
 (16 4)  (1160 260)  (1160 260)  routing T_22_16.sp4_h_r_9 <X> T_22_16.lc_trk_g1_1
 (17 4)  (1161 260)  (1161 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1162 260)  (1162 260)  routing T_22_16.sp4_h_r_9 <X> T_22_16.lc_trk_g1_1
 (25 4)  (1169 260)  (1169 260)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g1_2
 (26 4)  (1170 260)  (1170 260)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 260)  (1171 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 260)  (1172 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 260)  (1174 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 260)  (1177 260)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 260)  (1178 260)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 260)  (1180 260)  LC_2 Logic Functioning bit
 (40 4)  (1184 260)  (1184 260)  LC_2 Logic Functioning bit
 (42 4)  (1186 260)  (1186 260)  LC_2 Logic Functioning bit
 (43 4)  (1187 260)  (1187 260)  LC_2 Logic Functioning bit
 (50 4)  (1194 260)  (1194 260)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (1155 261)  (1155 261)  routing T_22_16.sp4_v_b_5 <X> T_22_16.sp4_h_r_5
 (14 5)  (1158 261)  (1158 261)  routing T_22_16.sp12_h_r_16 <X> T_22_16.lc_trk_g1_0
 (16 5)  (1160 261)  (1160 261)  routing T_22_16.sp12_h_r_16 <X> T_22_16.lc_trk_g1_0
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1166 261)  (1166 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1167 261)  (1167 261)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g1_2
 (24 5)  (1168 261)  (1168 261)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g1_2
 (25 5)  (1169 261)  (1169 261)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g1_2
 (28 5)  (1172 261)  (1172 261)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 261)  (1174 261)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 261)  (1175 261)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (1185 261)  (1185 261)  LC_2 Logic Functioning bit
 (43 5)  (1187 261)  (1187 261)  LC_2 Logic Functioning bit
 (12 6)  (1156 262)  (1156 262)  routing T_22_16.sp4_v_b_5 <X> T_22_16.sp4_h_l_40
 (15 6)  (1159 262)  (1159 262)  routing T_22_16.top_op_5 <X> T_22_16.lc_trk_g1_5
 (17 6)  (1161 262)  (1161 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 262)  (1174 262)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 262)  (1178 262)  routing T_22_16.lc_trk_g1_1 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (43 6)  (1187 262)  (1187 262)  LC_3 Logic Functioning bit
 (50 6)  (1194 262)  (1194 262)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (1162 263)  (1162 263)  routing T_22_16.top_op_5 <X> T_22_16.lc_trk_g1_5
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (38 7)  (1182 263)  (1182 263)  LC_3 Logic Functioning bit
 (43 7)  (1187 263)  (1187 263)  LC_3 Logic Functioning bit
 (14 8)  (1158 264)  (1158 264)  routing T_22_16.rgt_op_0 <X> T_22_16.lc_trk_g2_0
 (15 8)  (1159 264)  (1159 264)  routing T_22_16.sp4_h_r_25 <X> T_22_16.lc_trk_g2_1
 (16 8)  (1160 264)  (1160 264)  routing T_22_16.sp4_h_r_25 <X> T_22_16.lc_trk_g2_1
 (17 8)  (1161 264)  (1161 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (31 8)  (1175 264)  (1175 264)  routing T_22_16.lc_trk_g0_5 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (37 8)  (1181 264)  (1181 264)  LC_4 Logic Functioning bit
 (50 8)  (1194 264)  (1194 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1159 265)  (1159 265)  routing T_22_16.rgt_op_0 <X> T_22_16.lc_trk_g2_0
 (17 9)  (1161 265)  (1161 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (1162 265)  (1162 265)  routing T_22_16.sp4_h_r_25 <X> T_22_16.lc_trk_g2_1
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (37 9)  (1181 265)  (1181 265)  LC_4 Logic Functioning bit
 (8 10)  (1152 266)  (1152 266)  routing T_22_16.sp4_v_t_42 <X> T_22_16.sp4_h_l_42
 (9 10)  (1153 266)  (1153 266)  routing T_22_16.sp4_v_t_42 <X> T_22_16.sp4_h_l_42
 (12 10)  (1156 266)  (1156 266)  routing T_22_16.sp4_v_t_45 <X> T_22_16.sp4_h_l_45
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.sp4_h_r_38 <X> T_22_16.lc_trk_g2_6
 (28 10)  (1172 266)  (1172 266)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 266)  (1174 266)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 266)  (1175 266)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 266)  (1178 266)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (42 10)  (1186 266)  (1186 266)  LC_5 Logic Functioning bit
 (4 11)  (1148 267)  (1148 267)  routing T_22_16.sp4_h_r_10 <X> T_22_16.sp4_h_l_43
 (6 11)  (1150 267)  (1150 267)  routing T_22_16.sp4_h_r_10 <X> T_22_16.sp4_h_l_43
 (11 11)  (1155 267)  (1155 267)  routing T_22_16.sp4_v_t_45 <X> T_22_16.sp4_h_l_45
 (14 11)  (1158 267)  (1158 267)  routing T_22_16.sp4_r_v_b_36 <X> T_22_16.lc_trk_g2_4
 (17 11)  (1161 267)  (1161 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1165 267)  (1165 267)  routing T_22_16.sp4_r_v_b_39 <X> T_22_16.lc_trk_g2_7
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 267)  (1167 267)  routing T_22_16.sp4_h_r_38 <X> T_22_16.lc_trk_g2_6
 (24 11)  (1168 267)  (1168 267)  routing T_22_16.sp4_h_r_38 <X> T_22_16.lc_trk_g2_6
 (27 11)  (1171 267)  (1171 267)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 267)  (1172 267)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 267)  (1174 267)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 267)  (1176 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1178 267)  (1178 267)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.input_2_5
 (14 12)  (1158 268)  (1158 268)  routing T_22_16.sp4_v_b_24 <X> T_22_16.lc_trk_g3_0
 (17 12)  (1161 268)  (1161 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (1171 268)  (1171 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 268)  (1177 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (40 12)  (1184 268)  (1184 268)  LC_6 Logic Functioning bit
 (41 12)  (1185 268)  (1185 268)  LC_6 Logic Functioning bit
 (42 12)  (1186 268)  (1186 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (50 12)  (1194 268)  (1194 268)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (1148 269)  (1148 269)  routing T_22_16.sp4_h_l_36 <X> T_22_16.sp4_h_r_9
 (6 13)  (1150 269)  (1150 269)  routing T_22_16.sp4_h_l_36 <X> T_22_16.sp4_h_r_9
 (9 13)  (1153 269)  (1153 269)  routing T_22_16.sp4_v_t_39 <X> T_22_16.sp4_v_b_10
 (10 13)  (1154 269)  (1154 269)  routing T_22_16.sp4_v_t_39 <X> T_22_16.sp4_v_b_10
 (16 13)  (1160 269)  (1160 269)  routing T_22_16.sp4_v_b_24 <X> T_22_16.lc_trk_g3_0
 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (1162 269)  (1162 269)  routing T_22_16.sp4_r_v_b_41 <X> T_22_16.lc_trk_g3_1
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1167 269)  (1167 269)  routing T_22_16.sp12_v_t_9 <X> T_22_16.lc_trk_g3_2
 (27 13)  (1171 269)  (1171 269)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 269)  (1175 269)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (1184 269)  (1184 269)  LC_6 Logic Functioning bit
 (41 13)  (1185 269)  (1185 269)  LC_6 Logic Functioning bit
 (42 13)  (1186 269)  (1186 269)  LC_6 Logic Functioning bit
 (43 13)  (1187 269)  (1187 269)  LC_6 Logic Functioning bit
 (12 14)  (1156 270)  (1156 270)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1169 270)  (1169 270)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 270)  (1174 270)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g1_1 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (43 14)  (1187 270)  (1187 270)  LC_7 Logic Functioning bit
 (50 14)  (1194 270)  (1194 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1195 270)  (1195 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (1148 271)  (1148 271)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_h_l_44
 (6 15)  (1150 271)  (1150 271)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_h_l_44
 (11 15)  (1155 271)  (1155 271)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (13 15)  (1157 271)  (1157 271)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1167 271)  (1167 271)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6
 (24 15)  (1168 271)  (1168 271)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6
 (25 15)  (1169 271)  (1169 271)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6
 (28 15)  (1172 271)  (1172 271)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (46 15)  (1190 271)  (1190 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (1192 271)  (1192 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1195 271)  (1195 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_16

 (5 0)  (1203 256)  (1203 256)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_h_r_0
 (12 0)  (1210 256)  (1210 256)  routing T_23_16.sp4_h_l_46 <X> T_23_16.sp4_h_r_2
 (14 0)  (1212 256)  (1212 256)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (22 0)  (1220 256)  (1220 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1221 256)  (1221 256)  routing T_23_16.sp12_h_l_16 <X> T_23_16.lc_trk_g0_3
 (28 0)  (1226 256)  (1226 256)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 256)  (1228 256)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (4 1)  (1202 257)  (1202 257)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_h_r_0
 (8 1)  (1206 257)  (1206 257)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_b_1
 (9 1)  (1207 257)  (1207 257)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_b_1
 (10 1)  (1208 257)  (1208 257)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_b_1
 (13 1)  (1211 257)  (1211 257)  routing T_23_16.sp4_h_l_46 <X> T_23_16.sp4_h_r_2
 (14 1)  (1212 257)  (1212 257)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (15 1)  (1213 257)  (1213 257)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (16 1)  (1214 257)  (1214 257)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g0_0
 (17 1)  (1215 257)  (1215 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (1219 257)  (1219 257)  routing T_23_16.sp12_h_l_16 <X> T_23_16.lc_trk_g0_3
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1221 257)  (1221 257)  routing T_23_16.sp4_h_r_2 <X> T_23_16.lc_trk_g0_2
 (24 1)  (1222 257)  (1222 257)  routing T_23_16.sp4_h_r_2 <X> T_23_16.lc_trk_g0_2
 (25 1)  (1223 257)  (1223 257)  routing T_23_16.sp4_h_r_2 <X> T_23_16.lc_trk_g0_2
 (26 1)  (1224 257)  (1224 257)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 257)  (1225 257)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 257)  (1229 257)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 257)  (1230 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (1237 257)  (1237 257)  LC_0 Logic Functioning bit
 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_h_r_5 <X> T_23_16.sp4_h_l_36
 (10 2)  (1208 258)  (1208 258)  routing T_23_16.sp4_h_r_5 <X> T_23_16.sp4_h_l_36
 (15 2)  (1213 258)  (1213 258)  routing T_23_16.lft_op_5 <X> T_23_16.lc_trk_g0_5
 (17 2)  (1215 258)  (1215 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1216 258)  (1216 258)  routing T_23_16.lft_op_5 <X> T_23_16.lc_trk_g0_5
 (22 2)  (1220 258)  (1220 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1221 258)  (1221 258)  routing T_23_16.sp4_v_b_23 <X> T_23_16.lc_trk_g0_7
 (24 2)  (1222 258)  (1222 258)  routing T_23_16.sp4_v_b_23 <X> T_23_16.lc_trk_g0_7
 (26 2)  (1224 258)  (1224 258)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 258)  (1225 258)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 258)  (1228 258)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 258)  (1229 258)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 258)  (1231 258)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (15 3)  (1213 259)  (1213 259)  routing T_23_16.bot_op_4 <X> T_23_16.lc_trk_g0_4
 (17 3)  (1215 259)  (1215 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1220 259)  (1220 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1221 259)  (1221 259)  routing T_23_16.sp12_h_r_14 <X> T_23_16.lc_trk_g0_6
 (26 3)  (1224 259)  (1224 259)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 259)  (1228 259)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 259)  (1229 259)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (1238 259)  (1238 259)  LC_1 Logic Functioning bit
 (42 3)  (1240 259)  (1240 259)  LC_1 Logic Functioning bit
 (4 4)  (1202 260)  (1202 260)  routing T_23_16.sp4_h_l_38 <X> T_23_16.sp4_v_b_3
 (12 4)  (1210 260)  (1210 260)  routing T_23_16.sp4_v_b_5 <X> T_23_16.sp4_h_r_5
 (22 4)  (1220 260)  (1220 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1221 260)  (1221 260)  routing T_23_16.sp4_h_r_3 <X> T_23_16.lc_trk_g1_3
 (24 4)  (1222 260)  (1222 260)  routing T_23_16.sp4_h_r_3 <X> T_23_16.lc_trk_g1_3
 (26 4)  (1224 260)  (1224 260)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 260)  (1225 260)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 260)  (1228 260)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 260)  (1229 260)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 260)  (1232 260)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 260)  (1233 260)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.input_2_2
 (36 4)  (1234 260)  (1234 260)  LC_2 Logic Functioning bit
 (37 4)  (1235 260)  (1235 260)  LC_2 Logic Functioning bit
 (38 4)  (1236 260)  (1236 260)  LC_2 Logic Functioning bit
 (39 4)  (1237 260)  (1237 260)  LC_2 Logic Functioning bit
 (40 4)  (1238 260)  (1238 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (42 4)  (1240 260)  (1240 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (5 5)  (1203 261)  (1203 261)  routing T_23_16.sp4_h_l_38 <X> T_23_16.sp4_v_b_3
 (6 5)  (1204 261)  (1204 261)  routing T_23_16.sp4_h_l_38 <X> T_23_16.sp4_h_r_3
 (8 5)  (1206 261)  (1206 261)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_4
 (9 5)  (1207 261)  (1207 261)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_4
 (11 5)  (1209 261)  (1209 261)  routing T_23_16.sp4_v_b_5 <X> T_23_16.sp4_h_r_5
 (14 5)  (1212 261)  (1212 261)  routing T_23_16.sp4_h_r_0 <X> T_23_16.lc_trk_g1_0
 (15 5)  (1213 261)  (1213 261)  routing T_23_16.sp4_h_r_0 <X> T_23_16.lc_trk_g1_0
 (16 5)  (1214 261)  (1214 261)  routing T_23_16.sp4_h_r_0 <X> T_23_16.lc_trk_g1_0
 (17 5)  (1215 261)  (1215 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (1219 261)  (1219 261)  routing T_23_16.sp4_h_r_3 <X> T_23_16.lc_trk_g1_3
 (22 5)  (1220 261)  (1220 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1221 261)  (1221 261)  routing T_23_16.sp12_h_r_10 <X> T_23_16.lc_trk_g1_2
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 261)  (1230 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1231 261)  (1231 261)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.input_2_2
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (41 5)  (1239 261)  (1239 261)  LC_2 Logic Functioning bit
 (42 5)  (1240 261)  (1240 261)  LC_2 Logic Functioning bit
 (43 5)  (1241 261)  (1241 261)  LC_2 Logic Functioning bit
 (47 5)  (1245 261)  (1245 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (1214 262)  (1214 262)  routing T_23_16.sp4_v_b_13 <X> T_23_16.lc_trk_g1_5
 (17 6)  (1215 262)  (1215 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1216 262)  (1216 262)  routing T_23_16.sp4_v_b_13 <X> T_23_16.lc_trk_g1_5
 (5 7)  (1203 263)  (1203 263)  routing T_23_16.sp4_h_l_38 <X> T_23_16.sp4_v_t_38
 (10 7)  (1208 263)  (1208 263)  routing T_23_16.sp4_h_l_46 <X> T_23_16.sp4_v_t_41
 (16 7)  (1214 263)  (1214 263)  routing T_23_16.sp12_h_r_12 <X> T_23_16.lc_trk_g1_4
 (17 7)  (1215 263)  (1215 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1216 263)  (1216 263)  routing T_23_16.sp4_v_b_13 <X> T_23_16.lc_trk_g1_5
 (22 7)  (1220 263)  (1220 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1221 263)  (1221 263)  routing T_23_16.sp12_h_l_21 <X> T_23_16.lc_trk_g1_6
 (25 7)  (1223 263)  (1223 263)  routing T_23_16.sp12_h_l_21 <X> T_23_16.lc_trk_g1_6
 (25 8)  (1223 264)  (1223 264)  routing T_23_16.sp4_h_r_42 <X> T_23_16.lc_trk_g2_2
 (26 8)  (1224 264)  (1224 264)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 264)  (1225 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 264)  (1228 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 264)  (1229 264)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 264)  (1232 264)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 264)  (1233 264)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.input_2_4
 (36 8)  (1234 264)  (1234 264)  LC_4 Logic Functioning bit
 (37 8)  (1235 264)  (1235 264)  LC_4 Logic Functioning bit
 (38 8)  (1236 264)  (1236 264)  LC_4 Logic Functioning bit
 (39 8)  (1237 264)  (1237 264)  LC_4 Logic Functioning bit
 (40 8)  (1238 264)  (1238 264)  LC_4 Logic Functioning bit
 (41 8)  (1239 264)  (1239 264)  LC_4 Logic Functioning bit
 (42 8)  (1240 264)  (1240 264)  LC_4 Logic Functioning bit
 (43 8)  (1241 264)  (1241 264)  LC_4 Logic Functioning bit
 (22 9)  (1220 265)  (1220 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 265)  (1221 265)  routing T_23_16.sp4_h_r_42 <X> T_23_16.lc_trk_g2_2
 (24 9)  (1222 265)  (1222 265)  routing T_23_16.sp4_h_r_42 <X> T_23_16.lc_trk_g2_2
 (25 9)  (1223 265)  (1223 265)  routing T_23_16.sp4_h_r_42 <X> T_23_16.lc_trk_g2_2
 (29 9)  (1227 265)  (1227 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 265)  (1228 265)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (1230 265)  (1230 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1231 265)  (1231 265)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.input_2_4
 (36 9)  (1234 265)  (1234 265)  LC_4 Logic Functioning bit
 (38 9)  (1236 265)  (1236 265)  LC_4 Logic Functioning bit
 (39 9)  (1237 265)  (1237 265)  LC_4 Logic Functioning bit
 (41 9)  (1239 265)  (1239 265)  LC_4 Logic Functioning bit
 (43 9)  (1241 265)  (1241 265)  LC_4 Logic Functioning bit
 (14 10)  (1212 266)  (1212 266)  routing T_23_16.sp4_v_b_36 <X> T_23_16.lc_trk_g2_4
 (15 10)  (1213 266)  (1213 266)  routing T_23_16.tnl_op_5 <X> T_23_16.lc_trk_g2_5
 (17 10)  (1215 266)  (1215 266)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (28 10)  (1226 266)  (1226 266)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 266)  (1227 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 266)  (1229 266)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 266)  (1234 266)  LC_5 Logic Functioning bit
 (50 10)  (1248 266)  (1248 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1249 266)  (1249 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1212 267)  (1212 267)  routing T_23_16.sp4_v_b_36 <X> T_23_16.lc_trk_g2_4
 (16 11)  (1214 267)  (1214 267)  routing T_23_16.sp4_v_b_36 <X> T_23_16.lc_trk_g2_4
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1216 267)  (1216 267)  routing T_23_16.tnl_op_5 <X> T_23_16.lc_trk_g2_5
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1221 267)  (1221 267)  routing T_23_16.sp4_h_r_30 <X> T_23_16.lc_trk_g2_6
 (24 11)  (1222 267)  (1222 267)  routing T_23_16.sp4_h_r_30 <X> T_23_16.lc_trk_g2_6
 (25 11)  (1223 267)  (1223 267)  routing T_23_16.sp4_h_r_30 <X> T_23_16.lc_trk_g2_6
 (27 11)  (1225 267)  (1225 267)  routing T_23_16.lc_trk_g1_0 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 267)  (1227 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 267)  (1228 267)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 267)  (1229 267)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 267)  (1234 267)  LC_5 Logic Functioning bit
 (37 11)  (1235 267)  (1235 267)  LC_5 Logic Functioning bit
 (53 11)  (1251 267)  (1251 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (1220 268)  (1220 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1224 268)  (1224 268)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 268)  (1225 268)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 268)  (1227 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 268)  (1229 268)  routing T_23_16.lc_trk_g0_5 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (1235 268)  (1235 268)  LC_6 Logic Functioning bit
 (27 13)  (1225 269)  (1225 269)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 269)  (1228 269)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 269)  (1230 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1233 269)  (1233 269)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.input_2_6
 (22 14)  (1220 270)  (1220 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 270)  (1221 270)  routing T_23_16.sp4_h_r_31 <X> T_23_16.lc_trk_g3_7
 (24 14)  (1222 270)  (1222 270)  routing T_23_16.sp4_h_r_31 <X> T_23_16.lc_trk_g3_7
 (26 14)  (1224 270)  (1224 270)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 270)  (1225 270)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 270)  (1226 270)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 270)  (1227 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 270)  (1229 270)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 270)  (1230 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 270)  (1231 270)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 270)  (1234 270)  LC_7 Logic Functioning bit
 (37 14)  (1235 270)  (1235 270)  LC_7 Logic Functioning bit
 (41 14)  (1239 270)  (1239 270)  LC_7 Logic Functioning bit
 (43 14)  (1241 270)  (1241 270)  LC_7 Logic Functioning bit
 (50 14)  (1248 270)  (1248 270)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (1201 271)  (1201 271)  routing T_23_16.sp12_h_l_22 <X> T_23_16.sp12_v_t_22
 (21 15)  (1219 271)  (1219 271)  routing T_23_16.sp4_h_r_31 <X> T_23_16.lc_trk_g3_7
 (27 15)  (1225 271)  (1225 271)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 271)  (1227 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 271)  (1228 271)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 271)  (1234 271)  LC_7 Logic Functioning bit
 (37 15)  (1235 271)  (1235 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (26 6)  (1278 262)  (1278 262)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (1283 262)  (1283 262)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 262)  (1285 262)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 262)  (1288 262)  LC_3 Logic Functioning bit
 (38 6)  (1290 262)  (1290 262)  LC_3 Logic Functioning bit
 (27 7)  (1279 263)  (1279 263)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 263)  (1280 263)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 263)  (1281 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 263)  (1283 263)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 263)  (1289 263)  LC_3 Logic Functioning bit
 (39 7)  (1291 263)  (1291 263)  LC_3 Logic Functioning bit
 (53 7)  (1305 263)  (1305 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (13 11)  (1265 267)  (1265 267)  routing T_24_16.sp4_v_b_3 <X> T_24_16.sp4_h_l_45
 (22 11)  (1274 267)  (1274 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (5 14)  (1257 270)  (1257 270)  routing T_24_16.sp4_v_t_44 <X> T_24_16.sp4_h_l_44
 (3 15)  (1255 271)  (1255 271)  routing T_24_16.sp12_h_l_22 <X> T_24_16.sp12_v_t_22
 (6 15)  (1258 271)  (1258 271)  routing T_24_16.sp4_v_t_44 <X> T_24_16.sp4_h_l_44
 (17 15)  (1269 271)  (1269 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


RAM_Tile_25_16

 (0 0)  (1306 256)  (1306 256)  Negative Clock bit

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (9 0)  (1315 256)  (1315 256)  routing T_25_16.sp4_v_t_36 <X> T_25_16.sp4_h_r_1
 (22 0)  (1328 256)  (1328 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (8 1)  (1314 257)  (1314 257)  routing T_25_16.sp4_h_l_36 <X> T_25_16.sp4_v_b_1
 (9 1)  (1315 257)  (1315 257)  routing T_25_16.sp4_h_l_36 <X> T_25_16.sp4_v_b_1
 (21 1)  (1327 257)  (1327 257)  routing T_25_16.sp4_r_v_b_32 <X> T_25_16.lc_trk_g0_3
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 258)  (1309 258)  routing T_25_16.sp12_v_t_23 <X> T_25_16.sp12_h_l_23
 (5 2)  (1311 258)  (1311 258)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_h_l_37
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 258)  (1318 258)  routing T_25_16.sp4_v_b_2 <X> T_25_16.sp4_h_l_39
 (6 3)  (1312 259)  (1312 259)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_h_l_37
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (29 4)  (1335 260)  (1335 260)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (38 4)  (1344 260)  (1344 260)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (22 5)  (1328 261)  (1328 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1329 261)  (1329 261)  routing T_25_16.sp12_h_r_10 <X> T_25_16.lc_trk_g1_2
 (30 5)  (1336 261)  (1336 261)  routing T_25_16.lc_trk_g0_3 <X> T_25_16.wire_bram/ram/WDATA_5
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (9 6)  (1315 262)  (1315 262)  routing T_25_16.sp4_h_r_1 <X> T_25_16.sp4_h_l_41
 (10 6)  (1316 262)  (1316 262)  routing T_25_16.sp4_h_r_1 <X> T_25_16.sp4_h_l_41
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (27 12)  (1333 268)  (1333 268)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.wire_bram/ram/WDATA_1
 (29 12)  (1335 268)  (1335 268)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_1
 (39 12)  (1345 268)  (1345 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (30 13)  (1336 269)  (1336 269)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.wire_bram/ram/WDATA_1
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (1311 270)  (1311 270)  routing T_25_16.sp4_v_t_44 <X> T_25_16.sp4_h_l_44
 (12 14)  (1318 270)  (1318 270)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_h_l_46
 (16 14)  (1322 270)  (1322 270)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 270)  (1324 270)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (3 15)  (1309 271)  (1309 271)  routing T_25_16.sp12_h_l_22 <X> T_25_16.sp12_v_t_22
 (6 15)  (1312 271)  (1312 271)  routing T_25_16.sp4_v_t_44 <X> T_25_16.sp4_h_l_44
 (8 15)  (1314 271)  (1314 271)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_t_47
 (11 15)  (1317 271)  (1317 271)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_h_l_46
 (13 15)  (1319 271)  (1319 271)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_h_l_46
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5


LogicTile_26_16

 (10 2)  (1358 258)  (1358 258)  routing T_26_16.sp4_v_b_8 <X> T_26_16.sp4_h_l_36
 (10 14)  (1358 270)  (1358 270)  routing T_26_16.sp4_v_b_5 <X> T_26_16.sp4_h_l_47


IO_Tile_33_16

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_6_15

 (14 0)  (302 240)  (302 240)  routing T_6_15.bnr_op_0 <X> T_6_15.lc_trk_g0_0
 (22 0)  (310 240)  (310 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (311 240)  (311 240)  routing T_6_15.sp4_h_r_3 <X> T_6_15.lc_trk_g0_3
 (24 0)  (312 240)  (312 240)  routing T_6_15.sp4_h_r_3 <X> T_6_15.lc_trk_g0_3
 (14 1)  (302 241)  (302 241)  routing T_6_15.bnr_op_0 <X> T_6_15.lc_trk_g0_0
 (17 1)  (305 241)  (305 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (309 241)  (309 241)  routing T_6_15.sp4_h_r_3 <X> T_6_15.lc_trk_g0_3
 (14 2)  (302 242)  (302 242)  routing T_6_15.bnr_op_4 <X> T_6_15.lc_trk_g0_4
 (14 3)  (302 243)  (302 243)  routing T_6_15.bnr_op_4 <X> T_6_15.lc_trk_g0_4
 (17 3)  (305 243)  (305 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (25 4)  (313 244)  (313 244)  routing T_6_15.bnr_op_2 <X> T_6_15.lc_trk_g1_2
 (5 5)  (293 245)  (293 245)  routing T_6_15.sp4_h_r_3 <X> T_6_15.sp4_v_b_3
 (22 5)  (310 245)  (310 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (313 245)  (313 245)  routing T_6_15.bnr_op_2 <X> T_6_15.lc_trk_g1_2
 (27 12)  (315 252)  (315 252)  routing T_6_15.lc_trk_g1_2 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 252)  (317 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 252)  (320 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (323 252)  (323 252)  routing T_6_15.lc_trk_g0_4 <X> T_6_15.input_2_6
 (36 12)  (324 252)  (324 252)  LC_6 Logic Functioning bit
 (38 12)  (326 252)  (326 252)  LC_6 Logic Functioning bit
 (43 12)  (331 252)  (331 252)  LC_6 Logic Functioning bit
 (51 12)  (339 252)  (339 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (293 253)  (293 253)  routing T_6_15.sp4_h_r_9 <X> T_6_15.sp4_v_b_9
 (29 13)  (317 253)  (317 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 253)  (318 253)  routing T_6_15.lc_trk_g1_2 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 253)  (319 253)  routing T_6_15.lc_trk_g0_3 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 253)  (320 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (325 253)  (325 253)  LC_6 Logic Functioning bit
 (39 13)  (327 253)  (327 253)  LC_6 Logic Functioning bit
 (40 13)  (328 253)  (328 253)  LC_6 Logic Functioning bit
 (41 13)  (329 253)  (329 253)  LC_6 Logic Functioning bit


LogicTile_7_15

 (21 0)  (363 240)  (363 240)  routing T_7_15.sp4_v_b_11 <X> T_7_15.lc_trk_g0_3
 (22 0)  (364 240)  (364 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (365 240)  (365 240)  routing T_7_15.sp4_v_b_11 <X> T_7_15.lc_trk_g0_3
 (8 1)  (350 241)  (350 241)  routing T_7_15.sp4_v_t_47 <X> T_7_15.sp4_v_b_1
 (10 1)  (352 241)  (352 241)  routing T_7_15.sp4_v_t_47 <X> T_7_15.sp4_v_b_1
 (15 1)  (357 241)  (357 241)  routing T_7_15.bot_op_0 <X> T_7_15.lc_trk_g0_0
 (17 1)  (359 241)  (359 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (363 241)  (363 241)  routing T_7_15.sp4_v_b_11 <X> T_7_15.lc_trk_g0_3
 (4 2)  (346 242)  (346 242)  routing T_7_15.sp4_v_b_0 <X> T_7_15.sp4_v_t_37
 (25 2)  (367 242)  (367 242)  routing T_7_15.sp4_h_r_14 <X> T_7_15.lc_trk_g0_6
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 242)  (373 242)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 242)  (375 242)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 242)  (376 242)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (15 3)  (357 243)  (357 243)  routing T_7_15.bot_op_4 <X> T_7_15.lc_trk_g0_4
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (364 243)  (364 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 243)  (365 243)  routing T_7_15.sp4_h_r_14 <X> T_7_15.lc_trk_g0_6
 (24 3)  (366 243)  (366 243)  routing T_7_15.sp4_h_r_14 <X> T_7_15.lc_trk_g0_6
 (26 3)  (368 243)  (368 243)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 243)  (370 243)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 243)  (371 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 243)  (374 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (377 243)  (377 243)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.input_2_1
 (40 3)  (382 243)  (382 243)  LC_1 Logic Functioning bit
 (41 3)  (383 243)  (383 243)  LC_1 Logic Functioning bit
 (43 3)  (385 243)  (385 243)  LC_1 Logic Functioning bit
 (12 4)  (354 244)  (354 244)  routing T_7_15.sp4_v_b_5 <X> T_7_15.sp4_h_r_5
 (21 4)  (363 244)  (363 244)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (22 4)  (364 244)  (364 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 244)  (365 244)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (24 4)  (366 244)  (366 244)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (27 4)  (369 244)  (369 244)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 244)  (371 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 244)  (375 244)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 244)  (378 244)  LC_2 Logic Functioning bit
 (38 4)  (380 244)  (380 244)  LC_2 Logic Functioning bit
 (43 4)  (385 244)  (385 244)  LC_2 Logic Functioning bit
 (11 5)  (353 245)  (353 245)  routing T_7_15.sp4_v_b_5 <X> T_7_15.sp4_h_r_5
 (21 5)  (363 245)  (363 245)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (22 5)  (364 245)  (364 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 245)  (366 245)  routing T_7_15.bot_op_2 <X> T_7_15.lc_trk_g1_2
 (29 5)  (371 245)  (371 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 245)  (372 245)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 245)  (373 245)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 245)  (374 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (375 245)  (375 245)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.input_2_2
 (34 5)  (376 245)  (376 245)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.input_2_2
 (35 5)  (377 245)  (377 245)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.input_2_2
 (37 5)  (379 245)  (379 245)  LC_2 Logic Functioning bit
 (39 5)  (381 245)  (381 245)  LC_2 Logic Functioning bit
 (40 5)  (382 245)  (382 245)  LC_2 Logic Functioning bit
 (41 5)  (383 245)  (383 245)  LC_2 Logic Functioning bit
 (42 5)  (384 245)  (384 245)  LC_2 Logic Functioning bit
 (43 5)  (385 245)  (385 245)  LC_2 Logic Functioning bit
 (25 6)  (367 246)  (367 246)  routing T_7_15.wire_logic_cluster/lc_6/out <X> T_7_15.lc_trk_g1_6
 (27 6)  (369 246)  (369 246)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 246)  (370 246)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 246)  (371 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 246)  (372 246)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 246)  (376 246)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 246)  (378 246)  LC_3 Logic Functioning bit
 (38 6)  (380 246)  (380 246)  LC_3 Logic Functioning bit
 (40 6)  (382 246)  (382 246)  LC_3 Logic Functioning bit
 (41 6)  (383 246)  (383 246)  LC_3 Logic Functioning bit
 (42 6)  (384 246)  (384 246)  LC_3 Logic Functioning bit
 (43 6)  (385 246)  (385 246)  LC_3 Logic Functioning bit
 (22 7)  (364 247)  (364 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (373 247)  (373 247)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 247)  (378 247)  LC_3 Logic Functioning bit
 (38 7)  (380 247)  (380 247)  LC_3 Logic Functioning bit
 (40 7)  (382 247)  (382 247)  LC_3 Logic Functioning bit
 (41 7)  (383 247)  (383 247)  LC_3 Logic Functioning bit
 (42 7)  (384 247)  (384 247)  LC_3 Logic Functioning bit
 (43 7)  (385 247)  (385 247)  LC_3 Logic Functioning bit
 (4 8)  (346 248)  (346 248)  routing T_7_15.sp4_v_t_47 <X> T_7_15.sp4_v_b_6
 (6 8)  (348 248)  (348 248)  routing T_7_15.sp4_v_t_47 <X> T_7_15.sp4_v_b_6
 (22 8)  (364 248)  (364 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (368 248)  (368 248)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 248)  (369 248)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 248)  (371 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 248)  (372 248)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (38 8)  (380 248)  (380 248)  LC_4 Logic Functioning bit
 (41 8)  (383 248)  (383 248)  LC_4 Logic Functioning bit
 (43 8)  (385 248)  (385 248)  LC_4 Logic Functioning bit
 (50 8)  (392 248)  (392 248)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (371 249)  (371 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 249)  (372 249)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 249)  (373 249)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 249)  (378 249)  LC_4 Logic Functioning bit
 (38 9)  (380 249)  (380 249)  LC_4 Logic Functioning bit
 (43 9)  (385 249)  (385 249)  LC_4 Logic Functioning bit
 (5 12)  (347 252)  (347 252)  routing T_7_15.sp4_v_b_9 <X> T_7_15.sp4_h_r_9
 (12 12)  (354 252)  (354 252)  routing T_7_15.sp4_v_b_11 <X> T_7_15.sp4_h_r_11
 (21 12)  (363 252)  (363 252)  routing T_7_15.wire_logic_cluster/lc_3/out <X> T_7_15.lc_trk_g3_3
 (22 12)  (364 252)  (364 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (368 252)  (368 252)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 252)  (369 252)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 252)  (371 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (36 12)  (378 252)  (378 252)  LC_6 Logic Functioning bit
 (38 12)  (380 252)  (380 252)  LC_6 Logic Functioning bit
 (41 12)  (383 252)  (383 252)  LC_6 Logic Functioning bit
 (43 12)  (385 252)  (385 252)  LC_6 Logic Functioning bit
 (6 13)  (348 253)  (348 253)  routing T_7_15.sp4_v_b_9 <X> T_7_15.sp4_h_r_9
 (11 13)  (353 253)  (353 253)  routing T_7_15.sp4_v_b_11 <X> T_7_15.sp4_h_r_11
 (26 13)  (368 253)  (368 253)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 253)  (371 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 253)  (372 253)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (15 14)  (357 254)  (357 254)  routing T_7_15.sp4_h_l_16 <X> T_7_15.lc_trk_g3_5
 (16 14)  (358 254)  (358 254)  routing T_7_15.sp4_h_l_16 <X> T_7_15.lc_trk_g3_5
 (17 14)  (359 254)  (359 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (360 255)  (360 255)  routing T_7_15.sp4_h_l_16 <X> T_7_15.lc_trk_g3_5


RAM_Tile_8_15

 (13 4)  (409 244)  (409 244)  routing T_8_15.sp4_v_t_40 <X> T_8_15.sp4_v_b_5
 (5 5)  (401 245)  (401 245)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_v_b_3
 (10 5)  (406 245)  (406 245)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_b_4
 (11 8)  (407 248)  (407 248)  routing T_8_15.sp4_v_t_37 <X> T_8_15.sp4_v_b_8
 (13 8)  (409 248)  (409 248)  routing T_8_15.sp4_v_t_37 <X> T_8_15.sp4_v_b_8
 (12 13)  (408 253)  (408 253)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_b_11
 (13 14)  (409 254)  (409 254)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_46
 (12 15)  (408 255)  (408 255)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_46


LogicTile_9_15

 (26 0)  (464 240)  (464 240)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 240)  (466 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (40 0)  (478 240)  (478 240)  LC_0 Logic Functioning bit
 (42 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (464 241)  (464 241)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 241)  (471 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.input_2_0
 (34 1)  (472 241)  (472 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.input_2_0
 (35 1)  (473 241)  (473 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.input_2_0
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (41 1)  (479 241)  (479 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (25 2)  (463 242)  (463 242)  routing T_9_15.sp4_h_l_11 <X> T_9_15.lc_trk_g0_6
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (40 2)  (478 242)  (478 242)  LC_1 Logic Functioning bit
 (42 2)  (480 242)  (480 242)  LC_1 Logic Functioning bit
 (51 2)  (489 242)  (489 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (438 243)  (438 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (9 3)  (447 243)  (447 243)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_36
 (22 3)  (460 243)  (460 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 243)  (461 243)  routing T_9_15.sp4_h_l_11 <X> T_9_15.lc_trk_g0_6
 (24 3)  (462 243)  (462 243)  routing T_9_15.sp4_h_l_11 <X> T_9_15.lc_trk_g0_6
 (25 3)  (463 243)  (463 243)  routing T_9_15.sp4_h_l_11 <X> T_9_15.lc_trk_g0_6
 (26 3)  (464 243)  (464 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 243)  (465 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (41 3)  (479 243)  (479 243)  LC_1 Logic Functioning bit
 (43 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (0 4)  (438 244)  (438 244)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (454 244)  (454 244)  routing T_9_15.sp4_v_b_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (456 244)  (456 244)  routing T_9_15.sp4_v_b_1 <X> T_9_15.lc_trk_g1_1
 (26 4)  (464 244)  (464 244)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (40 4)  (478 244)  (478 244)  LC_2 Logic Functioning bit
 (42 4)  (480 244)  (480 244)  LC_2 Logic Functioning bit
 (43 4)  (481 244)  (481 244)  LC_2 Logic Functioning bit
 (50 4)  (488 244)  (488 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (15 5)  (453 245)  (453 245)  routing T_9_15.bot_op_0 <X> T_9_15.lc_trk_g1_0
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 245)  (462 245)  routing T_9_15.bot_op_2 <X> T_9_15.lc_trk_g1_2
 (26 5)  (464 245)  (464 245)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (41 5)  (479 245)  (479 245)  LC_2 Logic Functioning bit
 (42 5)  (480 245)  (480 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (53 5)  (491 245)  (491 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (453 246)  (453 246)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g1_5
 (16 6)  (454 246)  (454 246)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (455 246)  (455 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (463 246)  (463 246)  routing T_9_15.bnr_op_6 <X> T_9_15.lc_trk_g1_6
 (27 6)  (465 246)  (465 246)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 246)  (466 246)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 246)  (468 246)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 246)  (471 246)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (39 6)  (477 246)  (477 246)  LC_3 Logic Functioning bit
 (45 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (46 6)  (484 246)  (484 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (486 246)  (486 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (489 246)  (489 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (449 247)  (449 247)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_h_l_40
 (14 7)  (452 247)  (452 247)  routing T_9_15.sp4_r_v_b_28 <X> T_9_15.lc_trk_g1_4
 (17 7)  (455 247)  (455 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (456 247)  (456 247)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g1_5
 (22 7)  (460 247)  (460 247)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 247)  (463 247)  routing T_9_15.bnr_op_6 <X> T_9_15.lc_trk_g1_6
 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 247)  (474 247)  LC_3 Logic Functioning bit
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (38 7)  (476 247)  (476 247)  LC_3 Logic Functioning bit
 (39 7)  (477 247)  (477 247)  LC_3 Logic Functioning bit
 (41 7)  (479 247)  (479 247)  LC_3 Logic Functioning bit
 (43 7)  (481 247)  (481 247)  LC_3 Logic Functioning bit
 (47 7)  (485 247)  (485 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (452 248)  (452 248)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g2_0
 (15 8)  (453 248)  (453 248)  routing T_9_15.sp4_h_r_33 <X> T_9_15.lc_trk_g2_1
 (16 8)  (454 248)  (454 248)  routing T_9_15.sp4_h_r_33 <X> T_9_15.lc_trk_g2_1
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 248)  (456 248)  routing T_9_15.sp4_h_r_33 <X> T_9_15.lc_trk_g2_1
 (19 8)  (457 248)  (457 248)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (463 248)  (463 248)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g2_2
 (26 8)  (464 248)  (464 248)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 248)  (466 248)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 248)  (472 248)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (465 249)  (465 249)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (38 9)  (476 249)  (476 249)  LC_4 Logic Functioning bit
 (15 10)  (453 250)  (453 250)  routing T_9_15.sp4_h_l_16 <X> T_9_15.lc_trk_g2_5
 (16 10)  (454 250)  (454 250)  routing T_9_15.sp4_h_l_16 <X> T_9_15.lc_trk_g2_5
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (465 250)  (465 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 250)  (466 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (41 10)  (479 250)  (479 250)  LC_5 Logic Functioning bit
 (43 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (18 11)  (456 251)  (456 251)  routing T_9_15.sp4_h_l_16 <X> T_9_15.lc_trk_g2_5
 (19 11)  (457 251)  (457 251)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (38 11)  (476 251)  (476 251)  LC_5 Logic Functioning bit
 (40 11)  (478 251)  (478 251)  LC_5 Logic Functioning bit
 (42 11)  (480 251)  (480 251)  LC_5 Logic Functioning bit
 (4 12)  (442 252)  (442 252)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_9
 (21 12)  (459 252)  (459 252)  routing T_9_15.sp4_h_r_35 <X> T_9_15.lc_trk_g3_3
 (22 12)  (460 252)  (460 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (461 252)  (461 252)  routing T_9_15.sp4_h_r_35 <X> T_9_15.lc_trk_g3_3
 (24 12)  (462 252)  (462 252)  routing T_9_15.sp4_h_r_35 <X> T_9_15.lc_trk_g3_3
 (26 12)  (464 252)  (464 252)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 252)  (466 252)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 252)  (468 252)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 252)  (469 252)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (37 12)  (475 252)  (475 252)  LC_6 Logic Functioning bit
 (39 12)  (477 252)  (477 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (50 12)  (488 252)  (488 252)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (490 252)  (490 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 253)  (461 253)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g3_2
 (24 13)  (462 253)  (462 253)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g3_2
 (27 13)  (465 253)  (465 253)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 253)  (466 253)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit
 (3 14)  (441 254)  (441 254)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (14 14)  (452 254)  (452 254)  routing T_9_15.wire_logic_cluster/lc_4/out <X> T_9_15.lc_trk_g3_4
 (16 14)  (454 254)  (454 254)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 254)  (456 254)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (31 14)  (469 254)  (469 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 254)  (471 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 254)  (472 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (50 14)  (488 254)  (488 254)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (490 254)  (490 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (3 15)  (441 255)  (441 255)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (456 255)  (456 255)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (9 0)  (501 240)  (501 240)  routing T_10_15.sp4_v_t_36 <X> T_10_15.sp4_h_r_1
 (15 0)  (507 240)  (507 240)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g0_1
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g0_1
 (27 0)  (519 240)  (519 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 240)  (525 240)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 240)  (526 240)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (41 0)  (533 240)  (533 240)  LC_0 Logic Functioning bit
 (43 0)  (535 240)  (535 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (46 0)  (538 240)  (538 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (510 241)  (510 241)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g0_1
 (27 1)  (519 241)  (519 241)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 241)  (520 241)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 241)  (524 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (526 241)  (526 241)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_0
 (35 1)  (527 241)  (527 241)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_0
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (38 1)  (530 241)  (530 241)  LC_0 Logic Functioning bit
 (41 1)  (533 241)  (533 241)  LC_0 Logic Functioning bit
 (43 1)  (535 241)  (535 241)  LC_0 Logic Functioning bit
 (48 1)  (540 241)  (540 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 242)  (492 242)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 242)  (506 242)  routing T_10_15.sp4_h_l_1 <X> T_10_15.lc_trk_g0_4
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (43 2)  (535 242)  (535 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (15 3)  (507 243)  (507 243)  routing T_10_15.sp4_h_l_1 <X> T_10_15.lc_trk_g0_4
 (16 3)  (508 243)  (508 243)  routing T_10_15.sp4_h_l_1 <X> T_10_15.lc_trk_g0_4
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (0 4)  (492 244)  (492 244)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (507 244)  (507 244)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g1_1
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (510 244)  (510 244)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g1_1
 (21 4)  (513 244)  (513 244)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 244)  (529 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (39 4)  (531 244)  (531 244)  LC_2 Logic Functioning bit
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (18 5)  (510 245)  (510 245)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g1_1
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_2
 (35 5)  (527 245)  (527 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_2
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 246)  (532 246)  LC_3 Logic Functioning bit
 (41 6)  (533 246)  (533 246)  LC_3 Logic Functioning bit
 (42 6)  (534 246)  (534 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (14 7)  (506 247)  (506 247)  routing T_10_15.sp4_h_r_4 <X> T_10_15.lc_trk_g1_4
 (15 7)  (507 247)  (507 247)  routing T_10_15.sp4_h_r_4 <X> T_10_15.lc_trk_g1_4
 (16 7)  (508 247)  (508 247)  routing T_10_15.sp4_h_r_4 <X> T_10_15.lc_trk_g1_4
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 247)  (532 247)  LC_3 Logic Functioning bit
 (41 7)  (533 247)  (533 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (43 7)  (535 247)  (535 247)  LC_3 Logic Functioning bit
 (5 8)  (497 248)  (497 248)  routing T_10_15.sp4_v_b_0 <X> T_10_15.sp4_h_r_6
 (4 9)  (496 249)  (496 249)  routing T_10_15.sp4_v_b_0 <X> T_10_15.sp4_h_r_6
 (6 9)  (498 249)  (498 249)  routing T_10_15.sp4_v_b_0 <X> T_10_15.sp4_h_r_6
 (14 9)  (506 249)  (506 249)  routing T_10_15.sp12_v_b_16 <X> T_10_15.lc_trk_g2_0
 (16 9)  (508 249)  (508 249)  routing T_10_15.sp12_v_b_16 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (515 249)  (515 249)  routing T_10_15.sp4_v_b_42 <X> T_10_15.lc_trk_g2_2
 (24 9)  (516 249)  (516 249)  routing T_10_15.sp4_v_b_42 <X> T_10_15.lc_trk_g2_2
 (14 10)  (506 250)  (506 250)  routing T_10_15.sp12_v_t_3 <X> T_10_15.lc_trk_g2_4
 (25 10)  (517 250)  (517 250)  routing T_10_15.sp4_v_b_30 <X> T_10_15.lc_trk_g2_6
 (4 11)  (496 251)  (496 251)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_l_43
 (14 11)  (506 251)  (506 251)  routing T_10_15.sp12_v_t_3 <X> T_10_15.lc_trk_g2_4
 (15 11)  (507 251)  (507 251)  routing T_10_15.sp12_v_t_3 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 251)  (515 251)  routing T_10_15.sp4_v_b_30 <X> T_10_15.lc_trk_g2_6
 (14 12)  (506 252)  (506 252)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g3_0
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 252)  (510 252)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g3_1
 (25 12)  (517 252)  (517 252)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g3_2
 (26 12)  (518 252)  (518 252)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 252)  (523 252)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (47 12)  (539 252)  (539 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (511 253)  (511 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (520 253)  (520 253)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (532 253)  (532 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 254)  (497 254)  routing T_10_15.sp4_v_t_44 <X> T_10_15.sp4_h_l_44
 (26 14)  (518 254)  (518 254)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 254)  (520 254)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 254)  (522 254)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (53 14)  (545 254)  (545 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (6 15)  (498 255)  (498 255)  routing T_10_15.sp4_v_t_44 <X> T_10_15.sp4_h_l_44
 (27 15)  (519 255)  (519 255)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 255)  (522 255)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (533 255)  (533 255)  LC_7 Logic Functioning bit
 (43 15)  (535 255)  (535 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (8 0)  (554 240)  (554 240)  routing T_11_15.sp4_h_l_40 <X> T_11_15.sp4_h_r_1
 (10 0)  (556 240)  (556 240)  routing T_11_15.sp4_h_l_40 <X> T_11_15.sp4_h_r_1
 (14 0)  (560 240)  (560 240)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g0_0
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (25 0)  (571 240)  (571 240)  routing T_11_15.sp4_v_b_10 <X> T_11_15.lc_trk_g0_2
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 240)  (580 240)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (40 0)  (586 240)  (586 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (48 0)  (594 240)  (594 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 241)  (567 241)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (569 241)  (569 241)  routing T_11_15.sp4_v_b_10 <X> T_11_15.lc_trk_g0_2
 (25 1)  (571 241)  (571 241)  routing T_11_15.sp4_v_b_10 <X> T_11_15.lc_trk_g0_2
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 241)  (576 241)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 241)  (579 241)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.input_2_0
 (34 1)  (580 241)  (580 241)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.input_2_0
 (35 1)  (581 241)  (581 241)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.input_2_0
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (46 1)  (592 241)  (592 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (599 241)  (599 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (550 244)  (550 244)  routing T_11_15.sp4_v_t_38 <X> T_11_15.sp4_v_b_3
 (5 4)  (551 244)  (551 244)  routing T_11_15.sp4_v_t_38 <X> T_11_15.sp4_h_r_3
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (11 5)  (557 245)  (557 245)  routing T_11_15.sp4_h_l_44 <X> T_11_15.sp4_h_r_5
 (13 5)  (559 245)  (559 245)  routing T_11_15.sp4_h_l_44 <X> T_11_15.sp4_h_r_5
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 245)  (570 245)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g1_2
 (25 5)  (571 245)  (571 245)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g1_2
 (6 8)  (552 248)  (552 248)  routing T_11_15.sp4_v_t_38 <X> T_11_15.sp4_v_b_6
 (5 9)  (551 249)  (551 249)  routing T_11_15.sp4_v_t_38 <X> T_11_15.sp4_v_b_6
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp12_v_b_11 <X> T_11_15.lc_trk_g3_3
 (8 13)  (554 253)  (554 253)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_v_b_10
 (10 13)  (556 253)  (556 253)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_v_b_10
 (11 14)  (557 254)  (557 254)  routing T_11_15.sp4_v_b_8 <X> T_11_15.sp4_v_t_46
 (10 15)  (556 255)  (556 255)  routing T_11_15.sp4_h_l_40 <X> T_11_15.sp4_v_t_47
 (12 15)  (558 255)  (558 255)  routing T_11_15.sp4_v_b_8 <X> T_11_15.sp4_v_t_46


LogicTile_12_15

 (25 0)  (625 240)  (625 240)  routing T_12_15.sp4_v_b_2 <X> T_12_15.lc_trk_g0_2
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (19 1)  (619 241)  (619 241)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (623 241)  (623 241)  routing T_12_15.sp4_v_b_2 <X> T_12_15.lc_trk_g0_2
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (49 1)  (649 241)  (649 241)  Carry_In_Mux bit 

 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (0 3)  (600 243)  (600 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (53 3)  (653 243)  (653 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (48 4)  (648 244)  (648 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (18 5)  (618 245)  (618 245)  routing T_12_15.sp4_r_v_b_25 <X> T_12_15.lc_trk_g1_1
 (19 5)  (619 245)  (619 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (5 6)  (605 246)  (605 246)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_38
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g1_5
 (25 6)  (625 246)  (625 246)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g1_6
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (48 6)  (648 246)  (648 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (604 247)  (604 247)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_38
 (6 7)  (606 247)  (606 247)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_38
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (8 8)  (608 248)  (608 248)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_h_r_7
 (10 8)  (610 248)  (610 248)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_h_r_7
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp12_v_b_12 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (3 12)  (603 252)  (603 252)  routing T_12_15.sp12_v_b_1 <X> T_12_15.sp12_h_r_1
 (14 12)  (614 252)  (614 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (3 13)  (603 253)  (603 253)  routing T_12_15.sp12_v_b_1 <X> T_12_15.sp12_h_r_1
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (0 14)  (600 254)  (600 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (21 14)  (621 254)  (621 254)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (44 14)  (644 254)  (644 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g0_0
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (679 240)  (679 240)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g0_2
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.sp4_r_v_b_34 <X> T_13_15.lc_trk_g0_1
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (47 1)  (701 241)  (701 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 242)  (654 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (11 2)  (665 242)  (665 242)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (14 2)  (668 242)  (668 242)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g0_4
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (12 3)  (666 243)  (666 243)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (15 3)  (669 243)  (669 243)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.input_2_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (3 4)  (657 244)  (657 244)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_r_0
 (25 4)  (679 244)  (679 244)  routing T_13_15.sp12_h_r_2 <X> T_13_15.lc_trk_g1_2
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.sp12_h_r_2 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp12_h_r_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 245)  (689 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (15 6)  (669 246)  (669 246)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (25 6)  (679 246)  (679 246)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g1_6
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (53 7)  (707 247)  (707 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g2_0
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g2_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 248)  (689 248)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_4
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (46 9)  (700 249)  (700 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (668 250)  (668 250)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g2_4
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g2_5
 (21 10)  (675 250)  (675 250)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g2_6
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (52 10)  (706 250)  (706 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (10 12)  (664 252)  (664 252)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_r_10
 (16 12)  (670 252)  (670 252)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g3_1
 (25 12)  (679 252)  (679 252)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g3_2
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (51 12)  (705 252)  (705 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (668 253)  (668 253)  routing T_13_15.tnl_op_0 <X> T_13_15.lc_trk_g3_0
 (15 13)  (669 253)  (669 253)  routing T_13_15.tnl_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (3 14)  (657 254)  (657 254)  routing T_13_15.sp12_h_r_1 <X> T_13_15.sp12_v_t_22
 (11 14)  (665 254)  (665 254)  routing T_13_15.sp4_h_r_5 <X> T_13_15.sp4_v_t_46
 (13 14)  (667 254)  (667 254)  routing T_13_15.sp4_h_r_5 <X> T_13_15.sp4_v_t_46
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_v_t_32 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_v_t_32 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (679 254)  (679 254)  routing T_13_15.bnl_op_6 <X> T_13_15.lc_trk_g3_6
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 254)  (689 254)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_7
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (3 15)  (657 255)  (657 255)  routing T_13_15.sp12_h_r_1 <X> T_13_15.sp12_v_t_22
 (12 15)  (666 255)  (666 255)  routing T_13_15.sp4_h_r_5 <X> T_13_15.sp4_v_t_46
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.bnl_op_6 <X> T_13_15.lc_trk_g3_6
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 255)  (687 255)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_7
 (35 15)  (689 255)  (689 255)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_7
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (46 15)  (700 255)  (700 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_v_b_0 <X> T_14_15.lc_trk_g0_0
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (47 0)  (755 240)  (755 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_v_b_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.input_2_0
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 242)  (726 242)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g0_5
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_v_b_23 <X> T_14_15.lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp4_v_b_23 <X> T_14_15.lc_trk_g0_7
 (8 3)  (716 243)  (716 243)  routing T_14_15.sp4_h_r_1 <X> T_14_15.sp4_v_t_36
 (9 3)  (717 243)  (717 243)  routing T_14_15.sp4_h_r_1 <X> T_14_15.sp4_v_t_36
 (2 4)  (710 244)  (710 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (711 244)  (711 244)  routing T_14_15.sp12_v_t_23 <X> T_14_15.sp12_h_r_0
 (9 4)  (717 244)  (717 244)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_h_r_4
 (10 4)  (718 244)  (718 244)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_h_r_4
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 244)  (731 244)  routing T_14_15.sp12_h_l_16 <X> T_14_15.lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (21 5)  (729 245)  (729 245)  routing T_14_15.sp12_h_l_16 <X> T_14_15.lc_trk_g1_3
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 245)  (731 245)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (9 6)  (717 246)  (717 246)  routing T_14_15.sp4_h_r_1 <X> T_14_15.sp4_h_l_41
 (10 6)  (718 246)  (718 246)  routing T_14_15.sp4_h_r_1 <X> T_14_15.sp4_h_l_41
 (15 6)  (723 246)  (723 246)  routing T_14_15.sp4_h_r_13 <X> T_14_15.lc_trk_g1_5
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_h_r_13 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.sp4_h_r_13 <X> T_14_15.lc_trk_g1_5
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g2_3
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (46 8)  (754 248)  (754 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (729 249)  (729 249)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g2_3
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (46 9)  (754 249)  (754 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 10)  (719 250)  (719 250)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_v_t_45
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 250)  (743 250)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.input_2_5
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (40 10)  (748 250)  (748 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (52 10)  (760 250)  (760 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (720 251)  (720 251)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_v_t_45
 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (729 251)  (729 251)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (15 12)  (723 252)  (723 252)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (722 253)  (722 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (726 253)  (726 253)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (11 14)  (719 254)  (719 254)  routing T_14_15.sp4_h_l_43 <X> T_14_15.sp4_v_t_46
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g3_5
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (48 15)  (756 255)  (756 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_15

 (9 0)  (771 240)  (771 240)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_r_1
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (44 0)  (806 240)  (806 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (8 1)  (770 241)  (770 241)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_v_b_1
 (10 1)  (772 241)  (772 241)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_v_b_1
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (50 1)  (812 241)  (812 241)  Carry_In_Mux bit 

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (44 2)  (806 242)  (806 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (8 4)  (770 244)  (770 244)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_h_r_4
 (10 4)  (772 244)  (772 244)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_h_r_4
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 244)  (787 244)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g1_2
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (44 4)  (806 244)  (806 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (11 6)  (773 246)  (773 246)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_t_40
 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_t_40
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g1_5
 (25 6)  (787 246)  (787 246)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g1_6
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (44 6)  (806 246)  (806 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_v_t_40
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (42 8)  (804 248)  (804 248)  LC_4 Logic Functioning bit
 (44 8)  (806 248)  (806 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (14 10)  (776 250)  (776 250)  routing T_15_15.sp4_h_r_36 <X> T_15_15.lc_trk_g2_4
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (44 10)  (806 250)  (806 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (15 11)  (777 251)  (777 251)  routing T_15_15.sp4_h_r_36 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_h_r_36 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (4 12)  (766 252)  (766 252)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_v_b_9
 (6 12)  (768 252)  (768 252)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_v_b_9
 (14 12)  (776 252)  (776 252)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g3_0
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (44 12)  (806 252)  (806 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (5 13)  (767 253)  (767 253)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_v_b_9
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (781 253)  (781 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 254)  (776 254)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g3_4
 (21 14)  (783 254)  (783 254)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (42 14)  (804 254)  (804 254)  LC_7 Logic Functioning bit
 (44 14)  (806 254)  (806 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (42 15)  (804 255)  (804 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (14 0)  (830 240)  (830 240)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g0_0
 (15 0)  (831 240)  (831 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (21 0)  (837 240)  (837 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (46 1)  (862 241)  (862 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_l_36
 (9 2)  (825 242)  (825 242)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_l_36
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (839 242)  (839 242)  routing T_16_15.sp12_h_l_12 <X> T_16_15.lc_trk_g0_7
 (25 2)  (841 242)  (841 242)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 242)  (851 242)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_1
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (5 3)  (821 243)  (821 243)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_t_37
 (14 3)  (830 243)  (830 243)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (19 3)  (835 243)  (835 243)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 243)  (848 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 243)  (851 243)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_1
 (48 3)  (864 243)  (864 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 6)  (831 246)  (831 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 247)  (839 247)  routing T_16_15.sp4_v_b_22 <X> T_16_15.lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.sp4_v_b_22 <X> T_16_15.lc_trk_g1_6
 (21 8)  (837 248)  (837 248)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g2_3
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (14 9)  (830 249)  (830 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (15 9)  (831 249)  (831 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (837 249)  (837 249)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g2_3
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g2_2
 (25 9)  (841 249)  (841 249)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g2_2
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (849 249)  (849 249)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_4
 (35 9)  (851 249)  (851 249)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_4
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.tnl_op_7 <X> T_16_15.lc_trk_g2_7
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (21 11)  (837 251)  (837 251)  routing T_16_15.tnl_op_7 <X> T_16_15.lc_trk_g2_7
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (3 12)  (819 252)  (819 252)  routing T_16_15.sp12_v_t_22 <X> T_16_15.sp12_h_r_1
 (12 12)  (828 252)  (828 252)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_h_r_11
 (14 12)  (830 252)  (830 252)  routing T_16_15.sp12_v_b_0 <X> T_16_15.lc_trk_g3_0
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp12_v_b_11 <X> T_16_15.lc_trk_g3_3
 (11 13)  (827 253)  (827 253)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_h_r_11
 (14 13)  (830 253)  (830 253)  routing T_16_15.sp12_v_b_0 <X> T_16_15.lc_trk_g3_0
 (15 13)  (831 253)  (831 253)  routing T_16_15.sp12_v_b_0 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 255)  (840 255)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g3_6


LogicTile_17_15

 (8 0)  (882 240)  (882 240)  routing T_17_15.sp4_v_b_1 <X> T_17_15.sp4_h_r_1
 (9 0)  (883 240)  (883 240)  routing T_17_15.sp4_v_b_1 <X> T_17_15.sp4_h_r_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (892 240)  (892 240)  routing T_17_15.bnr_op_1 <X> T_17_15.lc_trk_g0_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (14 1)  (888 241)  (888 241)  routing T_17_15.sp4_h_r_0 <X> T_17_15.lc_trk_g0_0
 (15 1)  (889 241)  (889 241)  routing T_17_15.sp4_h_r_0 <X> T_17_15.lc_trk_g0_0
 (16 1)  (890 241)  (890 241)  routing T_17_15.sp4_h_r_0 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (892 241)  (892 241)  routing T_17_15.bnr_op_1 <X> T_17_15.lc_trk_g0_1
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 242)  (877 242)  routing T_17_15.sp12_v_t_23 <X> T_17_15.sp12_h_l_23
 (5 2)  (879 242)  (879 242)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_37
 (13 2)  (887 242)  (887 242)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_39
 (14 2)  (888 242)  (888 242)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 242)  (897 242)  routing T_17_15.sp4_h_r_7 <X> T_17_15.lc_trk_g0_7
 (24 2)  (898 242)  (898 242)  routing T_17_15.sp4_h_r_7 <X> T_17_15.lc_trk_g0_7
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (42 2)  (916 242)  (916 242)  LC_1 Logic Functioning bit
 (43 2)  (917 242)  (917 242)  LC_1 Logic Functioning bit
 (50 2)  (924 242)  (924 242)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (880 243)  (880 243)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_37
 (12 3)  (886 243)  (886 243)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_39
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (15 3)  (889 243)  (889 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (895 243)  (895 243)  routing T_17_15.sp4_h_r_7 <X> T_17_15.lc_trk_g0_7
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.top_op_6 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.top_op_6 <X> T_17_15.lc_trk_g0_6
 (27 3)  (901 243)  (901 243)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (43 3)  (917 243)  (917 243)  LC_1 Logic Functioning bit
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (876 244)  (876 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (888 244)  (888 244)  routing T_17_15.bnr_op_0 <X> T_17_15.lc_trk_g1_0
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 244)  (892 244)  routing T_17_15.bnr_op_1 <X> T_17_15.lc_trk_g1_1
 (25 4)  (899 244)  (899 244)  routing T_17_15.bnr_op_2 <X> T_17_15.lc_trk_g1_2
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 244)  (909 244)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_2
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (14 5)  (888 245)  (888 245)  routing T_17_15.bnr_op_0 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (892 245)  (892 245)  routing T_17_15.bnr_op_1 <X> T_17_15.lc_trk_g1_1
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (899 245)  (899 245)  routing T_17_15.bnr_op_2 <X> T_17_15.lc_trk_g1_2
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (908 245)  (908 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_2
 (35 5)  (909 245)  (909 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_2
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (41 5)  (915 245)  (915 245)  LC_2 Logic Functioning bit
 (43 5)  (917 245)  (917 245)  LC_2 Logic Functioning bit
 (12 6)  (886 246)  (886 246)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_h_l_40
 (15 6)  (889 246)  (889 246)  routing T_17_15.bot_op_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (895 246)  (895 246)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 246)  (897 246)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g1_7
 (24 6)  (898 246)  (898 246)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g1_7
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (50 6)  (924 246)  (924 246)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (883 247)  (883 247)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_v_t_41
 (13 7)  (887 247)  (887 247)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_h_l_40
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 247)  (904 247)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (41 7)  (915 247)  (915 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (12 8)  (886 248)  (886 248)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_r_8
 (14 8)  (888 248)  (888 248)  routing T_17_15.sp4_v_b_24 <X> T_17_15.lc_trk_g2_0
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g2_1
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (42 8)  (916 248)  (916 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (927 248)  (927 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (10 9)  (884 249)  (884 249)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_b_7
 (11 9)  (885 249)  (885 249)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_r_8
 (13 9)  (887 249)  (887 249)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_r_8
 (16 9)  (890 249)  (890 249)  routing T_17_15.sp4_v_b_24 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 249)  (897 249)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g2_2
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (6 10)  (880 250)  (880 250)  routing T_17_15.sp4_v_b_3 <X> T_17_15.sp4_v_t_43
 (11 10)  (885 250)  (885 250)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_45
 (13 10)  (887 250)  (887 250)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_45
 (14 10)  (888 250)  (888 250)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (19 10)  (893 250)  (893 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (41 10)  (915 250)  (915 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (5 11)  (879 251)  (879 251)  routing T_17_15.sp4_v_b_3 <X> T_17_15.sp4_v_t_43
 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_t_42
 (12 11)  (886 251)  (886 251)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_v_t_45
 (14 11)  (888 251)  (888 251)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (19 11)  (893 251)  (893 251)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (8 12)  (882 252)  (882 252)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_h_r_10
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (42 12)  (916 252)  (916 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (50 12)  (924 252)  (924 252)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (878 253)  (878 253)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_r_9
 (9 13)  (883 253)  (883 253)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_v_b_10
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 254)  (885 254)  routing T_17_15.sp4_v_b_8 <X> T_17_15.sp4_v_t_46
 (21 14)  (895 254)  (895 254)  routing T_17_15.sp4_v_t_18 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 254)  (897 254)  routing T_17_15.sp4_v_t_18 <X> T_17_15.lc_trk_g3_7
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 254)  (907 254)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (39 14)  (913 254)  (913 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (50 14)  (924 254)  (924 254)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (12 15)  (886 255)  (886 255)  routing T_17_15.sp4_v_b_8 <X> T_17_15.sp4_v_t_46
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (38 15)  (912 255)  (912 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit
 (53 15)  (927 255)  (927 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_15

 (8 0)  (936 240)  (936 240)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_h_r_1
 (9 0)  (937 240)  (937 240)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_h_r_1
 (10 0)  (938 240)  (938 240)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_h_r_1
 (12 0)  (940 240)  (940 240)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_r_2
 (25 0)  (953 240)  (953 240)  routing T_18_15.bnr_op_2 <X> T_18_15.lc_trk_g0_2
 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 240)  (959 240)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (42 0)  (970 240)  (970 240)  LC_0 Logic Functioning bit
 (43 0)  (971 240)  (971 240)  LC_0 Logic Functioning bit
 (14 1)  (942 241)  (942 241)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g0_0
 (15 1)  (943 241)  (943 241)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 241)  (953 241)  routing T_18_15.bnr_op_2 <X> T_18_15.lc_trk_g0_2
 (26 1)  (954 241)  (954 241)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 241)  (955 241)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 241)  (961 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.input_2_0
 (35 1)  (963 241)  (963 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.input_2_0
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (38 1)  (966 241)  (966 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (43 1)  (971 241)  (971 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 242)  (949 242)  routing T_18_15.sp12_h_l_4 <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 242)  (952 242)  routing T_18_15.sp12_h_l_4 <X> T_18_15.lc_trk_g0_7
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 242)  (961 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (42 2)  (970 242)  (970 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (47 2)  (975 242)  (975 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 242)  (978 242)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (979 242)  (979 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (980 242)  (980 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (936 243)  (936 243)  routing T_18_15.sp4_h_l_36 <X> T_18_15.sp4_v_t_36
 (21 3)  (949 243)  (949 243)  routing T_18_15.sp12_h_l_4 <X> T_18_15.lc_trk_g0_7
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (51 3)  (979 243)  (979 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (931 244)  (931 244)  routing T_18_15.sp12_v_t_23 <X> T_18_15.sp12_h_r_0
 (5 4)  (933 244)  (933 244)  routing T_18_15.sp4_v_b_9 <X> T_18_15.sp4_h_r_3
 (8 4)  (936 244)  (936 244)  routing T_18_15.sp4_v_b_10 <X> T_18_15.sp4_h_r_4
 (9 4)  (937 244)  (937 244)  routing T_18_15.sp4_v_b_10 <X> T_18_15.sp4_h_r_4
 (10 4)  (938 244)  (938 244)  routing T_18_15.sp4_v_b_10 <X> T_18_15.sp4_h_r_4
 (12 4)  (940 244)  (940 244)  routing T_18_15.sp4_v_b_5 <X> T_18_15.sp4_h_r_5
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (956 244)  (956 244)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 244)  (958 244)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 244)  (959 244)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 244)  (961 244)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (40 4)  (968 244)  (968 244)  LC_2 Logic Functioning bit
 (42 4)  (970 244)  (970 244)  LC_2 Logic Functioning bit
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (4 5)  (932 245)  (932 245)  routing T_18_15.sp4_v_b_9 <X> T_18_15.sp4_h_r_3
 (6 5)  (934 245)  (934 245)  routing T_18_15.sp4_v_b_9 <X> T_18_15.sp4_h_r_3
 (11 5)  (939 245)  (939 245)  routing T_18_15.sp4_v_b_5 <X> T_18_15.sp4_h_r_5
 (27 5)  (955 245)  (955 245)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 245)  (956 245)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (26 6)  (954 246)  (954 246)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 246)  (961 246)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 246)  (962 246)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (40 6)  (968 246)  (968 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (42 6)  (970 246)  (970 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (46 6)  (974 246)  (974 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (954 247)  (954 247)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (9 8)  (937 248)  (937 248)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_h_r_7
 (10 8)  (938 248)  (938 248)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_h_r_7
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (952 248)  (952 248)  routing T_18_15.tnr_op_3 <X> T_18_15.lc_trk_g2_3
 (25 8)  (953 248)  (953 248)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g2_2
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (40 8)  (968 248)  (968 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (42 8)  (970 248)  (970 248)  LC_4 Logic Functioning bit
 (43 8)  (971 248)  (971 248)  LC_4 Logic Functioning bit
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 249)  (959 249)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (52 9)  (980 249)  (980 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (934 250)  (934 250)  routing T_18_15.sp4_h_l_36 <X> T_18_15.sp4_v_t_43
 (13 10)  (941 250)  (941 250)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_v_t_45
 (15 10)  (943 250)  (943 250)  routing T_18_15.rgt_op_5 <X> T_18_15.lc_trk_g2_5
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 250)  (946 250)  routing T_18_15.rgt_op_5 <X> T_18_15.lc_trk_g2_5
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 250)  (951 250)  routing T_18_15.sp12_v_b_23 <X> T_18_15.lc_trk_g2_7
 (26 10)  (954 250)  (954 250)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 250)  (962 250)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 250)  (963 250)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_5
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (15 11)  (943 251)  (943 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (949 251)  (949 251)  routing T_18_15.sp12_v_b_23 <X> T_18_15.lc_trk_g2_7
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 251)  (961 251)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_5
 (35 11)  (963 251)  (963 251)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_5
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (12 12)  (940 252)  (940 252)  routing T_18_15.sp4_h_l_45 <X> T_18_15.sp4_h_r_11
 (14 12)  (942 252)  (942 252)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (26 12)  (954 252)  (954 252)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (50 12)  (978 252)  (978 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 252)  (979 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (980 252)  (980 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (981 252)  (981 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (13 13)  (941 253)  (941 253)  routing T_18_15.sp4_h_l_45 <X> T_18_15.sp4_h_r_11
 (14 13)  (942 253)  (942 253)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (15 13)  (943 253)  (943 253)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 253)  (955 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 253)  (956 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (4 14)  (932 254)  (932 254)  routing T_18_15.sp4_v_b_1 <X> T_18_15.sp4_v_t_44
 (6 14)  (934 254)  (934 254)  routing T_18_15.sp4_v_b_1 <X> T_18_15.sp4_v_t_44
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (9 14)  (937 254)  (937 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (952 254)  (952 254)  routing T_18_15.tnr_op_7 <X> T_18_15.lc_trk_g3_7


LogicTile_19_15

 (8 0)  (990 240)  (990 240)  routing T_19_15.sp4_h_l_36 <X> T_19_15.sp4_h_r_1
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.top_op_3 <X> T_19_15.lc_trk_g0_3
 (25 0)  (1007 240)  (1007 240)  routing T_19_15.wire_logic_cluster/lc_2/out <X> T_19_15.lc_trk_g0_2
 (26 0)  (1008 240)  (1008 240)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 240)  (1012 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (43 0)  (1025 240)  (1025 240)  LC_0 Logic Functioning bit
 (9 1)  (991 241)  (991 241)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_v_b_1
 (14 1)  (996 241)  (996 241)  routing T_19_15.top_op_0 <X> T_19_15.lc_trk_g0_0
 (15 1)  (997 241)  (997 241)  routing T_19_15.top_op_0 <X> T_19_15.lc_trk_g0_0
 (17 1)  (999 241)  (999 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (1003 241)  (1003 241)  routing T_19_15.top_op_3 <X> T_19_15.lc_trk_g0_3
 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1008 241)  (1008 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 241)  (1016 241)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.input_2_0
 (35 1)  (1017 241)  (1017 241)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.input_2_0
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (41 1)  (1023 241)  (1023 241)  LC_0 Logic Functioning bit
 (43 1)  (1025 241)  (1025 241)  LC_0 Logic Functioning bit
 (53 1)  (1035 241)  (1035 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 242)  (986 242)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_37
 (6 2)  (988 242)  (988 242)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_37
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 242)  (1006 242)  routing T_19_15.bot_op_7 <X> T_19_15.lc_trk_g0_7
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 242)  (1009 242)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 242)  (1017 242)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (42 2)  (1024 242)  (1024 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (5 3)  (987 243)  (987 243)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_37
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1015 243)  (1015 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (34 3)  (1016 243)  (1016 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (35 3)  (1017 243)  (1017 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (986 244)  (986 244)  routing T_19_15.sp4_v_t_42 <X> T_19_15.sp4_v_b_3
 (6 4)  (988 244)  (988 244)  routing T_19_15.sp4_v_t_42 <X> T_19_15.sp4_v_b_3
 (15 4)  (997 244)  (997 244)  routing T_19_15.lft_op_1 <X> T_19_15.lc_trk_g1_1
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 244)  (1000 244)  routing T_19_15.lft_op_1 <X> T_19_15.lc_trk_g1_1
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 244)  (1006 244)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g1_3
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (50 4)  (1032 244)  (1032 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (16 5)  (998 245)  (998 245)  routing T_19_15.sp12_h_r_8 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1004 245)  (1004 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1007 245)  (1007 245)  routing T_19_15.sp4_r_v_b_26 <X> T_19_15.lc_trk_g1_2
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (38 5)  (1020 245)  (1020 245)  LC_2 Logic Functioning bit
 (40 5)  (1022 245)  (1022 245)  LC_2 Logic Functioning bit
 (42 5)  (1024 245)  (1024 245)  LC_2 Logic Functioning bit
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (12 6)  (994 246)  (994 246)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_h_l_40
 (15 6)  (997 246)  (997 246)  routing T_19_15.top_op_5 <X> T_19_15.lc_trk_g1_5
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1003 246)  (1003 246)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g1_7
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g1_7
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 246)  (1013 246)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 246)  (1017 246)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.input_2_3
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (8 7)  (990 247)  (990 247)  routing T_19_15.sp4_h_r_10 <X> T_19_15.sp4_v_t_41
 (9 7)  (991 247)  (991 247)  routing T_19_15.sp4_h_r_10 <X> T_19_15.sp4_v_t_41
 (10 7)  (992 247)  (992 247)  routing T_19_15.sp4_h_r_10 <X> T_19_15.sp4_v_t_41
 (13 7)  (995 247)  (995 247)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_h_l_40
 (18 7)  (1000 247)  (1000 247)  routing T_19_15.top_op_5 <X> T_19_15.lc_trk_g1_5
 (21 7)  (1003 247)  (1003 247)  routing T_19_15.sp4_v_b_15 <X> T_19_15.lc_trk_g1_7
 (26 7)  (1008 247)  (1008 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 247)  (1009 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 247)  (1015 247)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.input_2_3
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (40 7)  (1022 247)  (1022 247)  LC_3 Logic Functioning bit
 (5 8)  (987 248)  (987 248)  routing T_19_15.sp4_v_t_43 <X> T_19_15.sp4_h_r_6
 (9 8)  (991 248)  (991 248)  routing T_19_15.sp4_h_l_41 <X> T_19_15.sp4_h_r_7
 (10 8)  (992 248)  (992 248)  routing T_19_15.sp4_h_l_41 <X> T_19_15.sp4_h_r_7
 (14 8)  (996 248)  (996 248)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.sp4_h_r_42 <X> T_19_15.lc_trk_g2_2
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (40 8)  (1022 248)  (1022 248)  LC_4 Logic Functioning bit
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (42 8)  (1024 248)  (1024 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (48 8)  (1030 248)  (1030 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1032 248)  (1032 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (996 249)  (996 249)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (1000 249)  (1000 249)  routing T_19_15.sp4_r_v_b_33 <X> T_19_15.lc_trk_g2_1
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 249)  (1005 249)  routing T_19_15.sp4_h_r_42 <X> T_19_15.lc_trk_g2_2
 (24 9)  (1006 249)  (1006 249)  routing T_19_15.sp4_h_r_42 <X> T_19_15.lc_trk_g2_2
 (25 9)  (1007 249)  (1007 249)  routing T_19_15.sp4_h_r_42 <X> T_19_15.lc_trk_g2_2
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 249)  (1012 249)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (40 9)  (1022 249)  (1022 249)  LC_4 Logic Functioning bit
 (41 9)  (1023 249)  (1023 249)  LC_4 Logic Functioning bit
 (43 9)  (1025 249)  (1025 249)  LC_4 Logic Functioning bit
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g2_5
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g2_6
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 250)  (1017 250)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_5
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (41 10)  (1023 250)  (1023 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (46 10)  (1028 250)  (1028 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (1029 250)  (1029 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1030 250)  (1030 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1033 250)  (1033 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1015 251)  (1015 251)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_5
 (34 11)  (1016 251)  (1016 251)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_5
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (46 11)  (1028 251)  (1028 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (1030 251)  (1030 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (1034 251)  (1034 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (27 12)  (1009 252)  (1009 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 252)  (1010 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 252)  (1012 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 252)  (1016 252)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 252)  (1023 252)  LC_6 Logic Functioning bit
 (43 12)  (1025 252)  (1025 252)  LC_6 Logic Functioning bit
 (4 13)  (986 253)  (986 253)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_h_r_9
 (14 13)  (996 253)  (996 253)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g3_0
 (15 13)  (997 253)  (997 253)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (30 13)  (1012 253)  (1012 253)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (1023 253)  (1023 253)  LC_6 Logic Functioning bit
 (43 13)  (1025 253)  (1025 253)  LC_6 Logic Functioning bit
 (12 14)  (994 254)  (994 254)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_h_l_46
 (14 14)  (996 254)  (996 254)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g3_4
 (21 14)  (1003 254)  (1003 254)  routing T_19_15.sp4_v_t_26 <X> T_19_15.lc_trk_g3_7
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 254)  (1005 254)  routing T_19_15.sp4_v_t_26 <X> T_19_15.lc_trk_g3_7
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (27 14)  (1009 254)  (1009 254)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 254)  (1016 254)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 254)  (1018 254)  LC_7 Logic Functioning bit
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (38 14)  (1020 254)  (1020 254)  LC_7 Logic Functioning bit
 (39 14)  (1021 254)  (1021 254)  LC_7 Logic Functioning bit
 (50 14)  (1032 254)  (1032 254)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (993 255)  (993 255)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_h_l_46
 (15 15)  (997 255)  (997 255)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g3_4
 (16 15)  (998 255)  (998 255)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g3_4
 (17 15)  (999 255)  (999 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.sp4_v_t_26 <X> T_19_15.lc_trk_g3_7
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (26 15)  (1008 255)  (1008 255)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 255)  (1009 255)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (39 15)  (1021 255)  (1021 255)  LC_7 Logic Functioning bit


LogicTile_20_15

 (14 0)  (1050 240)  (1050 240)  routing T_20_15.sp12_h_r_0 <X> T_20_15.lc_trk_g0_0
 (17 0)  (1053 240)  (1053 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 240)  (1054 240)  routing T_20_15.wire_logic_cluster/lc_1/out <X> T_20_15.lc_trk_g0_1
 (25 0)  (1061 240)  (1061 240)  routing T_20_15.sp4_v_b_2 <X> T_20_15.lc_trk_g0_2
 (26 0)  (1062 240)  (1062 240)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 240)  (1064 240)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (14 1)  (1050 241)  (1050 241)  routing T_20_15.sp12_h_r_0 <X> T_20_15.lc_trk_g0_0
 (15 1)  (1051 241)  (1051 241)  routing T_20_15.sp12_h_r_0 <X> T_20_15.lc_trk_g0_0
 (17 1)  (1053 241)  (1053 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1059 241)  (1059 241)  routing T_20_15.sp4_v_b_2 <X> T_20_15.lc_trk_g0_2
 (28 1)  (1064 241)  (1064 241)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (37 1)  (1073 241)  (1073 241)  LC_0 Logic Functioning bit
 (39 1)  (1075 241)  (1075 241)  LC_0 Logic Functioning bit
 (41 1)  (1077 241)  (1077 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 242)  (1044 242)  routing T_20_15.sp4_v_t_36 <X> T_20_15.sp4_h_l_36
 (9 2)  (1045 242)  (1045 242)  routing T_20_15.sp4_v_t_36 <X> T_20_15.sp4_h_l_36
 (26 2)  (1062 242)  (1062 242)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 242)  (1063 242)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 242)  (1070 242)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 242)  (1072 242)  LC_1 Logic Functioning bit
 (37 2)  (1073 242)  (1073 242)  LC_1 Logic Functioning bit
 (43 2)  (1079 242)  (1079 242)  LC_1 Logic Functioning bit
 (50 2)  (1086 242)  (1086 242)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (1041 243)  (1041 243)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_v_t_37
 (11 3)  (1047 243)  (1047 243)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_39
 (15 3)  (1051 243)  (1051 243)  routing T_20_15.sp4_v_t_9 <X> T_20_15.lc_trk_g0_4
 (16 3)  (1052 243)  (1052 243)  routing T_20_15.sp4_v_t_9 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (1058 243)  (1058 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1060 243)  (1060 243)  routing T_20_15.top_op_6 <X> T_20_15.lc_trk_g0_6
 (25 3)  (1061 243)  (1061 243)  routing T_20_15.top_op_6 <X> T_20_15.lc_trk_g0_6
 (28 3)  (1064 243)  (1064 243)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 243)  (1072 243)  LC_1 Logic Functioning bit
 (37 3)  (1073 243)  (1073 243)  LC_1 Logic Functioning bit
 (38 3)  (1074 243)  (1074 243)  LC_1 Logic Functioning bit
 (41 3)  (1077 243)  (1077 243)  LC_1 Logic Functioning bit
 (42 3)  (1078 243)  (1078 243)  LC_1 Logic Functioning bit
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1051 244)  (1051 244)  routing T_20_15.sp4_v_b_17 <X> T_20_15.lc_trk_g1_1
 (16 4)  (1052 244)  (1052 244)  routing T_20_15.sp4_v_b_17 <X> T_20_15.lc_trk_g1_1
 (17 4)  (1053 244)  (1053 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1057 244)  (1057 244)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (22 4)  (1058 244)  (1058 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 244)  (1059 244)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (24 4)  (1060 244)  (1060 244)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 244)  (1064 244)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 244)  (1066 244)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 244)  (1072 244)  LC_2 Logic Functioning bit
 (38 4)  (1074 244)  (1074 244)  LC_2 Logic Functioning bit
 (41 4)  (1077 244)  (1077 244)  LC_2 Logic Functioning bit
 (43 4)  (1079 244)  (1079 244)  LC_2 Logic Functioning bit
 (1 5)  (1037 245)  (1037 245)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 245)  (1048 245)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_v_b_5
 (21 5)  (1057 245)  (1057 245)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (26 5)  (1062 245)  (1062 245)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 245)  (1066 245)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (1073 245)  (1073 245)  LC_2 Logic Functioning bit
 (39 5)  (1075 245)  (1075 245)  LC_2 Logic Functioning bit
 (41 5)  (1077 245)  (1077 245)  LC_2 Logic Functioning bit
 (43 5)  (1079 245)  (1079 245)  LC_2 Logic Functioning bit
 (6 6)  (1042 246)  (1042 246)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_v_t_38
 (8 6)  (1044 246)  (1044 246)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_h_l_41
 (9 6)  (1045 246)  (1045 246)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_h_l_41
 (10 6)  (1046 246)  (1046 246)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_h_l_41
 (16 6)  (1052 246)  (1052 246)  routing T_20_15.sp4_v_b_13 <X> T_20_15.lc_trk_g1_5
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 246)  (1054 246)  routing T_20_15.sp4_v_b_13 <X> T_20_15.lc_trk_g1_5
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1060 246)  (1060 246)  routing T_20_15.top_op_7 <X> T_20_15.lc_trk_g1_7
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 246)  (1063 246)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 246)  (1070 246)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 246)  (1073 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (42 6)  (1078 246)  (1078 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (50 6)  (1086 246)  (1086 246)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (1039 247)  (1039 247)  routing T_20_15.sp12_h_l_23 <X> T_20_15.sp12_v_t_23
 (5 7)  (1041 247)  (1041 247)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_v_t_38
 (9 7)  (1045 247)  (1045 247)  routing T_20_15.sp4_v_b_8 <X> T_20_15.sp4_v_t_41
 (10 7)  (1046 247)  (1046 247)  routing T_20_15.sp4_v_b_8 <X> T_20_15.sp4_v_t_41
 (11 7)  (1047 247)  (1047 247)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_h_l_40
 (18 7)  (1054 247)  (1054 247)  routing T_20_15.sp4_v_b_13 <X> T_20_15.lc_trk_g1_5
 (21 7)  (1057 247)  (1057 247)  routing T_20_15.top_op_7 <X> T_20_15.lc_trk_g1_7
 (28 7)  (1064 247)  (1064 247)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 247)  (1072 247)  LC_3 Logic Functioning bit
 (43 7)  (1079 247)  (1079 247)  LC_3 Logic Functioning bit
 (8 8)  (1044 248)  (1044 248)  routing T_20_15.sp4_h_l_46 <X> T_20_15.sp4_h_r_7
 (10 8)  (1046 248)  (1046 248)  routing T_20_15.sp4_h_l_46 <X> T_20_15.sp4_h_r_7
 (15 8)  (1051 248)  (1051 248)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g2_1
 (16 8)  (1052 248)  (1052 248)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1072 248)  (1072 248)  LC_4 Logic Functioning bit
 (43 8)  (1079 248)  (1079 248)  LC_4 Logic Functioning bit
 (45 8)  (1081 248)  (1081 248)  LC_4 Logic Functioning bit
 (50 8)  (1086 248)  (1086 248)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1054 249)  (1054 249)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g2_1
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 249)  (1059 249)  routing T_20_15.sp4_h_l_15 <X> T_20_15.lc_trk_g2_2
 (24 9)  (1060 249)  (1060 249)  routing T_20_15.sp4_h_l_15 <X> T_20_15.lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_h_l_15 <X> T_20_15.lc_trk_g2_2
 (26 9)  (1062 249)  (1062 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 249)  (1072 249)  LC_4 Logic Functioning bit
 (37 9)  (1073 249)  (1073 249)  LC_4 Logic Functioning bit
 (38 9)  (1074 249)  (1074 249)  LC_4 Logic Functioning bit
 (41 9)  (1077 249)  (1077 249)  LC_4 Logic Functioning bit
 (42 9)  (1078 249)  (1078 249)  LC_4 Logic Functioning bit
 (43 9)  (1079 249)  (1079 249)  LC_4 Logic Functioning bit
 (51 9)  (1087 249)  (1087 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (15 10)  (1051 250)  (1051 250)  routing T_20_15.sp4_h_l_16 <X> T_20_15.lc_trk_g2_5
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp4_h_l_16 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 250)  (1067 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (37 10)  (1073 250)  (1073 250)  LC_5 Logic Functioning bit
 (38 10)  (1074 250)  (1074 250)  LC_5 Logic Functioning bit
 (39 10)  (1075 250)  (1075 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (8 11)  (1044 251)  (1044 251)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_42
 (9 11)  (1045 251)  (1045 251)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_42
 (15 11)  (1051 251)  (1051 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (16 11)  (1052 251)  (1052 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1054 251)  (1054 251)  routing T_20_15.sp4_h_l_16 <X> T_20_15.lc_trk_g2_5
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 251)  (1066 251)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 251)  (1072 251)  LC_5 Logic Functioning bit
 (38 11)  (1074 251)  (1074 251)  LC_5 Logic Functioning bit
 (15 12)  (1051 252)  (1051 252)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g3_1
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (28 12)  (1064 252)  (1064 252)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 252)  (1067 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (42 12)  (1078 252)  (1078 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (50 12)  (1086 252)  (1086 252)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (1044 253)  (1044 253)  routing T_20_15.sp4_h_r_10 <X> T_20_15.sp4_v_b_10
 (18 13)  (1054 253)  (1054 253)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g3_1
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (26 13)  (1062 253)  (1062 253)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (42 13)  (1078 253)  (1078 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1047 254)  (1047 254)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_v_t_46
 (13 14)  (1049 254)  (1049 254)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_v_t_46
 (15 14)  (1051 254)  (1051 254)  routing T_20_15.sp4_h_r_45 <X> T_20_15.lc_trk_g3_5
 (16 14)  (1052 254)  (1052 254)  routing T_20_15.sp4_h_r_45 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 254)  (1054 254)  routing T_20_15.sp4_h_r_45 <X> T_20_15.lc_trk_g3_5
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 254)  (1060 254)  routing T_20_15.tnr_op_7 <X> T_20_15.lc_trk_g3_7
 (27 14)  (1063 254)  (1063 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 254)  (1064 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 254)  (1069 254)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 254)  (1070 254)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (37 14)  (1073 254)  (1073 254)  LC_7 Logic Functioning bit
 (41 14)  (1077 254)  (1077 254)  LC_7 Logic Functioning bit
 (43 14)  (1079 254)  (1079 254)  LC_7 Logic Functioning bit
 (45 14)  (1081 254)  (1081 254)  LC_7 Logic Functioning bit
 (50 14)  (1086 254)  (1086 254)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (1037 255)  (1037 255)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 255)  (1040 255)  routing T_20_15.sp4_v_b_4 <X> T_20_15.sp4_h_l_44
 (12 15)  (1048 255)  (1048 255)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_v_t_46
 (18 15)  (1054 255)  (1054 255)  routing T_20_15.sp4_h_r_45 <X> T_20_15.lc_trk_g3_5
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1060 255)  (1060 255)  routing T_20_15.tnr_op_6 <X> T_20_15.lc_trk_g3_6
 (31 15)  (1067 255)  (1067 255)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 255)  (1072 255)  LC_7 Logic Functioning bit
 (37 15)  (1073 255)  (1073 255)  LC_7 Logic Functioning bit
 (41 15)  (1077 255)  (1077 255)  LC_7 Logic Functioning bit
 (43 15)  (1079 255)  (1079 255)  LC_7 Logic Functioning bit
 (52 15)  (1088 255)  (1088 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_21_15

 (9 0)  (1099 240)  (1099 240)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_h_r_1
 (10 0)  (1100 240)  (1100 240)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_h_r_1
 (17 0)  (1107 240)  (1107 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 240)  (1108 240)  routing T_21_15.wire_logic_cluster/lc_1/out <X> T_21_15.lc_trk_g0_1
 (28 0)  (1118 240)  (1118 240)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 240)  (1120 240)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 240)  (1121 240)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 240)  (1123 240)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 240)  (1124 240)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 240)  (1126 240)  LC_0 Logic Functioning bit
 (38 0)  (1128 240)  (1128 240)  LC_0 Logic Functioning bit
 (41 0)  (1131 240)  (1131 240)  LC_0 Logic Functioning bit
 (43 0)  (1133 240)  (1133 240)  LC_0 Logic Functioning bit
 (17 1)  (1107 241)  (1107 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1116 241)  (1116 241)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 241)  (1117 241)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 241)  (1120 241)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 241)  (1121 241)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 241)  (1127 241)  LC_0 Logic Functioning bit
 (39 1)  (1129 241)  (1129 241)  LC_0 Logic Functioning bit
 (41 1)  (1131 241)  (1131 241)  LC_0 Logic Functioning bit
 (43 1)  (1133 241)  (1133 241)  LC_0 Logic Functioning bit
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 242)  (1093 242)  routing T_21_15.sp12_v_t_23 <X> T_21_15.sp12_h_l_23
 (4 2)  (1094 242)  (1094 242)  routing T_21_15.sp4_v_b_0 <X> T_21_15.sp4_v_t_37
 (5 2)  (1095 242)  (1095 242)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_h_l_37
 (15 2)  (1105 242)  (1105 242)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g0_5
 (16 2)  (1106 242)  (1106 242)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g0_5
 (17 2)  (1107 242)  (1107 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (1116 242)  (1116 242)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 242)  (1123 242)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 242)  (1126 242)  LC_1 Logic Functioning bit
 (38 2)  (1128 242)  (1128 242)  LC_1 Logic Functioning bit
 (41 2)  (1131 242)  (1131 242)  LC_1 Logic Functioning bit
 (42 2)  (1132 242)  (1132 242)  LC_1 Logic Functioning bit
 (43 2)  (1133 242)  (1133 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (50 2)  (1140 242)  (1140 242)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1142 242)  (1142 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (1 3)  (1091 243)  (1091 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 3)  (1094 243)  (1094 243)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_h_l_37
 (6 3)  (1096 243)  (1096 243)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_h_l_37
 (22 3)  (1112 243)  (1112 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 243)  (1113 243)  routing T_21_15.sp4_h_r_6 <X> T_21_15.lc_trk_g0_6
 (24 3)  (1114 243)  (1114 243)  routing T_21_15.sp4_h_r_6 <X> T_21_15.lc_trk_g0_6
 (25 3)  (1115 243)  (1115 243)  routing T_21_15.sp4_h_r_6 <X> T_21_15.lc_trk_g0_6
 (28 3)  (1118 243)  (1118 243)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 243)  (1120 243)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (1127 243)  (1127 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (43 3)  (1133 243)  (1133 243)  LC_1 Logic Functioning bit
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1114 244)  (1114 244)  routing T_21_15.top_op_3 <X> T_21_15.lc_trk_g1_3
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 244)  (1118 244)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 244)  (1120 244)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 244)  (1121 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 244)  (1123 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 244)  (1124 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (1131 244)  (1131 244)  LC_2 Logic Functioning bit
 (43 4)  (1133 244)  (1133 244)  LC_2 Logic Functioning bit
 (1 5)  (1091 245)  (1091 245)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 245)  (1101 245)  routing T_21_15.sp4_h_l_44 <X> T_21_15.sp4_h_r_5
 (13 5)  (1103 245)  (1103 245)  routing T_21_15.sp4_h_l_44 <X> T_21_15.sp4_h_r_5
 (21 5)  (1111 245)  (1111 245)  routing T_21_15.top_op_3 <X> T_21_15.lc_trk_g1_3
 (31 5)  (1121 245)  (1121 245)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (41 5)  (1131 245)  (1131 245)  LC_2 Logic Functioning bit
 (43 5)  (1133 245)  (1133 245)  LC_2 Logic Functioning bit
 (26 6)  (1116 246)  (1116 246)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 246)  (1118 246)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 246)  (1123 246)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 246)  (1124 246)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 246)  (1126 246)  LC_3 Logic Functioning bit
 (37 6)  (1127 246)  (1127 246)  LC_3 Logic Functioning bit
 (38 6)  (1128 246)  (1128 246)  LC_3 Logic Functioning bit
 (39 6)  (1129 246)  (1129 246)  LC_3 Logic Functioning bit
 (41 6)  (1131 246)  (1131 246)  LC_3 Logic Functioning bit
 (43 6)  (1133 246)  (1133 246)  LC_3 Logic Functioning bit
 (26 7)  (1116 247)  (1116 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 247)  (1117 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 247)  (1118 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 247)  (1119 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 247)  (1120 247)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 247)  (1126 247)  LC_3 Logic Functioning bit
 (38 7)  (1128 247)  (1128 247)  LC_3 Logic Functioning bit
 (46 7)  (1136 247)  (1136 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (8 8)  (1098 248)  (1098 248)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_h_r_7
 (10 8)  (1100 248)  (1100 248)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_h_r_7
 (14 8)  (1104 248)  (1104 248)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g2_0
 (25 8)  (1115 248)  (1115 248)  routing T_21_15.sp4_v_b_26 <X> T_21_15.lc_trk_g2_2
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g0_5 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 248)  (1121 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (38 8)  (1128 248)  (1128 248)  LC_4 Logic Functioning bit
 (41 8)  (1131 248)  (1131 248)  LC_4 Logic Functioning bit
 (43 8)  (1133 248)  (1133 248)  LC_4 Logic Functioning bit
 (14 9)  (1104 249)  (1104 249)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g2_0
 (15 9)  (1105 249)  (1105 249)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g2_0
 (16 9)  (1106 249)  (1106 249)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g2_0
 (17 9)  (1107 249)  (1107 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1112 249)  (1112 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 249)  (1113 249)  routing T_21_15.sp4_v_b_26 <X> T_21_15.lc_trk_g2_2
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 249)  (1117 249)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 249)  (1127 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (41 9)  (1131 249)  (1131 249)  LC_4 Logic Functioning bit
 (43 9)  (1133 249)  (1133 249)  LC_4 Logic Functioning bit
 (3 10)  (1093 250)  (1093 250)  routing T_21_15.sp12_v_t_22 <X> T_21_15.sp12_h_l_22
 (8 10)  (1098 250)  (1098 250)  routing T_21_15.sp4_v_t_42 <X> T_21_15.sp4_h_l_42
 (9 10)  (1099 250)  (1099 250)  routing T_21_15.sp4_v_t_42 <X> T_21_15.sp4_h_l_42
 (13 10)  (1103 250)  (1103 250)  routing T_21_15.sp4_v_b_8 <X> T_21_15.sp4_v_t_45
 (14 10)  (1104 250)  (1104 250)  routing T_21_15.sp4_h_r_36 <X> T_21_15.lc_trk_g2_4
 (17 10)  (1107 250)  (1107 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 250)  (1108 250)  routing T_21_15.wire_logic_cluster/lc_5/out <X> T_21_15.lc_trk_g2_5
 (21 10)  (1111 250)  (1111 250)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g2_7
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 250)  (1113 250)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g2_7
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 250)  (1120 250)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 250)  (1123 250)  routing T_21_15.lc_trk_g2_0 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 250)  (1126 250)  LC_5 Logic Functioning bit
 (37 10)  (1127 250)  (1127 250)  LC_5 Logic Functioning bit
 (38 10)  (1128 250)  (1128 250)  LC_5 Logic Functioning bit
 (39 10)  (1129 250)  (1129 250)  LC_5 Logic Functioning bit
 (43 10)  (1133 250)  (1133 250)  LC_5 Logic Functioning bit
 (50 10)  (1140 250)  (1140 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1105 251)  (1105 251)  routing T_21_15.sp4_h_r_36 <X> T_21_15.lc_trk_g2_4
 (16 11)  (1106 251)  (1106 251)  routing T_21_15.sp4_h_r_36 <X> T_21_15.lc_trk_g2_4
 (17 11)  (1107 251)  (1107 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1111 251)  (1111 251)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g2_7
 (26 11)  (1116 251)  (1116 251)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 251)  (1117 251)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 251)  (1118 251)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1127 251)  (1127 251)  LC_5 Logic Functioning bit
 (39 11)  (1129 251)  (1129 251)  LC_5 Logic Functioning bit
 (43 11)  (1133 251)  (1133 251)  LC_5 Logic Functioning bit
 (15 12)  (1105 252)  (1105 252)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g3_1
 (16 12)  (1106 252)  (1106 252)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g3_1
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g3_1
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 252)  (1114 252)  routing T_21_15.tnl_op_3 <X> T_21_15.lc_trk_g3_3
 (25 12)  (1115 252)  (1115 252)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g3_2
 (18 13)  (1108 253)  (1108 253)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g3_1
 (21 13)  (1111 253)  (1111 253)  routing T_21_15.tnl_op_3 <X> T_21_15.lc_trk_g3_3
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (1090 254)  (1090 254)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 254)  (1104 254)  routing T_21_15.rgt_op_4 <X> T_21_15.lc_trk_g3_4
 (16 14)  (1106 254)  (1106 254)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 254)  (1108 254)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (25 14)  (1115 254)  (1115 254)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (1126 254)  (1126 254)  LC_7 Logic Functioning bit
 (38 14)  (1128 254)  (1128 254)  LC_7 Logic Functioning bit
 (41 14)  (1131 254)  (1131 254)  LC_7 Logic Functioning bit
 (43 14)  (1133 254)  (1133 254)  LC_7 Logic Functioning bit
 (0 15)  (1090 255)  (1090 255)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 255)  (1091 255)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (1095 255)  (1095 255)  routing T_21_15.sp4_h_l_44 <X> T_21_15.sp4_v_t_44
 (15 15)  (1105 255)  (1105 255)  routing T_21_15.rgt_op_4 <X> T_21_15.lc_trk_g3_4
 (17 15)  (1107 255)  (1107 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1108 255)  (1108 255)  routing T_21_15.sp4_v_b_37 <X> T_21_15.lc_trk_g3_5
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 255)  (1113 255)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6
 (24 15)  (1114 255)  (1114 255)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (53 15)  (1143 255)  (1143 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_15

 (14 0)  (1158 240)  (1158 240)  routing T_22_15.sp4_h_l_5 <X> T_22_15.lc_trk_g0_0
 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 240)  (1171 240)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 240)  (1172 240)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 240)  (1174 240)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g0_5 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (45 0)  (1189 240)  (1189 240)  LC_0 Logic Functioning bit
 (14 1)  (1158 241)  (1158 241)  routing T_22_15.sp4_h_l_5 <X> T_22_15.lc_trk_g0_0
 (15 1)  (1159 241)  (1159 241)  routing T_22_15.sp4_h_l_5 <X> T_22_15.lc_trk_g0_0
 (16 1)  (1160 241)  (1160 241)  routing T_22_15.sp4_h_l_5 <X> T_22_15.lc_trk_g0_0
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (1170 241)  (1170 241)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (38 1)  (1182 241)  (1182 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (40 1)  (1184 241)  (1184 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1161 242)  (1161 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (1170 242)  (1170 242)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 242)  (1174 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 242)  (1177 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 242)  (1178 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 242)  (1180 242)  LC_1 Logic Functioning bit
 (37 2)  (1181 242)  (1181 242)  LC_1 Logic Functioning bit
 (38 2)  (1182 242)  (1182 242)  LC_1 Logic Functioning bit
 (39 2)  (1183 242)  (1183 242)  LC_1 Logic Functioning bit
 (41 2)  (1185 242)  (1185 242)  LC_1 Logic Functioning bit
 (43 2)  (1187 242)  (1187 242)  LC_1 Logic Functioning bit
 (45 2)  (1189 242)  (1189 242)  LC_1 Logic Functioning bit
 (14 3)  (1158 243)  (1158 243)  routing T_22_15.top_op_4 <X> T_22_15.lc_trk_g0_4
 (15 3)  (1159 243)  (1159 243)  routing T_22_15.top_op_4 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1162 243)  (1162 243)  routing T_22_15.sp4_r_v_b_29 <X> T_22_15.lc_trk_g0_5
 (22 3)  (1166 243)  (1166 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1167 243)  (1167 243)  routing T_22_15.sp4_h_r_6 <X> T_22_15.lc_trk_g0_6
 (24 3)  (1168 243)  (1168 243)  routing T_22_15.sp4_h_r_6 <X> T_22_15.lc_trk_g0_6
 (25 3)  (1169 243)  (1169 243)  routing T_22_15.sp4_h_r_6 <X> T_22_15.lc_trk_g0_6
 (27 3)  (1171 243)  (1171 243)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 243)  (1174 243)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 243)  (1180 243)  LC_1 Logic Functioning bit
 (38 3)  (1182 243)  (1182 243)  LC_1 Logic Functioning bit
 (47 3)  (1191 243)  (1191 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1145 244)  (1145 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1148 244)  (1148 244)  routing T_22_15.sp4_v_t_38 <X> T_22_15.sp4_v_b_3
 (8 4)  (1152 244)  (1152 244)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_r_4
 (9 4)  (1153 244)  (1153 244)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_r_4
 (10 4)  (1154 244)  (1154 244)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_r_4
 (15 4)  (1159 244)  (1159 244)  routing T_22_15.sp4_h_r_9 <X> T_22_15.lc_trk_g1_1
 (16 4)  (1160 244)  (1160 244)  routing T_22_15.sp4_h_r_9 <X> T_22_15.lc_trk_g1_1
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1162 244)  (1162 244)  routing T_22_15.sp4_h_r_9 <X> T_22_15.lc_trk_g1_1
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1168 244)  (1168 244)  routing T_22_15.top_op_3 <X> T_22_15.lc_trk_g1_3
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_0 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 244)  (1175 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 244)  (1180 244)  LC_2 Logic Functioning bit
 (38 4)  (1182 244)  (1182 244)  LC_2 Logic Functioning bit
 (41 4)  (1185 244)  (1185 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (45 4)  (1189 244)  (1189 244)  LC_2 Logic Functioning bit
 (52 4)  (1196 244)  (1196 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1144 245)  (1144 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 245)  (1145 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (17 5)  (1161 245)  (1161 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (1165 245)  (1165 245)  routing T_22_15.top_op_3 <X> T_22_15.lc_trk_g1_3
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (1181 245)  (1181 245)  LC_2 Logic Functioning bit
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (41 5)  (1185 245)  (1185 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (13 6)  (1157 246)  (1157 246)  routing T_22_15.sp4_v_b_5 <X> T_22_15.sp4_v_t_40
 (14 6)  (1158 246)  (1158 246)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (15 6)  (1159 246)  (1159 246)  routing T_22_15.sp4_h_r_5 <X> T_22_15.lc_trk_g1_5
 (16 6)  (1160 246)  (1160 246)  routing T_22_15.sp4_h_r_5 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1165 246)  (1165 246)  routing T_22_15.sp4_h_l_10 <X> T_22_15.lc_trk_g1_7
 (22 6)  (1166 246)  (1166 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1167 246)  (1167 246)  routing T_22_15.sp4_h_l_10 <X> T_22_15.lc_trk_g1_7
 (24 6)  (1168 246)  (1168 246)  routing T_22_15.sp4_h_l_10 <X> T_22_15.lc_trk_g1_7
 (25 6)  (1169 246)  (1169 246)  routing T_22_15.sp4_h_r_14 <X> T_22_15.lc_trk_g1_6
 (26 6)  (1170 246)  (1170 246)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 246)  (1172 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 246)  (1174 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 246)  (1175 246)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 246)  (1178 246)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (38 6)  (1182 246)  (1182 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (41 6)  (1185 246)  (1185 246)  LC_3 Logic Functioning bit
 (43 6)  (1187 246)  (1187 246)  LC_3 Logic Functioning bit
 (45 6)  (1189 246)  (1189 246)  LC_3 Logic Functioning bit
 (10 7)  (1154 247)  (1154 247)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_v_t_41
 (14 7)  (1158 247)  (1158 247)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (15 7)  (1159 247)  (1159 247)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (16 7)  (1160 247)  (1160 247)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (1162 247)  (1162 247)  routing T_22_15.sp4_h_r_5 <X> T_22_15.lc_trk_g1_5
 (21 7)  (1165 247)  (1165 247)  routing T_22_15.sp4_h_l_10 <X> T_22_15.lc_trk_g1_7
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1167 247)  (1167 247)  routing T_22_15.sp4_h_r_14 <X> T_22_15.lc_trk_g1_6
 (24 7)  (1168 247)  (1168 247)  routing T_22_15.sp4_h_r_14 <X> T_22_15.lc_trk_g1_6
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 247)  (1172 247)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (38 7)  (1182 247)  (1182 247)  LC_3 Logic Functioning bit
 (48 7)  (1192 247)  (1192 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (1170 248)  (1170 248)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 248)  (1171 248)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 248)  (1173 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 248)  (1174 248)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 248)  (1175 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 248)  (1178 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (41 8)  (1185 248)  (1185 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (45 8)  (1189 248)  (1189 248)  LC_4 Logic Functioning bit
 (8 9)  (1152 249)  (1152 249)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_v_b_7
 (9 9)  (1153 249)  (1153 249)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_v_b_7
 (10 9)  (1154 249)  (1154 249)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_v_b_7
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp4_v_b_42 <X> T_22_15.lc_trk_g2_2
 (24 9)  (1168 249)  (1168 249)  routing T_22_15.sp4_v_b_42 <X> T_22_15.lc_trk_g2_2
 (27 9)  (1171 249)  (1171 249)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 249)  (1172 249)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (39 9)  (1183 249)  (1183 249)  LC_4 Logic Functioning bit
 (41 9)  (1185 249)  (1185 249)  LC_4 Logic Functioning bit
 (43 9)  (1187 249)  (1187 249)  LC_4 Logic Functioning bit
 (26 10)  (1170 250)  (1170 250)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 250)  (1172 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 250)  (1174 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 250)  (1178 250)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (37 10)  (1181 250)  (1181 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (39 10)  (1183 250)  (1183 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (45 10)  (1189 250)  (1189 250)  LC_5 Logic Functioning bit
 (46 10)  (1190 250)  (1190 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (1152 251)  (1152 251)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_t_42
 (15 11)  (1159 251)  (1159 251)  routing T_22_15.sp4_v_t_33 <X> T_22_15.lc_trk_g2_4
 (16 11)  (1160 251)  (1160 251)  routing T_22_15.sp4_v_t_33 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.sp4_r_v_b_38 <X> T_22_15.lc_trk_g2_6
 (27 11)  (1171 251)  (1171 251)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 251)  (1172 251)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (4 12)  (1148 252)  (1148 252)  routing T_22_15.sp4_v_t_36 <X> T_22_15.sp4_v_b_9
 (6 12)  (1150 252)  (1150 252)  routing T_22_15.sp4_v_t_36 <X> T_22_15.sp4_v_b_9
 (16 12)  (1160 252)  (1160 252)  routing T_22_15.sp4_v_t_12 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1162 252)  (1162 252)  routing T_22_15.sp4_v_t_12 <X> T_22_15.lc_trk_g3_1
 (22 12)  (1166 252)  (1166 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (45 12)  (1189 252)  (1189 252)  LC_6 Logic Functioning bit
 (47 12)  (1191 252)  (1191 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (1165 253)  (1165 253)  routing T_22_15.sp4_r_v_b_43 <X> T_22_15.lc_trk_g3_3
 (26 13)  (1170 253)  (1170 253)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 253)  (1172 253)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (41 13)  (1185 253)  (1185 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 254)  (1158 254)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (15 14)  (1159 254)  (1159 254)  routing T_22_15.sp4_v_t_32 <X> T_22_15.lc_trk_g3_5
 (16 14)  (1160 254)  (1160 254)  routing T_22_15.sp4_v_t_32 <X> T_22_15.lc_trk_g3_5
 (17 14)  (1161 254)  (1161 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 254)  (1167 254)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g3_7
 (24 14)  (1168 254)  (1168 254)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g3_7
 (26 14)  (1170 254)  (1170 254)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 254)  (1171 254)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 254)  (1172 254)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 254)  (1175 254)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 254)  (1180 254)  LC_7 Logic Functioning bit
 (37 14)  (1181 254)  (1181 254)  LC_7 Logic Functioning bit
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (39 14)  (1183 254)  (1183 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (45 14)  (1189 254)  (1189 254)  LC_7 Logic Functioning bit
 (53 14)  (1197 254)  (1197 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (1145 255)  (1145 255)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 255)  (1147 255)  routing T_22_15.sp12_h_l_22 <X> T_22_15.sp12_v_t_22
 (14 15)  (1158 255)  (1158 255)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (15 15)  (1159 255)  (1159 255)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1165 255)  (1165 255)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g3_7
 (27 15)  (1171 255)  (1171 255)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 255)  (1172 255)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 255)  (1180 255)  LC_7 Logic Functioning bit
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (9 0)  (1207 240)  (1207 240)  routing T_23_15.sp4_h_l_47 <X> T_23_15.sp4_h_r_1
 (10 0)  (1208 240)  (1208 240)  routing T_23_15.sp4_h_l_47 <X> T_23_15.sp4_h_r_1
 (15 0)  (1213 240)  (1213 240)  routing T_23_15.top_op_1 <X> T_23_15.lc_trk_g0_1
 (17 0)  (1215 240)  (1215 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1220 240)  (1220 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 240)  (1221 240)  routing T_23_15.sp4_v_b_19 <X> T_23_15.lc_trk_g0_3
 (24 0)  (1222 240)  (1222 240)  routing T_23_15.sp4_v_b_19 <X> T_23_15.lc_trk_g0_3
 (26 0)  (1224 240)  (1224 240)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 240)  (1225 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 240)  (1226 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 240)  (1228 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 240)  (1229 240)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 240)  (1231 240)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 240)  (1233 240)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.input_2_0
 (36 0)  (1234 240)  (1234 240)  LC_0 Logic Functioning bit
 (37 0)  (1235 240)  (1235 240)  LC_0 Logic Functioning bit
 (38 0)  (1236 240)  (1236 240)  LC_0 Logic Functioning bit
 (41 0)  (1239 240)  (1239 240)  LC_0 Logic Functioning bit
 (42 0)  (1240 240)  (1240 240)  LC_0 Logic Functioning bit
 (43 0)  (1241 240)  (1241 240)  LC_0 Logic Functioning bit
 (18 1)  (1216 241)  (1216 241)  routing T_23_15.top_op_1 <X> T_23_15.lc_trk_g0_1
 (22 1)  (1220 241)  (1220 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1221 241)  (1221 241)  routing T_23_15.sp12_h_r_10 <X> T_23_15.lc_trk_g0_2
 (28 1)  (1226 241)  (1226 241)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 241)  (1227 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 241)  (1228 241)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 241)  (1229 241)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 241)  (1230 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1231 241)  (1231 241)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.input_2_0
 (34 1)  (1232 241)  (1232 241)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.input_2_0
 (36 1)  (1234 241)  (1234 241)  LC_0 Logic Functioning bit
 (37 1)  (1235 241)  (1235 241)  LC_0 Logic Functioning bit
 (39 1)  (1237 241)  (1237 241)  LC_0 Logic Functioning bit
 (43 1)  (1241 241)  (1241 241)  LC_0 Logic Functioning bit
 (48 1)  (1246 241)  (1246 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1198 242)  (1198 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1204 242)  (1204 242)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_t_37
 (11 2)  (1209 242)  (1209 242)  routing T_23_15.sp4_h_l_44 <X> T_23_15.sp4_v_t_39
 (12 2)  (1210 242)  (1210 242)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (14 2)  (1212 242)  (1212 242)  routing T_23_15.sp4_v_t_1 <X> T_23_15.lc_trk_g0_4
 (16 2)  (1214 242)  (1214 242)  routing T_23_15.sp12_h_l_18 <X> T_23_15.lc_trk_g0_5
 (17 2)  (1215 242)  (1215 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (28 2)  (1226 242)  (1226 242)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 242)  (1228 242)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 242)  (1229 242)  routing T_23_15.lc_trk_g0_4 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 242)  (1233 242)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_1
 (8 3)  (1206 243)  (1206 243)  routing T_23_15.sp4_h_r_1 <X> T_23_15.sp4_v_t_36
 (9 3)  (1207 243)  (1207 243)  routing T_23_15.sp4_h_r_1 <X> T_23_15.sp4_v_t_36
 (11 3)  (1209 243)  (1209 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (13 3)  (1211 243)  (1211 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (14 3)  (1212 243)  (1212 243)  routing T_23_15.sp4_v_t_1 <X> T_23_15.lc_trk_g0_4
 (16 3)  (1214 243)  (1214 243)  routing T_23_15.sp4_v_t_1 <X> T_23_15.lc_trk_g0_4
 (17 3)  (1215 243)  (1215 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1216 243)  (1216 243)  routing T_23_15.sp12_h_l_18 <X> T_23_15.lc_trk_g0_5
 (26 3)  (1224 243)  (1224 243)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 243)  (1225 243)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 243)  (1227 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 243)  (1230 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1231 243)  (1231 243)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_1
 (37 3)  (1235 243)  (1235 243)  LC_1 Logic Functioning bit
 (38 3)  (1236 243)  (1236 243)  LC_1 Logic Functioning bit
 (39 3)  (1237 243)  (1237 243)  LC_1 Logic Functioning bit
 (0 4)  (1198 244)  (1198 244)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 244)  (1199 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1207 244)  (1207 244)  routing T_23_15.sp4_h_l_36 <X> T_23_15.sp4_h_r_4
 (10 4)  (1208 244)  (1208 244)  routing T_23_15.sp4_h_l_36 <X> T_23_15.sp4_h_r_4
 (15 4)  (1213 244)  (1213 244)  routing T_23_15.sp4_v_b_17 <X> T_23_15.lc_trk_g1_1
 (16 4)  (1214 244)  (1214 244)  routing T_23_15.sp4_v_b_17 <X> T_23_15.lc_trk_g1_1
 (17 4)  (1215 244)  (1215 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (1224 244)  (1224 244)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 244)  (1227 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 244)  (1229 244)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 244)  (1232 244)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (1236 244)  (1236 244)  LC_2 Logic Functioning bit
 (39 4)  (1237 244)  (1237 244)  LC_2 Logic Functioning bit
 (40 4)  (1238 244)  (1238 244)  LC_2 Logic Functioning bit
 (41 4)  (1239 244)  (1239 244)  LC_2 Logic Functioning bit
 (42 4)  (1240 244)  (1240 244)  LC_2 Logic Functioning bit
 (43 4)  (1241 244)  (1241 244)  LC_2 Logic Functioning bit
 (50 4)  (1248 244)  (1248 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1199 245)  (1199 245)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 245)  (1220 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1221 245)  (1221 245)  routing T_23_15.sp12_h_r_10 <X> T_23_15.lc_trk_g1_2
 (28 5)  (1226 245)  (1226 245)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 245)  (1227 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 245)  (1228 245)  routing T_23_15.lc_trk_g0_3 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (39 5)  (1237 245)  (1237 245)  LC_2 Logic Functioning bit
 (40 5)  (1238 245)  (1238 245)  LC_2 Logic Functioning bit
 (41 5)  (1239 245)  (1239 245)  LC_2 Logic Functioning bit
 (42 5)  (1240 245)  (1240 245)  LC_2 Logic Functioning bit
 (43 5)  (1241 245)  (1241 245)  LC_2 Logic Functioning bit
 (17 6)  (1215 246)  (1215 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (1223 246)  (1223 246)  routing T_23_15.sp4_v_t_3 <X> T_23_15.lc_trk_g1_6
 (28 6)  (1226 246)  (1226 246)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 246)  (1227 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 246)  (1228 246)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 246)  (1230 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 246)  (1232 246)  routing T_23_15.lc_trk_g1_1 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 246)  (1234 246)  LC_3 Logic Functioning bit
 (38 6)  (1236 246)  (1236 246)  LC_3 Logic Functioning bit
 (14 7)  (1212 247)  (1212 247)  routing T_23_15.sp4_h_r_4 <X> T_23_15.lc_trk_g1_4
 (15 7)  (1213 247)  (1213 247)  routing T_23_15.sp4_h_r_4 <X> T_23_15.lc_trk_g1_4
 (16 7)  (1214 247)  (1214 247)  routing T_23_15.sp4_h_r_4 <X> T_23_15.lc_trk_g1_4
 (17 7)  (1215 247)  (1215 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (1216 247)  (1216 247)  routing T_23_15.sp4_r_v_b_29 <X> T_23_15.lc_trk_g1_5
 (22 7)  (1220 247)  (1220 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1221 247)  (1221 247)  routing T_23_15.sp4_v_t_3 <X> T_23_15.lc_trk_g1_6
 (25 7)  (1223 247)  (1223 247)  routing T_23_15.sp4_v_t_3 <X> T_23_15.lc_trk_g1_6
 (26 7)  (1224 247)  (1224 247)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 247)  (1225 247)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 247)  (1227 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1230 247)  (1230 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1234 247)  (1234 247)  LC_3 Logic Functioning bit
 (37 7)  (1235 247)  (1235 247)  LC_3 Logic Functioning bit
 (39 7)  (1237 247)  (1237 247)  LC_3 Logic Functioning bit
 (43 7)  (1241 247)  (1241 247)  LC_3 Logic Functioning bit
 (15 8)  (1213 248)  (1213 248)  routing T_23_15.sp4_h_r_41 <X> T_23_15.lc_trk_g2_1
 (16 8)  (1214 248)  (1214 248)  routing T_23_15.sp4_h_r_41 <X> T_23_15.lc_trk_g2_1
 (17 8)  (1215 248)  (1215 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1216 248)  (1216 248)  routing T_23_15.sp4_h_r_41 <X> T_23_15.lc_trk_g2_1
 (25 8)  (1223 248)  (1223 248)  routing T_23_15.wire_logic_cluster/lc_2/out <X> T_23_15.lc_trk_g2_2
 (26 8)  (1224 248)  (1224 248)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 248)  (1226 248)  routing T_23_15.lc_trk_g2_1 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 248)  (1227 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 248)  (1229 248)  routing T_23_15.lc_trk_g0_5 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 248)  (1230 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 248)  (1234 248)  LC_4 Logic Functioning bit
 (38 8)  (1236 248)  (1236 248)  LC_4 Logic Functioning bit
 (41 8)  (1239 248)  (1239 248)  LC_4 Logic Functioning bit
 (42 8)  (1240 248)  (1240 248)  LC_4 Logic Functioning bit
 (43 8)  (1241 248)  (1241 248)  LC_4 Logic Functioning bit
 (45 8)  (1243 248)  (1243 248)  LC_4 Logic Functioning bit
 (48 8)  (1246 248)  (1246 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1248 248)  (1248 248)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1249 248)  (1249 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (1250 248)  (1250 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (1212 249)  (1212 249)  routing T_23_15.sp4_h_r_24 <X> T_23_15.lc_trk_g2_0
 (15 9)  (1213 249)  (1213 249)  routing T_23_15.sp4_h_r_24 <X> T_23_15.lc_trk_g2_0
 (16 9)  (1214 249)  (1214 249)  routing T_23_15.sp4_h_r_24 <X> T_23_15.lc_trk_g2_0
 (17 9)  (1215 249)  (1215 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1216 249)  (1216 249)  routing T_23_15.sp4_h_r_41 <X> T_23_15.lc_trk_g2_1
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1224 249)  (1224 249)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 249)  (1225 249)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 249)  (1226 249)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 249)  (1227 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (42 9)  (1240 249)  (1240 249)  LC_4 Logic Functioning bit
 (43 9)  (1241 249)  (1241 249)  LC_4 Logic Functioning bit
 (47 9)  (1245 249)  (1245 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (53 9)  (1251 249)  (1251 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (1212 250)  (1212 250)  routing T_23_15.wire_logic_cluster/lc_4/out <X> T_23_15.lc_trk_g2_4
 (15 10)  (1213 250)  (1213 250)  routing T_23_15.sp4_v_t_32 <X> T_23_15.lc_trk_g2_5
 (16 10)  (1214 250)  (1214 250)  routing T_23_15.sp4_v_t_32 <X> T_23_15.lc_trk_g2_5
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1220 250)  (1220 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1221 250)  (1221 250)  routing T_23_15.sp4_h_r_31 <X> T_23_15.lc_trk_g2_7
 (24 10)  (1222 250)  (1222 250)  routing T_23_15.sp4_h_r_31 <X> T_23_15.lc_trk_g2_7
 (25 10)  (1223 250)  (1223 250)  routing T_23_15.sp4_h_r_46 <X> T_23_15.lc_trk_g2_6
 (32 10)  (1230 250)  (1230 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 250)  (1233 250)  routing T_23_15.lc_trk_g0_5 <X> T_23_15.input_2_5
 (36 10)  (1234 250)  (1234 250)  LC_5 Logic Functioning bit
 (37 10)  (1235 250)  (1235 250)  LC_5 Logic Functioning bit
 (38 10)  (1236 250)  (1236 250)  LC_5 Logic Functioning bit
 (39 10)  (1237 250)  (1237 250)  LC_5 Logic Functioning bit
 (42 10)  (1240 250)  (1240 250)  LC_5 Logic Functioning bit
 (43 10)  (1241 250)  (1241 250)  LC_5 Logic Functioning bit
 (17 11)  (1215 251)  (1215 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1219 251)  (1219 251)  routing T_23_15.sp4_h_r_31 <X> T_23_15.lc_trk_g2_7
 (22 11)  (1220 251)  (1220 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1221 251)  (1221 251)  routing T_23_15.sp4_h_r_46 <X> T_23_15.lc_trk_g2_6
 (24 11)  (1222 251)  (1222 251)  routing T_23_15.sp4_h_r_46 <X> T_23_15.lc_trk_g2_6
 (25 11)  (1223 251)  (1223 251)  routing T_23_15.sp4_h_r_46 <X> T_23_15.lc_trk_g2_6
 (31 11)  (1229 251)  (1229 251)  routing T_23_15.lc_trk_g0_2 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 251)  (1230 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1234 251)  (1234 251)  LC_5 Logic Functioning bit
 (37 11)  (1235 251)  (1235 251)  LC_5 Logic Functioning bit
 (38 11)  (1236 251)  (1236 251)  LC_5 Logic Functioning bit
 (39 11)  (1237 251)  (1237 251)  LC_5 Logic Functioning bit
 (42 11)  (1240 251)  (1240 251)  LC_5 Logic Functioning bit
 (43 11)  (1241 251)  (1241 251)  LC_5 Logic Functioning bit
 (26 12)  (1224 252)  (1224 252)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 252)  (1225 252)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 252)  (1227 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 252)  (1229 252)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 252)  (1230 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 252)  (1232 252)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 252)  (1234 252)  LC_6 Logic Functioning bit
 (37 12)  (1235 252)  (1235 252)  LC_6 Logic Functioning bit
 (38 12)  (1236 252)  (1236 252)  LC_6 Logic Functioning bit
 (39 12)  (1237 252)  (1237 252)  LC_6 Logic Functioning bit
 (40 12)  (1238 252)  (1238 252)  LC_6 Logic Functioning bit
 (41 12)  (1239 252)  (1239 252)  LC_6 Logic Functioning bit
 (42 12)  (1240 252)  (1240 252)  LC_6 Logic Functioning bit
 (43 12)  (1241 252)  (1241 252)  LC_6 Logic Functioning bit
 (26 13)  (1224 253)  (1224 253)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 253)  (1226 253)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 253)  (1227 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 253)  (1228 253)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 253)  (1229 253)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 253)  (1230 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1231 253)  (1231 253)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.input_2_6
 (37 13)  (1235 253)  (1235 253)  LC_6 Logic Functioning bit
 (38 13)  (1236 253)  (1236 253)  LC_6 Logic Functioning bit
 (39 13)  (1237 253)  (1237 253)  LC_6 Logic Functioning bit
 (40 13)  (1238 253)  (1238 253)  LC_6 Logic Functioning bit
 (42 13)  (1240 253)  (1240 253)  LC_6 Logic Functioning bit
 (43 13)  (1241 253)  (1241 253)  LC_6 Logic Functioning bit
 (1 14)  (1199 254)  (1199 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (1204 254)  (1204 254)  routing T_23_15.sp4_v_b_6 <X> T_23_15.sp4_v_t_44
 (17 14)  (1215 254)  (1215 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 254)  (1216 254)  routing T_23_15.wire_logic_cluster/lc_5/out <X> T_23_15.lc_trk_g3_5
 (21 14)  (1219 254)  (1219 254)  routing T_23_15.wire_logic_cluster/lc_7/out <X> T_23_15.lc_trk_g3_7
 (22 14)  (1220 254)  (1220 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1223 254)  (1223 254)  routing T_23_15.wire_logic_cluster/lc_6/out <X> T_23_15.lc_trk_g3_6
 (26 14)  (1224 254)  (1224 254)  routing T_23_15.lc_trk_g0_5 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (32 14)  (1230 254)  (1230 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 254)  (1234 254)  LC_7 Logic Functioning bit
 (37 14)  (1235 254)  (1235 254)  LC_7 Logic Functioning bit
 (39 14)  (1237 254)  (1237 254)  LC_7 Logic Functioning bit
 (43 14)  (1241 254)  (1241 254)  LC_7 Logic Functioning bit
 (50 14)  (1248 254)  (1248 254)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (1198 255)  (1198 255)  routing T_23_15.lc_trk_g1_5 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 255)  (1199 255)  routing T_23_15.lc_trk_g1_5 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (1203 255)  (1203 255)  routing T_23_15.sp4_v_b_6 <X> T_23_15.sp4_v_t_44
 (22 15)  (1220 255)  (1220 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1227 255)  (1227 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 255)  (1229 255)  routing T_23_15.lc_trk_g0_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 255)  (1234 255)  LC_7 Logic Functioning bit
 (37 15)  (1235 255)  (1235 255)  LC_7 Logic Functioning bit
 (38 15)  (1236 255)  (1236 255)  LC_7 Logic Functioning bit
 (42 15)  (1240 255)  (1240 255)  LC_7 Logic Functioning bit


LogicTile_24_15

 (31 0)  (1283 240)  (1283 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 240)  (1285 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 240)  (1286 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (37 0)  (1289 240)  (1289 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (39 0)  (1291 240)  (1291 240)  LC_0 Logic Functioning bit
 (45 0)  (1297 240)  (1297 240)  LC_0 Logic Functioning bit
 (48 0)  (1300 240)  (1300 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (1288 241)  (1288 241)  LC_0 Logic Functioning bit
 (37 1)  (1289 241)  (1289 241)  LC_0 Logic Functioning bit
 (38 1)  (1290 241)  (1290 241)  LC_0 Logic Functioning bit
 (39 1)  (1291 241)  (1291 241)  LC_0 Logic Functioning bit
 (44 1)  (1296 241)  (1296 241)  LC_0 Logic Functioning bit
 (45 1)  (1297 241)  (1297 241)  LC_0 Logic Functioning bit
 (48 1)  (1300 241)  (1300 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (1304 241)  (1304 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1252 242)  (1252 242)  routing T_24_15.glb_netwk_6 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 242)  (1253 242)  routing T_24_15.glb_netwk_6 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 14)  (1252 254)  (1252 254)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 254)  (1253 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1264 254)  (1264 254)  routing T_24_15.sp4_v_t_40 <X> T_24_15.sp4_h_l_46
 (15 14)  (1267 254)  (1267 254)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5
 (16 14)  (1268 254)  (1268 254)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1270 254)  (1270 254)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5
 (0 15)  (1252 255)  (1252 255)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 255)  (1253 255)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (11 15)  (1263 255)  (1263 255)  routing T_24_15.sp4_v_t_40 <X> T_24_15.sp4_h_l_46
 (13 15)  (1265 255)  (1265 255)  routing T_24_15.sp4_v_t_40 <X> T_24_15.sp4_h_l_46
 (14 15)  (1266 255)  (1266 255)  routing T_24_15.sp4_h_l_17 <X> T_24_15.lc_trk_g3_4
 (15 15)  (1267 255)  (1267 255)  routing T_24_15.sp4_h_l_17 <X> T_24_15.lc_trk_g3_4
 (16 15)  (1268 255)  (1268 255)  routing T_24_15.sp4_h_l_17 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1270 255)  (1270 255)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5


RAM_Tile_25_15

 (4 0)  (1310 240)  (1310 240)  routing T_25_15.sp4_v_t_37 <X> T_25_15.sp4_v_b_0
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 242)  (1311 242)  routing T_25_15.sp4_v_t_43 <X> T_25_15.sp4_h_l_37
 (4 3)  (1310 243)  (1310 243)  routing T_25_15.sp4_v_t_43 <X> T_25_15.sp4_h_l_37
 (6 3)  (1312 243)  (1312 243)  routing T_25_15.sp4_v_t_43 <X> T_25_15.sp4_h_l_37
 (27 4)  (1333 244)  (1333 244)  routing T_25_15.lc_trk_g3_4 <X> T_25_15.wire_bram/ram/WDATA_13
 (28 4)  (1334 244)  (1334 244)  routing T_25_15.lc_trk_g3_4 <X> T_25_15.wire_bram/ram/WDATA_13
 (29 4)  (1335 244)  (1335 244)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 244)  (1336 244)  routing T_25_15.lc_trk_g3_4 <X> T_25_15.wire_bram/ram/WDATA_13
 (38 4)  (1344 244)  (1344 244)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (5 6)  (1311 246)  (1311 246)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_38
 (3 7)  (1309 247)  (1309 247)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_t_23
 (4 7)  (1310 247)  (1310 247)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_38
 (6 7)  (1312 247)  (1312 247)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_38
 (8 9)  (1314 249)  (1314 249)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_v_b_7
 (9 9)  (1315 249)  (1315 249)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_v_b_7
 (10 9)  (1316 249)  (1316 249)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_v_b_7
 (12 10)  (1318 250)  (1318 250)  routing T_25_15.sp4_v_t_39 <X> T_25_15.sp4_h_l_45
 (14 10)  (1320 250)  (1320 250)  routing T_25_15.sp4_v_b_28 <X> T_25_15.lc_trk_g2_4
 (11 11)  (1317 251)  (1317 251)  routing T_25_15.sp4_v_t_39 <X> T_25_15.sp4_h_l_45
 (13 11)  (1319 251)  (1319 251)  routing T_25_15.sp4_v_t_39 <X> T_25_15.sp4_h_l_45
 (16 11)  (1322 251)  (1322 251)  routing T_25_15.sp4_v_b_28 <X> T_25_15.lc_trk_g2_4
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 12)  (1333 252)  (1333 252)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_9
 (28 12)  (1334 252)  (1334 252)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_9
 (29 12)  (1335 252)  (1335 252)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 252)  (1336 252)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_9
 (36 12)  (1342 252)  (1342 252)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_9 sp4_h_r_44
 (30 13)  (1336 253)  (1336 253)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_9
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (10 14)  (1316 254)  (1316 254)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_h_l_47
 (25 14)  (1331 254)  (1331 254)  routing T_25_15.sp4_v_t_27 <X> T_25_15.lc_trk_g3_6
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (4 15)  (1310 255)  (1310 255)  routing T_25_15.sp4_v_b_4 <X> T_25_15.sp4_h_l_44
 (16 15)  (1322 255)  (1322 255)  routing T_25_15.sp12_v_t_11 <X> T_25_15.lc_trk_g3_4
 (17 15)  (1323 255)  (1323 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (22 15)  (1328 255)  (1328 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1329 255)  (1329 255)  routing T_25_15.sp4_v_t_27 <X> T_25_15.lc_trk_g3_6
 (25 15)  (1331 255)  (1331 255)  routing T_25_15.sp4_v_t_27 <X> T_25_15.lc_trk_g3_6


LogicTile_26_15

 (3 1)  (1351 241)  (1351 241)  routing T_26_15.sp12_h_l_23 <X> T_26_15.sp12_v_b_0
 (12 6)  (1360 246)  (1360 246)  routing T_26_15.sp4_v_t_40 <X> T_26_15.sp4_h_l_40
 (11 7)  (1359 247)  (1359 247)  routing T_26_15.sp4_v_t_40 <X> T_26_15.sp4_h_l_40
 (5 10)  (1353 250)  (1353 250)  routing T_26_15.sp4_v_t_37 <X> T_26_15.sp4_h_l_43
 (4 11)  (1352 251)  (1352 251)  routing T_26_15.sp4_v_t_37 <X> T_26_15.sp4_h_l_43
 (6 11)  (1354 251)  (1354 251)  routing T_26_15.sp4_v_t_37 <X> T_26_15.sp4_h_l_43


LogicTile_30_15

 (3 1)  (1567 241)  (1567 241)  routing T_30_15.sp12_h_l_23 <X> T_30_15.sp12_v_b_0


IO_Tile_33_15

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_1_14

 (3 8)  (21 232)  (21 232)  routing T_1_14.sp12_h_r_1 <X> T_1_14.sp12_v_b_1
 (3 9)  (21 233)  (21 233)  routing T_1_14.sp12_h_r_1 <X> T_1_14.sp12_v_b_1
 (19 9)  (37 233)  (37 233)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_6_14

 (11 0)  (299 224)  (299 224)  routing T_6_14.sp4_h_r_9 <X> T_6_14.sp4_v_b_2
 (13 1)  (301 225)  (301 225)  routing T_6_14.sp4_v_t_44 <X> T_6_14.sp4_h_r_2
 (22 1)  (310 225)  (310 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (311 225)  (311 225)  routing T_6_14.sp4_h_r_2 <X> T_6_14.lc_trk_g0_2
 (24 1)  (312 225)  (312 225)  routing T_6_14.sp4_h_r_2 <X> T_6_14.lc_trk_g0_2
 (25 1)  (313 225)  (313 225)  routing T_6_14.sp4_h_r_2 <X> T_6_14.lc_trk_g0_2
 (0 2)  (288 226)  (288 226)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (313 226)  (313 226)  routing T_6_14.sp4_v_t_3 <X> T_6_14.lc_trk_g0_6
 (27 2)  (315 226)  (315 226)  routing T_6_14.lc_trk_g1_5 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 226)  (317 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 226)  (318 226)  routing T_6_14.lc_trk_g1_5 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 226)  (319 226)  routing T_6_14.lc_trk_g0_6 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 226)  (320 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 226)  (324 226)  LC_1 Logic Functioning bit
 (41 2)  (329 226)  (329 226)  LC_1 Logic Functioning bit
 (43 2)  (331 226)  (331 226)  LC_1 Logic Functioning bit
 (45 2)  (333 226)  (333 226)  LC_1 Logic Functioning bit
 (47 2)  (335 226)  (335 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (290 227)  (290 227)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (13 3)  (301 227)  (301 227)  routing T_6_14.sp4_v_b_9 <X> T_6_14.sp4_h_l_39
 (22 3)  (310 227)  (310 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (311 227)  (311 227)  routing T_6_14.sp4_v_t_3 <X> T_6_14.lc_trk_g0_6
 (25 3)  (313 227)  (313 227)  routing T_6_14.sp4_v_t_3 <X> T_6_14.lc_trk_g0_6
 (27 3)  (315 227)  (315 227)  routing T_6_14.lc_trk_g1_0 <X> T_6_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 227)  (317 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 227)  (319 227)  routing T_6_14.lc_trk_g0_6 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 227)  (320 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (321 227)  (321 227)  routing T_6_14.lc_trk_g2_1 <X> T_6_14.input_2_1
 (36 3)  (324 227)  (324 227)  LC_1 Logic Functioning bit
 (37 3)  (325 227)  (325 227)  LC_1 Logic Functioning bit
 (39 3)  (327 227)  (327 227)  LC_1 Logic Functioning bit
 (40 3)  (328 227)  (328 227)  LC_1 Logic Functioning bit
 (42 3)  (330 227)  (330 227)  LC_1 Logic Functioning bit
 (1 4)  (289 228)  (289 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (302 228)  (302 228)  routing T_6_14.bnr_op_0 <X> T_6_14.lc_trk_g1_0
 (1 5)  (289 229)  (289 229)  routing T_6_14.lc_trk_g0_2 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (14 5)  (302 229)  (302 229)  routing T_6_14.bnr_op_0 <X> T_6_14.lc_trk_g1_0
 (17 5)  (305 229)  (305 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (15 6)  (303 230)  (303 230)  routing T_6_14.sp4_h_r_5 <X> T_6_14.lc_trk_g1_5
 (16 6)  (304 230)  (304 230)  routing T_6_14.sp4_h_r_5 <X> T_6_14.lc_trk_g1_5
 (17 6)  (305 230)  (305 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (306 231)  (306 231)  routing T_6_14.sp4_h_r_5 <X> T_6_14.lc_trk_g1_5
 (17 8)  (305 232)  (305 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (14 9)  (302 233)  (302 233)  routing T_6_14.sp4_h_r_24 <X> T_6_14.lc_trk_g2_0
 (15 9)  (303 233)  (303 233)  routing T_6_14.sp4_h_r_24 <X> T_6_14.lc_trk_g2_0
 (16 9)  (304 233)  (304 233)  routing T_6_14.sp4_h_r_24 <X> T_6_14.lc_trk_g2_0
 (17 9)  (305 233)  (305 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (306 233)  (306 233)  routing T_6_14.sp4_r_v_b_33 <X> T_6_14.lc_trk_g2_1
 (8 12)  (296 236)  (296 236)  routing T_6_14.sp4_h_l_39 <X> T_6_14.sp4_h_r_10
 (10 12)  (298 236)  (298 236)  routing T_6_14.sp4_h_l_39 <X> T_6_14.sp4_h_r_10
 (0 14)  (288 238)  (288 238)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 238)  (289 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (299 238)  (299 238)  routing T_6_14.sp4_h_r_5 <X> T_6_14.sp4_v_t_46
 (13 14)  (301 238)  (301 238)  routing T_6_14.sp4_h_r_5 <X> T_6_14.sp4_v_t_46
 (15 14)  (303 238)  (303 238)  routing T_6_14.sp4_h_r_45 <X> T_6_14.lc_trk_g3_5
 (16 14)  (304 238)  (304 238)  routing T_6_14.sp4_h_r_45 <X> T_6_14.lc_trk_g3_5
 (17 14)  (305 238)  (305 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 238)  (306 238)  routing T_6_14.sp4_h_r_45 <X> T_6_14.lc_trk_g3_5
 (0 15)  (288 239)  (288 239)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 239)  (289 239)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (12 15)  (300 239)  (300 239)  routing T_6_14.sp4_h_r_5 <X> T_6_14.sp4_v_t_46
 (18 15)  (306 239)  (306 239)  routing T_6_14.sp4_h_r_45 <X> T_6_14.lc_trk_g3_5


LogicTile_7_14

 (14 0)  (356 224)  (356 224)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (15 0)  (357 224)  (357 224)  routing T_7_14.top_op_1 <X> T_7_14.lc_trk_g0_1
 (17 0)  (359 224)  (359 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (367 224)  (367 224)  routing T_7_14.wire_logic_cluster/lc_2/out <X> T_7_14.lc_trk_g0_2
 (27 0)  (369 224)  (369 224)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 224)  (371 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 224)  (373 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 224)  (374 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 224)  (376 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 224)  (377 224)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.input_2_0
 (37 0)  (379 224)  (379 224)  LC_0 Logic Functioning bit
 (38 0)  (380 224)  (380 224)  LC_0 Logic Functioning bit
 (39 0)  (381 224)  (381 224)  LC_0 Logic Functioning bit
 (41 0)  (383 224)  (383 224)  LC_0 Logic Functioning bit
 (45 0)  (387 224)  (387 224)  LC_0 Logic Functioning bit
 (46 0)  (388 224)  (388 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (390 224)  (390 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (394 224)  (394 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (356 225)  (356 225)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (15 1)  (357 225)  (357 225)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (16 1)  (358 225)  (358 225)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (17 1)  (359 225)  (359 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (360 225)  (360 225)  routing T_7_14.top_op_1 <X> T_7_14.lc_trk_g0_1
 (22 1)  (364 225)  (364 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (371 225)  (371 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 225)  (374 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (378 225)  (378 225)  LC_0 Logic Functioning bit
 (38 1)  (380 225)  (380 225)  LC_0 Logic Functioning bit
 (47 1)  (389 225)  (389 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 225)  (390 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (393 225)  (393 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 226)  (342 226)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (356 226)  (356 226)  routing T_7_14.wire_logic_cluster/lc_4/out <X> T_7_14.lc_trk_g0_4
 (15 2)  (357 226)  (357 226)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (16 2)  (358 226)  (358 226)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (17 2)  (359 226)  (359 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 226)  (360 226)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (29 2)  (371 226)  (371 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 226)  (378 226)  LC_1 Logic Functioning bit
 (37 2)  (379 226)  (379 226)  LC_1 Logic Functioning bit
 (38 2)  (380 226)  (380 226)  LC_1 Logic Functioning bit
 (39 2)  (381 226)  (381 226)  LC_1 Logic Functioning bit
 (41 2)  (383 226)  (383 226)  LC_1 Logic Functioning bit
 (43 2)  (385 226)  (385 226)  LC_1 Logic Functioning bit
 (0 3)  (342 227)  (342 227)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 3)  (344 227)  (344 227)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (17 3)  (359 227)  (359 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (360 227)  (360 227)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (31 3)  (373 227)  (373 227)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 227)  (378 227)  LC_1 Logic Functioning bit
 (37 3)  (379 227)  (379 227)  LC_1 Logic Functioning bit
 (38 3)  (380 227)  (380 227)  LC_1 Logic Functioning bit
 (39 3)  (381 227)  (381 227)  LC_1 Logic Functioning bit
 (41 3)  (383 227)  (383 227)  LC_1 Logic Functioning bit
 (43 3)  (385 227)  (385 227)  LC_1 Logic Functioning bit
 (48 3)  (390 227)  (390 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (343 228)  (343 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (357 228)  (357 228)  routing T_7_14.sp4_h_r_9 <X> T_7_14.lc_trk_g1_1
 (16 4)  (358 228)  (358 228)  routing T_7_14.sp4_h_r_9 <X> T_7_14.lc_trk_g1_1
 (17 4)  (359 228)  (359 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (360 228)  (360 228)  routing T_7_14.sp4_h_r_9 <X> T_7_14.lc_trk_g1_1
 (21 4)  (363 228)  (363 228)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g1_3
 (22 4)  (364 228)  (364 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 228)  (365 228)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g1_3
 (24 4)  (366 228)  (366 228)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g1_3
 (26 4)  (368 228)  (368 228)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 228)  (369 228)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 228)  (371 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 228)  (373 228)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 228)  (374 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 228)  (375 228)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 228)  (376 228)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 228)  (380 228)  LC_2 Logic Functioning bit
 (39 4)  (381 228)  (381 228)  LC_2 Logic Functioning bit
 (45 4)  (387 228)  (387 228)  LC_2 Logic Functioning bit
 (46 4)  (388 228)  (388 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (392 228)  (392 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 229)  (342 229)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (1 5)  (343 229)  (343 229)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (14 5)  (356 229)  (356 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (15 5)  (357 229)  (357 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (16 5)  (358 229)  (358 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (17 5)  (359 229)  (359 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (363 229)  (363 229)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g1_3
 (22 5)  (364 229)  (364 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 229)  (366 229)  routing T_7_14.top_op_2 <X> T_7_14.lc_trk_g1_2
 (25 5)  (367 229)  (367 229)  routing T_7_14.top_op_2 <X> T_7_14.lc_trk_g1_2
 (29 5)  (371 229)  (371 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 229)  (372 229)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 229)  (373 229)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 229)  (378 229)  LC_2 Logic Functioning bit
 (38 5)  (380 229)  (380 229)  LC_2 Logic Functioning bit
 (39 5)  (381 229)  (381 229)  LC_2 Logic Functioning bit
 (41 5)  (383 229)  (383 229)  LC_2 Logic Functioning bit
 (43 5)  (385 229)  (385 229)  LC_2 Logic Functioning bit
 (48 5)  (390 229)  (390 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (393 229)  (393 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (371 230)  (371 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 230)  (374 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 230)  (376 230)  routing T_7_14.lc_trk_g1_1 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 230)  (378 230)  LC_3 Logic Functioning bit
 (38 6)  (380 230)  (380 230)  LC_3 Logic Functioning bit
 (14 7)  (356 231)  (356 231)  routing T_7_14.top_op_4 <X> T_7_14.lc_trk_g1_4
 (15 7)  (357 231)  (357 231)  routing T_7_14.top_op_4 <X> T_7_14.lc_trk_g1_4
 (17 7)  (359 231)  (359 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (30 7)  (372 231)  (372 231)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 231)  (378 231)  LC_3 Logic Functioning bit
 (38 7)  (380 231)  (380 231)  LC_3 Logic Functioning bit
 (14 8)  (356 232)  (356 232)  routing T_7_14.bnl_op_0 <X> T_7_14.lc_trk_g2_0
 (22 8)  (364 232)  (364 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (365 232)  (365 232)  routing T_7_14.sp12_v_b_11 <X> T_7_14.lc_trk_g2_3
 (29 8)  (371 232)  (371 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 232)  (373 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 232)  (374 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 232)  (375 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 232)  (376 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 232)  (379 232)  LC_4 Logic Functioning bit
 (39 8)  (381 232)  (381 232)  LC_4 Logic Functioning bit
 (43 8)  (385 232)  (385 232)  LC_4 Logic Functioning bit
 (45 8)  (387 232)  (387 232)  LC_4 Logic Functioning bit
 (46 8)  (388 232)  (388 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (389 232)  (389 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (392 232)  (392 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (356 233)  (356 233)  routing T_7_14.bnl_op_0 <X> T_7_14.lc_trk_g2_0
 (17 9)  (359 233)  (359 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (29 9)  (371 233)  (371 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 233)  (378 233)  LC_4 Logic Functioning bit
 (38 9)  (380 233)  (380 233)  LC_4 Logic Functioning bit
 (43 9)  (385 233)  (385 233)  LC_4 Logic Functioning bit
 (48 9)  (390 233)  (390 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (394 233)  (394 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (395 233)  (395 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (354 234)  (354 234)  routing T_7_14.sp4_v_t_39 <X> T_7_14.sp4_h_l_45
 (25 10)  (367 234)  (367 234)  routing T_7_14.bnl_op_6 <X> T_7_14.lc_trk_g2_6
 (11 11)  (353 235)  (353 235)  routing T_7_14.sp4_v_t_39 <X> T_7_14.sp4_h_l_45
 (13 11)  (355 235)  (355 235)  routing T_7_14.sp4_v_t_39 <X> T_7_14.sp4_h_l_45
 (22 11)  (364 235)  (364 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (367 235)  (367 235)  routing T_7_14.bnl_op_6 <X> T_7_14.lc_trk_g2_6
 (15 12)  (357 236)  (357 236)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g3_1
 (16 12)  (358 236)  (358 236)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g3_1
 (17 12)  (359 236)  (359 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 236)  (360 236)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g3_1
 (18 13)  (360 237)  (360 237)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g3_1
 (14 14)  (356 238)  (356 238)  routing T_7_14.wire_logic_cluster/lc_4/out <X> T_7_14.lc_trk_g3_4
 (26 14)  (368 238)  (368 238)  routing T_7_14.lc_trk_g0_5 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 238)  (370 238)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 238)  (371 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 238)  (373 238)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 238)  (374 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 238)  (375 238)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 238)  (379 238)  LC_7 Logic Functioning bit
 (38 14)  (380 238)  (380 238)  LC_7 Logic Functioning bit
 (39 14)  (381 238)  (381 238)  LC_7 Logic Functioning bit
 (41 14)  (383 238)  (383 238)  LC_7 Logic Functioning bit
 (42 14)  (384 238)  (384 238)  LC_7 Logic Functioning bit
 (43 14)  (385 238)  (385 238)  LC_7 Logic Functioning bit
 (17 15)  (359 239)  (359 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (364 239)  (364 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (371 239)  (371 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 239)  (373 239)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 239)  (374 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (375 239)  (375 239)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.input_2_7
 (35 15)  (377 239)  (377 239)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.input_2_7
 (36 15)  (378 239)  (378 239)  LC_7 Logic Functioning bit
 (37 15)  (379 239)  (379 239)  LC_7 Logic Functioning bit
 (38 15)  (380 239)  (380 239)  LC_7 Logic Functioning bit
 (40 15)  (382 239)  (382 239)  LC_7 Logic Functioning bit
 (41 15)  (383 239)  (383 239)  LC_7 Logic Functioning bit
 (42 15)  (384 239)  (384 239)  LC_7 Logic Functioning bit
 (51 15)  (393 239)  (393 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_14

 (0 0)  (396 224)  (396 224)  Negative Clock bit

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (421 224)  (421 224)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (22 1)  (418 225)  (418 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (419 225)  (419 225)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (24 1)  (420 225)  (420 225)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (25 1)  (421 225)  (421 225)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (27 1)  (423 225)  (423 225)  routing T_8_14.lc_trk_g1_1 <X> T_8_14.input0_0
 (29 1)  (425 225)  (425 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (5 2)  (401 226)  (401 226)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_h_l_37
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (1 3)  (397 227)  (397 227)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_r_17
 (4 3)  (400 227)  (400 227)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_h_l_37
 (27 3)  (423 227)  (423 227)  routing T_8_14.lc_trk_g1_0 <X> T_8_14.input0_1
 (29 3)  (425 227)  (425 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (15 4)  (411 228)  (411 228)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (16 4)  (412 228)  (412 228)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (17 4)  (413 228)  (413 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (414 228)  (414 228)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (28 4)  (424 228)  (424 228)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_bram/ram/WDATA_5
 (29 4)  (425 228)  (425 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (15 5)  (411 229)  (411 229)  routing T_8_14.sp4_v_b_16 <X> T_8_14.lc_trk_g1_0
 (16 5)  (412 229)  (412 229)  routing T_8_14.sp4_v_b_16 <X> T_8_14.lc_trk_g1_0
 (17 5)  (413 229)  (413 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (18 5)  (414 229)  (414 229)  routing T_8_14.sp4_h_r_17 <X> T_8_14.lc_trk_g1_1
 (26 5)  (422 229)  (422 229)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.input0_2
 (29 5)  (425 229)  (425 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (30 5)  (426 229)  (426 229)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_bram/ram/WDATA_5
 (36 5)  (432 229)  (432 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (10 6)  (406 230)  (406 230)  routing T_8_14.sp4_v_b_11 <X> T_8_14.sp4_h_l_41
 (14 6)  (410 230)  (410 230)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g1_4
 (25 6)  (421 230)  (421 230)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (26 6)  (422 230)  (422 230)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.input0_3
 (15 7)  (411 231)  (411 231)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g1_4
 (16 7)  (412 231)  (412 231)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g1_4
 (17 7)  (413 231)  (413 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (22 7)  (418 231)  (418 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (419 231)  (419 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (24 7)  (420 231)  (420 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (25 7)  (421 231)  (421 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (26 7)  (422 231)  (422 231)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.input0_3
 (27 7)  (423 231)  (423 231)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.input0_3
 (29 7)  (425 231)  (425 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (21 8)  (417 232)  (417 232)  routing T_8_14.sp4_h_r_35 <X> T_8_14.lc_trk_g2_3
 (22 8)  (418 232)  (418 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 232)  (419 232)  routing T_8_14.sp4_h_r_35 <X> T_8_14.lc_trk_g2_3
 (24 8)  (420 232)  (420 232)  routing T_8_14.sp4_h_r_35 <X> T_8_14.lc_trk_g2_3
 (22 9)  (418 233)  (418 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (419 233)  (419 233)  routing T_8_14.sp12_v_t_9 <X> T_8_14.lc_trk_g2_2
 (26 9)  (422 233)  (422 233)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input0_4
 (28 9)  (424 233)  (424 233)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input0_4
 (29 9)  (425 233)  (425 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (22 10)  (418 234)  (418 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 234)  (422 234)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input0_5
 (14 11)  (410 235)  (410 235)  routing T_8_14.sp4_h_l_17 <X> T_8_14.lc_trk_g2_4
 (15 11)  (411 235)  (411 235)  routing T_8_14.sp4_h_l_17 <X> T_8_14.lc_trk_g2_4
 (16 11)  (412 235)  (412 235)  routing T_8_14.sp4_h_l_17 <X> T_8_14.lc_trk_g2_4
 (17 11)  (413 235)  (413 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (417 235)  (417 235)  routing T_8_14.sp4_r_v_b_39 <X> T_8_14.lc_trk_g2_7
 (26 11)  (422 235)  (422 235)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input0_5
 (28 11)  (424 235)  (424 235)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input0_5
 (29 11)  (425 235)  (425 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (11 12)  (407 236)  (407 236)  routing T_8_14.sp4_h_r_6 <X> T_8_14.sp4_v_b_11
 (22 12)  (418 236)  (418 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (419 236)  (419 236)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g3_3
 (24 12)  (420 236)  (420 236)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g3_3
 (27 12)  (423 236)  (423 236)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_1
 (28 12)  (424 236)  (424 236)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_1
 (29 12)  (425 236)  (425 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (426 236)  (426 236)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_1
 (35 12)  (431 236)  (431 236)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.input2_6
 (21 13)  (417 237)  (417 237)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g3_3
 (26 13)  (422 237)  (422 237)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.input0_6
 (27 13)  (423 237)  (423 237)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.input0_6
 (28 13)  (424 237)  (424 237)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.input0_6
 (29 13)  (425 237)  (425 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (30 13)  (426 237)  (426 237)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_1
 (32 13)  (428 237)  (428 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (429 237)  (429 237)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.input2_6
 (34 13)  (430 237)  (430 237)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.input2_6
 (40 13)  (436 237)  (436 237)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (17 14)  (413 238)  (413 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (422 238)  (422 238)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_7
 (35 14)  (431 238)  (431 238)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input2_7
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE
 (17 15)  (413 239)  (413 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (414 239)  (414 239)  routing T_8_14.sp4_r_v_b_45 <X> T_8_14.lc_trk_g3_5
 (22 15)  (418 239)  (418 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (423 239)  (423 239)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_7
 (28 15)  (424 239)  (424 239)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_7
 (29 15)  (425 239)  (425 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 239)  (428 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (430 239)  (430 239)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input2_7


LogicTile_9_14

 (22 0)  (460 224)  (460 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 224)  (462 224)  routing T_9_14.top_op_3 <X> T_9_14.lc_trk_g0_3
 (26 0)  (464 224)  (464 224)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 224)  (465 224)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 224)  (466 224)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 224)  (469 224)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 224)  (471 224)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (37 0)  (475 224)  (475 224)  LC_0 Logic Functioning bit
 (38 0)  (476 224)  (476 224)  LC_0 Logic Functioning bit
 (39 0)  (477 224)  (477 224)  LC_0 Logic Functioning bit
 (41 0)  (479 224)  (479 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (459 225)  (459 225)  routing T_9_14.top_op_3 <X> T_9_14.lc_trk_g0_3
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 225)  (474 225)  LC_0 Logic Functioning bit
 (37 1)  (475 225)  (475 225)  LC_0 Logic Functioning bit
 (38 1)  (476 225)  (476 225)  LC_0 Logic Functioning bit
 (39 1)  (477 225)  (477 225)  LC_0 Logic Functioning bit
 (40 1)  (478 225)  (478 225)  LC_0 Logic Functioning bit
 (41 1)  (479 225)  (479 225)  LC_0 Logic Functioning bit
 (42 1)  (480 225)  (480 225)  LC_0 Logic Functioning bit
 (43 1)  (481 225)  (481 225)  LC_0 Logic Functioning bit
 (53 1)  (491 225)  (491 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 226)  (452 226)  routing T_9_14.sp12_h_l_3 <X> T_9_14.lc_trk_g0_4
 (15 2)  (453 226)  (453 226)  routing T_9_14.bot_op_5 <X> T_9_14.lc_trk_g0_5
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (463 226)  (463 226)  routing T_9_14.wire_logic_cluster/lc_6/out <X> T_9_14.lc_trk_g0_6
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 226)  (465 226)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 226)  (468 226)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 226)  (469 226)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 226)  (471 226)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (40 2)  (478 226)  (478 226)  LC_1 Logic Functioning bit
 (41 2)  (479 226)  (479 226)  LC_1 Logic Functioning bit
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (43 2)  (481 226)  (481 226)  LC_1 Logic Functioning bit
 (0 3)  (438 227)  (438 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (5 3)  (443 227)  (443 227)  routing T_9_14.sp4_h_l_37 <X> T_9_14.sp4_v_t_37
 (14 3)  (452 227)  (452 227)  routing T_9_14.sp12_h_l_3 <X> T_9_14.lc_trk_g0_4
 (15 3)  (453 227)  (453 227)  routing T_9_14.sp12_h_l_3 <X> T_9_14.lc_trk_g0_4
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (460 227)  (460 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (465 227)  (465 227)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 227)  (466 227)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (39 3)  (477 227)  (477 227)  LC_1 Logic Functioning bit
 (40 3)  (478 227)  (478 227)  LC_1 Logic Functioning bit
 (41 3)  (479 227)  (479 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (43 3)  (481 227)  (481 227)  LC_1 Logic Functioning bit
 (15 4)  (453 228)  (453 228)  routing T_9_14.sp4_v_b_17 <X> T_9_14.lc_trk_g1_1
 (16 4)  (454 228)  (454 228)  routing T_9_14.sp4_v_b_17 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 228)  (462 228)  routing T_9_14.bot_op_3 <X> T_9_14.lc_trk_g1_3
 (27 4)  (465 228)  (465 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 228)  (468 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (41 4)  (479 228)  (479 228)  LC_2 Logic Functioning bit
 (43 4)  (481 228)  (481 228)  LC_2 Logic Functioning bit
 (50 4)  (488 228)  (488 228)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (466 229)  (466 229)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (14 6)  (452 230)  (452 230)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g1_4
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (459 230)  (459 230)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g1_7
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 230)  (464 230)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 230)  (465 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 230)  (466 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 230)  (471 230)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 230)  (475 230)  LC_3 Logic Functioning bit
 (41 6)  (479 230)  (479 230)  LC_3 Logic Functioning bit
 (42 6)  (480 230)  (480 230)  LC_3 Logic Functioning bit
 (43 6)  (481 230)  (481 230)  LC_3 Logic Functioning bit
 (45 6)  (483 230)  (483 230)  LC_3 Logic Functioning bit
 (51 6)  (489 230)  (489 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (455 231)  (455 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (456 231)  (456 231)  routing T_9_14.sp4_r_v_b_29 <X> T_9_14.lc_trk_g1_5
 (22 7)  (460 231)  (460 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 231)  (462 231)  routing T_9_14.bot_op_6 <X> T_9_14.lc_trk_g1_6
 (26 7)  (464 231)  (464 231)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 231)  (466 231)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 231)  (470 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 231)  (471 231)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.input_2_3
 (35 7)  (473 231)  (473 231)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.input_2_3
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (43 7)  (481 231)  (481 231)  LC_3 Logic Functioning bit
 (4 8)  (442 232)  (442 232)  routing T_9_14.sp4_h_l_37 <X> T_9_14.sp4_v_b_6
 (6 8)  (444 232)  (444 232)  routing T_9_14.sp4_h_l_37 <X> T_9_14.sp4_v_b_6
 (14 8)  (452 232)  (452 232)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (19 8)  (457 232)  (457 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (459 232)  (459 232)  routing T_9_14.wire_logic_cluster/lc_3/out <X> T_9_14.lc_trk_g2_3
 (22 8)  (460 232)  (460 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (465 232)  (465 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 232)  (466 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 232)  (468 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 232)  (474 232)  LC_4 Logic Functioning bit
 (37 8)  (475 232)  (475 232)  LC_4 Logic Functioning bit
 (38 8)  (476 232)  (476 232)  LC_4 Logic Functioning bit
 (39 8)  (477 232)  (477 232)  LC_4 Logic Functioning bit
 (41 8)  (479 232)  (479 232)  LC_4 Logic Functioning bit
 (43 8)  (481 232)  (481 232)  LC_4 Logic Functioning bit
 (46 8)  (484 232)  (484 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (443 233)  (443 233)  routing T_9_14.sp4_h_l_37 <X> T_9_14.sp4_v_b_6
 (14 9)  (452 233)  (452 233)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (15 9)  (453 233)  (453 233)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (16 9)  (454 233)  (454 233)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (17 9)  (455 233)  (455 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 233)  (474 233)  LC_4 Logic Functioning bit
 (37 9)  (475 233)  (475 233)  LC_4 Logic Functioning bit
 (38 9)  (476 233)  (476 233)  LC_4 Logic Functioning bit
 (39 9)  (477 233)  (477 233)  LC_4 Logic Functioning bit
 (41 9)  (479 233)  (479 233)  LC_4 Logic Functioning bit
 (43 9)  (481 233)  (481 233)  LC_4 Logic Functioning bit
 (51 9)  (489 233)  (489 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (459 234)  (459 234)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 234)  (461 234)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (24 10)  (462 234)  (462 234)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (25 10)  (463 234)  (463 234)  routing T_9_14.rgt_op_6 <X> T_9_14.lc_trk_g2_6
 (28 10)  (466 234)  (466 234)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 234)  (467 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 234)  (473 234)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_5
 (36 10)  (474 234)  (474 234)  LC_5 Logic Functioning bit
 (38 10)  (476 234)  (476 234)  LC_5 Logic Functioning bit
 (39 10)  (477 234)  (477 234)  LC_5 Logic Functioning bit
 (41 10)  (479 234)  (479 234)  LC_5 Logic Functioning bit
 (42 10)  (480 234)  (480 234)  LC_5 Logic Functioning bit
 (9 11)  (447 235)  (447 235)  routing T_9_14.sp4_v_b_7 <X> T_9_14.sp4_v_t_42
 (12 11)  (450 235)  (450 235)  routing T_9_14.sp4_h_l_45 <X> T_9_14.sp4_v_t_45
 (21 11)  (459 235)  (459 235)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (22 11)  (460 235)  (460 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (462 235)  (462 235)  routing T_9_14.rgt_op_6 <X> T_9_14.lc_trk_g2_6
 (26 11)  (464 235)  (464 235)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 235)  (470 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (471 235)  (471 235)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_5
 (34 11)  (472 235)  (472 235)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_5
 (36 11)  (474 235)  (474 235)  LC_5 Logic Functioning bit
 (39 11)  (477 235)  (477 235)  LC_5 Logic Functioning bit
 (42 11)  (480 235)  (480 235)  LC_5 Logic Functioning bit
 (43 11)  (481 235)  (481 235)  LC_5 Logic Functioning bit
 (47 11)  (485 235)  (485 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (441 236)  (441 236)  routing T_9_14.sp12_v_t_22 <X> T_9_14.sp12_h_r_1
 (14 12)  (452 236)  (452 236)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (15 12)  (453 236)  (453 236)  routing T_9_14.sp4_v_t_28 <X> T_9_14.lc_trk_g3_1
 (16 12)  (454 236)  (454 236)  routing T_9_14.sp4_v_t_28 <X> T_9_14.lc_trk_g3_1
 (17 12)  (455 236)  (455 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (466 236)  (466 236)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 236)  (467 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 236)  (468 236)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 236)  (471 236)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 236)  (472 236)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 236)  (473 236)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_6
 (37 12)  (475 236)  (475 236)  LC_6 Logic Functioning bit
 (41 12)  (479 236)  (479 236)  LC_6 Logic Functioning bit
 (42 12)  (480 236)  (480 236)  LC_6 Logic Functioning bit
 (43 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (45 12)  (483 236)  (483 236)  LC_6 Logic Functioning bit
 (14 13)  (452 237)  (452 237)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (15 13)  (453 237)  (453 237)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (16 13)  (454 237)  (454 237)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (17 13)  (455 237)  (455 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (29 13)  (467 237)  (467 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 237)  (468 237)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 237)  (470 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 237)  (473 237)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_6
 (37 13)  (475 237)  (475 237)  LC_6 Logic Functioning bit
 (42 13)  (480 237)  (480 237)  LC_6 Logic Functioning bit
 (46 13)  (484 237)  (484 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 238)  (452 238)  routing T_9_14.sp4_h_r_44 <X> T_9_14.lc_trk_g3_4
 (26 14)  (464 238)  (464 238)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 238)  (465 238)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 238)  (467 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 238)  (468 238)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 238)  (470 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 238)  (472 238)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 238)  (473 238)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.input_2_7
 (36 14)  (474 238)  (474 238)  LC_7 Logic Functioning bit
 (41 14)  (479 238)  (479 238)  LC_7 Logic Functioning bit
 (43 14)  (481 238)  (481 238)  LC_7 Logic Functioning bit
 (45 14)  (483 238)  (483 238)  LC_7 Logic Functioning bit
 (14 15)  (452 239)  (452 239)  routing T_9_14.sp4_h_r_44 <X> T_9_14.lc_trk_g3_4
 (15 15)  (453 239)  (453 239)  routing T_9_14.sp4_h_r_44 <X> T_9_14.lc_trk_g3_4
 (16 15)  (454 239)  (454 239)  routing T_9_14.sp4_h_r_44 <X> T_9_14.lc_trk_g3_4
 (17 15)  (455 239)  (455 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (29 15)  (467 239)  (467 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 239)  (468 239)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 239)  (469 239)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 239)  (470 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 239)  (472 239)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.input_2_7
 (35 15)  (473 239)  (473 239)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.input_2_7
 (37 15)  (475 239)  (475 239)  LC_7 Logic Functioning bit
 (41 15)  (479 239)  (479 239)  LC_7 Logic Functioning bit
 (43 15)  (481 239)  (481 239)  LC_7 Logic Functioning bit
 (51 15)  (489 239)  (489 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_14

 (5 0)  (497 224)  (497 224)  routing T_10_14.sp4_v_b_6 <X> T_10_14.sp4_h_r_0
 (15 0)  (507 224)  (507 224)  routing T_10_14.top_op_1 <X> T_10_14.lc_trk_g0_1
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (517 224)  (517 224)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g0_2
 (4 1)  (496 225)  (496 225)  routing T_10_14.sp4_v_b_6 <X> T_10_14.sp4_h_r_0
 (6 1)  (498 225)  (498 225)  routing T_10_14.sp4_v_b_6 <X> T_10_14.sp4_h_r_0
 (18 1)  (510 225)  (510 225)  routing T_10_14.top_op_1 <X> T_10_14.lc_trk_g0_1
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 225)  (515 225)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g0_2
 (24 1)  (516 225)  (516 225)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g0_2
 (0 2)  (492 226)  (492 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (16 2)  (508 226)  (508 226)  routing T_10_14.sp4_v_b_13 <X> T_10_14.lc_trk_g0_5
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 226)  (510 226)  routing T_10_14.sp4_v_b_13 <X> T_10_14.lc_trk_g0_5
 (26 2)  (518 226)  (518 226)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 226)  (526 226)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (41 2)  (533 226)  (533 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (0 3)  (492 227)  (492 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (18 3)  (510 227)  (510 227)  routing T_10_14.sp4_v_b_13 <X> T_10_14.lc_trk_g0_5
 (27 3)  (519 227)  (519 227)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 227)  (520 227)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 227)  (522 227)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 227)  (524 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 227)  (525 227)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.input_2_1
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (51 3)  (543 227)  (543 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (496 228)  (496 228)  routing T_10_14.sp4_h_l_44 <X> T_10_14.sp4_v_b_3
 (6 4)  (498 228)  (498 228)  routing T_10_14.sp4_h_l_44 <X> T_10_14.sp4_v_b_3
 (13 4)  (505 228)  (505 228)  routing T_10_14.sp4_h_l_40 <X> T_10_14.sp4_v_b_5
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 228)  (516 228)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g1_3
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 228)  (522 228)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 228)  (525 228)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (41 4)  (533 228)  (533 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (5 5)  (497 229)  (497 229)  routing T_10_14.sp4_h_l_44 <X> T_10_14.sp4_v_b_3
 (12 5)  (504 229)  (504 229)  routing T_10_14.sp4_h_l_40 <X> T_10_14.sp4_v_b_5
 (21 5)  (513 229)  (513 229)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g1_3
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.top_op_2 <X> T_10_14.lc_trk_g1_2
 (25 5)  (517 229)  (517 229)  routing T_10_14.top_op_2 <X> T_10_14.lc_trk_g1_2
 (28 5)  (520 229)  (520 229)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (532 229)  (532 229)  LC_2 Logic Functioning bit
 (42 5)  (534 229)  (534 229)  LC_2 Logic Functioning bit
 (51 5)  (543 229)  (543 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (497 230)  (497 230)  routing T_10_14.sp4_v_t_38 <X> T_10_14.sp4_h_l_38
 (8 6)  (500 230)  (500 230)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_l_41
 (9 6)  (501 230)  (501 230)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_l_41
 (16 6)  (508 230)  (508 230)  routing T_10_14.sp4_v_b_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (510 230)  (510 230)  routing T_10_14.sp4_v_b_5 <X> T_10_14.lc_trk_g1_5
 (6 7)  (498 231)  (498 231)  routing T_10_14.sp4_v_t_38 <X> T_10_14.sp4_h_l_38
 (12 7)  (504 231)  (504 231)  routing T_10_14.sp4_h_l_40 <X> T_10_14.sp4_v_t_40
 (17 8)  (509 232)  (509 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 232)  (510 232)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g2_1
 (17 9)  (509 233)  (509 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (5 10)  (497 234)  (497 234)  routing T_10_14.sp4_v_t_37 <X> T_10_14.sp4_h_l_43
 (12 10)  (504 234)  (504 234)  routing T_10_14.sp4_v_t_45 <X> T_10_14.sp4_h_l_45
 (4 11)  (496 235)  (496 235)  routing T_10_14.sp4_v_t_37 <X> T_10_14.sp4_h_l_43
 (6 11)  (498 235)  (498 235)  routing T_10_14.sp4_v_t_37 <X> T_10_14.sp4_h_l_43
 (8 11)  (500 235)  (500 235)  routing T_10_14.sp4_h_l_42 <X> T_10_14.sp4_v_t_42
 (11 11)  (503 235)  (503 235)  routing T_10_14.sp4_v_t_45 <X> T_10_14.sp4_h_l_45
 (4 12)  (496 236)  (496 236)  routing T_10_14.sp4_h_l_44 <X> T_10_14.sp4_v_b_9
 (8 12)  (500 236)  (500 236)  routing T_10_14.sp4_h_l_47 <X> T_10_14.sp4_h_r_10
 (15 12)  (507 236)  (507 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (16 12)  (508 236)  (508 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (5 13)  (497 237)  (497 237)  routing T_10_14.sp4_h_l_44 <X> T_10_14.sp4_v_b_9
 (15 13)  (507 237)  (507 237)  routing T_10_14.tnr_op_0 <X> T_10_14.lc_trk_g3_0
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (518 237)  (518 237)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (47 13)  (539 237)  (539 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (540 237)  (540 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (504 238)  (504 238)  routing T_10_14.sp4_v_b_11 <X> T_10_14.sp4_h_l_46
 (8 15)  (500 239)  (500 239)  routing T_10_14.sp4_h_l_47 <X> T_10_14.sp4_v_t_47
 (14 15)  (506 239)  (506 239)  routing T_10_14.sp12_v_b_20 <X> T_10_14.lc_trk_g3_4
 (16 15)  (508 239)  (508 239)  routing T_10_14.sp12_v_b_20 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_11_14

 (2 0)  (548 224)  (548 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 0)  (558 224)  (558 224)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_h_r_2
 (11 1)  (557 225)  (557 225)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_h_r_2
 (13 1)  (559 225)  (559 225)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_h_r_2
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (555 226)  (555 226)  routing T_11_14.sp4_h_r_10 <X> T_11_14.sp4_h_l_36
 (10 2)  (556 226)  (556 226)  routing T_11_14.sp4_h_r_10 <X> T_11_14.sp4_h_l_36
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 226)  (564 226)  routing T_11_14.wire_logic_cluster/lc_5/out <X> T_11_14.lc_trk_g0_5
 (27 2)  (573 226)  (573 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (41 2)  (587 226)  (587 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (16 3)  (562 227)  (562 227)  routing T_11_14.sp12_h_r_12 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (41 3)  (587 227)  (587 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (11 4)  (557 228)  (557 228)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_v_b_5
 (14 4)  (560 228)  (560 228)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g1_0
 (21 4)  (567 228)  (567 228)  routing T_11_14.wire_logic_cluster/lc_3/out <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 228)  (571 228)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g1_2
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 228)  (577 228)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 228)  (581 228)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.input_2_2
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (45 4)  (591 228)  (591 228)  LC_2 Logic Functioning bit
 (12 5)  (558 229)  (558 229)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_v_b_5
 (15 5)  (561 229)  (561 229)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g1_0
 (16 5)  (562 229)  (562 229)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (568 229)  (568 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (46 5)  (592 229)  (592 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (599 229)  (599 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 230)  (569 230)  routing T_11_14.sp4_h_r_7 <X> T_11_14.lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.sp4_h_r_7 <X> T_11_14.lc_trk_g1_7
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (46 6)  (592 230)  (592 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (564 231)  (564 231)  routing T_11_14.sp4_r_v_b_29 <X> T_11_14.lc_trk_g1_5
 (21 7)  (567 231)  (567 231)  routing T_11_14.sp4_h_r_7 <X> T_11_14.lc_trk_g1_7
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 231)  (580 231)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.input_2_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (48 7)  (594 231)  (594 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (10 8)  (556 232)  (556 232)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_h_r_7
 (15 8)  (561 232)  (561 232)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g2_1
 (16 8)  (562 232)  (562 232)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g2_1
 (26 8)  (572 232)  (572 232)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 232)  (581 232)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_4
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (42 8)  (588 232)  (588 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (13 9)  (559 233)  (559 233)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_h_r_8
 (18 9)  (564 233)  (564 233)  routing T_11_14.sp4_h_r_41 <X> T_11_14.lc_trk_g2_1
 (26 9)  (572 233)  (572 233)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 233)  (579 233)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_4
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (8 10)  (554 234)  (554 234)  routing T_11_14.sp4_v_t_36 <X> T_11_14.sp4_h_l_42
 (9 10)  (555 234)  (555 234)  routing T_11_14.sp4_v_t_36 <X> T_11_14.sp4_h_l_42
 (10 10)  (556 234)  (556 234)  routing T_11_14.sp4_v_t_36 <X> T_11_14.sp4_h_l_42
 (14 10)  (560 234)  (560 234)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g2_4
 (16 10)  (562 234)  (562 234)  routing T_11_14.sp4_v_b_37 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 234)  (564 234)  routing T_11_14.sp4_v_b_37 <X> T_11_14.lc_trk_g2_5
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 234)  (574 234)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 234)  (576 234)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 234)  (581 234)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.input_2_5
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (42 10)  (588 234)  (588 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (46 10)  (592 234)  (592 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (564 235)  (564 235)  routing T_11_14.sp4_v_b_37 <X> T_11_14.lc_trk_g2_5
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (3 12)  (549 236)  (549 236)  routing T_11_14.sp12_v_t_22 <X> T_11_14.sp12_h_r_1
 (6 12)  (552 236)  (552 236)  routing T_11_14.sp4_h_r_4 <X> T_11_14.sp4_v_b_9
 (14 12)  (560 236)  (560 236)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g3_0
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp12_v_b_19 <X> T_11_14.lc_trk_g3_3
 (26 12)  (572 236)  (572 236)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 236)  (574 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 236)  (581 236)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_6
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (47 12)  (593 236)  (593 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (597 236)  (597 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (561 237)  (561 237)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g3_0
 (16 13)  (562 237)  (562 237)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (564 237)  (564 237)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (21 13)  (567 237)  (567 237)  routing T_11_14.sp12_v_b_19 <X> T_11_14.lc_trk_g3_3
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 237)  (571 237)  routing T_11_14.sp4_r_v_b_42 <X> T_11_14.lc_trk_g3_2
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 237)  (573 237)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 237)  (578 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 237)  (579 237)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_6
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (12 14)  (558 238)  (558 238)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_h_l_46
 (21 14)  (567 238)  (567 238)  routing T_11_14.sp12_v_b_7 <X> T_11_14.lc_trk_g3_7
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (570 238)  (570 238)  routing T_11_14.sp12_v_b_7 <X> T_11_14.lc_trk_g3_7
 (25 14)  (571 238)  (571 238)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g3_6
 (27 14)  (573 238)  (573 238)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 238)  (574 238)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (47 14)  (593 238)  (593 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (557 239)  (557 239)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_h_l_46
 (21 15)  (567 239)  (567 239)  routing T_11_14.sp12_v_b_7 <X> T_11_14.lc_trk_g3_7
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (574 239)  (574 239)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (41 15)  (587 239)  (587 239)  LC_7 Logic Functioning bit
 (43 15)  (589 239)  (589 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (48 0)  (648 224)  (648 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (13 1)  (613 225)  (613 225)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_h_r_2
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (49 1)  (649 225)  (649 225)  Carry_In_Mux bit 

 (0 2)  (600 226)  (600 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 226)  (635 226)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_1
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (14 3)  (614 227)  (614 227)  routing T_12_14.sp4_r_v_b_28 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_1
 (35 3)  (635 227)  (635 227)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (53 3)  (653 227)  (653 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (600 228)  (600 228)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g1_1
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 228)  (635 228)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (12 5)  (612 229)  (612 229)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_b_5
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (14 6)  (614 230)  (614 230)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (8 7)  (608 231)  (608 231)  routing T_12_14.sp4_v_b_1 <X> T_12_14.sp4_v_t_41
 (10 7)  (610 231)  (610 231)  routing T_12_14.sp4_v_b_1 <X> T_12_14.sp4_v_t_41
 (14 7)  (614 231)  (614 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (15 7)  (615 231)  (615 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (16 7)  (616 231)  (616 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 231)  (633 231)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.input_2_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (52 7)  (652 231)  (652 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (12 8)  (612 232)  (612 232)  routing T_12_14.sp4_v_t_45 <X> T_12_14.sp4_h_r_8
 (14 8)  (614 232)  (614 232)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g2_0
 (15 8)  (615 232)  (615 232)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g2_1
 (21 8)  (621 232)  (621 232)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (625 232)  (625 232)  routing T_12_14.bnl_op_2 <X> T_12_14.lc_trk_g2_2
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_4
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (8 9)  (608 233)  (608 233)  routing T_12_14.sp4_h_r_7 <X> T_12_14.sp4_v_b_7
 (15 9)  (615 233)  (615 233)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (621 233)  (621 233)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 233)  (625 233)  routing T_12_14.bnl_op_2 <X> T_12_14.lc_trk_g2_2
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 233)  (633 233)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (6 10)  (606 234)  (606 234)  routing T_12_14.sp4_h_l_36 <X> T_12_14.sp4_v_t_43
 (14 10)  (614 234)  (614 234)  routing T_12_14.bnl_op_4 <X> T_12_14.lc_trk_g2_4
 (21 10)  (621 234)  (621 234)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (625 234)  (625 234)  routing T_12_14.bnl_op_6 <X> T_12_14.lc_trk_g2_6
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (46 10)  (646 234)  (646 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (606 235)  (606 235)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_h_l_43
 (14 11)  (614 235)  (614 235)  routing T_12_14.bnl_op_4 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (621 235)  (621 235)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g2_7
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.bnl_op_6 <X> T_12_14.lc_trk_g2_6
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 235)  (633 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (10 12)  (610 236)  (610 236)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_r_10
 (14 12)  (614 236)  (614 236)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g3_0
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_v_t_14 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_14 <X> T_12_14.lc_trk_g3_3
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_r_v_b_41 <X> T_12_14.lc_trk_g3_1
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 237)  (633 237)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_6
 (35 13)  (635 237)  (635 237)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_6
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 238)  (605 238)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_h_l_44
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 238)  (635 238)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.input_2_7
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (44 14)  (644 238)  (644 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (604 239)  (604 239)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_h_l_44
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 239)  (634 239)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.input_2_7
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.sp4_h_l_5 <X> T_13_14.lc_trk_g0_0
 (15 0)  (669 224)  (669 224)  routing T_13_14.sp4_h_r_9 <X> T_13_14.lc_trk_g0_1
 (16 0)  (670 224)  (670 224)  routing T_13_14.sp4_h_r_9 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.sp4_h_r_9 <X> T_13_14.lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 224)  (689 224)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_0
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (46 0)  (700 224)  (700 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (668 225)  (668 225)  routing T_13_14.sp4_h_l_5 <X> T_13_14.lc_trk_g0_0
 (15 1)  (669 225)  (669 225)  routing T_13_14.sp4_h_l_5 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_h_l_5 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_0
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (40 1)  (694 225)  (694 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (658 226)  (658 226)  routing T_13_14.sp4_h_r_6 <X> T_13_14.sp4_v_t_37
 (6 2)  (660 226)  (660 226)  routing T_13_14.sp4_h_r_6 <X> T_13_14.sp4_v_t_37
 (14 2)  (668 226)  (668 226)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g0_5
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (46 2)  (700 226)  (700 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 227)  (654 227)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (5 3)  (659 227)  (659 227)  routing T_13_14.sp4_h_r_6 <X> T_13_14.sp4_v_t_37
 (15 3)  (669 227)  (669 227)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (15 4)  (669 228)  (669 228)  routing T_13_14.bot_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (679 228)  (679 228)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g1_2
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (46 4)  (700 228)  (700 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (15 6)  (669 230)  (669 230)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g1_5
 (16 6)  (670 230)  (670 230)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (675 230)  (675 230)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g1_7
 (25 6)  (679 230)  (679 230)  routing T_13_14.sp4_v_t_3 <X> T_13_14.lc_trk_g1_6
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 231)  (677 231)  routing T_13_14.sp4_v_t_3 <X> T_13_14.lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.sp4_v_t_3 <X> T_13_14.lc_trk_g1_6
 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 231)  (686 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 231)  (689 231)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.input_2_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (46 7)  (700 231)  (700 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g2_1
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g2_3
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 232)  (689 232)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_4
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (14 9)  (668 233)  (668 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (15 9)  (669 233)  (669 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (680 233)  (680 233)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 233)  (687 233)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_4
 (34 9)  (688 233)  (688 233)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_4
 (35 9)  (689 233)  (689 233)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_4
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (46 9)  (700 233)  (700 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (675 234)  (675 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.input_2_5
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (11 11)  (665 235)  (665 235)  routing T_13_14.sp4_h_r_8 <X> T_13_14.sp4_h_l_45
 (14 11)  (668 235)  (668 235)  routing T_13_14.sp4_r_v_b_36 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g2_6
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (48 11)  (702 235)  (702 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (662 236)  (662 236)  routing T_13_14.sp4_h_l_39 <X> T_13_14.sp4_h_r_10
 (10 12)  (664 236)  (664 236)  routing T_13_14.sp4_h_l_39 <X> T_13_14.sp4_h_r_10
 (15 12)  (669 236)  (669 236)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g3_1
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (51 12)  (705 236)  (705 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (667 237)  (667 237)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_h_r_11
 (19 13)  (673 237)  (673 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (14 14)  (668 238)  (668 238)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g3_4
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 238)  (689 238)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (42 14)  (696 238)  (696 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (53 14)  (707 238)  (707 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (9 15)  (663 239)  (663 239)  routing T_13_14.sp4_v_b_10 <X> T_13_14.sp4_v_t_47
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 239)  (675 239)  routing T_13_14.sp4_r_v_b_47 <X> T_13_14.lc_trk_g3_7
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (35 15)  (689 239)  (689 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (43 15)  (697 239)  (697 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (46 0)  (754 224)  (754 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (723 225)  (723 225)  routing T_14_14.sp4_v_t_5 <X> T_14_14.lc_trk_g0_0
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp4_v_t_5 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (45 1)  (753 225)  (753 225)  LC_0 Logic Functioning bit
 (46 1)  (754 225)  (754 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g0_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (45 3)  (753 227)  (753 227)  LC_1 Logic Functioning bit
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (45 5)  (753 229)  (753 229)  LC_2 Logic Functioning bit
 (15 6)  (723 230)  (723 230)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g1_5
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 230)  (748 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (12 7)  (720 231)  (720 231)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_v_t_40
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g1_5
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (45 7)  (753 231)  (753 231)  LC_3 Logic Functioning bit
 (11 8)  (719 232)  (719 232)  routing T_14_14.sp4_h_l_39 <X> T_14_14.sp4_v_b_8
 (13 8)  (721 232)  (721 232)  routing T_14_14.sp4_h_l_39 <X> T_14_14.sp4_v_b_8
 (11 9)  (719 233)  (719 233)  routing T_14_14.sp4_h_l_37 <X> T_14_14.sp4_h_r_8
 (12 9)  (720 233)  (720 233)  routing T_14_14.sp4_h_l_39 <X> T_14_14.sp4_v_b_8
 (13 9)  (721 233)  (721 233)  routing T_14_14.sp4_h_l_37 <X> T_14_14.sp4_h_r_8
 (9 10)  (717 234)  (717 234)  routing T_14_14.sp4_v_b_7 <X> T_14_14.sp4_h_l_42
 (11 10)  (719 234)  (719 234)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_45
 (13 10)  (721 234)  (721 234)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_45
 (12 11)  (720 235)  (720 235)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_45
 (12 12)  (720 236)  (720 236)  routing T_14_14.sp4_v_b_11 <X> T_14_14.sp4_h_r_11
 (14 12)  (722 236)  (722 236)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g3_0
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (25 12)  (733 236)  (733 236)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g3_2
 (11 13)  (719 237)  (719 237)  routing T_14_14.sp4_v_b_11 <X> T_14_14.sp4_h_r_11
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 239)  (708 239)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (716 239)  (716 239)  routing T_14_14.sp4_h_r_4 <X> T_14_14.sp4_v_t_47
 (9 15)  (717 239)  (717 239)  routing T_14_14.sp4_h_r_4 <X> T_14_14.sp4_v_t_47
 (10 15)  (718 239)  (718 239)  routing T_14_14.sp4_h_r_4 <X> T_14_14.sp4_v_t_47


LogicTile_15_14

 (11 0)  (773 224)  (773 224)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_v_b_2
 (13 0)  (775 224)  (775 224)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_v_b_2
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (21 0)  (783 224)  (783 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (25 0)  (787 224)  (787 224)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (53 1)  (815 225)  (815 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (15 2)  (777 226)  (777 226)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (16 2)  (778 226)  (778 226)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (46 2)  (808 226)  (808 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (809 226)  (809 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (774 227)  (774 227)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_v_t_39
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (780 227)  (780 227)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.sp4_r_v_b_30 <X> T_15_14.lc_trk_g0_6
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (9 4)  (771 228)  (771 228)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_r_4
 (15 4)  (777 228)  (777 228)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 228)  (780 228)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g1_1
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (46 4)  (808 228)  (808 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (13 5)  (775 229)  (775 229)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_h_r_5
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g1_2
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 229)  (796 229)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (14 6)  (776 230)  (776 230)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g1_4
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (8 7)  (770 231)  (770 231)  routing T_15_14.sp4_v_b_1 <X> T_15_14.sp4_v_t_41
 (10 7)  (772 231)  (772 231)  routing T_15_14.sp4_v_b_1 <X> T_15_14.sp4_v_t_41
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g1_6
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_3
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (48 7)  (810 231)  (810 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (815 231)  (815 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (25 8)  (787 232)  (787 232)  routing T_15_14.sp4_h_r_34 <X> T_15_14.lc_trk_g2_2
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_4
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (47 8)  (809 232)  (809 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (13 9)  (775 233)  (775 233)  routing T_15_14.sp4_v_t_38 <X> T_15_14.sp4_h_r_8
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 233)  (785 233)  routing T_15_14.sp4_h_r_34 <X> T_15_14.lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.sp4_h_r_34 <X> T_15_14.lc_trk_g2_2
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_4
 (34 9)  (796 233)  (796 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (3 10)  (765 234)  (765 234)  routing T_15_14.sp12_v_t_22 <X> T_15_14.sp12_h_l_22
 (14 10)  (776 234)  (776 234)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g2_4
 (15 10)  (777 234)  (777 234)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g2_5
 (16 10)  (778 234)  (778 234)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g2_5
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 234)  (797 234)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (10 11)  (772 235)  (772 235)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_v_t_42
 (15 11)  (777 235)  (777 235)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g2_4
 (16 11)  (778 235)  (778 235)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 235)  (780 235)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g2_5
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 235)  (795 235)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (12 12)  (774 236)  (774 236)  routing T_15_14.sp4_v_b_11 <X> T_15_14.sp4_h_r_11
 (15 12)  (777 236)  (777 236)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g3_1
 (16 12)  (778 236)  (778 236)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_v_t_30 <X> T_15_14.lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.sp4_v_t_30 <X> T_15_14.lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.sp4_v_t_23 <X> T_15_14.lc_trk_g3_2
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 236)  (797 236)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_6
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (48 12)  (810 236)  (810 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (773 237)  (773 237)  routing T_15_14.sp4_v_b_11 <X> T_15_14.sp4_h_r_11
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 237)  (785 237)  routing T_15_14.sp4_v_t_23 <X> T_15_14.lc_trk_g3_2
 (25 13)  (787 237)  (787 237)  routing T_15_14.sp4_v_t_23 <X> T_15_14.lc_trk_g3_2
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_6
 (34 13)  (796 237)  (796 237)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_6
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (51 13)  (813 237)  (813 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (767 238)  (767 238)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_h_l_44
 (8 14)  (770 238)  (770 238)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_h_l_47
 (9 14)  (771 238)  (771 238)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_h_l_47
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g3_5
 (21 14)  (783 238)  (783 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (25 14)  (787 238)  (787 238)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g3_6
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (21 15)  (783 239)  (783 239)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (40 15)  (802 239)  (802 239)  LC_7 Logic Functioning bit
 (42 15)  (804 239)  (804 239)  LC_7 Logic Functioning bit
 (46 15)  (808 239)  (808 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_14

 (21 0)  (837 224)  (837 224)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g0_3
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (47 0)  (863 224)  (863 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (869 224)  (869 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (45 1)  (861 225)  (861 225)  LC_0 Logic Functioning bit
 (46 1)  (862 225)  (862 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (827 226)  (827 226)  routing T_16_14.sp4_h_l_44 <X> T_16_14.sp4_v_t_39
 (14 2)  (830 226)  (830 226)  routing T_16_14.wire_logic_cluster/lc_4/out <X> T_16_14.lc_trk_g0_4
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (0 3)  (816 227)  (816 227)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 3)  (818 227)  (818 227)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (9 3)  (825 227)  (825 227)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_v_t_36
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 227)  (843 227)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 227)  (846 227)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (45 3)  (861 227)  (861 227)  LC_1 Logic Functioning bit
 (46 3)  (862 227)  (862 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (863 227)  (863 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (828 228)  (828 228)  routing T_16_14.sp4_h_l_39 <X> T_16_14.sp4_h_r_5
 (15 4)  (831 228)  (831 228)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g1_1
 (16 4)  (832 228)  (832 228)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 228)  (834 228)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g1_1
 (25 4)  (841 228)  (841 228)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g1_2
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (47 4)  (863 228)  (863 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (869 228)  (869 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (13 5)  (829 229)  (829 229)  routing T_16_14.sp4_h_l_39 <X> T_16_14.sp4_h_r_5
 (18 5)  (834 229)  (834 229)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g1_1
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g1_2
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (45 5)  (861 229)  (861 229)  LC_2 Logic Functioning bit
 (51 5)  (867 229)  (867 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (51 6)  (867 230)  (867 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (45 7)  (861 231)  (861 231)  LC_3 Logic Functioning bit
 (48 7)  (864 231)  (864 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (868 231)  (868 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (869 231)  (869 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (13 8)  (829 232)  (829 232)  routing T_16_14.sp4_h_l_45 <X> T_16_14.sp4_v_b_8
 (14 8)  (830 232)  (830 232)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g2_1
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (841 232)  (841 232)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g2_2
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (47 8)  (863 232)  (863 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (828 233)  (828 233)  routing T_16_14.sp4_h_l_45 <X> T_16_14.sp4_v_b_8
 (14 9)  (830 233)  (830 233)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (15 9)  (831 233)  (831 233)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (837 233)  (837 233)  routing T_16_14.sp4_r_v_b_35 <X> T_16_14.lc_trk_g2_3
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (45 9)  (861 233)  (861 233)  LC_4 Logic Functioning bit
 (46 9)  (862 233)  (862 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (869 233)  (869 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g2_5
 (25 10)  (841 234)  (841 234)  routing T_16_14.wire_logic_cluster/lc_6/out <X> T_16_14.lc_trk_g2_6
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (46 10)  (862 234)  (862 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (863 234)  (863 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (820 235)  (820 235)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_h_l_43
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 235)  (842 235)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 235)  (843 235)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (45 11)  (861 235)  (861 235)  LC_5 Logic Functioning bit
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (47 12)  (863 236)  (863 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (867 236)  (867 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (45 13)  (861 237)  (861 237)  LC_6 Logic Functioning bit
 (53 13)  (869 237)  (869 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (816 238)  (816 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 238)  (831 238)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (816 239)  (816 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (19 15)  (835 239)  (835 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_14

 (14 0)  (888 224)  (888 224)  routing T_17_14.lft_op_0 <X> T_17_14.lc_trk_g0_0
 (25 0)  (899 224)  (899 224)  routing T_17_14.lft_op_2 <X> T_17_14.lc_trk_g0_2
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (15 1)  (889 225)  (889 225)  routing T_17_14.lft_op_0 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.lft_op_2 <X> T_17_14.lc_trk_g0_2
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (42 1)  (916 225)  (916 225)  LC_0 Logic Functioning bit
 (52 1)  (926 225)  (926 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 226)  (888 226)  routing T_17_14.lft_op_4 <X> T_17_14.lc_trk_g0_4
 (15 2)  (889 226)  (889 226)  routing T_17_14.lft_op_5 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 226)  (892 226)  routing T_17_14.lft_op_5 <X> T_17_14.lc_trk_g0_5
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (41 2)  (915 226)  (915 226)  LC_1 Logic Functioning bit
 (43 2)  (917 226)  (917 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (15 3)  (889 227)  (889 227)  routing T_17_14.lft_op_4 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (889 228)  (889 228)  routing T_17_14.lft_op_1 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 228)  (892 228)  routing T_17_14.lft_op_1 <X> T_17_14.lc_trk_g1_1
 (21 4)  (895 228)  (895 228)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 228)  (897 228)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g1_3
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (47 4)  (921 228)  (921 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (13 5)  (887 229)  (887 229)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_r_5
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (897 229)  (897 229)  routing T_17_14.sp12_h_l_17 <X> T_17_14.lc_trk_g1_2
 (25 5)  (899 229)  (899 229)  routing T_17_14.sp12_h_l_17 <X> T_17_14.lc_trk_g1_2
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (41 5)  (915 229)  (915 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (15 6)  (889 230)  (889 230)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g1_5
 (16 6)  (890 230)  (890 230)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (895 230)  (895 230)  routing T_17_14.sp4_v_b_7 <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 230)  (897 230)  routing T_17_14.sp4_v_b_7 <X> T_17_14.lc_trk_g1_7
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (37 6)  (911 230)  (911 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (53 6)  (927 230)  (927 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (882 231)  (882 231)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_41
 (9 7)  (883 231)  (883 231)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_41
 (18 7)  (892 231)  (892 231)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g1_5
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (5 8)  (879 232)  (879 232)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_h_r_6
 (12 8)  (886 232)  (886 232)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_r_8
 (15 8)  (889 232)  (889 232)  routing T_17_14.sp4_h_r_25 <X> T_17_14.lc_trk_g2_1
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_h_r_25 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (47 8)  (921 232)  (921 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (889 233)  (889 233)  routing T_17_14.sp4_v_t_29 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp4_v_t_29 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 233)  (892 233)  routing T_17_14.sp4_h_r_25 <X> T_17_14.lc_trk_g2_1
 (19 9)  (893 233)  (893 233)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (897 233)  (897 233)  routing T_17_14.sp12_v_t_9 <X> T_17_14.lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (41 9)  (915 233)  (915 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (15 10)  (889 234)  (889 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (16 10)  (890 234)  (890 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (25 10)  (899 234)  (899 234)  routing T_17_14.sp4_h_r_38 <X> T_17_14.lc_trk_g2_6
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_v_t_33 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_v_t_33 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (892 235)  (892 235)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 235)  (897 235)  routing T_17_14.sp4_h_r_38 <X> T_17_14.lc_trk_g2_6
 (24 11)  (898 235)  (898 235)  routing T_17_14.sp4_h_r_38 <X> T_17_14.lc_trk_g2_6
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (21 12)  (895 236)  (895 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (11 13)  (885 237)  (885 237)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_h_r_11
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (48 13)  (922 237)  (922 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 238)  (879 238)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (11 14)  (885 238)  (885 238)  routing T_17_14.sp4_v_b_8 <X> T_17_14.sp4_v_t_46
 (0 15)  (874 239)  (874 239)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (6 15)  (880 239)  (880 239)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (8 15)  (882 239)  (882 239)  routing T_17_14.sp4_h_l_47 <X> T_17_14.sp4_v_t_47
 (12 15)  (886 239)  (886 239)  routing T_17_14.sp4_v_b_8 <X> T_17_14.sp4_v_t_46
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (897 239)  (897 239)  routing T_17_14.sp12_v_t_21 <X> T_17_14.lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp12_v_t_21 <X> T_17_14.lc_trk_g3_6


LogicTile_18_14

 (8 0)  (936 224)  (936 224)  routing T_18_14.sp4_v_b_1 <X> T_18_14.sp4_h_r_1
 (9 0)  (937 224)  (937 224)  routing T_18_14.sp4_v_b_1 <X> T_18_14.sp4_h_r_1
 (11 0)  (939 224)  (939 224)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_v_b_2
 (12 0)  (940 224)  (940 224)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_h_r_2
 (25 0)  (953 224)  (953 224)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (12 1)  (940 225)  (940 225)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_v_b_2
 (13 1)  (941 225)  (941 225)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_h_r_2
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 225)  (951 225)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (25 1)  (953 225)  (953 225)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 225)  (963 225)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (42 1)  (970 225)  (970 225)  LC_0 Logic Functioning bit
 (46 1)  (974 225)  (974 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (976 225)  (976 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (979 225)  (979 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (981 225)  (981 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (934 226)  (934 226)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_v_t_37
 (11 2)  (939 226)  (939 226)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_v_t_39
 (14 2)  (942 226)  (942 226)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (15 2)  (943 226)  (943 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (16 2)  (944 226)  (944 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 226)  (946 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (46 2)  (974 226)  (974 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (942 227)  (942 227)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (15 3)  (943 227)  (943 227)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (16 3)  (944 227)  (944 227)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 227)  (958 227)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (43 3)  (971 227)  (971 227)  LC_1 Logic Functioning bit
 (48 3)  (976 227)  (976 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (981 227)  (981 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (10 4)  (938 228)  (938 228)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_r_4
 (12 4)  (940 228)  (940 228)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_5
 (14 4)  (942 228)  (942 228)  routing T_18_14.wire_logic_cluster/lc_0/out <X> T_18_14.lc_trk_g1_0
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (46 4)  (974 228)  (974 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (8 5)  (936 229)  (936 229)  routing T_18_14.sp4_h_r_4 <X> T_18_14.sp4_v_b_4
 (11 5)  (939 229)  (939 229)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_5
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 229)  (960 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (963 229)  (963 229)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.input_2_2
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (48 5)  (976 229)  (976 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (981 229)  (981 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (931 230)  (931 230)  routing T_18_14.sp12_v_b_0 <X> T_18_14.sp12_v_t_23
 (6 6)  (934 230)  (934 230)  routing T_18_14.sp4_h_l_47 <X> T_18_14.sp4_v_t_38
 (10 6)  (938 230)  (938 230)  routing T_18_14.sp4_v_b_11 <X> T_18_14.sp4_h_l_41
 (11 6)  (939 230)  (939 230)  routing T_18_14.sp4_h_l_37 <X> T_18_14.sp4_v_t_40
 (11 7)  (939 231)  (939 231)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_h_l_40
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.sp4_r_v_b_34 <X> T_18_14.lc_trk_g2_2
 (10 11)  (938 235)  (938 235)  routing T_18_14.sp4_h_l_39 <X> T_18_14.sp4_v_t_42
 (14 11)  (942 235)  (942 235)  routing T_18_14.sp4_h_l_17 <X> T_18_14.lc_trk_g2_4
 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_h_l_17 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_h_l_17 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (12 12)  (940 236)  (940 236)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_11
 (14 12)  (942 236)  (942 236)  routing T_18_14.sp12_v_b_0 <X> T_18_14.lc_trk_g3_0
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (11 13)  (939 237)  (939 237)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_11
 (13 13)  (941 237)  (941 237)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_11
 (14 13)  (942 237)  (942 237)  routing T_18_14.sp12_v_b_0 <X> T_18_14.lc_trk_g3_0
 (15 13)  (943 237)  (943 237)  routing T_18_14.sp12_v_b_0 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (946 237)  (946 237)  routing T_18_14.sp4_r_v_b_41 <X> T_18_14.lc_trk_g3_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (19 14)  (947 238)  (947 238)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r


LogicTile_19_14

 (22 0)  (1004 224)  (1004 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 224)  (1005 224)  routing T_19_14.sp4_h_r_3 <X> T_19_14.lc_trk_g0_3
 (24 0)  (1006 224)  (1006 224)  routing T_19_14.sp4_h_r_3 <X> T_19_14.lc_trk_g0_3
 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 224)  (1012 224)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 224)  (1015 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 224)  (1016 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (40 0)  (1022 224)  (1022 224)  LC_0 Logic Functioning bit
 (41 0)  (1023 224)  (1023 224)  LC_0 Logic Functioning bit
 (42 0)  (1024 224)  (1024 224)  LC_0 Logic Functioning bit
 (43 0)  (1025 224)  (1025 224)  LC_0 Logic Functioning bit
 (4 1)  (986 225)  (986 225)  routing T_19_14.sp4_h_l_41 <X> T_19_14.sp4_h_r_0
 (6 1)  (988 225)  (988 225)  routing T_19_14.sp4_h_l_41 <X> T_19_14.sp4_h_r_0
 (21 1)  (1003 225)  (1003 225)  routing T_19_14.sp4_h_r_3 <X> T_19_14.lc_trk_g0_3
 (28 1)  (1010 225)  (1010 225)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 225)  (1012 225)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (40 1)  (1022 225)  (1022 225)  LC_0 Logic Functioning bit
 (41 1)  (1023 225)  (1023 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (43 1)  (1025 225)  (1025 225)  LC_0 Logic Functioning bit
 (4 2)  (986 226)  (986 226)  routing T_19_14.sp4_h_r_0 <X> T_19_14.sp4_v_t_37
 (8 2)  (990 226)  (990 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (9 2)  (991 226)  (991 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (10 2)  (992 226)  (992 226)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_36
 (15 2)  (997 226)  (997 226)  routing T_19_14.top_op_5 <X> T_19_14.lc_trk_g0_5
 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (1008 226)  (1008 226)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 226)  (1015 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 226)  (1017 226)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.input_2_1
 (36 2)  (1018 226)  (1018 226)  LC_1 Logic Functioning bit
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (38 2)  (1020 226)  (1020 226)  LC_1 Logic Functioning bit
 (40 2)  (1022 226)  (1022 226)  LC_1 Logic Functioning bit
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (42 2)  (1024 226)  (1024 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (5 3)  (987 227)  (987 227)  routing T_19_14.sp4_h_r_0 <X> T_19_14.sp4_v_t_37
 (18 3)  (1000 227)  (1000 227)  routing T_19_14.top_op_5 <X> T_19_14.lc_trk_g0_5
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 227)  (1012 227)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 227)  (1014 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1015 227)  (1015 227)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.input_2_1
 (34 3)  (1016 227)  (1016 227)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.input_2_1
 (36 3)  (1018 227)  (1018 227)  LC_1 Logic Functioning bit
 (37 3)  (1019 227)  (1019 227)  LC_1 Logic Functioning bit
 (38 3)  (1020 227)  (1020 227)  LC_1 Logic Functioning bit
 (39 3)  (1021 227)  (1021 227)  LC_1 Logic Functioning bit
 (40 3)  (1022 227)  (1022 227)  LC_1 Logic Functioning bit
 (41 3)  (1023 227)  (1023 227)  LC_1 Logic Functioning bit
 (42 3)  (1024 227)  (1024 227)  LC_1 Logic Functioning bit
 (43 3)  (1025 227)  (1025 227)  LC_1 Logic Functioning bit
 (11 4)  (993 228)  (993 228)  routing T_19_14.sp4_h_r_0 <X> T_19_14.sp4_v_b_5
 (14 4)  (996 228)  (996 228)  routing T_19_14.wire_logic_cluster/lc_0/out <X> T_19_14.lc_trk_g1_0
 (28 4)  (1010 228)  (1010 228)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 228)  (1015 228)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (50 4)  (1032 228)  (1032 228)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (1010 229)  (1010 229)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (37 5)  (1019 229)  (1019 229)  LC_2 Logic Functioning bit
 (4 6)  (986 230)  (986 230)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_38
 (14 6)  (996 230)  (996 230)  routing T_19_14.wire_logic_cluster/lc_4/out <X> T_19_14.lc_trk_g1_4
 (15 6)  (997 230)  (997 230)  routing T_19_14.top_op_5 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 230)  (1006 230)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g1_7
 (27 6)  (1009 230)  (1009 230)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 230)  (1015 230)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 230)  (1016 230)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 230)  (1019 230)  LC_3 Logic Functioning bit
 (39 6)  (1021 230)  (1021 230)  LC_3 Logic Functioning bit
 (40 6)  (1022 230)  (1022 230)  LC_3 Logic Functioning bit
 (42 6)  (1024 230)  (1024 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (5 7)  (987 231)  (987 231)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_38
 (17 7)  (999 231)  (999 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.top_op_5 <X> T_19_14.lc_trk_g1_5
 (19 7)  (1001 231)  (1001 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (1003 231)  (1003 231)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g1_7
 (28 7)  (1010 231)  (1010 231)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 231)  (1014 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 231)  (1017 231)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.input_2_3
 (36 7)  (1018 231)  (1018 231)  LC_3 Logic Functioning bit
 (37 7)  (1019 231)  (1019 231)  LC_3 Logic Functioning bit
 (38 7)  (1020 231)  (1020 231)  LC_3 Logic Functioning bit
 (39 7)  (1021 231)  (1021 231)  LC_3 Logic Functioning bit
 (40 7)  (1022 231)  (1022 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (43 7)  (1025 231)  (1025 231)  LC_3 Logic Functioning bit
 (5 8)  (987 232)  (987 232)  routing T_19_14.sp4_h_l_38 <X> T_19_14.sp4_h_r_6
 (14 8)  (996 232)  (996 232)  routing T_19_14.sp4_v_b_24 <X> T_19_14.lc_trk_g2_0
 (15 8)  (997 232)  (997 232)  routing T_19_14.tnl_op_1 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (1003 232)  (1003 232)  routing T_19_14.wire_logic_cluster/lc_3/out <X> T_19_14.lc_trk_g2_3
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 232)  (1017 232)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.input_2_4
 (37 8)  (1019 232)  (1019 232)  LC_4 Logic Functioning bit
 (38 8)  (1020 232)  (1020 232)  LC_4 Logic Functioning bit
 (39 8)  (1021 232)  (1021 232)  LC_4 Logic Functioning bit
 (40 8)  (1022 232)  (1022 232)  LC_4 Logic Functioning bit
 (41 8)  (1023 232)  (1023 232)  LC_4 Logic Functioning bit
 (4 9)  (986 233)  (986 233)  routing T_19_14.sp4_h_l_38 <X> T_19_14.sp4_h_r_6
 (11 9)  (993 233)  (993 233)  routing T_19_14.sp4_h_l_45 <X> T_19_14.sp4_h_r_8
 (16 9)  (998 233)  (998 233)  routing T_19_14.sp4_v_b_24 <X> T_19_14.lc_trk_g2_0
 (17 9)  (999 233)  (999 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (1000 233)  (1000 233)  routing T_19_14.tnl_op_1 <X> T_19_14.lc_trk_g2_1
 (27 9)  (1009 233)  (1009 233)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 233)  (1010 233)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 233)  (1013 233)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 233)  (1014 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1016 233)  (1016 233)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.input_2_4
 (36 9)  (1018 233)  (1018 233)  LC_4 Logic Functioning bit
 (37 9)  (1019 233)  (1019 233)  LC_4 Logic Functioning bit
 (38 9)  (1020 233)  (1020 233)  LC_4 Logic Functioning bit
 (39 9)  (1021 233)  (1021 233)  LC_4 Logic Functioning bit
 (40 9)  (1022 233)  (1022 233)  LC_4 Logic Functioning bit
 (41 9)  (1023 233)  (1023 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (6 10)  (988 234)  (988 234)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_v_t_43
 (14 10)  (996 234)  (996 234)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g2_4
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 234)  (1000 234)  routing T_19_14.wire_logic_cluster/lc_5/out <X> T_19_14.lc_trk_g2_5
 (21 10)  (1003 234)  (1003 234)  routing T_19_14.sp12_v_b_7 <X> T_19_14.lc_trk_g2_7
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1006 234)  (1006 234)  routing T_19_14.sp12_v_b_7 <X> T_19_14.lc_trk_g2_7
 (26 10)  (1008 234)  (1008 234)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 234)  (1010 234)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 234)  (1016 234)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (39 10)  (1021 234)  (1021 234)  LC_5 Logic Functioning bit
 (5 11)  (987 235)  (987 235)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_v_t_43
 (14 11)  (996 235)  (996 235)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g2_4
 (16 11)  (998 235)  (998 235)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g2_4
 (17 11)  (999 235)  (999 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (1003 235)  (1003 235)  routing T_19_14.sp12_v_b_7 <X> T_19_14.lc_trk_g2_7
 (26 11)  (1008 235)  (1008 235)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 235)  (1010 235)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 235)  (1013 235)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 235)  (1014 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1017 235)  (1017 235)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.input_2_5
 (36 11)  (1018 235)  (1018 235)  LC_5 Logic Functioning bit
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (38 11)  (1020 235)  (1020 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (11 12)  (993 236)  (993 236)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_v_b_11
 (14 12)  (996 236)  (996 236)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (15 12)  (997 236)  (997 236)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g3_1
 (16 12)  (998 236)  (998 236)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1006 236)  (1006 236)  routing T_19_14.tnl_op_3 <X> T_19_14.lc_trk_g3_3
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (50 12)  (1032 236)  (1032 236)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (994 237)  (994 237)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_v_b_11
 (15 13)  (997 237)  (997 237)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (16 13)  (998 237)  (998 237)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1003 237)  (1003 237)  routing T_19_14.tnl_op_3 <X> T_19_14.lc_trk_g3_3
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (51 13)  (1033 237)  (1033 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (986 238)  (986 238)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_v_t_44
 (6 14)  (988 238)  (988 238)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_v_t_44
 (14 14)  (996 238)  (996 238)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g3_4
 (27 14)  (1009 238)  (1009 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 238)  (1015 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (14 15)  (996 239)  (996 239)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g3_4
 (16 15)  (998 239)  (998 239)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g3_4
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (1008 239)  (1008 239)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (41 15)  (1023 239)  (1023 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (8 0)  (1044 224)  (1044 224)  routing T_20_14.sp4_v_b_1 <X> T_20_14.sp4_h_r_1
 (9 0)  (1045 224)  (1045 224)  routing T_20_14.sp4_v_b_1 <X> T_20_14.sp4_h_r_1
 (27 0)  (1063 224)  (1063 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 224)  (1064 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 224)  (1066 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (38 0)  (1074 224)  (1074 224)  LC_0 Logic Functioning bit
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 225)  (1066 225)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 225)  (1067 225)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 225)  (1072 225)  LC_0 Logic Functioning bit
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (38 1)  (1074 225)  (1074 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (41 1)  (1077 225)  (1077 225)  LC_0 Logic Functioning bit
 (43 1)  (1079 225)  (1079 225)  LC_0 Logic Functioning bit
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 226)  (1051 226)  routing T_20_14.sp4_h_r_21 <X> T_20_14.lc_trk_g0_5
 (16 2)  (1052 226)  (1052 226)  routing T_20_14.sp4_h_r_21 <X> T_20_14.lc_trk_g0_5
 (17 2)  (1053 226)  (1053 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1054 226)  (1054 226)  routing T_20_14.sp4_h_r_21 <X> T_20_14.lc_trk_g0_5
 (22 2)  (1058 226)  (1058 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1059 226)  (1059 226)  routing T_20_14.sp4_v_b_23 <X> T_20_14.lc_trk_g0_7
 (24 2)  (1060 226)  (1060 226)  routing T_20_14.sp4_v_b_23 <X> T_20_14.lc_trk_g0_7
 (26 2)  (1062 226)  (1062 226)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 226)  (1063 226)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (41 2)  (1077 226)  (1077 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (5 3)  (1041 227)  (1041 227)  routing T_20_14.sp4_h_l_37 <X> T_20_14.sp4_v_t_37
 (12 3)  (1048 227)  (1048 227)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_v_t_39
 (18 3)  (1054 227)  (1054 227)  routing T_20_14.sp4_h_r_21 <X> T_20_14.lc_trk_g0_5
 (26 3)  (1062 227)  (1062 227)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (41 3)  (1077 227)  (1077 227)  LC_1 Logic Functioning bit
 (43 3)  (1079 227)  (1079 227)  LC_1 Logic Functioning bit
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (13 4)  (1049 228)  (1049 228)  routing T_20_14.sp4_h_l_40 <X> T_20_14.sp4_v_b_5
 (14 4)  (1050 228)  (1050 228)  routing T_20_14.wire_logic_cluster/lc_0/out <X> T_20_14.lc_trk_g1_0
 (22 4)  (1058 228)  (1058 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 229)  (1048 229)  routing T_20_14.sp4_h_l_40 <X> T_20_14.sp4_v_b_5
 (17 5)  (1053 229)  (1053 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1057 229)  (1057 229)  routing T_20_14.sp4_r_v_b_27 <X> T_20_14.lc_trk_g1_3
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (10 6)  (1046 230)  (1046 230)  routing T_20_14.sp4_v_b_11 <X> T_20_14.sp4_h_l_41
 (11 6)  (1047 230)  (1047 230)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_40
 (13 6)  (1049 230)  (1049 230)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_40
 (14 6)  (1050 230)  (1050 230)  routing T_20_14.wire_logic_cluster/lc_4/out <X> T_20_14.lc_trk_g1_4
 (21 6)  (1057 230)  (1057 230)  routing T_20_14.sp12_h_l_4 <X> T_20_14.lc_trk_g1_7
 (22 6)  (1058 230)  (1058 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1060 230)  (1060 230)  routing T_20_14.sp12_h_l_4 <X> T_20_14.lc_trk_g1_7
 (25 6)  (1061 230)  (1061 230)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (26 6)  (1062 230)  (1062 230)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 230)  (1064 230)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 230)  (1066 230)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 230)  (1072 230)  LC_3 Logic Functioning bit
 (37 6)  (1073 230)  (1073 230)  LC_3 Logic Functioning bit
 (39 6)  (1075 230)  (1075 230)  LC_3 Logic Functioning bit
 (41 6)  (1077 230)  (1077 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (50 6)  (1086 230)  (1086 230)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (1048 231)  (1048 231)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_40
 (17 7)  (1053 231)  (1053 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1057 231)  (1057 231)  routing T_20_14.sp12_h_l_4 <X> T_20_14.lc_trk_g1_7
 (22 7)  (1058 231)  (1058 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 231)  (1059 231)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (24 7)  (1060 231)  (1060 231)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (25 7)  (1061 231)  (1061 231)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g1_6
 (28 7)  (1064 231)  (1064 231)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 231)  (1072 231)  LC_3 Logic Functioning bit
 (37 7)  (1073 231)  (1073 231)  LC_3 Logic Functioning bit
 (39 7)  (1075 231)  (1075 231)  LC_3 Logic Functioning bit
 (2 8)  (1038 232)  (1038 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (1047 232)  (1047 232)  routing T_20_14.sp4_h_r_3 <X> T_20_14.sp4_v_b_8
 (12 8)  (1048 232)  (1048 232)  routing T_20_14.sp4_v_t_45 <X> T_20_14.sp4_h_r_8
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 232)  (1054 232)  routing T_20_14.wire_logic_cluster/lc_1/out <X> T_20_14.lc_trk_g2_1
 (21 8)  (1057 232)  (1057 232)  routing T_20_14.sp4_h_r_35 <X> T_20_14.lc_trk_g2_3
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 232)  (1059 232)  routing T_20_14.sp4_h_r_35 <X> T_20_14.lc_trk_g2_3
 (24 8)  (1060 232)  (1060 232)  routing T_20_14.sp4_h_r_35 <X> T_20_14.lc_trk_g2_3
 (25 8)  (1061 232)  (1061 232)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 232)  (1063 232)  routing T_20_14.lc_trk_g1_0 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (43 8)  (1079 232)  (1079 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (50 8)  (1086 232)  (1086 232)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1087 232)  (1087 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (1050 233)  (1050 233)  routing T_20_14.sp4_h_r_24 <X> T_20_14.lc_trk_g2_0
 (15 9)  (1051 233)  (1051 233)  routing T_20_14.sp4_h_r_24 <X> T_20_14.lc_trk_g2_0
 (16 9)  (1052 233)  (1052 233)  routing T_20_14.sp4_h_r_24 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 233)  (1059 233)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (25 9)  (1061 233)  (1061 233)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (41 9)  (1077 233)  (1077 233)  LC_4 Logic Functioning bit
 (42 9)  (1078 233)  (1078 233)  LC_4 Logic Functioning bit
 (14 10)  (1050 234)  (1050 234)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 234)  (1054 234)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g2_5
 (27 10)  (1063 234)  (1063 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 234)  (1066 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (38 10)  (1074 234)  (1074 234)  LC_5 Logic Functioning bit
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (14 11)  (1050 235)  (1050 235)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (15 11)  (1051 235)  (1051 235)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (16 11)  (1052 235)  (1052 235)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (1063 235)  (1063 235)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 235)  (1066 235)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 235)  (1073 235)  LC_5 Logic Functioning bit
 (39 11)  (1075 235)  (1075 235)  LC_5 Logic Functioning bit
 (41 11)  (1077 235)  (1077 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (12 12)  (1048 236)  (1048 236)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_h_r_11
 (14 12)  (1050 236)  (1050 236)  routing T_20_14.sp4_v_t_21 <X> T_20_14.lc_trk_g3_0
 (28 12)  (1064 236)  (1064 236)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 236)  (1067 236)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 236)  (1070 236)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (1077 236)  (1077 236)  LC_6 Logic Functioning bit
 (43 12)  (1079 236)  (1079 236)  LC_6 Logic Functioning bit
 (13 13)  (1049 237)  (1049 237)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_h_r_11
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_v_t_21 <X> T_20_14.lc_trk_g3_0
 (16 13)  (1052 237)  (1052 237)  routing T_20_14.sp4_v_t_21 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (30 13)  (1066 237)  (1066 237)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (1077 237)  (1077 237)  LC_6 Logic Functioning bit
 (43 13)  (1079 237)  (1079 237)  LC_6 Logic Functioning bit
 (48 13)  (1084 237)  (1084 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 238)  (1051 238)  routing T_20_14.sp4_h_l_24 <X> T_20_14.lc_trk_g3_5
 (16 14)  (1052 238)  (1052 238)  routing T_20_14.sp4_h_l_24 <X> T_20_14.lc_trk_g3_5
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 238)  (1054 238)  routing T_20_14.sp4_h_l_24 <X> T_20_14.lc_trk_g3_5
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 238)  (1059 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (26 14)  (1062 238)  (1062 238)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (36 14)  (1072 238)  (1072 238)  LC_7 Logic Functioning bit
 (43 14)  (1079 238)  (1079 238)  LC_7 Logic Functioning bit
 (47 14)  (1083 238)  (1083 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (1036 239)  (1036 239)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (19 15)  (1055 239)  (1055 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1059 239)  (1059 239)  routing T_20_14.sp4_v_b_46 <X> T_20_14.lc_trk_g3_6
 (24 15)  (1060 239)  (1060 239)  routing T_20_14.sp4_v_b_46 <X> T_20_14.lc_trk_g3_6
 (27 15)  (1063 239)  (1063 239)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 239)  (1065 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 239)  (1068 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1069 239)  (1069 239)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.input_2_7
 (35 15)  (1071 239)  (1071 239)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.input_2_7
 (37 15)  (1073 239)  (1073 239)  LC_7 Logic Functioning bit
 (42 15)  (1078 239)  (1078 239)  LC_7 Logic Functioning bit


LogicTile_21_14

 (5 0)  (1095 224)  (1095 224)  routing T_21_14.sp4_v_t_37 <X> T_21_14.sp4_h_r_0
 (14 0)  (1104 224)  (1104 224)  routing T_21_14.sp4_h_r_8 <X> T_21_14.lc_trk_g0_0
 (15 0)  (1105 224)  (1105 224)  routing T_21_14.sp4_h_r_9 <X> T_21_14.lc_trk_g0_1
 (16 0)  (1106 224)  (1106 224)  routing T_21_14.sp4_h_r_9 <X> T_21_14.lc_trk_g0_1
 (17 0)  (1107 224)  (1107 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1108 224)  (1108 224)  routing T_21_14.sp4_h_r_9 <X> T_21_14.lc_trk_g0_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 224)  (1121 224)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 224)  (1123 224)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 224)  (1126 224)  LC_0 Logic Functioning bit
 (37 0)  (1127 224)  (1127 224)  LC_0 Logic Functioning bit
 (39 0)  (1129 224)  (1129 224)  LC_0 Logic Functioning bit
 (41 0)  (1131 224)  (1131 224)  LC_0 Logic Functioning bit
 (43 0)  (1133 224)  (1133 224)  LC_0 Logic Functioning bit
 (13 1)  (1103 225)  (1103 225)  routing T_21_14.sp4_v_t_44 <X> T_21_14.sp4_h_r_2
 (15 1)  (1105 225)  (1105 225)  routing T_21_14.sp4_h_r_8 <X> T_21_14.lc_trk_g0_0
 (16 1)  (1106 225)  (1106 225)  routing T_21_14.sp4_h_r_8 <X> T_21_14.lc_trk_g0_0
 (17 1)  (1107 225)  (1107 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (1116 225)  (1116 225)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 225)  (1118 225)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 225)  (1122 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 225)  (1124 225)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.input_2_0
 (35 1)  (1125 225)  (1125 225)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.input_2_0
 (36 1)  (1126 225)  (1126 225)  LC_0 Logic Functioning bit
 (37 1)  (1127 225)  (1127 225)  LC_0 Logic Functioning bit
 (39 1)  (1129 225)  (1129 225)  LC_0 Logic Functioning bit
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 226)  (1095 226)  routing T_21_14.sp4_v_b_0 <X> T_21_14.sp4_h_l_37
 (14 2)  (1104 226)  (1104 226)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 226)  (1121 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 226)  (1123 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 226)  (1124 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (43 2)  (1133 226)  (1133 226)  LC_1 Logic Functioning bit
 (45 2)  (1135 226)  (1135 226)  LC_1 Logic Functioning bit
 (48 2)  (1138 226)  (1138 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (1140 226)  (1140 226)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (1095 227)  (1095 227)  routing T_21_14.sp4_h_l_37 <X> T_21_14.sp4_v_t_37
 (8 3)  (1098 227)  (1098 227)  routing T_21_14.sp4_h_r_7 <X> T_21_14.sp4_v_t_36
 (9 3)  (1099 227)  (1099 227)  routing T_21_14.sp4_h_r_7 <X> T_21_14.sp4_v_t_36
 (10 3)  (1100 227)  (1100 227)  routing T_21_14.sp4_h_r_7 <X> T_21_14.sp4_v_t_36
 (15 3)  (1105 227)  (1105 227)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (16 3)  (1106 227)  (1106 227)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (17 3)  (1107 227)  (1107 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (29 3)  (1119 227)  (1119 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (38 3)  (1128 227)  (1128 227)  LC_1 Logic Functioning bit
 (41 3)  (1131 227)  (1131 227)  LC_1 Logic Functioning bit
 (42 3)  (1132 227)  (1132 227)  LC_1 Logic Functioning bit
 (51 3)  (1141 227)  (1141 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 228)  (1090 228)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 228)  (1111 228)  routing T_21_14.wire_logic_cluster/lc_3/out <X> T_21_14.lc_trk_g1_3
 (22 4)  (1112 228)  (1112 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1116 228)  (1116 228)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 228)  (1117 228)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 228)  (1118 228)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 228)  (1123 228)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 228)  (1124 228)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (41 4)  (1131 228)  (1131 228)  LC_2 Logic Functioning bit
 (43 4)  (1133 228)  (1133 228)  LC_2 Logic Functioning bit
 (0 5)  (1090 229)  (1090 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 229)  (1098 229)  routing T_21_14.sp4_h_r_4 <X> T_21_14.sp4_v_b_4
 (27 5)  (1117 229)  (1117 229)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 229)  (1121 229)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 229)  (1127 229)  LC_2 Logic Functioning bit
 (39 5)  (1129 229)  (1129 229)  LC_2 Logic Functioning bit
 (41 5)  (1131 229)  (1131 229)  LC_2 Logic Functioning bit
 (43 5)  (1133 229)  (1133 229)  LC_2 Logic Functioning bit
 (9 6)  (1099 230)  (1099 230)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_h_l_41
 (10 6)  (1100 230)  (1100 230)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_h_l_41
 (15 6)  (1105 230)  (1105 230)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g1_5
 (16 6)  (1106 230)  (1106 230)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g1_5
 (17 6)  (1107 230)  (1107 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1108 230)  (1108 230)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g1_5
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 230)  (1123 230)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 230)  (1124 230)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 230)  (1127 230)  LC_3 Logic Functioning bit
 (39 6)  (1129 230)  (1129 230)  LC_3 Logic Functioning bit
 (3 7)  (1093 231)  (1093 231)  routing T_21_14.sp12_h_l_23 <X> T_21_14.sp12_v_t_23
 (18 7)  (1108 231)  (1108 231)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g1_5
 (26 7)  (1116 231)  (1116 231)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 231)  (1117 231)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 231)  (1118 231)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 231)  (1119 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (1126 231)  (1126 231)  LC_3 Logic Functioning bit
 (38 7)  (1128 231)  (1128 231)  LC_3 Logic Functioning bit
 (17 8)  (1107 232)  (1107 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 232)  (1108 232)  routing T_21_14.wire_logic_cluster/lc_1/out <X> T_21_14.lc_trk_g2_1
 (25 8)  (1115 232)  (1115 232)  routing T_21_14.wire_logic_cluster/lc_2/out <X> T_21_14.lc_trk_g2_2
 (26 8)  (1116 232)  (1116 232)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 232)  (1117 232)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 232)  (1118 232)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 232)  (1120 232)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 232)  (1123 232)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 232)  (1124 232)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 232)  (1126 232)  LC_4 Logic Functioning bit
 (38 8)  (1128 232)  (1128 232)  LC_4 Logic Functioning bit
 (41 8)  (1131 232)  (1131 232)  LC_4 Logic Functioning bit
 (43 8)  (1133 232)  (1133 232)  LC_4 Logic Functioning bit
 (6 9)  (1096 233)  (1096 233)  routing T_21_14.sp4_h_l_43 <X> T_21_14.sp4_h_r_6
 (15 9)  (1105 233)  (1105 233)  routing T_21_14.tnr_op_0 <X> T_21_14.lc_trk_g2_0
 (17 9)  (1107 233)  (1107 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1112 233)  (1112 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1116 233)  (1116 233)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 233)  (1117 233)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 233)  (1118 233)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 233)  (1119 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 233)  (1121 233)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 233)  (1127 233)  LC_4 Logic Functioning bit
 (39 9)  (1129 233)  (1129 233)  LC_4 Logic Functioning bit
 (41 9)  (1131 233)  (1131 233)  LC_4 Logic Functioning bit
 (43 9)  (1133 233)  (1133 233)  LC_4 Logic Functioning bit
 (46 9)  (1136 233)  (1136 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (1104 234)  (1104 234)  routing T_21_14.sp4_h_r_36 <X> T_21_14.lc_trk_g2_4
 (15 10)  (1105 234)  (1105 234)  routing T_21_14.sp4_h_l_24 <X> T_21_14.lc_trk_g2_5
 (16 10)  (1106 234)  (1106 234)  routing T_21_14.sp4_h_l_24 <X> T_21_14.lc_trk_g2_5
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1108 234)  (1108 234)  routing T_21_14.sp4_h_l_24 <X> T_21_14.lc_trk_g2_5
 (25 10)  (1115 234)  (1115 234)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (28 10)  (1118 234)  (1118 234)  routing T_21_14.lc_trk_g2_0 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 234)  (1121 234)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 234)  (1123 234)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (37 10)  (1127 234)  (1127 234)  LC_5 Logic Functioning bit
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (39 10)  (1129 234)  (1129 234)  LC_5 Logic Functioning bit
 (41 10)  (1131 234)  (1131 234)  LC_5 Logic Functioning bit
 (43 10)  (1133 234)  (1133 234)  LC_5 Logic Functioning bit
 (10 11)  (1100 235)  (1100 235)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_v_t_42
 (15 11)  (1105 235)  (1105 235)  routing T_21_14.sp4_h_r_36 <X> T_21_14.lc_trk_g2_4
 (16 11)  (1106 235)  (1106 235)  routing T_21_14.sp4_h_r_36 <X> T_21_14.lc_trk_g2_4
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 235)  (1113 235)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (24 11)  (1114 235)  (1114 235)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (25 11)  (1115 235)  (1115 235)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 235)  (1117 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 235)  (1118 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (15 12)  (1105 236)  (1105 236)  routing T_21_14.sp4_v_t_28 <X> T_21_14.lc_trk_g3_1
 (16 12)  (1106 236)  (1106 236)  routing T_21_14.sp4_v_t_28 <X> T_21_14.lc_trk_g3_1
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1111 236)  (1111 236)  routing T_21_14.sp4_v_t_22 <X> T_21_14.lc_trk_g3_3
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 236)  (1113 236)  routing T_21_14.sp4_v_t_22 <X> T_21_14.lc_trk_g3_3
 (6 13)  (1096 237)  (1096 237)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_h_r_9
 (15 13)  (1105 237)  (1105 237)  routing T_21_14.sp4_v_t_29 <X> T_21_14.lc_trk_g3_0
 (16 13)  (1106 237)  (1106 237)  routing T_21_14.sp4_v_t_29 <X> T_21_14.lc_trk_g3_0
 (17 13)  (1107 237)  (1107 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (1111 237)  (1111 237)  routing T_21_14.sp4_v_t_22 <X> T_21_14.lc_trk_g3_3
 (22 13)  (1112 237)  (1112 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 238)  (1108 238)  routing T_21_14.wire_logic_cluster/lc_5/out <X> T_21_14.lc_trk_g3_5
 (21 14)  (1111 238)  (1111 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (22 14)  (1112 238)  (1112 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1113 238)  (1113 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (24 14)  (1114 238)  (1114 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (31 14)  (1121 238)  (1121 238)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 238)  (1123 238)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 238)  (1126 238)  LC_7 Logic Functioning bit
 (38 14)  (1128 238)  (1128 238)  LC_7 Logic Functioning bit
 (1 15)  (1091 239)  (1091 239)  routing T_21_14.lc_trk_g0_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (3 15)  (1093 239)  (1093 239)  routing T_21_14.sp12_h_l_22 <X> T_21_14.sp12_v_t_22
 (17 15)  (1107 239)  (1107 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1111 239)  (1111 239)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (28 15)  (1118 239)  (1118 239)  routing T_21_14.lc_trk_g2_1 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 239)  (1121 239)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 239)  (1127 239)  LC_7 Logic Functioning bit
 (39 15)  (1129 239)  (1129 239)  LC_7 Logic Functioning bit
 (46 15)  (1136 239)  (1136 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_14

 (8 0)  (1152 224)  (1152 224)  routing T_22_14.sp4_h_l_40 <X> T_22_14.sp4_h_r_1
 (10 0)  (1154 224)  (1154 224)  routing T_22_14.sp4_h_l_40 <X> T_22_14.sp4_h_r_1
 (21 0)  (1165 224)  (1165 224)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g0_3
 (22 0)  (1166 224)  (1166 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 224)  (1167 224)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g0_3
 (24 0)  (1168 224)  (1168 224)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g0_3
 (25 0)  (1169 224)  (1169 224)  routing T_22_14.wire_logic_cluster/lc_2/out <X> T_22_14.lc_trk_g0_2
 (26 0)  (1170 224)  (1170 224)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 224)  (1171 224)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 224)  (1178 224)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (41 0)  (1185 224)  (1185 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (8 1)  (1152 225)  (1152 225)  routing T_22_14.sp4_v_t_47 <X> T_22_14.sp4_v_b_1
 (10 1)  (1154 225)  (1154 225)  routing T_22_14.sp4_v_t_47 <X> T_22_14.sp4_v_b_1
 (21 1)  (1165 225)  (1165 225)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g0_3
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1170 225)  (1170 225)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 225)  (1171 225)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 225)  (1175 225)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (40 1)  (1184 225)  (1184 225)  LC_0 Logic Functioning bit
 (42 1)  (1186 225)  (1186 225)  LC_0 Logic Functioning bit
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 226)  (1148 226)  routing T_22_14.sp4_v_b_0 <X> T_22_14.sp4_v_t_37
 (22 2)  (1166 226)  (1166 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1167 226)  (1167 226)  routing T_22_14.sp12_h_r_23 <X> T_22_14.lc_trk_g0_7
 (26 2)  (1170 226)  (1170 226)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 226)  (1175 226)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 226)  (1178 226)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 226)  (1180 226)  LC_1 Logic Functioning bit
 (38 2)  (1182 226)  (1182 226)  LC_1 Logic Functioning bit
 (42 2)  (1186 226)  (1186 226)  LC_1 Logic Functioning bit
 (45 2)  (1189 226)  (1189 226)  LC_1 Logic Functioning bit
 (50 2)  (1194 226)  (1194 226)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (1197 226)  (1197 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (1 3)  (1145 227)  (1145 227)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (21 3)  (1165 227)  (1165 227)  routing T_22_14.sp12_h_r_23 <X> T_22_14.lc_trk_g0_7
 (28 3)  (1172 227)  (1172 227)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 227)  (1174 227)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (37 3)  (1181 227)  (1181 227)  LC_1 Logic Functioning bit
 (38 3)  (1182 227)  (1182 227)  LC_1 Logic Functioning bit
 (39 3)  (1183 227)  (1183 227)  LC_1 Logic Functioning bit
 (43 3)  (1187 227)  (1187 227)  LC_1 Logic Functioning bit
 (0 4)  (1144 228)  (1144 228)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (1146 228)  (1146 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (1156 228)  (1156 228)  routing T_22_14.sp4_h_l_39 <X> T_22_14.sp4_h_r_5
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (1173 228)  (1173 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 228)  (1174 228)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 228)  (1178 228)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 228)  (1180 228)  LC_2 Logic Functioning bit
 (38 4)  (1182 228)  (1182 228)  LC_2 Logic Functioning bit
 (41 4)  (1185 228)  (1185 228)  LC_2 Logic Functioning bit
 (43 4)  (1187 228)  (1187 228)  LC_2 Logic Functioning bit
 (1 5)  (1145 229)  (1145 229)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (13 5)  (1157 229)  (1157 229)  routing T_22_14.sp4_h_l_39 <X> T_22_14.sp4_h_r_5
 (21 5)  (1165 229)  (1165 229)  routing T_22_14.sp4_r_v_b_27 <X> T_22_14.lc_trk_g1_3
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 229)  (1167 229)  routing T_22_14.sp4_v_b_18 <X> T_22_14.lc_trk_g1_2
 (24 5)  (1168 229)  (1168 229)  routing T_22_14.sp4_v_b_18 <X> T_22_14.lc_trk_g1_2
 (26 5)  (1170 229)  (1170 229)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 229)  (1171 229)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 229)  (1172 229)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 229)  (1174 229)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 229)  (1175 229)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 229)  (1181 229)  LC_2 Logic Functioning bit
 (39 5)  (1183 229)  (1183 229)  LC_2 Logic Functioning bit
 (41 5)  (1185 229)  (1185 229)  LC_2 Logic Functioning bit
 (43 5)  (1187 229)  (1187 229)  LC_2 Logic Functioning bit
 (15 6)  (1159 230)  (1159 230)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g1_5
 (16 6)  (1160 230)  (1160 230)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g1_5
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1162 230)  (1162 230)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g1_5
 (21 6)  (1165 230)  (1165 230)  routing T_22_14.sp4_h_l_2 <X> T_22_14.lc_trk_g1_7
 (22 6)  (1166 230)  (1166 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 230)  (1167 230)  routing T_22_14.sp4_h_l_2 <X> T_22_14.lc_trk_g1_7
 (24 6)  (1168 230)  (1168 230)  routing T_22_14.sp4_h_l_2 <X> T_22_14.lc_trk_g1_7
 (3 7)  (1147 231)  (1147 231)  routing T_22_14.sp12_h_l_23 <X> T_22_14.sp12_v_t_23
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 232)  (1178 232)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (1185 232)  (1185 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (22 9)  (1166 233)  (1166 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 233)  (1167 233)  routing T_22_14.sp4_v_b_42 <X> T_22_14.lc_trk_g2_2
 (24 9)  (1168 233)  (1168 233)  routing T_22_14.sp4_v_b_42 <X> T_22_14.lc_trk_g2_2
 (30 9)  (1174 233)  (1174 233)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 233)  (1175 233)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (8 10)  (1152 234)  (1152 234)  routing T_22_14.sp4_v_t_36 <X> T_22_14.sp4_h_l_42
 (9 10)  (1153 234)  (1153 234)  routing T_22_14.sp4_v_t_36 <X> T_22_14.sp4_h_l_42
 (10 10)  (1154 234)  (1154 234)  routing T_22_14.sp4_v_t_36 <X> T_22_14.sp4_h_l_42
 (17 10)  (1161 234)  (1161 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1169 234)  (1169 234)  routing T_22_14.bnl_op_6 <X> T_22_14.lc_trk_g2_6
 (26 10)  (1170 234)  (1170 234)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 234)  (1172 234)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 234)  (1174 234)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 234)  (1178 234)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 234)  (1180 234)  LC_5 Logic Functioning bit
 (37 10)  (1181 234)  (1181 234)  LC_5 Logic Functioning bit
 (39 10)  (1183 234)  (1183 234)  LC_5 Logic Functioning bit
 (41 10)  (1185 234)  (1185 234)  LC_5 Logic Functioning bit
 (43 10)  (1187 234)  (1187 234)  LC_5 Logic Functioning bit
 (50 10)  (1194 234)  (1194 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1162 235)  (1162 235)  routing T_22_14.sp4_r_v_b_37 <X> T_22_14.lc_trk_g2_5
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1169 235)  (1169 235)  routing T_22_14.bnl_op_6 <X> T_22_14.lc_trk_g2_6
 (28 11)  (1172 235)  (1172 235)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 235)  (1174 235)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 235)  (1175 235)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (37 11)  (1181 235)  (1181 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (3 12)  (1147 236)  (1147 236)  routing T_22_14.sp12_v_b_1 <X> T_22_14.sp12_h_r_1
 (21 12)  (1165 236)  (1165 236)  routing T_22_14.sp4_v_t_22 <X> T_22_14.lc_trk_g3_3
 (22 12)  (1166 236)  (1166 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1167 236)  (1167 236)  routing T_22_14.sp4_v_t_22 <X> T_22_14.lc_trk_g3_3
 (3 13)  (1147 237)  (1147 237)  routing T_22_14.sp12_v_b_1 <X> T_22_14.sp12_h_r_1
 (14 13)  (1158 237)  (1158 237)  routing T_22_14.sp12_v_b_16 <X> T_22_14.lc_trk_g3_0
 (16 13)  (1160 237)  (1160 237)  routing T_22_14.sp12_v_b_16 <X> T_22_14.lc_trk_g3_0
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1165 237)  (1165 237)  routing T_22_14.sp4_v_t_22 <X> T_22_14.lc_trk_g3_3
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (1146 238)  (1146 238)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (8 14)  (1152 238)  (1152 238)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_47
 (9 14)  (1153 238)  (1153 238)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_47
 (10 14)  (1154 238)  (1154 238)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_47
 (17 14)  (1161 238)  (1161 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 238)  (1162 238)  routing T_22_14.wire_logic_cluster/lc_5/out <X> T_22_14.lc_trk_g3_5
 (0 15)  (1144 239)  (1144 239)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 239)  (1145 239)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 239)  (1147 239)  routing T_22_14.sp12_h_l_22 <X> T_22_14.sp12_v_t_22


LogicTile_23_14

 (0 0)  (1198 224)  (1198 224)  Negative Clock bit

 (21 0)  (1219 224)  (1219 224)  routing T_23_14.wire_logic_cluster/lc_3/out <X> T_23_14.lc_trk_g0_3
 (22 0)  (1220 224)  (1220 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1225 224)  (1225 224)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 224)  (1226 224)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 224)  (1227 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 224)  (1230 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 224)  (1233 224)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_0
 (36 0)  (1234 224)  (1234 224)  LC_0 Logic Functioning bit
 (39 0)  (1237 224)  (1237 224)  LC_0 Logic Functioning bit
 (41 0)  (1239 224)  (1239 224)  LC_0 Logic Functioning bit
 (42 0)  (1240 224)  (1240 224)  LC_0 Logic Functioning bit
 (44 0)  (1242 224)  (1242 224)  LC_0 Logic Functioning bit
 (45 0)  (1243 224)  (1243 224)  LC_0 Logic Functioning bit
 (32 1)  (1230 225)  (1230 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1231 225)  (1231 225)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_0
 (34 1)  (1232 225)  (1232 225)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_0
 (36 1)  (1234 225)  (1234 225)  LC_0 Logic Functioning bit
 (39 1)  (1237 225)  (1237 225)  LC_0 Logic Functioning bit
 (41 1)  (1239 225)  (1239 225)  LC_0 Logic Functioning bit
 (42 1)  (1240 225)  (1240 225)  LC_0 Logic Functioning bit
 (49 1)  (1247 225)  (1247 225)  Carry_In_Mux bit 

 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_3 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 226)  (1209 226)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_v_t_39
 (17 2)  (1215 226)  (1215 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 226)  (1216 226)  routing T_23_14.wire_logic_cluster/lc_5/out <X> T_23_14.lc_trk_g0_5
 (27 2)  (1225 226)  (1225 226)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 226)  (1226 226)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 226)  (1227 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 226)  (1228 226)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 226)  (1230 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 226)  (1234 226)  LC_1 Logic Functioning bit
 (39 2)  (1237 226)  (1237 226)  LC_1 Logic Functioning bit
 (41 2)  (1239 226)  (1239 226)  LC_1 Logic Functioning bit
 (42 2)  (1240 226)  (1240 226)  LC_1 Logic Functioning bit
 (44 2)  (1242 226)  (1242 226)  LC_1 Logic Functioning bit
 (45 2)  (1243 226)  (1243 226)  LC_1 Logic Functioning bit
 (0 3)  (1198 227)  (1198 227)  routing T_23_14.glb_netwk_3 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (32 3)  (1230 227)  (1230 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1231 227)  (1231 227)  routing T_23_14.lc_trk_g2_1 <X> T_23_14.input_2_1
 (36 3)  (1234 227)  (1234 227)  LC_1 Logic Functioning bit
 (39 3)  (1237 227)  (1237 227)  LC_1 Logic Functioning bit
 (41 3)  (1239 227)  (1239 227)  LC_1 Logic Functioning bit
 (42 3)  (1240 227)  (1240 227)  LC_1 Logic Functioning bit
 (0 4)  (1198 228)  (1198 228)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 228)  (1199 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (1223 228)  (1223 228)  routing T_23_14.wire_logic_cluster/lc_2/out <X> T_23_14.lc_trk_g1_2
 (27 4)  (1225 228)  (1225 228)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 228)  (1227 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 228)  (1230 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 228)  (1233 228)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_2
 (36 4)  (1234 228)  (1234 228)  LC_2 Logic Functioning bit
 (39 4)  (1237 228)  (1237 228)  LC_2 Logic Functioning bit
 (41 4)  (1239 228)  (1239 228)  LC_2 Logic Functioning bit
 (42 4)  (1240 228)  (1240 228)  LC_2 Logic Functioning bit
 (44 4)  (1242 228)  (1242 228)  LC_2 Logic Functioning bit
 (45 4)  (1243 228)  (1243 228)  LC_2 Logic Functioning bit
 (0 5)  (1198 229)  (1198 229)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 229)  (1199 229)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 229)  (1220 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1228 229)  (1228 229)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 229)  (1230 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1231 229)  (1231 229)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_2
 (34 5)  (1232 229)  (1232 229)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_2
 (36 5)  (1234 229)  (1234 229)  LC_2 Logic Functioning bit
 (39 5)  (1237 229)  (1237 229)  LC_2 Logic Functioning bit
 (41 5)  (1239 229)  (1239 229)  LC_2 Logic Functioning bit
 (42 5)  (1240 229)  (1240 229)  LC_2 Logic Functioning bit
 (4 6)  (1202 230)  (1202 230)  routing T_23_14.sp4_h_r_9 <X> T_23_14.sp4_v_t_38
 (6 6)  (1204 230)  (1204 230)  routing T_23_14.sp4_h_r_9 <X> T_23_14.sp4_v_t_38
 (25 6)  (1223 230)  (1223 230)  routing T_23_14.wire_logic_cluster/lc_6/out <X> T_23_14.lc_trk_g1_6
 (27 6)  (1225 230)  (1225 230)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 230)  (1226 230)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 230)  (1227 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 230)  (1228 230)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 230)  (1230 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 230)  (1234 230)  LC_3 Logic Functioning bit
 (39 6)  (1237 230)  (1237 230)  LC_3 Logic Functioning bit
 (41 6)  (1239 230)  (1239 230)  LC_3 Logic Functioning bit
 (42 6)  (1240 230)  (1240 230)  LC_3 Logic Functioning bit
 (44 6)  (1242 230)  (1242 230)  LC_3 Logic Functioning bit
 (45 6)  (1243 230)  (1243 230)  LC_3 Logic Functioning bit
 (5 7)  (1203 231)  (1203 231)  routing T_23_14.sp4_h_r_9 <X> T_23_14.sp4_v_t_38
 (22 7)  (1220 231)  (1220 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (1230 231)  (1230 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1233 231)  (1233 231)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.input_2_3
 (36 7)  (1234 231)  (1234 231)  LC_3 Logic Functioning bit
 (39 7)  (1237 231)  (1237 231)  LC_3 Logic Functioning bit
 (41 7)  (1239 231)  (1239 231)  LC_3 Logic Functioning bit
 (42 7)  (1240 231)  (1240 231)  LC_3 Logic Functioning bit
 (2 8)  (1200 232)  (1200 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (1215 232)  (1215 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 232)  (1216 232)  routing T_23_14.wire_logic_cluster/lc_1/out <X> T_23_14.lc_trk_g2_1
 (27 8)  (1225 232)  (1225 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 232)  (1226 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 232)  (1227 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 232)  (1228 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 232)  (1230 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 232)  (1233 232)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_4
 (36 8)  (1234 232)  (1234 232)  LC_4 Logic Functioning bit
 (39 8)  (1237 232)  (1237 232)  LC_4 Logic Functioning bit
 (41 8)  (1239 232)  (1239 232)  LC_4 Logic Functioning bit
 (42 8)  (1240 232)  (1240 232)  LC_4 Logic Functioning bit
 (44 8)  (1242 232)  (1242 232)  LC_4 Logic Functioning bit
 (45 8)  (1243 232)  (1243 232)  LC_4 Logic Functioning bit
 (32 9)  (1230 233)  (1230 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1231 233)  (1231 233)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_4
 (34 9)  (1232 233)  (1232 233)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_4
 (36 9)  (1234 233)  (1234 233)  LC_4 Logic Functioning bit
 (39 9)  (1237 233)  (1237 233)  LC_4 Logic Functioning bit
 (41 9)  (1239 233)  (1239 233)  LC_4 Logic Functioning bit
 (42 9)  (1240 233)  (1240 233)  LC_4 Logic Functioning bit
 (11 10)  (1209 234)  (1209 234)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_v_t_45
 (21 10)  (1219 234)  (1219 234)  routing T_23_14.wire_logic_cluster/lc_7/out <X> T_23_14.lc_trk_g2_7
 (22 10)  (1220 234)  (1220 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1225 234)  (1225 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 234)  (1226 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 234)  (1227 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 234)  (1228 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 234)  (1230 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 234)  (1233 234)  routing T_23_14.lc_trk_g0_5 <X> T_23_14.input_2_5
 (36 10)  (1234 234)  (1234 234)  LC_5 Logic Functioning bit
 (39 10)  (1237 234)  (1237 234)  LC_5 Logic Functioning bit
 (41 10)  (1239 234)  (1239 234)  LC_5 Logic Functioning bit
 (42 10)  (1240 234)  (1240 234)  LC_5 Logic Functioning bit
 (44 10)  (1242 234)  (1242 234)  LC_5 Logic Functioning bit
 (45 10)  (1243 234)  (1243 234)  LC_5 Logic Functioning bit
 (5 11)  (1203 235)  (1203 235)  routing T_23_14.sp4_h_l_43 <X> T_23_14.sp4_v_t_43
 (15 11)  (1213 235)  (1213 235)  routing T_23_14.sp4_v_t_33 <X> T_23_14.lc_trk_g2_4
 (16 11)  (1214 235)  (1214 235)  routing T_23_14.sp4_v_t_33 <X> T_23_14.lc_trk_g2_4
 (17 11)  (1215 235)  (1215 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (32 11)  (1230 235)  (1230 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1234 235)  (1234 235)  LC_5 Logic Functioning bit
 (39 11)  (1237 235)  (1237 235)  LC_5 Logic Functioning bit
 (41 11)  (1239 235)  (1239 235)  LC_5 Logic Functioning bit
 (42 11)  (1240 235)  (1240 235)  LC_5 Logic Functioning bit
 (14 12)  (1212 236)  (1212 236)  routing T_23_14.wire_logic_cluster/lc_0/out <X> T_23_14.lc_trk_g3_0
 (21 12)  (1219 236)  (1219 236)  routing T_23_14.sp12_v_t_0 <X> T_23_14.lc_trk_g3_3
 (22 12)  (1220 236)  (1220 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1222 236)  (1222 236)  routing T_23_14.sp12_v_t_0 <X> T_23_14.lc_trk_g3_3
 (27 12)  (1225 236)  (1225 236)  routing T_23_14.lc_trk_g1_6 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 236)  (1228 236)  routing T_23_14.lc_trk_g1_6 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 236)  (1233 236)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_6
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (42 12)  (1240 236)  (1240 236)  LC_6 Logic Functioning bit
 (44 12)  (1242 236)  (1242 236)  LC_6 Logic Functioning bit
 (45 12)  (1243 236)  (1243 236)  LC_6 Logic Functioning bit
 (17 13)  (1215 237)  (1215 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1219 237)  (1219 237)  routing T_23_14.sp12_v_t_0 <X> T_23_14.lc_trk_g3_3
 (30 13)  (1228 237)  (1228 237)  routing T_23_14.lc_trk_g1_6 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 237)  (1230 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1231 237)  (1231 237)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_6
 (34 13)  (1232 237)  (1232 237)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_6
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (41 13)  (1239 237)  (1239 237)  LC_6 Logic Functioning bit
 (42 13)  (1240 237)  (1240 237)  LC_6 Logic Functioning bit
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1210 238)  (1210 238)  routing T_23_14.sp4_v_t_46 <X> T_23_14.sp4_h_l_46
 (14 14)  (1212 238)  (1212 238)  routing T_23_14.wire_logic_cluster/lc_4/out <X> T_23_14.lc_trk_g3_4
 (15 14)  (1213 238)  (1213 238)  routing T_23_14.sp4_v_t_32 <X> T_23_14.lc_trk_g3_5
 (16 14)  (1214 238)  (1214 238)  routing T_23_14.sp4_v_t_32 <X> T_23_14.lc_trk_g3_5
 (17 14)  (1215 238)  (1215 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (1224 238)  (1224 238)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 238)  (1225 238)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 238)  (1226 238)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 238)  (1227 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 238)  (1228 238)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 238)  (1234 238)  LC_7 Logic Functioning bit
 (37 14)  (1235 238)  (1235 238)  LC_7 Logic Functioning bit
 (38 14)  (1236 238)  (1236 238)  LC_7 Logic Functioning bit
 (39 14)  (1237 238)  (1237 238)  LC_7 Logic Functioning bit
 (45 14)  (1243 238)  (1243 238)  LC_7 Logic Functioning bit
 (1 15)  (1199 239)  (1199 239)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (5 15)  (1203 239)  (1203 239)  routing T_23_14.sp4_h_l_44 <X> T_23_14.sp4_v_t_44
 (11 15)  (1209 239)  (1209 239)  routing T_23_14.sp4_v_t_46 <X> T_23_14.sp4_h_l_46
 (17 15)  (1215 239)  (1215 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1224 239)  (1224 239)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 239)  (1226 239)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 239)  (1227 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (1238 239)  (1238 239)  LC_7 Logic Functioning bit
 (41 15)  (1239 239)  (1239 239)  LC_7 Logic Functioning bit
 (42 15)  (1240 239)  (1240 239)  LC_7 Logic Functioning bit
 (43 15)  (1241 239)  (1241 239)  LC_7 Logic Functioning bit
 (48 15)  (1246 239)  (1246 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_14

 (17 0)  (1269 224)  (1269 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 224)  (1270 224)  routing T_24_14.wire_logic_cluster/lc_1/out <X> T_24_14.lc_trk_g0_1
 (27 2)  (1279 226)  (1279 226)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 226)  (1280 226)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 226)  (1281 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 226)  (1283 226)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 226)  (1284 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 226)  (1286 226)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 226)  (1288 226)  LC_1 Logic Functioning bit
 (38 2)  (1290 226)  (1290 226)  LC_1 Logic Functioning bit
 (29 3)  (1281 227)  (1281 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1288 227)  (1288 227)  LC_1 Logic Functioning bit
 (37 3)  (1289 227)  (1289 227)  LC_1 Logic Functioning bit
 (38 3)  (1290 227)  (1290 227)  LC_1 Logic Functioning bit
 (39 3)  (1291 227)  (1291 227)  LC_1 Logic Functioning bit
 (40 3)  (1292 227)  (1292 227)  LC_1 Logic Functioning bit
 (42 3)  (1294 227)  (1294 227)  LC_1 Logic Functioning bit
 (15 6)  (1267 230)  (1267 230)  routing T_24_14.bot_op_5 <X> T_24_14.lc_trk_g1_5
 (17 6)  (1269 230)  (1269 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (2 8)  (1254 232)  (1254 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 12)  (1267 236)  (1267 236)  routing T_24_14.sp4_h_r_25 <X> T_24_14.lc_trk_g3_1
 (16 12)  (1268 236)  (1268 236)  routing T_24_14.sp4_h_r_25 <X> T_24_14.lc_trk_g3_1
 (17 12)  (1269 236)  (1269 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1270 237)  (1270 237)  routing T_24_14.sp4_h_r_25 <X> T_24_14.lc_trk_g3_1


RAM_Tile_25_14

 (0 0)  (1306 224)  (1306 224)  Negative Clock bit

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (9 2)  (1315 226)  (1315 226)  routing T_25_14.sp4_v_b_1 <X> T_25_14.sp4_h_l_36
 (3 3)  (1309 227)  (1309 227)  routing T_25_14.sp12_v_b_0 <X> T_25_14.sp12_h_l_23
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (27 4)  (1333 228)  (1333 228)  routing T_25_14.lc_trk_g3_0 <X> T_25_14.wire_bram/ram/WDATA_5
 (28 4)  (1334 228)  (1334 228)  routing T_25_14.lc_trk_g3_0 <X> T_25_14.wire_bram/ram/WDATA_5
 (29 4)  (1335 228)  (1335 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (38 4)  (1344 228)  (1344 228)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (6 6)  (1312 230)  (1312 230)  routing T_25_14.sp4_h_l_47 <X> T_25_14.sp4_v_t_38
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (16 6)  (1322 230)  (1322 230)  routing T_25_14.sp4_v_b_13 <X> T_25_14.lc_trk_g1_5
 (17 6)  (1323 230)  (1323 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 230)  (1324 230)  routing T_25_14.sp4_v_b_13 <X> T_25_14.lc_trk_g1_5
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (18 7)  (1324 231)  (1324 231)  routing T_25_14.sp4_v_b_13 <X> T_25_14.lc_trk_g1_5
 (22 10)  (1328 234)  (1328 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1327 235)  (1327 235)  routing T_25_14.sp4_r_v_b_39 <X> T_25_14.lc_trk_g2_7
 (14 12)  (1320 236)  (1320 236)  routing T_25_14.sp4_h_l_29 <X> T_25_14.lc_trk_g3_0
 (28 12)  (1334 236)  (1334 236)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.wire_bram/ram/WDATA_1
 (29 12)  (1335 236)  (1335 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 236)  (1336 236)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.wire_bram/ram/WDATA_1
 (40 12)  (1346 236)  (1346 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_29
 (14 13)  (1320 237)  (1320 237)  routing T_25_14.sp4_h_l_29 <X> T_25_14.lc_trk_g3_0
 (15 13)  (1321 237)  (1321 237)  routing T_25_14.sp4_h_l_29 <X> T_25_14.lc_trk_g3_0
 (16 13)  (1322 237)  (1322 237)  routing T_25_14.sp4_h_l_29 <X> T_25_14.lc_trk_g3_0
 (17 13)  (1323 237)  (1323 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (30 13)  (1336 237)  (1336 237)  routing T_25_14.lc_trk_g2_7 <X> T_25_14.wire_bram/ram/WDATA_1
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (0 0)  (1348 224)  (1348 224)  Negative Clock bit

 (21 0)  (1369 224)  (1369 224)  routing T_26_14.wire_logic_cluster/lc_3/out <X> T_26_14.lc_trk_g0_3
 (22 0)  (1370 224)  (1370 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1375 224)  (1375 224)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 224)  (1376 224)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 224)  (1377 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 224)  (1380 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 224)  (1384 224)  LC_0 Logic Functioning bit
 (39 0)  (1387 224)  (1387 224)  LC_0 Logic Functioning bit
 (41 0)  (1389 224)  (1389 224)  LC_0 Logic Functioning bit
 (42 0)  (1390 224)  (1390 224)  LC_0 Logic Functioning bit
 (44 0)  (1392 224)  (1392 224)  LC_0 Logic Functioning bit
 (45 0)  (1393 224)  (1393 224)  LC_0 Logic Functioning bit
 (32 1)  (1380 225)  (1380 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1382 225)  (1382 225)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.input_2_0
 (36 1)  (1384 225)  (1384 225)  LC_0 Logic Functioning bit
 (39 1)  (1387 225)  (1387 225)  LC_0 Logic Functioning bit
 (41 1)  (1389 225)  (1389 225)  LC_0 Logic Functioning bit
 (42 1)  (1390 225)  (1390 225)  LC_0 Logic Functioning bit
 (49 1)  (1397 225)  (1397 225)  Carry_In_Mux bit 

 (0 2)  (1348 226)  (1348 226)  routing T_26_14.glb_netwk_3 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 226)  (1350 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (1365 226)  (1365 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1366 226)  (1366 226)  routing T_26_14.wire_logic_cluster/lc_5/out <X> T_26_14.lc_trk_g0_5
 (27 2)  (1375 226)  (1375 226)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 226)  (1377 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 226)  (1380 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 226)  (1384 226)  LC_1 Logic Functioning bit
 (39 2)  (1387 226)  (1387 226)  LC_1 Logic Functioning bit
 (41 2)  (1389 226)  (1389 226)  LC_1 Logic Functioning bit
 (42 2)  (1390 226)  (1390 226)  LC_1 Logic Functioning bit
 (44 2)  (1392 226)  (1392 226)  LC_1 Logic Functioning bit
 (45 2)  (1393 226)  (1393 226)  LC_1 Logic Functioning bit
 (0 3)  (1348 227)  (1348 227)  routing T_26_14.glb_netwk_3 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (32 3)  (1380 227)  (1380 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1381 227)  (1381 227)  routing T_26_14.lc_trk_g2_1 <X> T_26_14.input_2_1
 (36 3)  (1384 227)  (1384 227)  LC_1 Logic Functioning bit
 (39 3)  (1387 227)  (1387 227)  LC_1 Logic Functioning bit
 (41 3)  (1389 227)  (1389 227)  LC_1 Logic Functioning bit
 (42 3)  (1390 227)  (1390 227)  LC_1 Logic Functioning bit
 (0 4)  (1348 228)  (1348 228)  routing T_26_14.lc_trk_g2_2 <X> T_26_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 228)  (1349 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (1364 228)  (1364 228)  routing T_26_14.sp12_h_r_9 <X> T_26_14.lc_trk_g1_1
 (17 4)  (1365 228)  (1365 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (25 4)  (1373 228)  (1373 228)  routing T_26_14.wire_logic_cluster/lc_2/out <X> T_26_14.lc_trk_g1_2
 (27 4)  (1375 228)  (1375 228)  routing T_26_14.lc_trk_g1_2 <X> T_26_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 228)  (1377 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 228)  (1380 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 228)  (1384 228)  LC_2 Logic Functioning bit
 (39 4)  (1387 228)  (1387 228)  LC_2 Logic Functioning bit
 (41 4)  (1389 228)  (1389 228)  LC_2 Logic Functioning bit
 (42 4)  (1390 228)  (1390 228)  LC_2 Logic Functioning bit
 (44 4)  (1392 228)  (1392 228)  LC_2 Logic Functioning bit
 (45 4)  (1393 228)  (1393 228)  LC_2 Logic Functioning bit
 (1 5)  (1349 229)  (1349 229)  routing T_26_14.lc_trk_g2_2 <X> T_26_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1370 229)  (1370 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1378 229)  (1378 229)  routing T_26_14.lc_trk_g1_2 <X> T_26_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 229)  (1380 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1382 229)  (1382 229)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.input_2_2
 (36 5)  (1384 229)  (1384 229)  LC_2 Logic Functioning bit
 (39 5)  (1387 229)  (1387 229)  LC_2 Logic Functioning bit
 (41 5)  (1389 229)  (1389 229)  LC_2 Logic Functioning bit
 (42 5)  (1390 229)  (1390 229)  LC_2 Logic Functioning bit
 (25 6)  (1373 230)  (1373 230)  routing T_26_14.wire_logic_cluster/lc_6/out <X> T_26_14.lc_trk_g1_6
 (27 6)  (1375 230)  (1375 230)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 230)  (1377 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 230)  (1380 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 230)  (1384 230)  LC_3 Logic Functioning bit
 (39 6)  (1387 230)  (1387 230)  LC_3 Logic Functioning bit
 (41 6)  (1389 230)  (1389 230)  LC_3 Logic Functioning bit
 (42 6)  (1390 230)  (1390 230)  LC_3 Logic Functioning bit
 (44 6)  (1392 230)  (1392 230)  LC_3 Logic Functioning bit
 (45 6)  (1393 230)  (1393 230)  LC_3 Logic Functioning bit
 (22 7)  (1370 231)  (1370 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (1380 231)  (1380 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1383 231)  (1383 231)  routing T_26_14.lc_trk_g0_3 <X> T_26_14.input_2_3
 (36 7)  (1384 231)  (1384 231)  LC_3 Logic Functioning bit
 (39 7)  (1387 231)  (1387 231)  LC_3 Logic Functioning bit
 (41 7)  (1389 231)  (1389 231)  LC_3 Logic Functioning bit
 (42 7)  (1390 231)  (1390 231)  LC_3 Logic Functioning bit
 (17 8)  (1365 232)  (1365 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1366 232)  (1366 232)  routing T_26_14.wire_logic_cluster/lc_1/out <X> T_26_14.lc_trk_g2_1
 (27 8)  (1375 232)  (1375 232)  routing T_26_14.lc_trk_g3_4 <X> T_26_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 232)  (1376 232)  routing T_26_14.lc_trk_g3_4 <X> T_26_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 232)  (1377 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 232)  (1378 232)  routing T_26_14.lc_trk_g3_4 <X> T_26_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 232)  (1380 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 232)  (1384 232)  LC_4 Logic Functioning bit
 (39 8)  (1387 232)  (1387 232)  LC_4 Logic Functioning bit
 (41 8)  (1389 232)  (1389 232)  LC_4 Logic Functioning bit
 (42 8)  (1390 232)  (1390 232)  LC_4 Logic Functioning bit
 (44 8)  (1392 232)  (1392 232)  LC_4 Logic Functioning bit
 (45 8)  (1393 232)  (1393 232)  LC_4 Logic Functioning bit
 (22 9)  (1370 233)  (1370 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1373 233)  (1373 233)  routing T_26_14.sp4_r_v_b_34 <X> T_26_14.lc_trk_g2_2
 (32 9)  (1380 233)  (1380 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1382 233)  (1382 233)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.input_2_4
 (36 9)  (1384 233)  (1384 233)  LC_4 Logic Functioning bit
 (39 9)  (1387 233)  (1387 233)  LC_4 Logic Functioning bit
 (41 9)  (1389 233)  (1389 233)  LC_4 Logic Functioning bit
 (42 9)  (1390 233)  (1390 233)  LC_4 Logic Functioning bit
 (21 10)  (1369 234)  (1369 234)  routing T_26_14.wire_logic_cluster/lc_7/out <X> T_26_14.lc_trk_g2_7
 (22 10)  (1370 234)  (1370 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1375 234)  (1375 234)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 234)  (1377 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 234)  (1380 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 234)  (1383 234)  routing T_26_14.lc_trk_g0_5 <X> T_26_14.input_2_5
 (36 10)  (1384 234)  (1384 234)  LC_5 Logic Functioning bit
 (39 10)  (1387 234)  (1387 234)  LC_5 Logic Functioning bit
 (41 10)  (1389 234)  (1389 234)  LC_5 Logic Functioning bit
 (42 10)  (1390 234)  (1390 234)  LC_5 Logic Functioning bit
 (44 10)  (1392 234)  (1392 234)  LC_5 Logic Functioning bit
 (45 10)  (1393 234)  (1393 234)  LC_5 Logic Functioning bit
 (32 11)  (1380 235)  (1380 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1384 235)  (1384 235)  LC_5 Logic Functioning bit
 (39 11)  (1387 235)  (1387 235)  LC_5 Logic Functioning bit
 (41 11)  (1389 235)  (1389 235)  LC_5 Logic Functioning bit
 (42 11)  (1390 235)  (1390 235)  LC_5 Logic Functioning bit
 (4 12)  (1352 236)  (1352 236)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_b_9
 (14 12)  (1362 236)  (1362 236)  routing T_26_14.wire_logic_cluster/lc_0/out <X> T_26_14.lc_trk_g3_0
 (27 12)  (1375 236)  (1375 236)  routing T_26_14.lc_trk_g1_6 <X> T_26_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 236)  (1377 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 236)  (1378 236)  routing T_26_14.lc_trk_g1_6 <X> T_26_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 236)  (1380 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 236)  (1384 236)  LC_6 Logic Functioning bit
 (39 12)  (1387 236)  (1387 236)  LC_6 Logic Functioning bit
 (41 12)  (1389 236)  (1389 236)  LC_6 Logic Functioning bit
 (42 12)  (1390 236)  (1390 236)  LC_6 Logic Functioning bit
 (44 12)  (1392 236)  (1392 236)  LC_6 Logic Functioning bit
 (45 12)  (1393 236)  (1393 236)  LC_6 Logic Functioning bit
 (5 13)  (1353 237)  (1353 237)  routing T_26_14.sp4_h_l_44 <X> T_26_14.sp4_v_b_9
 (17 13)  (1365 237)  (1365 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1378 237)  (1378 237)  routing T_26_14.lc_trk_g1_6 <X> T_26_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1380 237)  (1380 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1382 237)  (1382 237)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.input_2_6
 (36 13)  (1384 237)  (1384 237)  LC_6 Logic Functioning bit
 (39 13)  (1387 237)  (1387 237)  LC_6 Logic Functioning bit
 (41 13)  (1389 237)  (1389 237)  LC_6 Logic Functioning bit
 (42 13)  (1390 237)  (1390 237)  LC_6 Logic Functioning bit
 (0 14)  (1348 238)  (1348 238)  routing T_26_14.lc_trk_g3_5 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 238)  (1349 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1362 238)  (1362 238)  routing T_26_14.wire_logic_cluster/lc_4/out <X> T_26_14.lc_trk_g3_4
 (17 14)  (1365 238)  (1365 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1374 238)  (1374 238)  routing T_26_14.lc_trk_g2_7 <X> T_26_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1375 238)  (1375 238)  routing T_26_14.lc_trk_g1_1 <X> T_26_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 238)  (1377 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 238)  (1380 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 238)  (1384 238)  LC_7 Logic Functioning bit
 (37 14)  (1385 238)  (1385 238)  LC_7 Logic Functioning bit
 (38 14)  (1386 238)  (1386 238)  LC_7 Logic Functioning bit
 (39 14)  (1387 238)  (1387 238)  LC_7 Logic Functioning bit
 (45 14)  (1393 238)  (1393 238)  LC_7 Logic Functioning bit
 (0 15)  (1348 239)  (1348 239)  routing T_26_14.lc_trk_g3_5 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 239)  (1349 239)  routing T_26_14.lc_trk_g3_5 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (1365 239)  (1365 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1366 239)  (1366 239)  routing T_26_14.sp4_r_v_b_45 <X> T_26_14.lc_trk_g3_5
 (26 15)  (1374 239)  (1374 239)  routing T_26_14.lc_trk_g2_7 <X> T_26_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 239)  (1376 239)  routing T_26_14.lc_trk_g2_7 <X> T_26_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 239)  (1377 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (1388 239)  (1388 239)  LC_7 Logic Functioning bit
 (41 15)  (1389 239)  (1389 239)  LC_7 Logic Functioning bit
 (42 15)  (1390 239)  (1390 239)  LC_7 Logic Functioning bit
 (43 15)  (1391 239)  (1391 239)  LC_7 Logic Functioning bit


LogicTile_27_14

 (21 2)  (1423 226)  (1423 226)  routing T_27_14.lft_op_7 <X> T_27_14.lc_trk_g0_7
 (22 2)  (1424 226)  (1424 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1426 226)  (1426 226)  routing T_27_14.lft_op_7 <X> T_27_14.lc_trk_g0_7
 (15 4)  (1417 228)  (1417 228)  routing T_27_14.lft_op_1 <X> T_27_14.lc_trk_g1_1
 (17 4)  (1419 228)  (1419 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1420 228)  (1420 228)  routing T_27_14.lft_op_1 <X> T_27_14.lc_trk_g1_1
 (21 4)  (1423 228)  (1423 228)  routing T_27_14.lft_op_3 <X> T_27_14.lc_trk_g1_3
 (22 4)  (1424 228)  (1424 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1426 228)  (1426 228)  routing T_27_14.lft_op_3 <X> T_27_14.lc_trk_g1_3
 (25 6)  (1427 230)  (1427 230)  routing T_27_14.lft_op_6 <X> T_27_14.lc_trk_g1_6
 (26 6)  (1428 230)  (1428 230)  routing T_27_14.lc_trk_g1_6 <X> T_27_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1429 230)  (1429 230)  routing T_27_14.lc_trk_g1_1 <X> T_27_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 230)  (1431 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 230)  (1434 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1436 230)  (1436 230)  routing T_27_14.lc_trk_g1_3 <X> T_27_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1437 230)  (1437 230)  routing T_27_14.lc_trk_g0_7 <X> T_27_14.input_2_3
 (36 6)  (1438 230)  (1438 230)  LC_3 Logic Functioning bit
 (37 6)  (1439 230)  (1439 230)  LC_3 Logic Functioning bit
 (38 6)  (1440 230)  (1440 230)  LC_3 Logic Functioning bit
 (39 6)  (1441 230)  (1441 230)  LC_3 Logic Functioning bit
 (41 6)  (1443 230)  (1443 230)  LC_3 Logic Functioning bit
 (42 6)  (1444 230)  (1444 230)  LC_3 Logic Functioning bit
 (43 6)  (1445 230)  (1445 230)  LC_3 Logic Functioning bit
 (22 7)  (1424 231)  (1424 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1426 231)  (1426 231)  routing T_27_14.lft_op_6 <X> T_27_14.lc_trk_g1_6
 (26 7)  (1428 231)  (1428 231)  routing T_27_14.lc_trk_g1_6 <X> T_27_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1429 231)  (1429 231)  routing T_27_14.lc_trk_g1_6 <X> T_27_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 231)  (1431 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1433 231)  (1433 231)  routing T_27_14.lc_trk_g1_3 <X> T_27_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1434 231)  (1434 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1437 231)  (1437 231)  routing T_27_14.lc_trk_g0_7 <X> T_27_14.input_2_3
 (36 7)  (1438 231)  (1438 231)  LC_3 Logic Functioning bit
 (37 7)  (1439 231)  (1439 231)  LC_3 Logic Functioning bit
 (38 7)  (1440 231)  (1440 231)  LC_3 Logic Functioning bit
 (39 7)  (1441 231)  (1441 231)  LC_3 Logic Functioning bit
 (40 7)  (1442 231)  (1442 231)  LC_3 Logic Functioning bit
 (41 7)  (1443 231)  (1443 231)  LC_3 Logic Functioning bit
 (42 7)  (1444 231)  (1444 231)  LC_3 Logic Functioning bit
 (43 7)  (1445 231)  (1445 231)  LC_3 Logic Functioning bit
 (48 7)  (1450 231)  (1450 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22


LogicTile_30_14

 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_6_13

 (17 0)  (305 208)  (305 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (309 208)  (309 208)  routing T_6_13.wire_logic_cluster/lc_3/out <X> T_6_13.lc_trk_g0_3
 (22 0)  (310 208)  (310 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 208)  (314 208)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 208)  (315 208)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 208)  (317 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 208)  (318 208)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 208)  (320 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 208)  (322 208)  routing T_6_13.lc_trk_g1_0 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 208)  (323 208)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.input_2_0
 (36 0)  (324 208)  (324 208)  LC_0 Logic Functioning bit
 (38 0)  (326 208)  (326 208)  LC_0 Logic Functioning bit
 (43 0)  (331 208)  (331 208)  LC_0 Logic Functioning bit
 (45 0)  (333 208)  (333 208)  LC_0 Logic Functioning bit
 (17 1)  (305 209)  (305 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (315 209)  (315 209)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 209)  (317 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 209)  (318 209)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 209)  (320 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (327 209)  (327 209)  LC_0 Logic Functioning bit
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (302 210)  (302 210)  routing T_6_13.bnr_op_4 <X> T_6_13.lc_trk_g0_4
 (17 2)  (305 210)  (305 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (309 210)  (309 210)  routing T_6_13.wire_logic_cluster/lc_7/out <X> T_6_13.lc_trk_g0_7
 (22 2)  (310 210)  (310 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (2 3)  (290 211)  (290 211)  routing T_6_13.lc_trk_g0_0 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (14 3)  (302 211)  (302 211)  routing T_6_13.bnr_op_4 <X> T_6_13.lc_trk_g0_4
 (17 3)  (305 211)  (305 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (306 211)  (306 211)  routing T_6_13.sp4_r_v_b_29 <X> T_6_13.lc_trk_g0_5
 (14 4)  (302 212)  (302 212)  routing T_6_13.wire_logic_cluster/lc_0/out <X> T_6_13.lc_trk_g1_0
 (29 4)  (317 212)  (317 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 212)  (318 212)  routing T_6_13.lc_trk_g0_5 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 212)  (320 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 212)  (321 212)  routing T_6_13.lc_trk_g2_3 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 212)  (323 212)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.input_2_2
 (36 4)  (324 212)  (324 212)  LC_2 Logic Functioning bit
 (43 4)  (331 212)  (331 212)  LC_2 Logic Functioning bit
 (52 4)  (340 212)  (340 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (305 213)  (305 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 213)  (310 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (311 213)  (311 213)  routing T_6_13.sp4_h_r_2 <X> T_6_13.lc_trk_g1_2
 (24 5)  (312 213)  (312 213)  routing T_6_13.sp4_h_r_2 <X> T_6_13.lc_trk_g1_2
 (25 5)  (313 213)  (313 213)  routing T_6_13.sp4_h_r_2 <X> T_6_13.lc_trk_g1_2
 (26 5)  (314 213)  (314 213)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 213)  (316 213)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 213)  (317 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 213)  (319 213)  routing T_6_13.lc_trk_g2_3 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 213)  (320 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (321 213)  (321 213)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.input_2_2
 (36 5)  (324 213)  (324 213)  LC_2 Logic Functioning bit
 (37 5)  (325 213)  (325 213)  LC_2 Logic Functioning bit
 (47 5)  (335 213)  (335 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (336 213)  (336 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (302 214)  (302 214)  routing T_6_13.wire_logic_cluster/lc_4/out <X> T_6_13.lc_trk_g1_4
 (17 6)  (305 214)  (305 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (306 214)  (306 214)  routing T_6_13.bnr_op_5 <X> T_6_13.lc_trk_g1_5
 (29 6)  (317 214)  (317 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 214)  (318 214)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 214)  (319 214)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 214)  (320 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 214)  (322 214)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 214)  (324 214)  LC_3 Logic Functioning bit
 (37 6)  (325 214)  (325 214)  LC_3 Logic Functioning bit
 (38 6)  (326 214)  (326 214)  LC_3 Logic Functioning bit
 (45 6)  (333 214)  (333 214)  LC_3 Logic Functioning bit
 (17 7)  (305 215)  (305 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (306 215)  (306 215)  routing T_6_13.bnr_op_5 <X> T_6_13.lc_trk_g1_5
 (22 7)  (310 215)  (310 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (314 215)  (314 215)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 215)  (315 215)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 215)  (316 215)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 215)  (317 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 215)  (320 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 215)  (323 215)  routing T_6_13.lc_trk_g0_3 <X> T_6_13.input_2_3
 (37 7)  (325 215)  (325 215)  LC_3 Logic Functioning bit
 (16 8)  (304 216)  (304 216)  routing T_6_13.sp4_v_b_33 <X> T_6_13.lc_trk_g2_1
 (17 8)  (305 216)  (305 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 216)  (306 216)  routing T_6_13.sp4_v_b_33 <X> T_6_13.lc_trk_g2_1
 (21 8)  (309 216)  (309 216)  routing T_6_13.sp4_v_t_14 <X> T_6_13.lc_trk_g2_3
 (22 8)  (310 216)  (310 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (311 216)  (311 216)  routing T_6_13.sp4_v_t_14 <X> T_6_13.lc_trk_g2_3
 (26 8)  (314 216)  (314 216)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 216)  (317 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 216)  (319 216)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 216)  (320 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 216)  (322 216)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 216)  (323 216)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.input_2_4
 (36 8)  (324 216)  (324 216)  LC_4 Logic Functioning bit
 (38 8)  (326 216)  (326 216)  LC_4 Logic Functioning bit
 (43 8)  (331 216)  (331 216)  LC_4 Logic Functioning bit
 (45 8)  (333 216)  (333 216)  LC_4 Logic Functioning bit
 (18 9)  (306 217)  (306 217)  routing T_6_13.sp4_v_b_33 <X> T_6_13.lc_trk_g2_1
 (22 9)  (310 217)  (310 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (312 217)  (312 217)  routing T_6_13.tnr_op_2 <X> T_6_13.lc_trk_g2_2
 (27 9)  (315 217)  (315 217)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 217)  (317 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 217)  (320 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (327 217)  (327 217)  LC_4 Logic Functioning bit
 (17 10)  (305 218)  (305 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 218)  (306 218)  routing T_6_13.wire_logic_cluster/lc_5/out <X> T_6_13.lc_trk_g2_5
 (29 10)  (317 218)  (317 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 218)  (318 218)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 218)  (319 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 218)  (320 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 218)  (322 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 218)  (323 218)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.input_2_5
 (36 10)  (324 218)  (324 218)  LC_5 Logic Functioning bit
 (37 10)  (325 218)  (325 218)  LC_5 Logic Functioning bit
 (38 10)  (326 218)  (326 218)  LC_5 Logic Functioning bit
 (45 10)  (333 218)  (333 218)  LC_5 Logic Functioning bit
 (15 11)  (303 219)  (303 219)  routing T_6_13.tnr_op_4 <X> T_6_13.lc_trk_g2_4
 (17 11)  (305 219)  (305 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (316 219)  (316 219)  routing T_6_13.lc_trk_g2_1 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 219)  (317 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 219)  (320 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 219)  (321 219)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.input_2_5
 (37 11)  (325 219)  (325 219)  LC_5 Logic Functioning bit
 (26 12)  (314 220)  (314 220)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 220)  (315 220)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 220)  (316 220)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 220)  (317 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 220)  (319 220)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 220)  (320 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 220)  (321 220)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 220)  (322 220)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 220)  (323 220)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.input_2_6
 (36 12)  (324 220)  (324 220)  LC_6 Logic Functioning bit
 (38 12)  (326 220)  (326 220)  LC_6 Logic Functioning bit
 (43 12)  (331 220)  (331 220)  LC_6 Logic Functioning bit
 (45 12)  (333 220)  (333 220)  LC_6 Logic Functioning bit
 (14 13)  (302 221)  (302 221)  routing T_6_13.sp4_r_v_b_40 <X> T_6_13.lc_trk_g3_0
 (17 13)  (305 221)  (305 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (310 221)  (310 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (315 221)  (315 221)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 221)  (317 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 221)  (319 221)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 221)  (320 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (327 221)  (327 221)  LC_6 Logic Functioning bit
 (25 14)  (313 222)  (313 222)  routing T_6_13.wire_logic_cluster/lc_6/out <X> T_6_13.lc_trk_g3_6
 (29 14)  (317 222)  (317 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 222)  (318 222)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 222)  (319 222)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 222)  (320 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 222)  (322 222)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 222)  (323 222)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.input_2_7
 (36 14)  (324 222)  (324 222)  LC_7 Logic Functioning bit
 (37 14)  (325 222)  (325 222)  LC_7 Logic Functioning bit
 (38 14)  (326 222)  (326 222)  LC_7 Logic Functioning bit
 (45 14)  (333 222)  (333 222)  LC_7 Logic Functioning bit
 (22 15)  (310 223)  (310 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 223)  (314 223)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 223)  (315 223)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 223)  (317 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 223)  (320 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (323 223)  (323 223)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.input_2_7
 (37 15)  (325 223)  (325 223)  LC_7 Logic Functioning bit


LogicTile_7_13

 (22 0)  (364 208)  (364 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (367 208)  (367 208)  routing T_7_13.wire_logic_cluster/lc_2/out <X> T_7_13.lc_trk_g0_2
 (27 0)  (369 208)  (369 208)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 208)  (371 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 208)  (374 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 208)  (375 208)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 208)  (378 208)  LC_0 Logic Functioning bit
 (38 0)  (380 208)  (380 208)  LC_0 Logic Functioning bit
 (43 0)  (385 208)  (385 208)  LC_0 Logic Functioning bit
 (45 0)  (387 208)  (387 208)  LC_0 Logic Functioning bit
 (15 1)  (357 209)  (357 209)  routing T_7_13.bot_op_0 <X> T_7_13.lc_trk_g0_0
 (17 1)  (359 209)  (359 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (364 209)  (364 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (368 209)  (368 209)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 209)  (371 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 209)  (372 209)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 209)  (373 209)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 209)  (374 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 209)  (375 209)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.input_2_0
 (34 1)  (376 209)  (376 209)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.input_2_0
 (36 1)  (378 209)  (378 209)  LC_0 Logic Functioning bit
 (39 1)  (381 209)  (381 209)  LC_0 Logic Functioning bit
 (43 1)  (385 209)  (385 209)  LC_0 Logic Functioning bit
 (0 2)  (342 210)  (342 210)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (344 210)  (344 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 210)  (356 210)  routing T_7_13.lft_op_4 <X> T_7_13.lc_trk_g0_4
 (17 2)  (359 210)  (359 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (360 210)  (360 210)  routing T_7_13.wire_logic_cluster/lc_5/out <X> T_7_13.lc_trk_g0_5
 (29 2)  (371 210)  (371 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 210)  (373 210)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 210)  (374 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 210)  (376 210)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 210)  (380 210)  LC_1 Logic Functioning bit
 (39 2)  (381 210)  (381 210)  LC_1 Logic Functioning bit
 (42 2)  (384 210)  (384 210)  LC_1 Logic Functioning bit
 (43 2)  (385 210)  (385 210)  LC_1 Logic Functioning bit
 (2 3)  (344 211)  (344 211)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (15 3)  (357 211)  (357 211)  routing T_7_13.lft_op_4 <X> T_7_13.lc_trk_g0_4
 (17 3)  (359 211)  (359 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (369 211)  (369 211)  routing T_7_13.lc_trk_g1_0 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 211)  (371 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 211)  (373 211)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 211)  (374 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (375 211)  (375 211)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.input_2_1
 (34 3)  (376 211)  (376 211)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.input_2_1
 (35 3)  (377 211)  (377 211)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.input_2_1
 (36 3)  (378 211)  (378 211)  LC_1 Logic Functioning bit
 (37 3)  (379 211)  (379 211)  LC_1 Logic Functioning bit
 (38 3)  (380 211)  (380 211)  LC_1 Logic Functioning bit
 (39 3)  (381 211)  (381 211)  LC_1 Logic Functioning bit
 (40 3)  (382 211)  (382 211)  LC_1 Logic Functioning bit
 (41 3)  (383 211)  (383 211)  LC_1 Logic Functioning bit
 (42 3)  (384 211)  (384 211)  LC_1 Logic Functioning bit
 (43 3)  (385 211)  (385 211)  LC_1 Logic Functioning bit
 (0 4)  (342 212)  (342 212)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (1 4)  (343 212)  (343 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (356 212)  (356 212)  routing T_7_13.sp4_h_r_8 <X> T_7_13.lc_trk_g1_0
 (21 4)  (363 212)  (363 212)  routing T_7_13.lft_op_3 <X> T_7_13.lc_trk_g1_3
 (22 4)  (364 212)  (364 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 212)  (366 212)  routing T_7_13.lft_op_3 <X> T_7_13.lc_trk_g1_3
 (25 4)  (367 212)  (367 212)  routing T_7_13.sp4_h_r_10 <X> T_7_13.lc_trk_g1_2
 (29 4)  (371 212)  (371 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 212)  (372 212)  routing T_7_13.lc_trk_g0_5 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 212)  (373 212)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 212)  (374 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 212)  (376 212)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 212)  (378 212)  LC_2 Logic Functioning bit
 (37 4)  (379 212)  (379 212)  LC_2 Logic Functioning bit
 (38 4)  (380 212)  (380 212)  LC_2 Logic Functioning bit
 (39 4)  (381 212)  (381 212)  LC_2 Logic Functioning bit
 (41 4)  (383 212)  (383 212)  LC_2 Logic Functioning bit
 (42 4)  (384 212)  (384 212)  LC_2 Logic Functioning bit
 (43 4)  (385 212)  (385 212)  LC_2 Logic Functioning bit
 (46 4)  (388 212)  (388 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (392 212)  (392 212)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (343 213)  (343 213)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (15 5)  (357 213)  (357 213)  routing T_7_13.sp4_h_r_8 <X> T_7_13.lc_trk_g1_0
 (16 5)  (358 213)  (358 213)  routing T_7_13.sp4_h_r_8 <X> T_7_13.lc_trk_g1_0
 (17 5)  (359 213)  (359 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (364 213)  (364 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 213)  (365 213)  routing T_7_13.sp4_h_r_10 <X> T_7_13.lc_trk_g1_2
 (24 5)  (366 213)  (366 213)  routing T_7_13.sp4_h_r_10 <X> T_7_13.lc_trk_g1_2
 (26 5)  (368 213)  (368 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 213)  (369 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 213)  (370 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 213)  (371 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 213)  (378 213)  LC_2 Logic Functioning bit
 (37 5)  (379 213)  (379 213)  LC_2 Logic Functioning bit
 (38 5)  (380 213)  (380 213)  LC_2 Logic Functioning bit
 (39 5)  (381 213)  (381 213)  LC_2 Logic Functioning bit
 (40 5)  (382 213)  (382 213)  LC_2 Logic Functioning bit
 (41 5)  (383 213)  (383 213)  LC_2 Logic Functioning bit
 (42 5)  (384 213)  (384 213)  LC_2 Logic Functioning bit
 (43 5)  (385 213)  (385 213)  LC_2 Logic Functioning bit
 (14 6)  (356 214)  (356 214)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g1_4
 (15 6)  (357 214)  (357 214)  routing T_7_13.lft_op_5 <X> T_7_13.lc_trk_g1_5
 (17 6)  (359 214)  (359 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (360 214)  (360 214)  routing T_7_13.lft_op_5 <X> T_7_13.lc_trk_g1_5
 (21 6)  (363 214)  (363 214)  routing T_7_13.lft_op_7 <X> T_7_13.lc_trk_g1_7
 (22 6)  (364 214)  (364 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 214)  (366 214)  routing T_7_13.lft_op_7 <X> T_7_13.lc_trk_g1_7
 (32 6)  (374 214)  (374 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 214)  (375 214)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 214)  (376 214)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (382 214)  (382 214)  LC_3 Logic Functioning bit
 (42 6)  (384 214)  (384 214)  LC_3 Logic Functioning bit
 (43 6)  (385 214)  (385 214)  LC_3 Logic Functioning bit
 (46 6)  (388 214)  (388 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (392 214)  (392 214)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (359 215)  (359 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (361 215)  (361 215)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (364 215)  (364 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (366 215)  (366 215)  routing T_7_13.bot_op_6 <X> T_7_13.lc_trk_g1_6
 (26 7)  (368 215)  (368 215)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 215)  (370 215)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 215)  (371 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (41 7)  (383 215)  (383 215)  LC_3 Logic Functioning bit
 (42 7)  (384 215)  (384 215)  LC_3 Logic Functioning bit
 (43 7)  (385 215)  (385 215)  LC_3 Logic Functioning bit
 (14 8)  (356 216)  (356 216)  routing T_7_13.sp4_v_b_24 <X> T_7_13.lc_trk_g2_0
 (22 8)  (364 216)  (364 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (367 216)  (367 216)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (26 8)  (368 216)  (368 216)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 216)  (370 216)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 216)  (371 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 216)  (372 216)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 216)  (373 216)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 216)  (376 216)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 216)  (377 216)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_4
 (37 8)  (379 216)  (379 216)  LC_4 Logic Functioning bit
 (38 8)  (380 216)  (380 216)  LC_4 Logic Functioning bit
 (39 8)  (381 216)  (381 216)  LC_4 Logic Functioning bit
 (41 8)  (383 216)  (383 216)  LC_4 Logic Functioning bit
 (42 8)  (384 216)  (384 216)  LC_4 Logic Functioning bit
 (43 8)  (385 216)  (385 216)  LC_4 Logic Functioning bit
 (16 9)  (358 217)  (358 217)  routing T_7_13.sp4_v_b_24 <X> T_7_13.lc_trk_g2_0
 (17 9)  (359 217)  (359 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (363 217)  (363 217)  routing T_7_13.sp4_r_v_b_35 <X> T_7_13.lc_trk_g2_3
 (22 9)  (364 217)  (364 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 217)  (365 217)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (24 9)  (366 217)  (366 217)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (25 9)  (367 217)  (367 217)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (29 9)  (371 217)  (371 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 217)  (372 217)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 217)  (373 217)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 217)  (374 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (375 217)  (375 217)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_4
 (35 9)  (377 217)  (377 217)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_4
 (36 9)  (378 217)  (378 217)  LC_4 Logic Functioning bit
 (37 9)  (379 217)  (379 217)  LC_4 Logic Functioning bit
 (39 9)  (381 217)  (381 217)  LC_4 Logic Functioning bit
 (40 9)  (382 217)  (382 217)  LC_4 Logic Functioning bit
 (41 9)  (383 217)  (383 217)  LC_4 Logic Functioning bit
 (43 9)  (385 217)  (385 217)  LC_4 Logic Functioning bit
 (6 10)  (348 218)  (348 218)  routing T_7_13.sp4_h_l_36 <X> T_7_13.sp4_v_t_43
 (16 10)  (358 218)  (358 218)  routing T_7_13.sp12_v_t_10 <X> T_7_13.lc_trk_g2_5
 (17 10)  (359 218)  (359 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (364 218)  (364 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 218)  (365 218)  routing T_7_13.sp4_v_b_47 <X> T_7_13.lc_trk_g2_7
 (24 10)  (366 218)  (366 218)  routing T_7_13.sp4_v_b_47 <X> T_7_13.lc_trk_g2_7
 (25 10)  (367 218)  (367 218)  routing T_7_13.sp4_v_b_30 <X> T_7_13.lc_trk_g2_6
 (26 10)  (368 218)  (368 218)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 218)  (369 218)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 218)  (371 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 218)  (373 218)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 218)  (374 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 218)  (376 218)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 218)  (380 218)  LC_5 Logic Functioning bit
 (39 10)  (381 218)  (381 218)  LC_5 Logic Functioning bit
 (42 10)  (384 218)  (384 218)  LC_5 Logic Functioning bit
 (43 10)  (385 218)  (385 218)  LC_5 Logic Functioning bit
 (14 11)  (356 219)  (356 219)  routing T_7_13.sp4_r_v_b_36 <X> T_7_13.lc_trk_g2_4
 (17 11)  (359 219)  (359 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (364 219)  (364 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (365 219)  (365 219)  routing T_7_13.sp4_v_b_30 <X> T_7_13.lc_trk_g2_6
 (28 11)  (370 219)  (370 219)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 219)  (371 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 219)  (372 219)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 219)  (374 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (377 219)  (377 219)  routing T_7_13.lc_trk_g0_3 <X> T_7_13.input_2_5
 (36 11)  (378 219)  (378 219)  LC_5 Logic Functioning bit
 (37 11)  (379 219)  (379 219)  LC_5 Logic Functioning bit
 (38 11)  (380 219)  (380 219)  LC_5 Logic Functioning bit
 (39 11)  (381 219)  (381 219)  LC_5 Logic Functioning bit
 (40 11)  (382 219)  (382 219)  LC_5 Logic Functioning bit
 (41 11)  (383 219)  (383 219)  LC_5 Logic Functioning bit
 (42 11)  (384 219)  (384 219)  LC_5 Logic Functioning bit
 (43 11)  (385 219)  (385 219)  LC_5 Logic Functioning bit
 (14 12)  (356 220)  (356 220)  routing T_7_13.wire_logic_cluster/lc_0/out <X> T_7_13.lc_trk_g3_0
 (16 12)  (358 220)  (358 220)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (17 12)  (359 220)  (359 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 220)  (360 220)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (22 12)  (364 220)  (364 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 220)  (365 220)  routing T_7_13.sp4_v_t_30 <X> T_7_13.lc_trk_g3_3
 (24 12)  (366 220)  (366 220)  routing T_7_13.sp4_v_t_30 <X> T_7_13.lc_trk_g3_3
 (27 12)  (369 220)  (369 220)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 220)  (370 220)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 220)  (371 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 220)  (374 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 220)  (375 220)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 220)  (378 220)  LC_6 Logic Functioning bit
 (39 12)  (381 220)  (381 220)  LC_6 Logic Functioning bit
 (40 12)  (382 220)  (382 220)  LC_6 Logic Functioning bit
 (41 12)  (383 220)  (383 220)  LC_6 Logic Functioning bit
 (43 12)  (385 220)  (385 220)  LC_6 Logic Functioning bit
 (45 12)  (387 220)  (387 220)  LC_6 Logic Functioning bit
 (17 13)  (359 221)  (359 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (360 221)  (360 221)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (22 13)  (364 221)  (364 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 221)  (367 221)  routing T_7_13.sp4_r_v_b_42 <X> T_7_13.lc_trk_g3_2
 (26 13)  (368 221)  (368 221)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 221)  (371 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 221)  (373 221)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 221)  (374 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (375 221)  (375 221)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.input_2_6
 (34 13)  (376 221)  (376 221)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.input_2_6
 (36 13)  (378 221)  (378 221)  LC_6 Logic Functioning bit
 (38 13)  (380 221)  (380 221)  LC_6 Logic Functioning bit
 (40 13)  (382 221)  (382 221)  LC_6 Logic Functioning bit
 (41 13)  (383 221)  (383 221)  LC_6 Logic Functioning bit
 (43 13)  (385 221)  (385 221)  LC_6 Logic Functioning bit
 (46 13)  (388 221)  (388 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (342 222)  (342 222)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 222)  (343 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 223)  (343 223)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_13

 (22 0)  (418 208)  (418 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 209)  (412 209)  routing T_8_13.sp12_h_r_8 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 209)  (417 209)  routing T_8_13.sp4_r_v_b_32 <X> T_8_13.lc_trk_g0_3
 (27 1)  (423 209)  (423 209)  routing T_8_13.lc_trk_g1_1 <X> T_8_13.input0_0
 (29 1)  (425 209)  (425 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 210)  (410 210)  routing T_8_13.sp12_h_l_3 <X> T_8_13.lc_trk_g0_4
 (15 2)  (411 210)  (411 210)  routing T_8_13.sp12_h_l_2 <X> T_8_13.lc_trk_g0_5
 (17 2)  (413 210)  (413 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_2 lc_trk_g0_5
 (18 2)  (414 210)  (414 210)  routing T_8_13.sp12_h_l_2 <X> T_8_13.lc_trk_g0_5
 (22 2)  (418 210)  (418 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 210)  (419 210)  routing T_8_13.sp12_h_l_12 <X> T_8_13.lc_trk_g0_7
 (26 2)  (422 210)  (422 210)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.input0_1
 (14 3)  (410 211)  (410 211)  routing T_8_13.sp12_h_l_3 <X> T_8_13.lc_trk_g0_4
 (15 3)  (411 211)  (411 211)  routing T_8_13.sp12_h_l_3 <X> T_8_13.lc_trk_g0_4
 (17 3)  (413 211)  (413 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (414 211)  (414 211)  routing T_8_13.sp12_h_l_2 <X> T_8_13.lc_trk_g0_5
 (26 3)  (422 211)  (422 211)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.input0_1
 (29 3)  (425 211)  (425 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (16 4)  (412 212)  (412 212)  routing T_8_13.sp12_h_r_9 <X> T_8_13.lc_trk_g1_1
 (17 4)  (413 212)  (413 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (417 212)  (417 212)  routing T_8_13.sp12_h_r_3 <X> T_8_13.lc_trk_g1_3
 (22 4)  (418 212)  (418 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (420 212)  (420 212)  routing T_8_13.sp12_h_r_3 <X> T_8_13.lc_trk_g1_3
 (27 4)  (423 212)  (423 212)  routing T_8_13.lc_trk_g3_2 <X> T_8_13.wire_bram/ram/WDATA_13
 (28 4)  (424 212)  (424 212)  routing T_8_13.lc_trk_g3_2 <X> T_8_13.wire_bram/ram/WDATA_13
 (29 4)  (425 212)  (425 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (14 5)  (410 213)  (410 213)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g1_0
 (15 5)  (411 213)  (411 213)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g1_0
 (16 5)  (412 213)  (412 213)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g1_0
 (17 5)  (413 213)  (413 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (417 213)  (417 213)  routing T_8_13.sp12_h_r_3 <X> T_8_13.lc_trk_g1_3
 (29 5)  (425 213)  (425 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (30 5)  (426 213)  (426 213)  routing T_8_13.lc_trk_g3_2 <X> T_8_13.wire_bram/ram/WDATA_13
 (36 5)  (432 213)  (432 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (14 6)  (410 214)  (410 214)  routing T_8_13.sp4_h_l_1 <X> T_8_13.lc_trk_g1_4
 (26 6)  (422 214)  (422 214)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input0_3
 (15 7)  (411 215)  (411 215)  routing T_8_13.sp4_h_l_1 <X> T_8_13.lc_trk_g1_4
 (16 7)  (412 215)  (412 215)  routing T_8_13.sp4_h_l_1 <X> T_8_13.lc_trk_g1_4
 (17 7)  (413 215)  (413 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (422 215)  (422 215)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input0_3
 (27 7)  (423 215)  (423 215)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input0_3
 (28 7)  (424 215)  (424 215)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input0_3
 (29 7)  (425 215)  (425 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (26 8)  (422 216)  (422 216)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.input0_4
 (27 9)  (423 217)  (423 217)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.input0_4
 (28 9)  (424 217)  (424 217)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.input0_4
 (29 9)  (425 217)  (425 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (8 10)  (404 218)  (404 218)  routing T_8_13.sp4_h_r_11 <X> T_8_13.sp4_h_l_42
 (10 10)  (406 218)  (406 218)  routing T_8_13.sp4_h_r_11 <X> T_8_13.sp4_h_l_42
 (14 10)  (410 218)  (410 218)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (14 11)  (410 219)  (410 219)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (15 11)  (411 219)  (411 219)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (16 11)  (412 219)  (412 219)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (17 11)  (413 219)  (413 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (422 219)  (422 219)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.input0_5
 (29 11)  (425 219)  (425 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (25 12)  (421 220)  (421 220)  routing T_8_13.sp4_h_r_34 <X> T_8_13.lc_trk_g3_2
 (26 12)  (422 220)  (422 220)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.input0_6
 (27 12)  (423 220)  (423 220)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.wire_bram/ram/WDATA_9
 (29 12)  (425 220)  (425 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_9
 (30 12)  (426 220)  (426 220)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.wire_bram/ram/WDATA_9
 (22 13)  (418 221)  (418 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (419 221)  (419 221)  routing T_8_13.sp4_h_r_34 <X> T_8_13.lc_trk_g3_2
 (24 13)  (420 221)  (420 221)  routing T_8_13.sp4_h_r_34 <X> T_8_13.lc_trk_g3_2
 (29 13)  (425 221)  (425 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (32 13)  (428 221)  (428 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 221)  (430 221)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.input2_6
 (35 13)  (431 221)  (431 221)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.input2_6
 (40 13)  (436 221)  (436 221)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (17 14)  (413 222)  (413 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (35 14)  (431 222)  (431 222)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.input2_7
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE
 (18 15)  (414 223)  (414 223)  routing T_8_13.sp4_r_v_b_45 <X> T_8_13.lc_trk_g3_5
 (22 15)  (418 223)  (418 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 223)  (421 223)  routing T_8_13.sp4_r_v_b_46 <X> T_8_13.lc_trk_g3_6
 (27 15)  (423 223)  (423 223)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.input0_7
 (29 15)  (425 223)  (425 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 223)  (428 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_9_13

 (14 0)  (452 208)  (452 208)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g0_0
 (21 0)  (459 208)  (459 208)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g0_3
 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (466 208)  (466 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 208)  (468 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 208)  (473 208)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.input_2_0
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (41 0)  (479 208)  (479 208)  LC_0 Logic Functioning bit
 (43 0)  (481 208)  (481 208)  LC_0 Logic Functioning bit
 (45 0)  (483 208)  (483 208)  LC_0 Logic Functioning bit
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 209)  (461 209)  routing T_9_13.sp4_v_b_18 <X> T_9_13.lc_trk_g0_2
 (24 1)  (462 209)  (462 209)  routing T_9_13.sp4_v_b_18 <X> T_9_13.lc_trk_g0_2
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 209)  (469 209)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 209)  (470 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 209)  (472 209)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.input_2_0
 (35 1)  (473 209)  (473 209)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.input_2_0
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (40 1)  (478 209)  (478 209)  LC_0 Logic Functioning bit
 (42 1)  (480 209)  (480 209)  LC_0 Logic Functioning bit
 (0 2)  (438 210)  (438 210)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (29 2)  (467 210)  (467 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 210)  (471 210)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 210)  (473 210)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_1
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (37 2)  (475 210)  (475 210)  LC_1 Logic Functioning bit
 (39 2)  (477 210)  (477 210)  LC_1 Logic Functioning bit
 (43 2)  (481 210)  (481 210)  LC_1 Logic Functioning bit
 (45 2)  (483 210)  (483 210)  LC_1 Logic Functioning bit
 (0 3)  (438 211)  (438 211)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (14 3)  (452 211)  (452 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (15 3)  (453 211)  (453 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (464 211)  (464 211)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 211)  (467 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 211)  (469 211)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 211)  (470 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (471 211)  (471 211)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_1
 (36 3)  (474 211)  (474 211)  LC_1 Logic Functioning bit
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (47 3)  (485 211)  (485 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (461 212)  (461 212)  routing T_9_13.sp4_v_b_19 <X> T_9_13.lc_trk_g1_3
 (24 4)  (462 212)  (462 212)  routing T_9_13.sp4_v_b_19 <X> T_9_13.lc_trk_g1_3
 (26 4)  (464 212)  (464 212)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 212)  (465 212)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 212)  (466 212)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 212)  (467 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 212)  (468 212)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 212)  (469 212)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 212)  (470 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 212)  (471 212)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 212)  (472 212)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 212)  (474 212)  LC_2 Logic Functioning bit
 (37 4)  (475 212)  (475 212)  LC_2 Logic Functioning bit
 (38 4)  (476 212)  (476 212)  LC_2 Logic Functioning bit
 (39 4)  (477 212)  (477 212)  LC_2 Logic Functioning bit
 (40 4)  (478 212)  (478 212)  LC_2 Logic Functioning bit
 (41 4)  (479 212)  (479 212)  LC_2 Logic Functioning bit
 (42 4)  (480 212)  (480 212)  LC_2 Logic Functioning bit
 (43 4)  (481 212)  (481 212)  LC_2 Logic Functioning bit
 (26 5)  (464 213)  (464 213)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 213)  (466 213)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 213)  (467 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 213)  (468 213)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 213)  (470 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 213)  (473 213)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.input_2_2
 (36 5)  (474 213)  (474 213)  LC_2 Logic Functioning bit
 (38 5)  (476 213)  (476 213)  LC_2 Logic Functioning bit
 (41 5)  (479 213)  (479 213)  LC_2 Logic Functioning bit
 (14 6)  (452 214)  (452 214)  routing T_9_13.wire_logic_cluster/lc_4/out <X> T_9_13.lc_trk_g1_4
 (21 6)  (459 214)  (459 214)  routing T_9_13.wire_logic_cluster/lc_7/out <X> T_9_13.lc_trk_g1_7
 (22 6)  (460 214)  (460 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 214)  (463 214)  routing T_9_13.wire_logic_cluster/lc_6/out <X> T_9_13.lc_trk_g1_6
 (27 6)  (465 214)  (465 214)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 214)  (469 214)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (42 6)  (480 214)  (480 214)  LC_3 Logic Functioning bit
 (46 6)  (484 214)  (484 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (488 214)  (488 214)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (455 215)  (455 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (460 215)  (460 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (465 215)  (465 215)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 215)  (468 215)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (25 8)  (463 216)  (463 216)  routing T_9_13.sp4_h_r_34 <X> T_9_13.lc_trk_g2_2
 (27 8)  (465 216)  (465 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 216)  (468 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (45 8)  (483 216)  (483 216)  LC_4 Logic Functioning bit
 (50 8)  (488 216)  (488 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 217)  (461 217)  routing T_9_13.sp4_h_r_34 <X> T_9_13.lc_trk_g2_2
 (24 9)  (462 217)  (462 217)  routing T_9_13.sp4_h_r_34 <X> T_9_13.lc_trk_g2_2
 (27 9)  (465 217)  (465 217)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (41 9)  (479 217)  (479 217)  LC_4 Logic Functioning bit
 (14 10)  (452 218)  (452 218)  routing T_9_13.wire_logic_cluster/lc_4/out <X> T_9_13.lc_trk_g2_4
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 218)  (456 218)  routing T_9_13.wire_logic_cluster/lc_5/out <X> T_9_13.lc_trk_g2_5
 (27 10)  (465 218)  (465 218)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 218)  (471 218)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (17 11)  (455 219)  (455 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (460 219)  (460 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (468 219)  (468 219)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (39 11)  (477 219)  (477 219)  LC_5 Logic Functioning bit
 (16 12)  (454 220)  (454 220)  routing T_9_13.sp4_v_t_12 <X> T_9_13.lc_trk_g3_1
 (17 12)  (455 220)  (455 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 220)  (456 220)  routing T_9_13.sp4_v_t_12 <X> T_9_13.lc_trk_g3_1
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 220)  (461 220)  routing T_9_13.sp4_v_t_30 <X> T_9_13.lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.sp4_v_t_30 <X> T_9_13.lc_trk_g3_3
 (26 12)  (464 220)  (464 220)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 220)  (465 220)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 220)  (467 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 220)  (468 220)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (41 12)  (479 220)  (479 220)  LC_6 Logic Functioning bit
 (43 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (45 12)  (483 220)  (483 220)  LC_6 Logic Functioning bit
 (50 12)  (488 220)  (488 220)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (455 221)  (455 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (466 221)  (466 221)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 221)  (467 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 221)  (468 221)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 221)  (469 221)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 221)  (475 221)  LC_6 Logic Functioning bit
 (41 13)  (479 221)  (479 221)  LC_6 Logic Functioning bit
 (43 13)  (481 221)  (481 221)  LC_6 Logic Functioning bit
 (14 14)  (452 222)  (452 222)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g3_4
 (25 14)  (463 222)  (463 222)  routing T_9_13.sp4_v_b_30 <X> T_9_13.lc_trk_g3_6
 (27 14)  (465 222)  (465 222)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 222)  (466 222)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 222)  (467 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 222)  (469 222)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 222)  (472 222)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 222)  (473 222)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_7
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (37 14)  (475 222)  (475 222)  LC_7 Logic Functioning bit
 (39 14)  (477 222)  (477 222)  LC_7 Logic Functioning bit
 (43 14)  (481 222)  (481 222)  LC_7 Logic Functioning bit
 (45 14)  (483 222)  (483 222)  LC_7 Logic Functioning bit
 (4 15)  (442 223)  (442 223)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_l_44
 (14 15)  (452 223)  (452 223)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g3_4
 (15 15)  (453 223)  (453 223)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g3_4
 (16 15)  (454 223)  (454 223)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (460 223)  (460 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (461 223)  (461 223)  routing T_9_13.sp4_v_b_30 <X> T_9_13.lc_trk_g3_6
 (26 15)  (464 223)  (464 223)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 223)  (467 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 223)  (468 223)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 223)  (469 223)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 223)  (470 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (471 223)  (471 223)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_7
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (22 0)  (514 208)  (514 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 208)  (515 208)  routing T_10_13.sp12_h_r_11 <X> T_10_13.lc_trk_g0_3
 (26 0)  (518 208)  (518 208)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 208)  (520 208)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 208)  (522 208)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 208)  (523 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (41 0)  (533 208)  (533 208)  LC_0 Logic Functioning bit
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (8 1)  (500 209)  (500 209)  routing T_10_13.sp4_h_l_36 <X> T_10_13.sp4_v_b_1
 (9 1)  (501 209)  (501 209)  routing T_10_13.sp4_h_l_36 <X> T_10_13.sp4_v_b_1
 (27 1)  (519 209)  (519 209)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 209)  (522 209)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 209)  (529 209)  LC_0 Logic Functioning bit
 (39 1)  (531 209)  (531 209)  LC_0 Logic Functioning bit
 (41 1)  (533 209)  (533 209)  LC_0 Logic Functioning bit
 (43 1)  (535 209)  (535 209)  LC_0 Logic Functioning bit
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (503 210)  (503 210)  routing T_10_13.sp4_h_l_44 <X> T_10_13.sp4_v_t_39
 (12 2)  (504 210)  (504 210)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_l_39
 (15 2)  (507 210)  (507 210)  routing T_10_13.bot_op_5 <X> T_10_13.lc_trk_g0_5
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (513 210)  (513 210)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g0_7
 (22 2)  (514 210)  (514 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (519 210)  (519 210)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 210)  (526 210)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (50 2)  (542 210)  (542 210)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (503 211)  (503 211)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_l_39
 (13 3)  (505 211)  (505 211)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_l_39
 (30 3)  (522 211)  (522 211)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (41 3)  (533 211)  (533 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (15 4)  (507 212)  (507 212)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (16 4)  (508 212)  (508 212)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (17 4)  (509 212)  (509 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 212)  (510 212)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (21 4)  (513 212)  (513 212)  routing T_10_13.wire_logic_cluster/lc_3/out <X> T_10_13.lc_trk_g1_3
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (510 213)  (510 213)  routing T_10_13.sp4_h_l_4 <X> T_10_13.lc_trk_g1_1
 (15 6)  (507 214)  (507 214)  routing T_10_13.sp4_h_r_5 <X> T_10_13.lc_trk_g1_5
 (16 6)  (508 214)  (508 214)  routing T_10_13.sp4_h_r_5 <X> T_10_13.lc_trk_g1_5
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (518 214)  (518 214)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 214)  (519 214)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 214)  (521 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 214)  (527 214)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.input_2_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (37 6)  (529 214)  (529 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (43 6)  (535 214)  (535 214)  LC_3 Logic Functioning bit
 (45 6)  (537 214)  (537 214)  LC_3 Logic Functioning bit
 (10 7)  (502 215)  (502 215)  routing T_10_13.sp4_h_l_46 <X> T_10_13.sp4_v_t_41
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (510 215)  (510 215)  routing T_10_13.sp4_h_r_5 <X> T_10_13.lc_trk_g1_5
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (517 215)  (517 215)  routing T_10_13.sp4_r_v_b_30 <X> T_10_13.lc_trk_g1_6
 (26 7)  (518 215)  (518 215)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 215)  (519 215)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 215)  (524 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 215)  (525 215)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.input_2_3
 (36 7)  (528 215)  (528 215)  LC_3 Logic Functioning bit
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (38 7)  (530 215)  (530 215)  LC_3 Logic Functioning bit
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (48 7)  (540 215)  (540 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (507 216)  (507 216)  routing T_10_13.tnr_op_1 <X> T_10_13.lc_trk_g2_1
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (518 216)  (518 216)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (27 9)  (519 217)  (519 217)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 217)  (520 217)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (41 9)  (533 217)  (533 217)  LC_4 Logic Functioning bit
 (43 9)  (535 217)  (535 217)  LC_4 Logic Functioning bit
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 218)  (510 218)  routing T_10_13.wire_logic_cluster/lc_5/out <X> T_10_13.lc_trk_g2_5
 (21 10)  (513 218)  (513 218)  routing T_10_13.bnl_op_7 <X> T_10_13.lc_trk_g2_7
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (518 218)  (518 218)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 218)  (519 218)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 218)  (520 218)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 218)  (522 218)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 218)  (526 218)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (21 11)  (513 219)  (513 219)  routing T_10_13.bnl_op_7 <X> T_10_13.lc_trk_g2_7
 (28 11)  (520 219)  (520 219)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 219)  (522 219)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 219)  (524 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (527 219)  (527 219)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.input_2_5
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (39 11)  (531 219)  (531 219)  LC_5 Logic Functioning bit
 (40 11)  (532 219)  (532 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (28 12)  (520 220)  (520 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 220)  (522 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 220)  (526 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 220)  (527 220)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_6
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (38 12)  (530 220)  (530 220)  LC_6 Logic Functioning bit
 (39 12)  (531 220)  (531 220)  LC_6 Logic Functioning bit
 (43 12)  (535 220)  (535 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (27 13)  (519 221)  (519 221)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 221)  (523 221)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 221)  (524 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (525 221)  (525 221)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_6
 (34 13)  (526 221)  (526 221)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_6
 (35 13)  (527 221)  (527 221)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_6
 (38 13)  (530 221)  (530 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (10 14)  (502 222)  (502 222)  routing T_10_13.sp4_v_b_5 <X> T_10_13.sp4_h_l_47
 (15 14)  (507 222)  (507 222)  routing T_10_13.sp4_v_t_32 <X> T_10_13.lc_trk_g3_5
 (16 14)  (508 222)  (508 222)  routing T_10_13.sp4_v_t_32 <X> T_10_13.lc_trk_g3_5
 (17 14)  (509 222)  (509 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (514 222)  (514 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (517 222)  (517 222)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g3_6
 (26 14)  (518 222)  (518 222)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 222)  (519 222)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 222)  (520 222)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 222)  (522 222)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 222)  (527 222)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.input_2_7
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (52 14)  (544 222)  (544 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (513 223)  (513 223)  routing T_10_13.sp4_r_v_b_47 <X> T_10_13.lc_trk_g3_7
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 223)  (518 223)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 223)  (522 223)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 223)  (524 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 223)  (525 223)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.input_2_7
 (34 15)  (526 223)  (526 223)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.input_2_7
 (35 15)  (527 223)  (527 223)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.input_2_7
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (40 15)  (532 223)  (532 223)  LC_7 Logic Functioning bit
 (42 15)  (534 223)  (534 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g0_1
 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 208)  (581 208)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_0
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 209)  (569 209)  routing T_11_13.sp4_h_r_2 <X> T_11_13.lc_trk_g0_2
 (24 1)  (570 209)  (570 209)  routing T_11_13.sp4_h_r_2 <X> T_11_13.lc_trk_g0_2
 (25 1)  (571 209)  (571 209)  routing T_11_13.sp4_h_r_2 <X> T_11_13.lc_trk_g0_2
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_0
 (35 1)  (581 209)  (581 209)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_0
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (10 2)  (556 210)  (556 210)  routing T_11_13.sp4_v_b_8 <X> T_11_13.sp4_h_l_36
 (14 2)  (560 210)  (560 210)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (42 2)  (588 210)  (588 210)  LC_1 Logic Functioning bit
 (43 2)  (589 210)  (589 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (46 2)  (592 210)  (592 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (14 3)  (560 211)  (560 211)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (15 3)  (561 211)  (561 211)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (16 3)  (562 211)  (562 211)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (14 4)  (560 212)  (560 212)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g1_0
 (21 4)  (567 212)  (567 212)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 212)  (571 212)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g1_2
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 212)  (581 212)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_2
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 213)  (579 213)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_2
 (35 5)  (581 213)  (581 213)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_2
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (51 5)  (597 213)  (597 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g1_5
 (21 6)  (567 214)  (567 214)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 214)  (571 214)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g1_6
 (26 6)  (572 214)  (572 214)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 214)  (581 214)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.input_2_3
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (41 6)  (587 214)  (587 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (14 7)  (560 215)  (560 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.lc_trk_g1_4
 (15 7)  (561 215)  (561 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.lc_trk_g1_4
 (16 7)  (562 215)  (562 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (573 215)  (573 215)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 215)  (577 215)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 215)  (578 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 215)  (579 215)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.input_2_3
 (34 7)  (580 215)  (580 215)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.input_2_3
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (41 7)  (587 215)  (587 215)  LC_3 Logic Functioning bit
 (43 7)  (589 215)  (589 215)  LC_3 Logic Functioning bit
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 216)  (581 216)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_4
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (13 9)  (559 217)  (559 217)  routing T_11_13.sp4_v_t_38 <X> T_11_13.sp4_h_r_8
 (14 9)  (560 217)  (560 217)  routing T_11_13.sp4_h_r_24 <X> T_11_13.lc_trk_g2_0
 (15 9)  (561 217)  (561 217)  routing T_11_13.sp4_h_r_24 <X> T_11_13.lc_trk_g2_0
 (16 9)  (562 217)  (562 217)  routing T_11_13.sp4_h_r_24 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 217)  (576 217)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 217)  (579 217)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_4
 (35 9)  (581 217)  (581 217)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_4
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (40 9)  (586 217)  (586 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (12 10)  (558 218)  (558 218)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (14 10)  (560 218)  (560 218)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g2_4
 (26 10)  (572 218)  (572 218)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 218)  (574 218)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (47 10)  (593 218)  (593 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (11 11)  (557 219)  (557 219)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (13 11)  (559 219)  (559 219)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 219)  (576 219)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 219)  (578 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 219)  (580 219)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.input_2_5
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 220)  (581 220)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_6
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 221)  (579 221)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_6
 (35 13)  (581 221)  (581 221)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_6
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (41 13)  (587 221)  (587 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (46 13)  (592 221)  (592 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (560 222)  (560 222)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g3_4
 (26 14)  (572 222)  (572 222)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (41 14)  (587 222)  (587 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 223)  (576 223)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 223)  (577 223)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (579 223)  (579 223)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_7
 (34 15)  (580 223)  (580 223)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_7
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (41 15)  (587 223)  (587 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (21 0)  (621 208)  (621 208)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (625 208)  (625 208)  routing T_12_13.sp4_v_b_10 <X> T_12_13.lc_trk_g0_2
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (44 0)  (644 208)  (644 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (4 1)  (604 209)  (604 209)  routing T_12_13.sp4_v_t_42 <X> T_12_13.sp4_h_r_0
 (10 1)  (610 209)  (610 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_b_1
 (15 1)  (615 209)  (615 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (16 1)  (616 209)  (616 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (621 209)  (621 209)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_v_b_10 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_v_b_10 <X> T_12_13.lc_trk_g0_2
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 209)  (633 209)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (49 1)  (649 209)  (649 209)  Carry_In_Mux bit 

 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (5 2)  (605 210)  (605 210)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_l_37
 (11 2)  (611 210)  (611 210)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_t_39
 (13 2)  (613 210)  (613 210)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_t_39
 (14 2)  (614 210)  (614 210)  routing T_12_13.sp4_v_t_1 <X> T_12_13.lc_trk_g0_4
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (42 2)  (642 210)  (642 210)  LC_1 Logic Functioning bit
 (44 2)  (644 210)  (644 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g0_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (4 3)  (604 211)  (604 211)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_l_37
 (6 3)  (606 211)  (606 211)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_l_37
 (12 3)  (612 211)  (612 211)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_t_39
 (14 3)  (614 211)  (614 211)  routing T_12_13.sp4_v_t_1 <X> T_12_13.lc_trk_g0_4
 (16 3)  (616 211)  (616 211)  routing T_12_13.sp4_v_t_1 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 211)  (634 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (35 3)  (635 211)  (635 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (608 212)  (608 212)  routing T_12_13.sp4_h_l_41 <X> T_12_13.sp4_h_r_4
 (11 4)  (611 212)  (611 212)  routing T_12_13.sp4_v_t_39 <X> T_12_13.sp4_v_b_5
 (14 4)  (614 212)  (614 212)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g1_0
 (15 4)  (615 212)  (615 212)  routing T_12_13.lft_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.lft_op_1 <X> T_12_13.lc_trk_g1_1
 (21 4)  (621 212)  (621 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g1_2
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (44 4)  (644 212)  (644 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (12 5)  (612 213)  (612 213)  routing T_12_13.sp4_v_t_39 <X> T_12_13.sp4_v_b_5
 (15 5)  (615 213)  (615 213)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 213)  (625 213)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g1_2
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (35 5)  (635 213)  (635 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (15 6)  (615 214)  (615 214)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g1_5
 (25 6)  (625 214)  (625 214)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g1_6
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (44 6)  (644 214)  (644 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (46 6)  (646 214)  (646 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (608 215)  (608 215)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_v_t_41
 (10 7)  (610 215)  (610 215)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_v_t_41
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 215)  (634 215)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.input_2_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (9 8)  (609 216)  (609 216)  routing T_12_13.sp4_v_t_42 <X> T_12_13.sp4_h_r_7
 (14 8)  (614 216)  (614 216)  routing T_12_13.rgt_op_0 <X> T_12_13.lc_trk_g2_0
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (635 216)  (635 216)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_4
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (44 8)  (644 216)  (644 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (15 9)  (615 217)  (615 217)  routing T_12_13.rgt_op_0 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 217)  (634 217)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (15 10)  (615 218)  (615 218)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g2_5
 (25 10)  (625 218)  (625 218)  routing T_12_13.rgt_op_6 <X> T_12_13.lc_trk_g2_6
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (44 10)  (644 218)  (644 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 219)  (624 219)  routing T_12_13.rgt_op_6 <X> T_12_13.lc_trk_g2_6
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (3 12)  (603 220)  (603 220)  routing T_12_13.sp12_v_t_22 <X> T_12_13.sp12_h_r_1
 (14 12)  (614 220)  (614 220)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g3_0
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (25 12)  (625 220)  (625 220)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g3_2
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (44 12)  (644 220)  (644 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 221)  (634 221)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_6
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (46 13)  (646 221)  (646 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 222)  (614 222)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g3_4
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g3_5
 (21 14)  (621 222)  (621 222)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (44 14)  (644 222)  (644 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 223)  (632 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 223)  (635 223)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.input_2_7
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (6 0)  (660 208)  (660 208)  routing T_13_13.sp4_h_r_7 <X> T_13_13.sp4_v_b_0
 (14 0)  (668 208)  (668 208)  routing T_13_13.sp4_v_b_0 <X> T_13_13.lc_trk_g0_0
 (21 0)  (675 208)  (675 208)  routing T_13_13.sp4_v_b_3 <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 208)  (677 208)  routing T_13_13.sp4_v_b_3 <X> T_13_13.lc_trk_g0_3
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_v_b_0 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.input_2_0
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (657 210)  (657 210)  routing T_13_13.sp12_v_t_23 <X> T_13_13.sp12_h_l_23
 (14 2)  (668 210)  (668 210)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g0_4
 (21 2)  (675 210)  (675 210)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g0_7
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 210)  (678 210)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g0_7
 (25 2)  (679 210)  (679 210)  routing T_13_13.sp12_h_l_5 <X> T_13_13.lc_trk_g0_6
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g0_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (4 3)  (658 211)  (658 211)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_h_l_37
 (6 3)  (660 211)  (660 211)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_h_l_37
 (8 3)  (662 211)  (662 211)  routing T_13_13.sp4_h_r_7 <X> T_13_13.sp4_v_t_36
 (9 3)  (663 211)  (663 211)  routing T_13_13.sp4_h_r_7 <X> T_13_13.sp4_v_t_36
 (10 3)  (664 211)  (664 211)  routing T_13_13.sp4_h_r_7 <X> T_13_13.sp4_v_t_36
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.sp12_h_l_5 <X> T_13_13.lc_trk_g0_6
 (25 3)  (679 211)  (679 211)  routing T_13_13.sp12_h_l_5 <X> T_13_13.lc_trk_g0_6
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 211)  (681 211)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 211)  (687 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.input_2_1
 (35 3)  (689 211)  (689 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.input_2_1
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g1_1
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (46 4)  (700 212)  (700 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.bot_op_2 <X> T_13_13.lc_trk_g1_2
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.input_2_2
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (8 6)  (662 214)  (662 214)  routing T_13_13.sp4_v_t_47 <X> T_13_13.sp4_h_l_41
 (9 6)  (663 214)  (663 214)  routing T_13_13.sp4_v_t_47 <X> T_13_13.sp4_h_l_41
 (10 6)  (664 214)  (664 214)  routing T_13_13.sp4_v_t_47 <X> T_13_13.sp4_h_l_41
 (14 6)  (668 214)  (668 214)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 214)  (689 214)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.input_2_3
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (8 7)  (662 215)  (662 215)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_41
 (9 7)  (663 215)  (663 215)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_41
 (14 7)  (668 215)  (668 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (15 7)  (669 215)  (669 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (16 7)  (670 215)  (670 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 215)  (677 215)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g1_6
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 215)  (688 215)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.input_2_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (14 8)  (668 216)  (668 216)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g2_0
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g2_3
 (25 8)  (679 216)  (679 216)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g2_2
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 216)  (689 216)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.input_2_4
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g2_0
 (16 9)  (670 217)  (670 217)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (675 217)  (675 217)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g2_3
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (47 9)  (701 217)  (701 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (660 218)  (660 218)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_v_t_43
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g2_5
 (21 10)  (675 218)  (675 218)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 218)  (679 218)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g2_6
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 218)  (689 218)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_5
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (46 10)  (700 218)  (700 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (659 219)  (659 219)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_v_t_43
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 219)  (687 219)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (3 12)  (657 220)  (657 220)  routing T_13_13.sp12_v_t_22 <X> T_13_13.sp12_h_r_1
 (9 12)  (663 220)  (663 220)  routing T_13_13.sp4_v_t_47 <X> T_13_13.sp4_h_r_10
 (14 12)  (668 220)  (668 220)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g3_0
 (15 12)  (669 220)  (669 220)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g3_1
 (16 12)  (670 220)  (670 220)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g3_1
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.tnl_op_2 <X> T_13_13.lc_trk_g3_2
 (25 13)  (679 221)  (679 221)  routing T_13_13.tnl_op_2 <X> T_13_13.lc_trk_g3_2
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (687 221)  (687 221)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.input_2_6
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (47 13)  (701 221)  (701 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 222)  (687 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 222)  (689 222)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.input_2_7
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (46 14)  (700 222)  (700 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 223)  (687 223)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.input_2_7
 (35 15)  (689 223)  (689 223)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.input_2_7
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (3 0)  (711 208)  (711 208)  routing T_14_13.sp12_h_r_0 <X> T_14_13.sp12_v_b_0
 (12 0)  (720 208)  (720 208)  routing T_14_13.sp4_v_t_39 <X> T_14_13.sp4_h_r_2
 (21 0)  (729 208)  (729 208)  routing T_14_13.sp4_h_r_11 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (731 208)  (731 208)  routing T_14_13.sp4_h_r_11 <X> T_14_13.lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.sp4_h_r_11 <X> T_14_13.lc_trk_g0_3
 (26 0)  (734 208)  (734 208)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (3 1)  (711 209)  (711 209)  routing T_14_13.sp12_h_r_0 <X> T_14_13.sp12_v_b_0
 (4 1)  (712 209)  (712 209)  routing T_14_13.sp4_v_t_42 <X> T_14_13.sp4_h_r_0
 (8 1)  (716 209)  (716 209)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_1
 (9 1)  (717 209)  (717 209)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_1
 (10 1)  (718 209)  (718 209)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_1
 (14 1)  (722 209)  (722 209)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g0_0
 (15 1)  (723 209)  (723 209)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g0_0
 (16 1)  (724 209)  (724 209)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 210)  (723 210)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g0_5
 (16 2)  (724 210)  (724 210)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g0_5
 (25 2)  (733 210)  (733 210)  routing T_14_13.sp4_v_t_3 <X> T_14_13.lc_trk_g0_6
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (716 211)  (716 211)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_v_t_36
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 211)  (731 211)  routing T_14_13.sp4_v_t_3 <X> T_14_13.lc_trk_g0_6
 (25 3)  (733 211)  (733 211)  routing T_14_13.sp4_v_t_3 <X> T_14_13.lc_trk_g0_6
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (14 4)  (722 212)  (722 212)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g1_0
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (46 4)  (754 212)  (754 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 213)  (722 213)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g1_0
 (15 5)  (723 213)  (723 213)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g1_0
 (16 5)  (724 213)  (724 213)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 213)  (731 213)  routing T_14_13.sp4_h_r_2 <X> T_14_13.lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.sp4_h_r_2 <X> T_14_13.lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.sp4_h_r_2 <X> T_14_13.lc_trk_g1_2
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (14 6)  (722 214)  (722 214)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g1_4
 (21 6)  (729 214)  (729 214)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 214)  (731 214)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (24 6)  (732 214)  (732 214)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 215)  (729 215)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g1_7
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 215)  (741 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_3
 (35 7)  (743 215)  (743 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (48 7)  (756 215)  (756 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (713 216)  (713 216)  routing T_14_13.sp4_v_b_6 <X> T_14_13.sp4_h_r_6
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 216)  (729 216)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_4
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (6 9)  (714 217)  (714 217)  routing T_14_13.sp4_v_b_6 <X> T_14_13.sp4_h_r_6
 (15 9)  (723 217)  (723 217)  routing T_14_13.sp4_v_t_29 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_v_t_29 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.sp4_r_v_b_33 <X> T_14_13.lc_trk_g2_1
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 217)  (741 217)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_4
 (34 9)  (742 217)  (742 217)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_4
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (46 9)  (754 217)  (754 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (15 14)  (723 222)  (723 222)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 222)  (726 222)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp4_h_r_31 <X> T_14_13.lc_trk_g3_7
 (24 14)  (732 222)  (732 222)  routing T_14_13.sp4_h_r_31 <X> T_14_13.lc_trk_g3_7
 (25 14)  (733 222)  (733 222)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g3_6
 (8 15)  (716 223)  (716 223)  routing T_14_13.sp4_v_b_7 <X> T_14_13.sp4_v_t_47
 (10 15)  (718 223)  (718 223)  routing T_14_13.sp4_v_b_7 <X> T_14_13.sp4_v_t_47
 (18 15)  (726 223)  (726 223)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp4_h_r_31 <X> T_14_13.lc_trk_g3_7
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_13

 (21 0)  (783 208)  (783 208)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (47 0)  (809 208)  (809 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp4_h_r_19 <X> T_15_13.lc_trk_g0_3
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 209)  (789 209)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (35 1)  (797 209)  (797 209)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g0_5
 (21 2)  (783 210)  (783 210)  routing T_15_13.sp4_v_b_15 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 210)  (785 210)  routing T_15_13.sp4_v_b_15 <X> T_15_13.lc_trk_g0_7
 (25 2)  (787 210)  (787 210)  routing T_15_13.sp4_h_l_11 <X> T_15_13.lc_trk_g0_6
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (21 3)  (783 211)  (783 211)  routing T_15_13.sp4_v_b_15 <X> T_15_13.lc_trk_g0_7
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 211)  (785 211)  routing T_15_13.sp4_h_l_11 <X> T_15_13.lc_trk_g0_6
 (24 3)  (786 211)  (786 211)  routing T_15_13.sp4_h_l_11 <X> T_15_13.lc_trk_g0_6
 (25 3)  (787 211)  (787 211)  routing T_15_13.sp4_h_l_11 <X> T_15_13.lc_trk_g0_6
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (11 4)  (773 212)  (773 212)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_v_b_5
 (13 4)  (775 212)  (775 212)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_v_b_5
 (14 4)  (776 212)  (776 212)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g1_0
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (774 213)  (774 213)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_v_b_5
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (5 6)  (767 214)  (767 214)  routing T_15_13.sp4_v_b_3 <X> T_15_13.sp4_h_l_38
 (10 6)  (772 214)  (772 214)  routing T_15_13.sp4_v_b_11 <X> T_15_13.sp4_h_l_41
 (11 6)  (773 214)  (773 214)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_v_t_40
 (13 6)  (775 214)  (775 214)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_v_t_40
 (21 6)  (783 214)  (783 214)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 214)  (787 214)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_v_t_40
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (48 7)  (810 215)  (810 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (777 216)  (777 216)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g2_1
 (16 8)  (778 216)  (778 216)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 216)  (780 216)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g2_1
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 216)  (797 216)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_4
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (47 8)  (809 216)  (809 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (776 217)  (776 217)  routing T_15_13.sp4_h_r_24 <X> T_15_13.lc_trk_g2_0
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_h_r_24 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_h_r_24 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (780 217)  (780 217)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g2_1
 (26 9)  (788 217)  (788 217)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 217)  (790 217)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 217)  (795 217)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_4
 (34 9)  (796 217)  (796 217)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_4
 (35 9)  (797 217)  (797 217)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_4
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (15 10)  (777 218)  (777 218)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g2_5
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g2_5
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 218)  (797 218)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_5
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (5 11)  (767 219)  (767 219)  routing T_15_13.sp4_h_l_43 <X> T_15_13.sp4_v_t_43
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp12_v_t_21 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.sp12_v_t_21 <X> T_15_13.lc_trk_g2_6
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (48 12)  (810 220)  (810 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (783 221)  (783 221)  routing T_15_13.sp4_r_v_b_43 <X> T_15_13.lc_trk_g3_3
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (785 221)  (785 221)  routing T_15_13.sp12_v_t_9 <X> T_15_13.lc_trk_g3_2
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (38 13)  (800 221)  (800 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (14 14)  (776 222)  (776 222)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g3_4
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 222)  (785 222)  routing T_15_13.sp4_v_b_47 <X> T_15_13.lc_trk_g3_7
 (24 14)  (786 222)  (786 222)  routing T_15_13.sp4_v_b_47 <X> T_15_13.lc_trk_g3_7
 (25 14)  (787 222)  (787 222)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g3_6
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_7
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (51 14)  (813 222)  (813 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (797 223)  (797 223)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (0 0)  (816 208)  (816 208)  Negative Clock bit

 (9 0)  (825 208)  (825 208)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_r_1
 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (48 0)  (864 208)  (864 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 209)  (841 209)  routing T_16_13.sp4_r_v_b_33 <X> T_16_13.lc_trk_g0_2
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (44 1)  (860 209)  (860 209)  LC_0 Logic Functioning bit
 (45 1)  (861 209)  (861 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 210)  (819 210)  routing T_16_13.sp12_v_t_23 <X> T_16_13.sp12_h_l_23
 (14 2)  (830 210)  (830 210)  routing T_16_13.sp12_h_l_3 <X> T_16_13.lc_trk_g0_4
 (14 3)  (830 211)  (830 211)  routing T_16_13.sp12_h_l_3 <X> T_16_13.lc_trk_g0_4
 (15 3)  (831 211)  (831 211)  routing T_16_13.sp12_h_l_3 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (16 4)  (832 212)  (832 212)  routing T_16_13.sp12_h_r_9 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (15 5)  (831 213)  (831 213)  routing T_16_13.bot_op_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 6)  (831 214)  (831 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (16 6)  (832 214)  (832 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 214)  (834 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (3 10)  (819 218)  (819 218)  routing T_16_13.sp12_v_t_22 <X> T_16_13.sp12_h_l_22
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (53 10)  (869 218)  (869 218)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (827 219)  (827 219)  routing T_16_13.sp4_h_r_0 <X> T_16_13.sp4_h_l_45
 (13 11)  (829 219)  (829 219)  routing T_16_13.sp4_h_r_0 <X> T_16_13.sp4_h_l_45
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (41 11)  (857 219)  (857 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (15 12)  (831 220)  (831 220)  routing T_16_13.sp4_h_r_25 <X> T_16_13.lc_trk_g3_1
 (16 12)  (832 220)  (832 220)  routing T_16_13.sp4_h_r_25 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp12_v_b_11 <X> T_16_13.lc_trk_g3_3
 (18 13)  (834 221)  (834 221)  routing T_16_13.sp4_h_r_25 <X> T_16_13.lc_trk_g3_1
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (0 15)  (816 223)  (816 223)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 223)  (817 223)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g3_4
 (15 15)  (831 223)  (831 223)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (48 15)  (864 223)  (864 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_13

 (14 0)  (888 208)  (888 208)  routing T_17_13.wire_logic_cluster/lc_0/out <X> T_17_13.lc_trk_g0_0
 (21 0)  (895 208)  (895 208)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (8 1)  (882 209)  (882 209)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_b_1
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 210)  (879 210)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_37
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 210)  (909 210)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_1
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (4 3)  (878 211)  (878 211)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_37
 (6 3)  (880 211)  (880 211)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_37
 (8 3)  (882 211)  (882 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36
 (9 3)  (883 211)  (883 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 211)  (907 211)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 212)  (889 212)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 212)  (904 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (41 4)  (915 212)  (915 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (50 4)  (924 212)  (924 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (8 5)  (882 213)  (882 213)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_v_b_4
 (10 5)  (884 213)  (884 213)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_v_b_4
 (18 5)  (892 213)  (892 213)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g1_1
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (9 6)  (883 214)  (883 214)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_h_l_41
 (10 6)  (884 214)  (884 214)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_h_l_41
 (15 6)  (889 214)  (889 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (16 6)  (890 214)  (890 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 214)  (897 214)  routing T_17_13.sp12_h_l_12 <X> T_17_13.lc_trk_g1_7
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 214)  (904 214)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (41 6)  (915 214)  (915 214)  LC_3 Logic Functioning bit
 (42 6)  (916 214)  (916 214)  LC_3 Logic Functioning bit
 (43 6)  (917 214)  (917 214)  LC_3 Logic Functioning bit
 (50 6)  (924 214)  (924 214)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (885 215)  (885 215)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_h_l_40
 (13 7)  (887 215)  (887 215)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_h_l_40
 (16 7)  (890 215)  (890 215)  routing T_17_13.sp12_h_r_12 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (892 215)  (892 215)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (26 7)  (900 215)  (900 215)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (15 8)  (889 216)  (889 216)  routing T_17_13.tnr_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (899 216)  (899 216)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g2_2
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 216)  (908 216)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 217)  (897 217)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g2_2
 (25 9)  (899 217)  (899 217)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g2_2
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 217)  (907 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.input_2_4
 (34 9)  (908 217)  (908 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.input_2_4
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (8 10)  (882 218)  (882 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (9 10)  (883 218)  (883 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (10 10)  (884 218)  (884 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (14 10)  (888 218)  (888 218)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g2_4
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (21 10)  (895 218)  (895 218)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 218)  (897 218)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g2_7
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (43 10)  (917 218)  (917 218)  LC_5 Logic Functioning bit
 (50 10)  (924 218)  (924 218)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (882 219)  (882 219)  routing T_17_13.sp4_h_r_7 <X> T_17_13.sp4_v_t_42
 (9 11)  (883 219)  (883 219)  routing T_17_13.sp4_h_r_7 <X> T_17_13.sp4_v_t_42
 (14 11)  (888 219)  (888 219)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g2_4
 (16 11)  (890 219)  (890 219)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 219)  (898 219)  routing T_17_13.tnl_op_6 <X> T_17_13.lc_trk_g2_6
 (25 11)  (899 219)  (899 219)  routing T_17_13.tnl_op_6 <X> T_17_13.lc_trk_g2_6
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (51 11)  (925 219)  (925 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (889 220)  (889 220)  routing T_17_13.sp4_h_r_25 <X> T_17_13.lc_trk_g3_1
 (16 12)  (890 220)  (890 220)  routing T_17_13.sp4_h_r_25 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (28 12)  (902 220)  (902 220)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 220)  (909 220)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.input_2_6
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (41 12)  (915 220)  (915 220)  LC_6 Logic Functioning bit
 (43 12)  (917 220)  (917 220)  LC_6 Logic Functioning bit
 (51 12)  (925 220)  (925 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (889 221)  (889 221)  routing T_17_13.tnr_op_0 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (892 221)  (892 221)  routing T_17_13.sp4_h_r_25 <X> T_17_13.lc_trk_g3_1
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (908 221)  (908 221)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.input_2_6
 (35 13)  (909 221)  (909 221)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.input_2_6
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (41 13)  (915 221)  (915 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit
 (0 14)  (874 222)  (874 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 222)  (877 222)  routing T_17_13.sp12_h_r_1 <X> T_17_13.sp12_v_t_22
 (15 14)  (889 222)  (889 222)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g3_5
 (16 14)  (890 222)  (890 222)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (25 14)  (899 222)  (899 222)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g3_6
 (0 15)  (874 223)  (874 223)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 223)  (875 223)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (3 15)  (877 223)  (877 223)  routing T_17_13.sp12_h_r_1 <X> T_17_13.sp12_v_t_22
 (5 15)  (879 223)  (879 223)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_t_44
 (14 15)  (888 223)  (888 223)  routing T_17_13.sp4_r_v_b_44 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (895 223)  (895 223)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 223)  (897 223)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g3_6
 (24 15)  (898 223)  (898 223)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (17 0)  (945 208)  (945 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (40 0)  (968 208)  (968 208)  LC_0 Logic Functioning bit
 (42 0)  (970 208)  (970 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (47 0)  (975 208)  (975 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (976 208)  (976 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (946 209)  (946 209)  routing T_18_13.sp4_r_v_b_34 <X> T_18_13.lc_trk_g0_1
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.sp4_r_v_b_33 <X> T_18_13.lc_trk_g0_2
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 209)  (955 209)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (40 1)  (968 209)  (968 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (46 1)  (974 209)  (974 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (976 209)  (976 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (979 209)  (979 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 210)  (931 210)  routing T_18_13.sp12_v_t_23 <X> T_18_13.sp12_h_l_23
 (4 2)  (932 210)  (932 210)  routing T_18_13.sp4_h_r_0 <X> T_18_13.sp4_v_t_37
 (8 2)  (936 210)  (936 210)  routing T_18_13.sp4_h_r_5 <X> T_18_13.sp4_h_l_36
 (10 2)  (938 210)  (938 210)  routing T_18_13.sp4_h_r_5 <X> T_18_13.sp4_h_l_36
 (13 2)  (941 210)  (941 210)  routing T_18_13.sp4_h_r_2 <X> T_18_13.sp4_v_t_39
 (5 3)  (933 211)  (933 211)  routing T_18_13.sp4_h_r_0 <X> T_18_13.sp4_v_t_37
 (12 3)  (940 211)  (940 211)  routing T_18_13.sp4_h_r_2 <X> T_18_13.sp4_v_t_39
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (953 212)  (953 212)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 213)  (951 213)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (8 6)  (936 214)  (936 214)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_41
 (9 6)  (937 214)  (937 214)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_41
 (3 10)  (931 218)  (931 218)  routing T_18_13.sp12_v_t_22 <X> T_18_13.sp12_h_l_22
 (4 10)  (932 218)  (932 218)  routing T_18_13.sp4_h_r_6 <X> T_18_13.sp4_v_t_43
 (5 11)  (933 219)  (933 219)  routing T_18_13.sp4_h_r_6 <X> T_18_13.sp4_v_t_43
 (5 12)  (933 220)  (933 220)  routing T_18_13.sp4_v_t_44 <X> T_18_13.sp4_h_r_9
 (9 12)  (937 220)  (937 220)  routing T_18_13.sp4_v_t_47 <X> T_18_13.sp4_h_r_10
 (12 12)  (940 220)  (940 220)  routing T_18_13.sp4_h_l_45 <X> T_18_13.sp4_h_r_11
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (13 13)  (941 221)  (941 221)  routing T_18_13.sp4_h_l_45 <X> T_18_13.sp4_h_r_11
 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (949 221)  (949 221)  routing T_18_13.sp4_r_v_b_43 <X> T_18_13.lc_trk_g3_3
 (12 14)  (940 222)  (940 222)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46
 (11 15)  (939 223)  (939 223)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46
 (13 15)  (941 223)  (941 223)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46


LogicTile_19_13

 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 208)  (1012 208)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (15 1)  (997 209)  (997 209)  routing T_19_13.sp4_v_t_5 <X> T_19_13.lc_trk_g0_0
 (16 1)  (998 209)  (998 209)  routing T_19_13.sp4_v_t_5 <X> T_19_13.lc_trk_g0_0
 (17 1)  (999 209)  (999 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (1008 209)  (1008 209)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (45 1)  (1027 209)  (1027 209)  LC_0 Logic Functioning bit
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (985 210)  (985 210)  routing T_19_13.sp12_v_t_23 <X> T_19_13.sp12_h_l_23
 (5 2)  (987 210)  (987 210)  routing T_19_13.sp4_h_r_9 <X> T_19_13.sp4_h_l_37
 (8 2)  (990 210)  (990 210)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_h_l_36
 (14 2)  (996 210)  (996 210)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g0_4
 (25 2)  (1007 210)  (1007 210)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g0_6
 (2 3)  (984 211)  (984 211)  routing T_19_13.lc_trk_g0_0 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (4 3)  (986 211)  (986 211)  routing T_19_13.sp4_h_r_9 <X> T_19_13.sp4_h_l_37
 (14 3)  (996 211)  (996 211)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g0_4
 (15 3)  (997 211)  (997 211)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g0_4
 (16 3)  (998 211)  (998 211)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 211)  (1005 211)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g0_6
 (25 3)  (1007 211)  (1007 211)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g0_6
 (8 10)  (990 218)  (990 218)  routing T_19_13.sp4_v_t_42 <X> T_19_13.sp4_h_l_42
 (9 10)  (991 218)  (991 218)  routing T_19_13.sp4_v_t_42 <X> T_19_13.sp4_h_l_42
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.sp12_v_b_7 <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.sp12_v_b_7 <X> T_19_13.lc_trk_g2_7
 (21 11)  (1003 219)  (1003 219)  routing T_19_13.sp12_v_b_7 <X> T_19_13.lc_trk_g2_7
 (5 12)  (987 220)  (987 220)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_r_9
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 223)  (983 223)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (993 223)  (993 223)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_h_l_46
 (13 15)  (995 223)  (995 223)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_h_l_46
 (16 15)  (998 223)  (998 223)  routing T_19_13.sp12_v_b_12 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_h_r_0 <X> T_20_13.sp12_v_b_0
 (4 0)  (1040 208)  (1040 208)  routing T_20_13.sp4_v_t_37 <X> T_20_13.sp4_v_b_0
 (12 0)  (1048 208)  (1048 208)  routing T_20_13.sp4_v_t_39 <X> T_20_13.sp4_h_r_2
 (17 0)  (1053 208)  (1053 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 208)  (1054 208)  routing T_20_13.wire_logic_cluster/lc_1/out <X> T_20_13.lc_trk_g0_1
 (25 0)  (1061 208)  (1061 208)  routing T_20_13.wire_logic_cluster/lc_2/out <X> T_20_13.lc_trk_g0_2
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 208)  (1071 208)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_0
 (36 0)  (1072 208)  (1072 208)  LC_0 Logic Functioning bit
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (39 0)  (1075 208)  (1075 208)  LC_0 Logic Functioning bit
 (3 1)  (1039 209)  (1039 209)  routing T_20_13.sp12_h_r_0 <X> T_20_13.sp12_v_b_0
 (22 1)  (1058 209)  (1058 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 209)  (1062 209)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 209)  (1064 209)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 209)  (1067 209)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 209)  (1068 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 209)  (1069 209)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_0
 (34 1)  (1070 209)  (1070 209)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_0
 (37 1)  (1073 209)  (1073 209)  LC_0 Logic Functioning bit
 (39 1)  (1075 209)  (1075 209)  LC_0 Logic Functioning bit
 (52 1)  (1088 209)  (1088 209)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (4 3)  (1040 211)  (1040 211)  routing T_20_13.sp4_h_r_4 <X> T_20_13.sp4_h_l_37
 (6 3)  (1042 211)  (1042 211)  routing T_20_13.sp4_h_r_4 <X> T_20_13.sp4_h_l_37
 (8 3)  (1044 211)  (1044 211)  routing T_20_13.sp4_h_l_36 <X> T_20_13.sp4_v_t_36
 (26 3)  (1062 211)  (1062 211)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 211)  (1063 211)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 211)  (1064 211)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 211)  (1068 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1069 211)  (1069 211)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.input_2_1
 (35 3)  (1071 211)  (1071 211)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.input_2_1
 (37 3)  (1073 211)  (1073 211)  LC_1 Logic Functioning bit
 (42 3)  (1078 211)  (1078 211)  LC_1 Logic Functioning bit
 (0 4)  (1036 212)  (1036 212)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (1047 212)  (1047 212)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (13 4)  (1049 212)  (1049 212)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (39 4)  (1075 212)  (1075 212)  LC_2 Logic Functioning bit
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 213)  (1048 213)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (22 5)  (1058 213)  (1058 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1059 213)  (1059 213)  routing T_20_13.sp4_h_r_2 <X> T_20_13.lc_trk_g1_2
 (24 5)  (1060 213)  (1060 213)  routing T_20_13.sp4_h_r_2 <X> T_20_13.lc_trk_g1_2
 (25 5)  (1061 213)  (1061 213)  routing T_20_13.sp4_h_r_2 <X> T_20_13.lc_trk_g1_2
 (30 5)  (1066 213)  (1066 213)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (39 5)  (1075 213)  (1075 213)  LC_2 Logic Functioning bit
 (51 5)  (1087 213)  (1087 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (1063 214)  (1063 214)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 214)  (1064 214)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 214)  (1065 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 214)  (1066 214)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 214)  (1069 214)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 214)  (1072 214)  LC_3 Logic Functioning bit
 (38 6)  (1074 214)  (1074 214)  LC_3 Logic Functioning bit
 (50 6)  (1086 214)  (1086 214)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1062 215)  (1062 215)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 215)  (1063 215)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 215)  (1065 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 215)  (1067 215)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 215)  (1073 215)  LC_3 Logic Functioning bit
 (39 7)  (1075 215)  (1075 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (48 7)  (1084 215)  (1084 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (1057 216)  (1057 216)  routing T_20_13.sp4_v_t_22 <X> T_20_13.lc_trk_g2_3
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1059 216)  (1059 216)  routing T_20_13.sp4_v_t_22 <X> T_20_13.lc_trk_g2_3
 (28 8)  (1064 216)  (1064 216)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 216)  (1070 216)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 216)  (1072 216)  LC_4 Logic Functioning bit
 (38 8)  (1074 216)  (1074 216)  LC_4 Logic Functioning bit
 (40 8)  (1076 216)  (1076 216)  LC_4 Logic Functioning bit
 (41 8)  (1077 216)  (1077 216)  LC_4 Logic Functioning bit
 (42 8)  (1078 216)  (1078 216)  LC_4 Logic Functioning bit
 (43 8)  (1079 216)  (1079 216)  LC_4 Logic Functioning bit
 (45 8)  (1081 216)  (1081 216)  LC_4 Logic Functioning bit
 (47 8)  (1083 216)  (1083 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (1057 217)  (1057 217)  routing T_20_13.sp4_v_t_22 <X> T_20_13.lc_trk_g2_3
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 217)  (1059 217)  routing T_20_13.sp4_v_b_42 <X> T_20_13.lc_trk_g2_2
 (24 9)  (1060 217)  (1060 217)  routing T_20_13.sp4_v_b_42 <X> T_20_13.lc_trk_g2_2
 (30 9)  (1066 217)  (1066 217)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 217)  (1067 217)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (40 9)  (1076 217)  (1076 217)  LC_4 Logic Functioning bit
 (41 9)  (1077 217)  (1077 217)  LC_4 Logic Functioning bit
 (42 9)  (1078 217)  (1078 217)  LC_4 Logic Functioning bit
 (43 9)  (1079 217)  (1079 217)  LC_4 Logic Functioning bit
 (46 9)  (1082 217)  (1082 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (1052 218)  (1052 218)  routing T_20_13.sp4_v_t_16 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1054 218)  (1054 218)  routing T_20_13.sp4_v_t_16 <X> T_20_13.lc_trk_g2_5
 (28 10)  (1064 218)  (1064 218)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 218)  (1071 218)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.input_2_5
 (36 10)  (1072 218)  (1072 218)  LC_5 Logic Functioning bit
 (38 10)  (1074 218)  (1074 218)  LC_5 Logic Functioning bit
 (41 10)  (1077 218)  (1077 218)  LC_5 Logic Functioning bit
 (43 10)  (1079 218)  (1079 218)  LC_5 Logic Functioning bit
 (46 10)  (1082 218)  (1082 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (1047 219)  (1047 219)  routing T_20_13.sp4_h_r_0 <X> T_20_13.sp4_h_l_45
 (13 11)  (1049 219)  (1049 219)  routing T_20_13.sp4_h_r_0 <X> T_20_13.sp4_h_l_45
 (26 11)  (1062 219)  (1062 219)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 219)  (1063 219)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 219)  (1065 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 219)  (1066 219)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 219)  (1067 219)  routing T_20_13.lc_trk_g0_2 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 219)  (1068 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1069 219)  (1069 219)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.input_2_5
 (37 11)  (1073 219)  (1073 219)  LC_5 Logic Functioning bit
 (51 11)  (1087 219)  (1087 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (1089 219)  (1089 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (1057 220)  (1057 220)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 220)  (1059 220)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (24 12)  (1060 220)  (1060 220)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (25 12)  (1061 220)  (1061 220)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g3_2
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 220)  (1070 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 220)  (1072 220)  LC_6 Logic Functioning bit
 (42 12)  (1078 220)  (1078 220)  LC_6 Logic Functioning bit
 (43 12)  (1079 220)  (1079 220)  LC_6 Logic Functioning bit
 (50 12)  (1086 220)  (1086 220)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 220)  (1087 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1057 221)  (1057 221)  routing T_20_13.sp4_h_r_43 <X> T_20_13.lc_trk_g3_3
 (22 13)  (1058 221)  (1058 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 221)  (1059 221)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g3_2
 (24 13)  (1060 221)  (1060 221)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g3_2
 (26 13)  (1062 221)  (1062 221)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 221)  (1073 221)  LC_6 Logic Functioning bit
 (42 13)  (1078 221)  (1078 221)  LC_6 Logic Functioning bit
 (43 13)  (1079 221)  (1079 221)  LC_6 Logic Functioning bit
 (48 13)  (1084 221)  (1084 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1087 221)  (1087 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (1088 221)  (1088 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 222)  (1048 222)  routing T_20_13.sp4_h_r_8 <X> T_20_13.sp4_h_l_46
 (16 14)  (1052 222)  (1052 222)  routing T_20_13.sp4_v_t_16 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1054 222)  (1054 222)  routing T_20_13.sp4_v_t_16 <X> T_20_13.lc_trk_g3_5
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 222)  (1071 222)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.input_2_7
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (37 14)  (1073 222)  (1073 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (0 15)  (1036 223)  (1036 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 223)  (1037 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (13 15)  (1049 223)  (1049 223)  routing T_20_13.sp4_h_r_8 <X> T_20_13.sp4_h_l_46
 (14 15)  (1050 223)  (1050 223)  routing T_20_13.sp4_h_l_17 <X> T_20_13.lc_trk_g3_4
 (15 15)  (1051 223)  (1051 223)  routing T_20_13.sp4_h_l_17 <X> T_20_13.lc_trk_g3_4
 (16 15)  (1052 223)  (1052 223)  routing T_20_13.sp4_h_l_17 <X> T_20_13.lc_trk_g3_4
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (1062 223)  (1062 223)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 223)  (1064 223)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 223)  (1067 223)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 223)  (1068 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1069 223)  (1069 223)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.input_2_7
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit
 (46 15)  (1082 223)  (1082 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (1083 223)  (1083 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_21_13

 (22 2)  (1112 210)  (1112 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1111 211)  (1111 211)  routing T_21_13.sp4_r_v_b_31 <X> T_21_13.lc_trk_g0_7
 (11 4)  (1101 212)  (1101 212)  routing T_21_13.sp4_h_l_46 <X> T_21_13.sp4_v_b_5
 (13 4)  (1103 212)  (1103 212)  routing T_21_13.sp4_h_l_46 <X> T_21_13.sp4_v_b_5
 (12 5)  (1102 213)  (1102 213)  routing T_21_13.sp4_h_l_46 <X> T_21_13.sp4_v_b_5
 (27 6)  (1117 214)  (1117 214)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 214)  (1118 214)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 214)  (1121 214)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 214)  (1123 214)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 214)  (1124 214)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 214)  (1127 214)  LC_3 Logic Functioning bit
 (39 6)  (1129 214)  (1129 214)  LC_3 Logic Functioning bit
 (37 7)  (1127 215)  (1127 215)  LC_3 Logic Functioning bit
 (39 7)  (1129 215)  (1129 215)  LC_3 Logic Functioning bit
 (53 7)  (1143 215)  (1143 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (1094 216)  (1094 216)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_v_b_6
 (6 8)  (1096 216)  (1096 216)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_v_b_6
 (15 8)  (1105 216)  (1105 216)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g2_1
 (16 8)  (1106 216)  (1106 216)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (1105 217)  (1105 217)  routing T_21_13.sp4_v_t_29 <X> T_21_13.lc_trk_g2_0
 (16 9)  (1106 217)  (1106 217)  routing T_21_13.sp4_v_t_29 <X> T_21_13.lc_trk_g2_0
 (17 9)  (1107 217)  (1107 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (8 10)  (1098 218)  (1098 218)  routing T_21_13.sp4_v_t_36 <X> T_21_13.sp4_h_l_42
 (9 10)  (1099 218)  (1099 218)  routing T_21_13.sp4_v_t_36 <X> T_21_13.sp4_h_l_42
 (10 10)  (1100 218)  (1100 218)  routing T_21_13.sp4_v_t_36 <X> T_21_13.sp4_h_l_42
 (21 10)  (1111 218)  (1111 218)  routing T_21_13.wire_logic_cluster/lc_7/out <X> T_21_13.lc_trk_g2_7
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1118 218)  (1118 218)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 218)  (1120 218)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 218)  (1121 218)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 218)  (1123 218)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 218)  (1124 218)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 218)  (1127 218)  LC_5 Logic Functioning bit
 (39 10)  (1129 218)  (1129 218)  LC_5 Logic Functioning bit
 (4 11)  (1094 219)  (1094 219)  routing T_21_13.sp4_v_b_1 <X> T_21_13.sp4_h_l_43
 (22 11)  (1112 219)  (1112 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1113 219)  (1113 219)  routing T_21_13.sp12_v_t_21 <X> T_21_13.lc_trk_g2_6
 (25 11)  (1115 219)  (1115 219)  routing T_21_13.sp12_v_t_21 <X> T_21_13.lc_trk_g2_6
 (30 11)  (1120 219)  (1120 219)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (1127 219)  (1127 219)  LC_5 Logic Functioning bit
 (39 11)  (1129 219)  (1129 219)  LC_5 Logic Functioning bit
 (51 11)  (1141 219)  (1141 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (1094 220)  (1094 220)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_v_b_9
 (15 12)  (1105 220)  (1105 220)  routing T_21_13.tnr_op_1 <X> T_21_13.lc_trk_g3_1
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (1118 220)  (1118 220)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 220)  (1121 220)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (38 12)  (1128 220)  (1128 220)  LC_6 Logic Functioning bit
 (41 12)  (1131 220)  (1131 220)  LC_6 Logic Functioning bit
 (43 12)  (1133 220)  (1133 220)  LC_6 Logic Functioning bit
 (28 13)  (1118 221)  (1118 221)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 221)  (1121 221)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 221)  (1127 221)  LC_6 Logic Functioning bit
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (41 13)  (1131 221)  (1131 221)  LC_6 Logic Functioning bit
 (43 13)  (1133 221)  (1133 221)  LC_6 Logic Functioning bit
 (15 14)  (1105 222)  (1105 222)  routing T_21_13.sp4_h_l_24 <X> T_21_13.lc_trk_g3_5
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_h_l_24 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.sp4_h_l_24 <X> T_21_13.lc_trk_g3_5
 (26 14)  (1116 222)  (1116 222)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 222)  (1121 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 222)  (1124 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (38 14)  (1128 222)  (1128 222)  LC_7 Logic Functioning bit
 (41 14)  (1131 222)  (1131 222)  LC_7 Logic Functioning bit
 (43 14)  (1133 222)  (1133 222)  LC_7 Logic Functioning bit
 (4 15)  (1094 223)  (1094 223)  routing T_21_13.sp4_h_r_1 <X> T_21_13.sp4_h_l_44
 (6 15)  (1096 223)  (1096 223)  routing T_21_13.sp4_h_r_1 <X> T_21_13.sp4_h_l_44
 (26 15)  (1116 223)  (1116 223)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 223)  (1120 223)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 223)  (1126 223)  LC_7 Logic Functioning bit
 (38 15)  (1128 223)  (1128 223)  LC_7 Logic Functioning bit
 (40 15)  (1130 223)  (1130 223)  LC_7 Logic Functioning bit
 (42 15)  (1132 223)  (1132 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (12 0)  (1156 208)  (1156 208)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_h_r_2
 (15 0)  (1159 208)  (1159 208)  routing T_22_13.top_op_1 <X> T_22_13.lc_trk_g0_1
 (17 0)  (1161 208)  (1161 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (19 0)  (1163 208)  (1163 208)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (1166 208)  (1166 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1169 208)  (1169 208)  routing T_22_13.wire_logic_cluster/lc_2/out <X> T_22_13.lc_trk_g0_2
 (26 0)  (1170 208)  (1170 208)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 208)  (1172 208)  routing T_22_13.lc_trk_g2_1 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 208)  (1177 208)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 208)  (1178 208)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 208)  (1179 208)  routing T_22_13.lc_trk_g1_5 <X> T_22_13.input_2_0
 (36 0)  (1180 208)  (1180 208)  LC_0 Logic Functioning bit
 (37 0)  (1181 208)  (1181 208)  LC_0 Logic Functioning bit
 (38 0)  (1182 208)  (1182 208)  LC_0 Logic Functioning bit
 (39 0)  (1183 208)  (1183 208)  LC_0 Logic Functioning bit
 (40 0)  (1184 208)  (1184 208)  LC_0 Logic Functioning bit
 (41 0)  (1185 208)  (1185 208)  LC_0 Logic Functioning bit
 (42 0)  (1186 208)  (1186 208)  LC_0 Logic Functioning bit
 (43 0)  (1187 208)  (1187 208)  LC_0 Logic Functioning bit
 (13 1)  (1157 209)  (1157 209)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_h_r_2
 (18 1)  (1162 209)  (1162 209)  routing T_22_13.top_op_1 <X> T_22_13.lc_trk_g0_1
 (22 1)  (1166 209)  (1166 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1170 209)  (1170 209)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 209)  (1172 209)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 209)  (1176 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1178 209)  (1178 209)  routing T_22_13.lc_trk_g1_5 <X> T_22_13.input_2_0
 (36 1)  (1180 209)  (1180 209)  LC_0 Logic Functioning bit
 (37 1)  (1181 209)  (1181 209)  LC_0 Logic Functioning bit
 (38 1)  (1182 209)  (1182 209)  LC_0 Logic Functioning bit
 (39 1)  (1183 209)  (1183 209)  LC_0 Logic Functioning bit
 (40 1)  (1184 209)  (1184 209)  LC_0 Logic Functioning bit
 (42 1)  (1186 209)  (1186 209)  LC_0 Logic Functioning bit
 (43 1)  (1187 209)  (1187 209)  LC_0 Logic Functioning bit
 (3 2)  (1147 210)  (1147 210)  routing T_22_13.sp12_v_t_23 <X> T_22_13.sp12_h_l_23
 (26 2)  (1170 210)  (1170 210)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 210)  (1173 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 210)  (1176 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 210)  (1178 210)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 210)  (1180 210)  LC_1 Logic Functioning bit
 (37 2)  (1181 210)  (1181 210)  LC_1 Logic Functioning bit
 (38 2)  (1182 210)  (1182 210)  LC_1 Logic Functioning bit
 (39 2)  (1183 210)  (1183 210)  LC_1 Logic Functioning bit
 (41 2)  (1185 210)  (1185 210)  LC_1 Logic Functioning bit
 (42 2)  (1186 210)  (1186 210)  LC_1 Logic Functioning bit
 (43 2)  (1187 210)  (1187 210)  LC_1 Logic Functioning bit
 (46 2)  (1190 210)  (1190 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1194 210)  (1194 210)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (1197 210)  (1197 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (5 3)  (1149 211)  (1149 211)  routing T_22_13.sp4_h_l_37 <X> T_22_13.sp4_v_t_37
 (8 3)  (1152 211)  (1152 211)  routing T_22_13.sp4_h_r_1 <X> T_22_13.sp4_v_t_36
 (9 3)  (1153 211)  (1153 211)  routing T_22_13.sp4_h_r_1 <X> T_22_13.sp4_v_t_36
 (12 3)  (1156 211)  (1156 211)  routing T_22_13.sp4_h_l_39 <X> T_22_13.sp4_v_t_39
 (27 3)  (1171 211)  (1171 211)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 211)  (1172 211)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 211)  (1173 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 211)  (1174 211)  routing T_22_13.lc_trk_g0_2 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 211)  (1175 211)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 211)  (1180 211)  LC_1 Logic Functioning bit
 (37 3)  (1181 211)  (1181 211)  LC_1 Logic Functioning bit
 (38 3)  (1182 211)  (1182 211)  LC_1 Logic Functioning bit
 (39 3)  (1183 211)  (1183 211)  LC_1 Logic Functioning bit
 (40 3)  (1184 211)  (1184 211)  LC_1 Logic Functioning bit
 (41 3)  (1185 211)  (1185 211)  LC_1 Logic Functioning bit
 (42 3)  (1186 211)  (1186 211)  LC_1 Logic Functioning bit
 (43 3)  (1187 211)  (1187 211)  LC_1 Logic Functioning bit
 (3 4)  (1147 212)  (1147 212)  routing T_22_13.sp12_v_b_0 <X> T_22_13.sp12_h_r_0
 (21 4)  (1165 212)  (1165 212)  routing T_22_13.wire_logic_cluster/lc_3/out <X> T_22_13.lc_trk_g1_3
 (22 4)  (1166 212)  (1166 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1172 212)  (1172 212)  routing T_22_13.lc_trk_g2_5 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 212)  (1174 212)  routing T_22_13.lc_trk_g2_5 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 212)  (1177 212)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 212)  (1179 212)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.input_2_2
 (36 4)  (1180 212)  (1180 212)  LC_2 Logic Functioning bit
 (37 4)  (1181 212)  (1181 212)  LC_2 Logic Functioning bit
 (38 4)  (1182 212)  (1182 212)  LC_2 Logic Functioning bit
 (39 4)  (1183 212)  (1183 212)  LC_2 Logic Functioning bit
 (41 4)  (1185 212)  (1185 212)  LC_2 Logic Functioning bit
 (42 4)  (1186 212)  (1186 212)  LC_2 Logic Functioning bit
 (43 4)  (1187 212)  (1187 212)  LC_2 Logic Functioning bit
 (3 5)  (1147 213)  (1147 213)  routing T_22_13.sp12_v_b_0 <X> T_22_13.sp12_h_r_0
 (14 5)  (1158 213)  (1158 213)  routing T_22_13.sp12_h_r_16 <X> T_22_13.lc_trk_g1_0
 (16 5)  (1160 213)  (1160 213)  routing T_22_13.sp12_h_r_16 <X> T_22_13.lc_trk_g1_0
 (17 5)  (1161 213)  (1161 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (28 5)  (1172 213)  (1172 213)  routing T_22_13.lc_trk_g2_0 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 213)  (1173 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 213)  (1175 213)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 213)  (1176 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1177 213)  (1177 213)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.input_2_2
 (34 5)  (1178 213)  (1178 213)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.input_2_2
 (36 5)  (1180 213)  (1180 213)  LC_2 Logic Functioning bit
 (37 5)  (1181 213)  (1181 213)  LC_2 Logic Functioning bit
 (38 5)  (1182 213)  (1182 213)  LC_2 Logic Functioning bit
 (39 5)  (1183 213)  (1183 213)  LC_2 Logic Functioning bit
 (40 5)  (1184 213)  (1184 213)  LC_2 Logic Functioning bit
 (41 5)  (1185 213)  (1185 213)  LC_2 Logic Functioning bit
 (42 5)  (1186 213)  (1186 213)  LC_2 Logic Functioning bit
 (43 5)  (1187 213)  (1187 213)  LC_2 Logic Functioning bit
 (8 6)  (1152 214)  (1152 214)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_41
 (9 6)  (1153 214)  (1153 214)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_41
 (10 6)  (1154 214)  (1154 214)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_41
 (15 6)  (1159 214)  (1159 214)  routing T_22_13.sp4_h_r_13 <X> T_22_13.lc_trk_g1_5
 (16 6)  (1160 214)  (1160 214)  routing T_22_13.sp4_h_r_13 <X> T_22_13.lc_trk_g1_5
 (17 6)  (1161 214)  (1161 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1162 214)  (1162 214)  routing T_22_13.sp4_h_r_13 <X> T_22_13.lc_trk_g1_5
 (28 6)  (1172 214)  (1172 214)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 214)  (1173 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 214)  (1174 214)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 214)  (1177 214)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 214)  (1179 214)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.input_2_3
 (36 6)  (1180 214)  (1180 214)  LC_3 Logic Functioning bit
 (37 6)  (1181 214)  (1181 214)  LC_3 Logic Functioning bit
 (38 6)  (1182 214)  (1182 214)  LC_3 Logic Functioning bit
 (39 6)  (1183 214)  (1183 214)  LC_3 Logic Functioning bit
 (41 6)  (1185 214)  (1185 214)  LC_3 Logic Functioning bit
 (42 6)  (1186 214)  (1186 214)  LC_3 Logic Functioning bit
 (43 6)  (1187 214)  (1187 214)  LC_3 Logic Functioning bit
 (13 7)  (1157 215)  (1157 215)  routing T_22_13.sp4_v_b_0 <X> T_22_13.sp4_h_l_40
 (26 7)  (1170 215)  (1170 215)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 215)  (1171 215)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 215)  (1172 215)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 215)  (1173 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 215)  (1175 215)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 215)  (1176 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1177 215)  (1177 215)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.input_2_3
 (35 7)  (1179 215)  (1179 215)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.input_2_3
 (36 7)  (1180 215)  (1180 215)  LC_3 Logic Functioning bit
 (37 7)  (1181 215)  (1181 215)  LC_3 Logic Functioning bit
 (38 7)  (1182 215)  (1182 215)  LC_3 Logic Functioning bit
 (39 7)  (1183 215)  (1183 215)  LC_3 Logic Functioning bit
 (40 7)  (1184 215)  (1184 215)  LC_3 Logic Functioning bit
 (41 7)  (1185 215)  (1185 215)  LC_3 Logic Functioning bit
 (42 7)  (1186 215)  (1186 215)  LC_3 Logic Functioning bit
 (43 7)  (1187 215)  (1187 215)  LC_3 Logic Functioning bit
 (2 8)  (1146 216)  (1146 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (1159 216)  (1159 216)  routing T_22_13.rgt_op_1 <X> T_22_13.lc_trk_g2_1
 (17 8)  (1161 216)  (1161 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1162 216)  (1162 216)  routing T_22_13.rgt_op_1 <X> T_22_13.lc_trk_g2_1
 (21 8)  (1165 216)  (1165 216)  routing T_22_13.rgt_op_3 <X> T_22_13.lc_trk_g2_3
 (22 8)  (1166 216)  (1166 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1168 216)  (1168 216)  routing T_22_13.rgt_op_3 <X> T_22_13.lc_trk_g2_3
 (29 8)  (1173 216)  (1173 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 216)  (1175 216)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 216)  (1176 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 216)  (1177 216)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 216)  (1178 216)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 216)  (1180 216)  LC_4 Logic Functioning bit
 (37 8)  (1181 216)  (1181 216)  LC_4 Logic Functioning bit
 (38 8)  (1182 216)  (1182 216)  LC_4 Logic Functioning bit
 (39 8)  (1183 216)  (1183 216)  LC_4 Logic Functioning bit
 (41 8)  (1185 216)  (1185 216)  LC_4 Logic Functioning bit
 (42 8)  (1186 216)  (1186 216)  LC_4 Logic Functioning bit
 (43 8)  (1187 216)  (1187 216)  LC_4 Logic Functioning bit
 (15 9)  (1159 217)  (1159 217)  routing T_22_13.tnr_op_0 <X> T_22_13.lc_trk_g2_0
 (17 9)  (1161 217)  (1161 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1166 217)  (1166 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1168 217)  (1168 217)  routing T_22_13.tnr_op_2 <X> T_22_13.lc_trk_g2_2
 (26 9)  (1170 217)  (1170 217)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 217)  (1171 217)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 217)  (1172 217)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 217)  (1173 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 217)  (1174 217)  routing T_22_13.lc_trk_g0_3 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 217)  (1175 217)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 217)  (1176 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1177 217)  (1177 217)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.input_2_4
 (34 9)  (1178 217)  (1178 217)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.input_2_4
 (36 9)  (1180 217)  (1180 217)  LC_4 Logic Functioning bit
 (37 9)  (1181 217)  (1181 217)  LC_4 Logic Functioning bit
 (38 9)  (1182 217)  (1182 217)  LC_4 Logic Functioning bit
 (39 9)  (1183 217)  (1183 217)  LC_4 Logic Functioning bit
 (40 9)  (1184 217)  (1184 217)  LC_4 Logic Functioning bit
 (41 9)  (1185 217)  (1185 217)  LC_4 Logic Functioning bit
 (42 9)  (1186 217)  (1186 217)  LC_4 Logic Functioning bit
 (43 9)  (1187 217)  (1187 217)  LC_4 Logic Functioning bit
 (15 10)  (1159 218)  (1159 218)  routing T_22_13.tnr_op_5 <X> T_22_13.lc_trk_g2_5
 (17 10)  (1161 218)  (1161 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (1165 218)  (1165 218)  routing T_22_13.rgt_op_7 <X> T_22_13.lc_trk_g2_7
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 218)  (1168 218)  routing T_22_13.rgt_op_7 <X> T_22_13.lc_trk_g2_7
 (25 10)  (1169 218)  (1169 218)  routing T_22_13.rgt_op_6 <X> T_22_13.lc_trk_g2_6
 (4 11)  (1148 219)  (1148 219)  routing T_22_13.sp4_v_b_1 <X> T_22_13.sp4_h_l_43
 (10 11)  (1154 219)  (1154 219)  routing T_22_13.sp4_h_l_39 <X> T_22_13.sp4_v_t_42
 (15 11)  (1159 219)  (1159 219)  routing T_22_13.tnr_op_4 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1168 219)  (1168 219)  routing T_22_13.rgt_op_6 <X> T_22_13.lc_trk_g2_6
 (14 12)  (1158 220)  (1158 220)  routing T_22_13.rgt_op_0 <X> T_22_13.lc_trk_g3_0
 (15 12)  (1159 220)  (1159 220)  routing T_22_13.tnr_op_1 <X> T_22_13.lc_trk_g3_1
 (17 12)  (1161 220)  (1161 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1168 220)  (1168 220)  routing T_22_13.tnr_op_3 <X> T_22_13.lc_trk_g3_3
 (25 12)  (1169 220)  (1169 220)  routing T_22_13.rgt_op_2 <X> T_22_13.lc_trk_g3_2
 (29 12)  (1173 220)  (1173 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 220)  (1176 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 220)  (1178 220)  routing T_22_13.lc_trk_g1_0 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 220)  (1180 220)  LC_6 Logic Functioning bit
 (38 12)  (1182 220)  (1182 220)  LC_6 Logic Functioning bit
 (15 13)  (1159 221)  (1159 221)  routing T_22_13.rgt_op_0 <X> T_22_13.lc_trk_g3_0
 (17 13)  (1161 221)  (1161 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1166 221)  (1166 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1168 221)  (1168 221)  routing T_22_13.rgt_op_2 <X> T_22_13.lc_trk_g3_2
 (36 13)  (1180 221)  (1180 221)  LC_6 Logic Functioning bit
 (38 13)  (1182 221)  (1182 221)  LC_6 Logic Functioning bit
 (53 13)  (1197 221)  (1197 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (1158 222)  (1158 222)  routing T_22_13.wire_logic_cluster/lc_4/out <X> T_22_13.lc_trk_g3_4
 (15 14)  (1159 222)  (1159 222)  routing T_22_13.rgt_op_5 <X> T_22_13.lc_trk_g3_5
 (17 14)  (1161 222)  (1161 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1162 222)  (1162 222)  routing T_22_13.rgt_op_5 <X> T_22_13.lc_trk_g3_5
 (17 15)  (1161 223)  (1161 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1166 223)  (1166 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1168 223)  (1168 223)  routing T_22_13.tnr_op_6 <X> T_22_13.lc_trk_g3_6


LogicTile_23_13

 (0 0)  (1198 208)  (1198 208)  Negative Clock bit

 (12 0)  (1210 208)  (1210 208)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_h_r_2
 (25 0)  (1223 208)  (1223 208)  routing T_23_13.wire_logic_cluster/lc_2/out <X> T_23_13.lc_trk_g0_2
 (27 0)  (1225 208)  (1225 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 208)  (1226 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 208)  (1234 208)  LC_0 Logic Functioning bit
 (39 0)  (1237 208)  (1237 208)  LC_0 Logic Functioning bit
 (41 0)  (1239 208)  (1239 208)  LC_0 Logic Functioning bit
 (42 0)  (1240 208)  (1240 208)  LC_0 Logic Functioning bit
 (44 0)  (1242 208)  (1242 208)  LC_0 Logic Functioning bit
 (45 0)  (1243 208)  (1243 208)  LC_0 Logic Functioning bit
 (8 1)  (1206 209)  (1206 209)  routing T_23_13.sp4_h_r_1 <X> T_23_13.sp4_v_b_1
 (11 1)  (1209 209)  (1209 209)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_h_r_2
 (13 1)  (1211 209)  (1211 209)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_h_r_2
 (22 1)  (1220 209)  (1220 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (1234 209)  (1234 209)  LC_0 Logic Functioning bit
 (39 1)  (1237 209)  (1237 209)  LC_0 Logic Functioning bit
 (41 1)  (1239 209)  (1239 209)  LC_0 Logic Functioning bit
 (42 1)  (1240 209)  (1240 209)  LC_0 Logic Functioning bit
 (50 1)  (1248 209)  (1248 209)  Carry_In_Mux bit 

 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_3 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 210)  (1206 210)  routing T_23_13.sp4_v_t_42 <X> T_23_13.sp4_h_l_36
 (9 2)  (1207 210)  (1207 210)  routing T_23_13.sp4_v_t_42 <X> T_23_13.sp4_h_l_36
 (10 2)  (1208 210)  (1208 210)  routing T_23_13.sp4_v_t_42 <X> T_23_13.sp4_h_l_36
 (27 2)  (1225 210)  (1225 210)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 210)  (1226 210)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 210)  (1227 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 210)  (1230 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 210)  (1234 210)  LC_1 Logic Functioning bit
 (39 2)  (1237 210)  (1237 210)  LC_1 Logic Functioning bit
 (41 2)  (1239 210)  (1239 210)  LC_1 Logic Functioning bit
 (42 2)  (1240 210)  (1240 210)  LC_1 Logic Functioning bit
 (44 2)  (1242 210)  (1242 210)  LC_1 Logic Functioning bit
 (45 2)  (1243 210)  (1243 210)  LC_1 Logic Functioning bit
 (0 3)  (1198 211)  (1198 211)  routing T_23_13.glb_netwk_3 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (32 3)  (1230 211)  (1230 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1232 211)  (1232 211)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.input_2_1
 (36 3)  (1234 211)  (1234 211)  LC_1 Logic Functioning bit
 (39 3)  (1237 211)  (1237 211)  LC_1 Logic Functioning bit
 (41 3)  (1239 211)  (1239 211)  LC_1 Logic Functioning bit
 (42 3)  (1240 211)  (1240 211)  LC_1 Logic Functioning bit
 (0 4)  (1198 212)  (1198 212)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1212 212)  (1212 212)  routing T_23_13.sp4_v_b_8 <X> T_23_13.lc_trk_g1_0
 (21 4)  (1219 212)  (1219 212)  routing T_23_13.wire_logic_cluster/lc_3/out <X> T_23_13.lc_trk_g1_3
 (22 4)  (1220 212)  (1220 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1225 212)  (1225 212)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 212)  (1227 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 212)  (1230 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 212)  (1234 212)  LC_2 Logic Functioning bit
 (39 4)  (1237 212)  (1237 212)  LC_2 Logic Functioning bit
 (41 4)  (1239 212)  (1239 212)  LC_2 Logic Functioning bit
 (42 4)  (1240 212)  (1240 212)  LC_2 Logic Functioning bit
 (44 4)  (1242 212)  (1242 212)  LC_2 Logic Functioning bit
 (45 4)  (1243 212)  (1243 212)  LC_2 Logic Functioning bit
 (0 5)  (1198 213)  (1198 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (3 5)  (1201 213)  (1201 213)  routing T_23_13.sp12_h_l_23 <X> T_23_13.sp12_h_r_0
 (14 5)  (1212 213)  (1212 213)  routing T_23_13.sp4_v_b_8 <X> T_23_13.lc_trk_g1_0
 (16 5)  (1214 213)  (1214 213)  routing T_23_13.sp4_v_b_8 <X> T_23_13.lc_trk_g1_0
 (17 5)  (1215 213)  (1215 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (32 5)  (1230 213)  (1230 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1233 213)  (1233 213)  routing T_23_13.lc_trk_g0_2 <X> T_23_13.input_2_2
 (36 5)  (1234 213)  (1234 213)  LC_2 Logic Functioning bit
 (39 5)  (1237 213)  (1237 213)  LC_2 Logic Functioning bit
 (41 5)  (1239 213)  (1239 213)  LC_2 Logic Functioning bit
 (42 5)  (1240 213)  (1240 213)  LC_2 Logic Functioning bit
 (11 6)  (1209 214)  (1209 214)  routing T_23_13.sp4_h_r_11 <X> T_23_13.sp4_v_t_40
 (13 6)  (1211 214)  (1211 214)  routing T_23_13.sp4_h_r_11 <X> T_23_13.sp4_v_t_40
 (15 6)  (1213 214)  (1213 214)  routing T_23_13.sp12_h_r_5 <X> T_23_13.lc_trk_g1_5
 (17 6)  (1215 214)  (1215 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1216 214)  (1216 214)  routing T_23_13.sp12_h_r_5 <X> T_23_13.lc_trk_g1_5
 (27 6)  (1225 214)  (1225 214)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 214)  (1227 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 214)  (1230 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 214)  (1234 214)  LC_3 Logic Functioning bit
 (39 6)  (1237 214)  (1237 214)  LC_3 Logic Functioning bit
 (41 6)  (1239 214)  (1239 214)  LC_3 Logic Functioning bit
 (42 6)  (1240 214)  (1240 214)  LC_3 Logic Functioning bit
 (44 6)  (1242 214)  (1242 214)  LC_3 Logic Functioning bit
 (45 6)  (1243 214)  (1243 214)  LC_3 Logic Functioning bit
 (12 7)  (1210 215)  (1210 215)  routing T_23_13.sp4_h_r_11 <X> T_23_13.sp4_v_t_40
 (18 7)  (1216 215)  (1216 215)  routing T_23_13.sp12_h_r_5 <X> T_23_13.lc_trk_g1_5
 (30 7)  (1228 215)  (1228 215)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 215)  (1230 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1232 215)  (1232 215)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.input_2_3
 (36 7)  (1234 215)  (1234 215)  LC_3 Logic Functioning bit
 (39 7)  (1237 215)  (1237 215)  LC_3 Logic Functioning bit
 (41 7)  (1239 215)  (1239 215)  LC_3 Logic Functioning bit
 (42 7)  (1240 215)  (1240 215)  LC_3 Logic Functioning bit
 (44 7)  (1242 215)  (1242 215)  LC_3 Logic Functioning bit
 (2 8)  (1200 216)  (1200 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (1225 216)  (1225 216)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 216)  (1227 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 216)  (1230 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 216)  (1233 216)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.input_2_4
 (36 8)  (1234 216)  (1234 216)  LC_4 Logic Functioning bit
 (39 8)  (1237 216)  (1237 216)  LC_4 Logic Functioning bit
 (41 8)  (1239 216)  (1239 216)  LC_4 Logic Functioning bit
 (42 8)  (1240 216)  (1240 216)  LC_4 Logic Functioning bit
 (44 8)  (1242 216)  (1242 216)  LC_4 Logic Functioning bit
 (45 8)  (1243 216)  (1243 216)  LC_4 Logic Functioning bit
 (46 8)  (1244 216)  (1244 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (32 9)  (1230 217)  (1230 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1231 217)  (1231 217)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.input_2_4
 (36 9)  (1234 217)  (1234 217)  LC_4 Logic Functioning bit
 (39 9)  (1237 217)  (1237 217)  LC_4 Logic Functioning bit
 (41 9)  (1239 217)  (1239 217)  LC_4 Logic Functioning bit
 (42 9)  (1240 217)  (1240 217)  LC_4 Logic Functioning bit
 (13 10)  (1211 218)  (1211 218)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_v_t_45
 (14 10)  (1212 218)  (1212 218)  routing T_23_13.wire_logic_cluster/lc_4/out <X> T_23_13.lc_trk_g2_4
 (25 10)  (1223 218)  (1223 218)  routing T_23_13.wire_logic_cluster/lc_6/out <X> T_23_13.lc_trk_g2_6
 (27 10)  (1225 218)  (1225 218)  routing T_23_13.lc_trk_g3_5 <X> T_23_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 218)  (1226 218)  routing T_23_13.lc_trk_g3_5 <X> T_23_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 218)  (1227 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 218)  (1228 218)  routing T_23_13.lc_trk_g3_5 <X> T_23_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 218)  (1230 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 218)  (1234 218)  LC_5 Logic Functioning bit
 (39 10)  (1237 218)  (1237 218)  LC_5 Logic Functioning bit
 (41 10)  (1239 218)  (1239 218)  LC_5 Logic Functioning bit
 (42 10)  (1240 218)  (1240 218)  LC_5 Logic Functioning bit
 (44 10)  (1242 218)  (1242 218)  LC_5 Logic Functioning bit
 (45 10)  (1243 218)  (1243 218)  LC_5 Logic Functioning bit
 (17 11)  (1215 219)  (1215 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (1230 219)  (1230 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1232 219)  (1232 219)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.input_2_5
 (36 11)  (1234 219)  (1234 219)  LC_5 Logic Functioning bit
 (39 11)  (1237 219)  (1237 219)  LC_5 Logic Functioning bit
 (41 11)  (1239 219)  (1239 219)  LC_5 Logic Functioning bit
 (42 11)  (1240 219)  (1240 219)  LC_5 Logic Functioning bit
 (14 12)  (1212 220)  (1212 220)  routing T_23_13.wire_logic_cluster/lc_0/out <X> T_23_13.lc_trk_g3_0
 (17 12)  (1215 220)  (1215 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 220)  (1216 220)  routing T_23_13.wire_logic_cluster/lc_1/out <X> T_23_13.lc_trk_g3_1
 (21 12)  (1219 220)  (1219 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (22 12)  (1220 220)  (1220 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 220)  (1221 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (24 12)  (1222 220)  (1222 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (27 12)  (1225 220)  (1225 220)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 220)  (1227 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 220)  (1230 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 220)  (1233 220)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_6
 (36 12)  (1234 220)  (1234 220)  LC_6 Logic Functioning bit
 (39 12)  (1237 220)  (1237 220)  LC_6 Logic Functioning bit
 (41 12)  (1239 220)  (1239 220)  LC_6 Logic Functioning bit
 (42 12)  (1240 220)  (1240 220)  LC_6 Logic Functioning bit
 (44 12)  (1242 220)  (1242 220)  LC_6 Logic Functioning bit
 (45 12)  (1243 220)  (1243 220)  LC_6 Logic Functioning bit
 (17 13)  (1215 221)  (1215 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1219 221)  (1219 221)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (32 13)  (1230 221)  (1230 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1231 221)  (1231 221)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_6
 (35 13)  (1233 221)  (1233 221)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_6
 (36 13)  (1234 221)  (1234 221)  LC_6 Logic Functioning bit
 (39 13)  (1237 221)  (1237 221)  LC_6 Logic Functioning bit
 (41 13)  (1239 221)  (1239 221)  LC_6 Logic Functioning bit
 (42 13)  (1240 221)  (1240 221)  LC_6 Logic Functioning bit
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (1202 222)  (1202 222)  routing T_23_13.sp4_h_r_9 <X> T_23_13.sp4_v_t_44
 (11 14)  (1209 222)  (1209 222)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_v_t_46
 (17 14)  (1215 222)  (1215 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 222)  (1216 222)  routing T_23_13.wire_logic_cluster/lc_5/out <X> T_23_13.lc_trk_g3_5
 (21 14)  (1219 222)  (1219 222)  routing T_23_13.wire_logic_cluster/lc_7/out <X> T_23_13.lc_trk_g3_7
 (22 14)  (1220 222)  (1220 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1225 222)  (1225 222)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 222)  (1226 222)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 222)  (1227 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 222)  (1228 222)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (39 14)  (1237 222)  (1237 222)  LC_7 Logic Functioning bit
 (41 14)  (1239 222)  (1239 222)  LC_7 Logic Functioning bit
 (42 14)  (1240 222)  (1240 222)  LC_7 Logic Functioning bit
 (44 14)  (1242 222)  (1242 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (0 15)  (1198 223)  (1198 223)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 223)  (1199 223)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (5 15)  (1203 223)  (1203 223)  routing T_23_13.sp4_h_r_9 <X> T_23_13.sp4_v_t_44
 (12 15)  (1210 223)  (1210 223)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_v_t_46
 (30 15)  (1228 223)  (1228 223)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 223)  (1230 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1232 223)  (1232 223)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.input_2_7
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit
 (41 15)  (1239 223)  (1239 223)  LC_7 Logic Functioning bit
 (42 15)  (1240 223)  (1240 223)  LC_7 Logic Functioning bit


LogicTile_24_13

 (0 0)  (1252 208)  (1252 208)  Negative Clock bit

 (5 0)  (1257 208)  (1257 208)  routing T_24_13.sp4_v_b_0 <X> T_24_13.sp4_h_r_0
 (27 0)  (1279 208)  (1279 208)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 208)  (1280 208)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 208)  (1281 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 208)  (1286 208)  routing T_24_13.lc_trk_g1_0 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 208)  (1288 208)  LC_0 Logic Functioning bit
 (37 0)  (1289 208)  (1289 208)  LC_0 Logic Functioning bit
 (38 0)  (1290 208)  (1290 208)  LC_0 Logic Functioning bit
 (40 0)  (1292 208)  (1292 208)  LC_0 Logic Functioning bit
 (41 0)  (1293 208)  (1293 208)  LC_0 Logic Functioning bit
 (42 0)  (1294 208)  (1294 208)  LC_0 Logic Functioning bit
 (43 0)  (1295 208)  (1295 208)  LC_0 Logic Functioning bit
 (45 0)  (1297 208)  (1297 208)  LC_0 Logic Functioning bit
 (52 0)  (1304 208)  (1304 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (6 1)  (1258 209)  (1258 209)  routing T_24_13.sp4_v_b_0 <X> T_24_13.sp4_h_r_0
 (15 1)  (1267 209)  (1267 209)  routing T_24_13.bot_op_0 <X> T_24_13.lc_trk_g0_0
 (17 1)  (1269 209)  (1269 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (1279 209)  (1279 209)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 209)  (1280 209)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 209)  (1281 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 209)  (1282 209)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 209)  (1284 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1285 209)  (1285 209)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.input_2_0
 (34 1)  (1286 209)  (1286 209)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.input_2_0
 (35 1)  (1287 209)  (1287 209)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.input_2_0
 (36 1)  (1288 209)  (1288 209)  LC_0 Logic Functioning bit
 (40 1)  (1292 209)  (1292 209)  LC_0 Logic Functioning bit
 (41 1)  (1293 209)  (1293 209)  LC_0 Logic Functioning bit
 (42 1)  (1294 209)  (1294 209)  LC_0 Logic Functioning bit
 (43 1)  (1295 209)  (1295 209)  LC_0 Logic Functioning bit
 (51 1)  (1303 209)  (1303 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 210)  (1252 210)  routing T_24_13.glb_netwk_3 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 210)  (1257 210)  routing T_24_13.sp4_h_r_9 <X> T_24_13.sp4_h_l_37
 (14 2)  (1266 210)  (1266 210)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g0_4
 (26 2)  (1278 210)  (1278 210)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (1283 210)  (1283 210)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 210)  (1286 210)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (1293 210)  (1293 210)  LC_1 Logic Functioning bit
 (43 2)  (1295 210)  (1295 210)  LC_1 Logic Functioning bit
 (52 2)  (1304 210)  (1304 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1252 211)  (1252 211)  routing T_24_13.glb_netwk_3 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (4 3)  (1256 211)  (1256 211)  routing T_24_13.sp4_h_r_9 <X> T_24_13.sp4_h_l_37
 (14 3)  (1266 211)  (1266 211)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g0_4
 (15 3)  (1267 211)  (1267 211)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g0_4
 (17 3)  (1269 211)  (1269 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (1279 211)  (1279 211)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (40 3)  (1292 211)  (1292 211)  LC_1 Logic Functioning bit
 (42 3)  (1294 211)  (1294 211)  LC_1 Logic Functioning bit
 (14 4)  (1266 212)  (1266 212)  routing T_24_13.wire_logic_cluster/lc_0/out <X> T_24_13.lc_trk_g1_0
 (15 4)  (1267 212)  (1267 212)  routing T_24_13.top_op_1 <X> T_24_13.lc_trk_g1_1
 (17 4)  (1269 212)  (1269 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (37 4)  (1289 212)  (1289 212)  LC_2 Logic Functioning bit
 (39 4)  (1291 212)  (1291 212)  LC_2 Logic Functioning bit
 (40 4)  (1292 212)  (1292 212)  LC_2 Logic Functioning bit
 (42 4)  (1294 212)  (1294 212)  LC_2 Logic Functioning bit
 (45 4)  (1297 212)  (1297 212)  LC_2 Logic Functioning bit
 (47 4)  (1299 212)  (1299 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (1304 212)  (1304 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (1269 213)  (1269 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1270 213)  (1270 213)  routing T_24_13.top_op_1 <X> T_24_13.lc_trk_g1_1
 (27 5)  (1279 213)  (1279 213)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 213)  (1280 213)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 213)  (1281 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 213)  (1288 213)  LC_2 Logic Functioning bit
 (38 5)  (1290 213)  (1290 213)  LC_2 Logic Functioning bit
 (41 5)  (1293 213)  (1293 213)  LC_2 Logic Functioning bit
 (43 5)  (1295 213)  (1295 213)  LC_2 Logic Functioning bit
 (46 5)  (1298 213)  (1298 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (1303 213)  (1303 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (1260 214)  (1260 214)  routing T_24_13.sp4_h_r_4 <X> T_24_13.sp4_h_l_41
 (17 6)  (1269 214)  (1269 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1270 214)  (1270 214)  routing T_24_13.wire_logic_cluster/lc_5/out <X> T_24_13.lc_trk_g1_5
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 214)  (1286 214)  routing T_24_13.lc_trk_g1_1 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (38 6)  (1290 214)  (1290 214)  LC_3 Logic Functioning bit
 (41 6)  (1293 214)  (1293 214)  LC_3 Logic Functioning bit
 (43 6)  (1295 214)  (1295 214)  LC_3 Logic Functioning bit
 (46 6)  (1298 214)  (1298 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1299 214)  (1299 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (1266 215)  (1266 215)  routing T_24_13.sp12_h_r_20 <X> T_24_13.lc_trk_g1_4
 (16 7)  (1268 215)  (1268 215)  routing T_24_13.sp12_h_r_20 <X> T_24_13.lc_trk_g1_4
 (17 7)  (1269 215)  (1269 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (1279 215)  (1279 215)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 215)  (1280 215)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 215)  (1289 215)  LC_3 Logic Functioning bit
 (39 7)  (1291 215)  (1291 215)  LC_3 Logic Functioning bit
 (41 7)  (1293 215)  (1293 215)  LC_3 Logic Functioning bit
 (43 7)  (1295 215)  (1295 215)  LC_3 Logic Functioning bit
 (51 7)  (1303 215)  (1303 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1305 215)  (1305 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (1278 216)  (1278 216)  routing T_24_13.lc_trk_g0_4 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 216)  (1279 216)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 216)  (1280 216)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 216)  (1281 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 216)  (1282 216)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 216)  (1283 216)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 216)  (1284 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 216)  (1286 216)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 216)  (1288 216)  LC_4 Logic Functioning bit
 (38 8)  (1290 216)  (1290 216)  LC_4 Logic Functioning bit
 (41 8)  (1293 216)  (1293 216)  LC_4 Logic Functioning bit
 (43 8)  (1295 216)  (1295 216)  LC_4 Logic Functioning bit
 (15 9)  (1267 217)  (1267 217)  routing T_24_13.sp4_v_t_29 <X> T_24_13.lc_trk_g2_0
 (16 9)  (1268 217)  (1268 217)  routing T_24_13.sp4_v_t_29 <X> T_24_13.lc_trk_g2_0
 (17 9)  (1269 217)  (1269 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 9)  (1281 217)  (1281 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 217)  (1289 217)  LC_4 Logic Functioning bit
 (39 9)  (1291 217)  (1291 217)  LC_4 Logic Functioning bit
 (41 9)  (1293 217)  (1293 217)  LC_4 Logic Functioning bit
 (43 9)  (1295 217)  (1295 217)  LC_4 Logic Functioning bit
 (28 10)  (1280 218)  (1280 218)  routing T_24_13.lc_trk_g2_0 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 218)  (1281 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 218)  (1283 218)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 218)  (1284 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 218)  (1285 218)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 218)  (1286 218)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 218)  (1288 218)  LC_5 Logic Functioning bit
 (38 10)  (1290 218)  (1290 218)  LC_5 Logic Functioning bit
 (39 10)  (1291 218)  (1291 218)  LC_5 Logic Functioning bit
 (43 10)  (1295 218)  (1295 218)  LC_5 Logic Functioning bit
 (50 10)  (1302 218)  (1302 218)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1256 219)  (1256 219)  routing T_24_13.sp4_v_b_1 <X> T_24_13.sp4_h_l_43
 (31 11)  (1283 219)  (1283 219)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 219)  (1288 219)  LC_5 Logic Functioning bit
 (38 11)  (1290 219)  (1290 219)  LC_5 Logic Functioning bit
 (39 11)  (1291 219)  (1291 219)  LC_5 Logic Functioning bit
 (43 11)  (1295 219)  (1295 219)  LC_5 Logic Functioning bit
 (14 12)  (1266 220)  (1266 220)  routing T_24_13.bnl_op_0 <X> T_24_13.lc_trk_g3_0
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 220)  (1275 220)  routing T_24_13.sp4_h_r_27 <X> T_24_13.lc_trk_g3_3
 (24 12)  (1276 220)  (1276 220)  routing T_24_13.sp4_h_r_27 <X> T_24_13.lc_trk_g3_3
 (25 12)  (1277 220)  (1277 220)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (31 12)  (1283 220)  (1283 220)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 220)  (1284 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 220)  (1286 220)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 220)  (1288 220)  LC_6 Logic Functioning bit
 (37 12)  (1289 220)  (1289 220)  LC_6 Logic Functioning bit
 (50 12)  (1302 220)  (1302 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1266 221)  (1266 221)  routing T_24_13.bnl_op_0 <X> T_24_13.lc_trk_g3_0
 (17 13)  (1269 221)  (1269 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (1273 221)  (1273 221)  routing T_24_13.sp4_h_r_27 <X> T_24_13.lc_trk_g3_3
 (22 13)  (1274 221)  (1274 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 221)  (1275 221)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (24 13)  (1276 221)  (1276 221)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (25 13)  (1277 221)  (1277 221)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (36 13)  (1288 221)  (1288 221)  LC_6 Logic Functioning bit
 (37 13)  (1289 221)  (1289 221)  LC_6 Logic Functioning bit
 (46 13)  (1298 221)  (1298 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1266 222)  (1266 222)  routing T_24_13.wire_logic_cluster/lc_4/out <X> T_24_13.lc_trk_g3_4
 (22 14)  (1274 222)  (1274 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (1284 222)  (1284 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 222)  (1285 222)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 222)  (1286 222)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (1292 222)  (1292 222)  LC_7 Logic Functioning bit
 (42 14)  (1294 222)  (1294 222)  LC_7 Logic Functioning bit
 (47 14)  (1299 222)  (1299 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (1269 223)  (1269 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1279 223)  (1279 223)  routing T_24_13.lc_trk_g1_0 <X> T_24_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 223)  (1281 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (41 15)  (1293 223)  (1293 223)  LC_7 Logic Functioning bit
 (43 15)  (1295 223)  (1295 223)  LC_7 Logic Functioning bit
 (46 15)  (1298 223)  (1298 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 210)  (1314 210)  routing T_25_13.sp4_v_t_36 <X> T_25_13.sp4_h_l_36
 (9 2)  (1315 210)  (1315 210)  routing T_25_13.sp4_v_t_36 <X> T_25_13.sp4_h_l_36
 (14 2)  (1320 210)  (1320 210)  routing T_25_13.sp4_v_b_4 <X> T_25_13.lc_trk_g0_4
 (16 3)  (1322 211)  (1322 211)  routing T_25_13.sp4_v_b_4 <X> T_25_13.lc_trk_g0_4
 (17 3)  (1323 211)  (1323 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 4)  (1333 212)  (1333 212)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.wire_bram/ram/WDATA_13
 (29 4)  (1335 212)  (1335 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 212)  (1336 212)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.wire_bram/ram/WDATA_13
 (37 5)  (1343 213)  (1343 213)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (4 6)  (1310 214)  (1310 214)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_v_t_38
 (6 6)  (1312 214)  (1312 214)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_v_t_38
 (14 6)  (1320 214)  (1320 214)  routing T_25_13.sp12_h_l_3 <X> T_25_13.lc_trk_g1_4
 (5 7)  (1311 215)  (1311 215)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_v_t_38
 (9 7)  (1315 215)  (1315 215)  routing T_25_13.sp4_v_b_4 <X> T_25_13.sp4_v_t_41
 (14 7)  (1320 215)  (1320 215)  routing T_25_13.sp12_h_l_3 <X> T_25_13.lc_trk_g1_4
 (15 7)  (1321 215)  (1321 215)  routing T_25_13.sp12_h_l_3 <X> T_25_13.lc_trk_g1_4
 (17 7)  (1323 215)  (1323 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 12)  (1333 220)  (1333 220)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.wire_bram/ram/WDATA_9
 (28 12)  (1334 220)  (1334 220)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.wire_bram/ram/WDATA_9
 (29 12)  (1335 220)  (1335 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_9
 (30 12)  (1336 220)  (1336 220)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.wire_bram/ram/WDATA_9
 (41 12)  (1347 220)  (1347 220)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_45
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 222)  (1320 222)  routing T_25_13.sp4_v_t_25 <X> T_25_13.lc_trk_g3_4
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g0_4 <X> T_25_13.wire_bram/ram/RE
 (3 15)  (1309 223)  (1309 223)  routing T_25_13.sp12_h_l_22 <X> T_25_13.sp12_v_t_22
 (5 15)  (1311 223)  (1311 223)  routing T_25_13.sp4_h_l_44 <X> T_25_13.sp4_v_t_44
 (14 15)  (1320 223)  (1320 223)  routing T_25_13.sp4_v_t_25 <X> T_25_13.lc_trk_g3_4
 (16 15)  (1322 223)  (1322 223)  routing T_25_13.sp4_v_t_25 <X> T_25_13.lc_trk_g3_4
 (17 15)  (1323 223)  (1323 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4


LogicTile_26_13

 (0 0)  (1348 208)  (1348 208)  Negative Clock bit

 (25 0)  (1373 208)  (1373 208)  routing T_26_13.wire_logic_cluster/lc_2/out <X> T_26_13.lc_trk_g0_2
 (27 0)  (1375 208)  (1375 208)  routing T_26_13.lc_trk_g3_0 <X> T_26_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 208)  (1376 208)  routing T_26_13.lc_trk_g3_0 <X> T_26_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 208)  (1377 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 208)  (1380 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 208)  (1384 208)  LC_0 Logic Functioning bit
 (39 0)  (1387 208)  (1387 208)  LC_0 Logic Functioning bit
 (41 0)  (1389 208)  (1389 208)  LC_0 Logic Functioning bit
 (42 0)  (1390 208)  (1390 208)  LC_0 Logic Functioning bit
 (44 0)  (1392 208)  (1392 208)  LC_0 Logic Functioning bit
 (45 0)  (1393 208)  (1393 208)  LC_0 Logic Functioning bit
 (22 1)  (1370 209)  (1370 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (1384 209)  (1384 209)  LC_0 Logic Functioning bit
 (39 1)  (1387 209)  (1387 209)  LC_0 Logic Functioning bit
 (41 1)  (1389 209)  (1389 209)  LC_0 Logic Functioning bit
 (42 1)  (1390 209)  (1390 209)  LC_0 Logic Functioning bit
 (50 1)  (1398 209)  (1398 209)  Carry_In_Mux bit 

 (0 2)  (1348 210)  (1348 210)  routing T_26_13.glb_netwk_3 <X> T_26_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 210)  (1350 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (1358 210)  (1358 210)  routing T_26_13.sp4_v_b_8 <X> T_26_13.sp4_h_l_36
 (14 2)  (1362 210)  (1362 210)  routing T_26_13.wire_logic_cluster/lc_4/out <X> T_26_13.lc_trk_g0_4
 (27 2)  (1375 210)  (1375 210)  routing T_26_13.lc_trk_g3_1 <X> T_26_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 210)  (1376 210)  routing T_26_13.lc_trk_g3_1 <X> T_26_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 210)  (1377 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 210)  (1380 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1383 210)  (1383 210)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_1
 (36 2)  (1384 210)  (1384 210)  LC_1 Logic Functioning bit
 (39 2)  (1387 210)  (1387 210)  LC_1 Logic Functioning bit
 (41 2)  (1389 210)  (1389 210)  LC_1 Logic Functioning bit
 (42 2)  (1390 210)  (1390 210)  LC_1 Logic Functioning bit
 (44 2)  (1392 210)  (1392 210)  LC_1 Logic Functioning bit
 (45 2)  (1393 210)  (1393 210)  LC_1 Logic Functioning bit
 (0 3)  (1348 211)  (1348 211)  routing T_26_13.glb_netwk_3 <X> T_26_13.wire_logic_cluster/lc_7/clk
 (12 3)  (1360 211)  (1360 211)  routing T_26_13.sp4_h_l_39 <X> T_26_13.sp4_v_t_39
 (17 3)  (1365 211)  (1365 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (1380 211)  (1380 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1381 211)  (1381 211)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_1
 (35 3)  (1383 211)  (1383 211)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_1
 (36 3)  (1384 211)  (1384 211)  LC_1 Logic Functioning bit
 (39 3)  (1387 211)  (1387 211)  LC_1 Logic Functioning bit
 (41 3)  (1389 211)  (1389 211)  LC_1 Logic Functioning bit
 (42 3)  (1390 211)  (1390 211)  LC_1 Logic Functioning bit
 (0 4)  (1348 212)  (1348 212)  routing T_26_13.lc_trk_g2_2 <X> T_26_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 212)  (1349 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1369 212)  (1369 212)  routing T_26_13.wire_logic_cluster/lc_3/out <X> T_26_13.lc_trk_g1_3
 (22 4)  (1370 212)  (1370 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1376 212)  (1376 212)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 212)  (1377 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 212)  (1378 212)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 212)  (1380 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 212)  (1384 212)  LC_2 Logic Functioning bit
 (39 4)  (1387 212)  (1387 212)  LC_2 Logic Functioning bit
 (41 4)  (1389 212)  (1389 212)  LC_2 Logic Functioning bit
 (42 4)  (1390 212)  (1390 212)  LC_2 Logic Functioning bit
 (44 4)  (1392 212)  (1392 212)  LC_2 Logic Functioning bit
 (45 4)  (1393 212)  (1393 212)  LC_2 Logic Functioning bit
 (1 5)  (1349 213)  (1349 213)  routing T_26_13.lc_trk_g2_2 <X> T_26_13.wire_logic_cluster/lc_7/cen
 (30 5)  (1378 213)  (1378 213)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 213)  (1380 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1383 213)  (1383 213)  routing T_26_13.lc_trk_g0_2 <X> T_26_13.input_2_2
 (36 5)  (1384 213)  (1384 213)  LC_2 Logic Functioning bit
 (39 5)  (1387 213)  (1387 213)  LC_2 Logic Functioning bit
 (41 5)  (1389 213)  (1389 213)  LC_2 Logic Functioning bit
 (42 5)  (1390 213)  (1390 213)  LC_2 Logic Functioning bit
 (17 6)  (1365 214)  (1365 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1366 214)  (1366 214)  routing T_26_13.wire_logic_cluster/lc_5/out <X> T_26_13.lc_trk_g1_5
 (27 6)  (1375 214)  (1375 214)  routing T_26_13.lc_trk_g1_3 <X> T_26_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 214)  (1377 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 214)  (1380 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1383 214)  (1383 214)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_3
 (36 6)  (1384 214)  (1384 214)  LC_3 Logic Functioning bit
 (39 6)  (1387 214)  (1387 214)  LC_3 Logic Functioning bit
 (41 6)  (1389 214)  (1389 214)  LC_3 Logic Functioning bit
 (42 6)  (1390 214)  (1390 214)  LC_3 Logic Functioning bit
 (44 6)  (1392 214)  (1392 214)  LC_3 Logic Functioning bit
 (45 6)  (1393 214)  (1393 214)  LC_3 Logic Functioning bit
 (4 7)  (1352 215)  (1352 215)  routing T_26_13.sp4_h_r_7 <X> T_26_13.sp4_h_l_38
 (6 7)  (1354 215)  (1354 215)  routing T_26_13.sp4_h_r_7 <X> T_26_13.sp4_h_l_38
 (30 7)  (1378 215)  (1378 215)  routing T_26_13.lc_trk_g1_3 <X> T_26_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1380 215)  (1380 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1381 215)  (1381 215)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_3
 (35 7)  (1383 215)  (1383 215)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_3
 (36 7)  (1384 215)  (1384 215)  LC_3 Logic Functioning bit
 (39 7)  (1387 215)  (1387 215)  LC_3 Logic Functioning bit
 (41 7)  (1389 215)  (1389 215)  LC_3 Logic Functioning bit
 (42 7)  (1390 215)  (1390 215)  LC_3 Logic Functioning bit
 (44 7)  (1392 215)  (1392 215)  LC_3 Logic Functioning bit
 (28 8)  (1376 216)  (1376 216)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 216)  (1377 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 216)  (1378 216)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 216)  (1380 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1383 216)  (1383 216)  routing T_26_13.lc_trk_g0_4 <X> T_26_13.input_2_4
 (36 8)  (1384 216)  (1384 216)  LC_4 Logic Functioning bit
 (39 8)  (1387 216)  (1387 216)  LC_4 Logic Functioning bit
 (41 8)  (1389 216)  (1389 216)  LC_4 Logic Functioning bit
 (42 8)  (1390 216)  (1390 216)  LC_4 Logic Functioning bit
 (44 8)  (1392 216)  (1392 216)  LC_4 Logic Functioning bit
 (45 8)  (1393 216)  (1393 216)  LC_4 Logic Functioning bit
 (22 9)  (1370 217)  (1370 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1371 217)  (1371 217)  routing T_26_13.sp4_h_l_15 <X> T_26_13.lc_trk_g2_2
 (24 9)  (1372 217)  (1372 217)  routing T_26_13.sp4_h_l_15 <X> T_26_13.lc_trk_g2_2
 (25 9)  (1373 217)  (1373 217)  routing T_26_13.sp4_h_l_15 <X> T_26_13.lc_trk_g2_2
 (30 9)  (1378 217)  (1378 217)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (1380 217)  (1380 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1384 217)  (1384 217)  LC_4 Logic Functioning bit
 (39 9)  (1387 217)  (1387 217)  LC_4 Logic Functioning bit
 (41 9)  (1389 217)  (1389 217)  LC_4 Logic Functioning bit
 (42 9)  (1390 217)  (1390 217)  LC_4 Logic Functioning bit
 (14 10)  (1362 218)  (1362 218)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (21 10)  (1369 218)  (1369 218)  routing T_26_13.sp4_h_r_39 <X> T_26_13.lc_trk_g2_7
 (22 10)  (1370 218)  (1370 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1371 218)  (1371 218)  routing T_26_13.sp4_h_r_39 <X> T_26_13.lc_trk_g2_7
 (24 10)  (1372 218)  (1372 218)  routing T_26_13.sp4_h_r_39 <X> T_26_13.lc_trk_g2_7
 (25 10)  (1373 218)  (1373 218)  routing T_26_13.wire_logic_cluster/lc_6/out <X> T_26_13.lc_trk_g2_6
 (27 10)  (1375 218)  (1375 218)  routing T_26_13.lc_trk_g1_5 <X> T_26_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 218)  (1377 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 218)  (1378 218)  routing T_26_13.lc_trk_g1_5 <X> T_26_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 218)  (1380 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 218)  (1383 218)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_5
 (36 10)  (1384 218)  (1384 218)  LC_5 Logic Functioning bit
 (39 10)  (1387 218)  (1387 218)  LC_5 Logic Functioning bit
 (41 10)  (1389 218)  (1389 218)  LC_5 Logic Functioning bit
 (42 10)  (1390 218)  (1390 218)  LC_5 Logic Functioning bit
 (44 10)  (1392 218)  (1392 218)  LC_5 Logic Functioning bit
 (45 10)  (1393 218)  (1393 218)  LC_5 Logic Functioning bit
 (14 11)  (1362 219)  (1362 219)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (15 11)  (1363 219)  (1363 219)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (16 11)  (1364 219)  (1364 219)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (17 11)  (1365 219)  (1365 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1370 219)  (1370 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (1380 219)  (1380 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1381 219)  (1381 219)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_5
 (35 11)  (1383 219)  (1383 219)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_5
 (36 11)  (1384 219)  (1384 219)  LC_5 Logic Functioning bit
 (39 11)  (1387 219)  (1387 219)  LC_5 Logic Functioning bit
 (41 11)  (1389 219)  (1389 219)  LC_5 Logic Functioning bit
 (42 11)  (1390 219)  (1390 219)  LC_5 Logic Functioning bit
 (4 12)  (1352 220)  (1352 220)  routing T_26_13.sp4_h_l_44 <X> T_26_13.sp4_v_b_9
 (14 12)  (1362 220)  (1362 220)  routing T_26_13.wire_logic_cluster/lc_0/out <X> T_26_13.lc_trk_g3_0
 (17 12)  (1365 220)  (1365 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1366 220)  (1366 220)  routing T_26_13.wire_logic_cluster/lc_1/out <X> T_26_13.lc_trk_g3_1
 (28 12)  (1376 220)  (1376 220)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 220)  (1377 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 220)  (1378 220)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 220)  (1380 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 220)  (1383 220)  routing T_26_13.lc_trk_g2_6 <X> T_26_13.input_2_6
 (36 12)  (1384 220)  (1384 220)  LC_6 Logic Functioning bit
 (39 12)  (1387 220)  (1387 220)  LC_6 Logic Functioning bit
 (41 12)  (1389 220)  (1389 220)  LC_6 Logic Functioning bit
 (42 12)  (1390 220)  (1390 220)  LC_6 Logic Functioning bit
 (44 12)  (1392 220)  (1392 220)  LC_6 Logic Functioning bit
 (45 12)  (1393 220)  (1393 220)  LC_6 Logic Functioning bit
 (5 13)  (1353 221)  (1353 221)  routing T_26_13.sp4_h_l_44 <X> T_26_13.sp4_v_b_9
 (17 13)  (1365 221)  (1365 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1378 221)  (1378 221)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (1380 221)  (1380 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1381 221)  (1381 221)  routing T_26_13.lc_trk_g2_6 <X> T_26_13.input_2_6
 (35 13)  (1383 221)  (1383 221)  routing T_26_13.lc_trk_g2_6 <X> T_26_13.input_2_6
 (36 13)  (1384 221)  (1384 221)  LC_6 Logic Functioning bit
 (39 13)  (1387 221)  (1387 221)  LC_6 Logic Functioning bit
 (41 13)  (1389 221)  (1389 221)  LC_6 Logic Functioning bit
 (42 13)  (1390 221)  (1390 221)  LC_6 Logic Functioning bit
 (0 14)  (1348 222)  (1348 222)  routing T_26_13.lc_trk_g2_4 <X> T_26_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 222)  (1349 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1369 222)  (1369 222)  routing T_26_13.wire_logic_cluster/lc_7/out <X> T_26_13.lc_trk_g3_7
 (22 14)  (1370 222)  (1370 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1375 222)  (1375 222)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 222)  (1376 222)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 222)  (1377 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 222)  (1378 222)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 222)  (1380 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1383 222)  (1383 222)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_7
 (36 14)  (1384 222)  (1384 222)  LC_7 Logic Functioning bit
 (39 14)  (1387 222)  (1387 222)  LC_7 Logic Functioning bit
 (41 14)  (1389 222)  (1389 222)  LC_7 Logic Functioning bit
 (42 14)  (1390 222)  (1390 222)  LC_7 Logic Functioning bit
 (44 14)  (1392 222)  (1392 222)  LC_7 Logic Functioning bit
 (45 14)  (1393 222)  (1393 222)  LC_7 Logic Functioning bit
 (1 15)  (1349 223)  (1349 223)  routing T_26_13.lc_trk_g2_4 <X> T_26_13.wire_logic_cluster/lc_7/s_r
 (30 15)  (1378 223)  (1378 223)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (1380 223)  (1380 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1381 223)  (1381 223)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_7
 (35 15)  (1383 223)  (1383 223)  routing T_26_13.lc_trk_g2_7 <X> T_26_13.input_2_7
 (36 15)  (1384 223)  (1384 223)  LC_7 Logic Functioning bit
 (39 15)  (1387 223)  (1387 223)  LC_7 Logic Functioning bit
 (41 15)  (1389 223)  (1389 223)  LC_7 Logic Functioning bit
 (42 15)  (1390 223)  (1390 223)  LC_7 Logic Functioning bit


LogicTile_27_13

 (15 0)  (1417 208)  (1417 208)  routing T_27_13.lft_op_1 <X> T_27_13.lc_trk_g0_1
 (17 0)  (1419 208)  (1419 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1420 208)  (1420 208)  routing T_27_13.lft_op_1 <X> T_27_13.lc_trk_g0_1
 (21 0)  (1423 208)  (1423 208)  routing T_27_13.lft_op_3 <X> T_27_13.lc_trk_g0_3
 (22 0)  (1424 208)  (1424 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1426 208)  (1426 208)  routing T_27_13.lft_op_3 <X> T_27_13.lc_trk_g0_3
 (25 0)  (1427 208)  (1427 208)  routing T_27_13.wire_logic_cluster/lc_2/out <X> T_27_13.lc_trk_g0_2
 (26 0)  (1428 208)  (1428 208)  routing T_27_13.lc_trk_g0_6 <X> T_27_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1431 208)  (1431 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1434 208)  (1434 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1436 208)  (1436 208)  routing T_27_13.lc_trk_g1_0 <X> T_27_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1437 208)  (1437 208)  routing T_27_13.lc_trk_g0_4 <X> T_27_13.input_2_0
 (36 0)  (1438 208)  (1438 208)  LC_0 Logic Functioning bit
 (37 0)  (1439 208)  (1439 208)  LC_0 Logic Functioning bit
 (38 0)  (1440 208)  (1440 208)  LC_0 Logic Functioning bit
 (39 0)  (1441 208)  (1441 208)  LC_0 Logic Functioning bit
 (40 0)  (1442 208)  (1442 208)  LC_0 Logic Functioning bit
 (41 0)  (1443 208)  (1443 208)  LC_0 Logic Functioning bit
 (42 0)  (1444 208)  (1444 208)  LC_0 Logic Functioning bit
 (43 0)  (1445 208)  (1445 208)  LC_0 Logic Functioning bit
 (22 1)  (1424 209)  (1424 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1428 209)  (1428 209)  routing T_27_13.lc_trk_g0_6 <X> T_27_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1431 209)  (1431 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1434 209)  (1434 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1438 209)  (1438 209)  LC_0 Logic Functioning bit
 (37 1)  (1439 209)  (1439 209)  LC_0 Logic Functioning bit
 (38 1)  (1440 209)  (1440 209)  LC_0 Logic Functioning bit
 (39 1)  (1441 209)  (1441 209)  LC_0 Logic Functioning bit
 (40 1)  (1442 209)  (1442 209)  LC_0 Logic Functioning bit
 (42 1)  (1444 209)  (1444 209)  LC_0 Logic Functioning bit
 (43 1)  (1445 209)  (1445 209)  LC_0 Logic Functioning bit
 (14 2)  (1416 210)  (1416 210)  routing T_27_13.lft_op_4 <X> T_27_13.lc_trk_g0_4
 (15 2)  (1417 210)  (1417 210)  routing T_27_13.lft_op_5 <X> T_27_13.lc_trk_g0_5
 (17 2)  (1419 210)  (1419 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1420 210)  (1420 210)  routing T_27_13.lft_op_5 <X> T_27_13.lc_trk_g0_5
 (25 2)  (1427 210)  (1427 210)  routing T_27_13.lft_op_6 <X> T_27_13.lc_trk_g0_6
 (27 2)  (1429 210)  (1429 210)  routing T_27_13.lc_trk_g1_3 <X> T_27_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1431 210)  (1431 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1434 210)  (1434 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 210)  (1438 210)  LC_1 Logic Functioning bit
 (37 2)  (1439 210)  (1439 210)  LC_1 Logic Functioning bit
 (38 2)  (1440 210)  (1440 210)  LC_1 Logic Functioning bit
 (39 2)  (1441 210)  (1441 210)  LC_1 Logic Functioning bit
 (41 2)  (1443 210)  (1443 210)  LC_1 Logic Functioning bit
 (42 2)  (1444 210)  (1444 210)  LC_1 Logic Functioning bit
 (43 2)  (1445 210)  (1445 210)  LC_1 Logic Functioning bit
 (46 2)  (1448 210)  (1448 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1452 210)  (1452 210)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1417 211)  (1417 211)  routing T_27_13.lft_op_4 <X> T_27_13.lc_trk_g0_4
 (17 3)  (1419 211)  (1419 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1424 211)  (1424 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1426 211)  (1426 211)  routing T_27_13.lft_op_6 <X> T_27_13.lc_trk_g0_6
 (26 3)  (1428 211)  (1428 211)  routing T_27_13.lc_trk_g2_3 <X> T_27_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1430 211)  (1430 211)  routing T_27_13.lc_trk_g2_3 <X> T_27_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1431 211)  (1431 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1432 211)  (1432 211)  routing T_27_13.lc_trk_g1_3 <X> T_27_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1433 211)  (1433 211)  routing T_27_13.lc_trk_g0_2 <X> T_27_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1438 211)  (1438 211)  LC_1 Logic Functioning bit
 (37 3)  (1439 211)  (1439 211)  LC_1 Logic Functioning bit
 (38 3)  (1440 211)  (1440 211)  LC_1 Logic Functioning bit
 (39 3)  (1441 211)  (1441 211)  LC_1 Logic Functioning bit
 (40 3)  (1442 211)  (1442 211)  LC_1 Logic Functioning bit
 (41 3)  (1443 211)  (1443 211)  LC_1 Logic Functioning bit
 (42 3)  (1444 211)  (1444 211)  LC_1 Logic Functioning bit
 (43 3)  (1445 211)  (1445 211)  LC_1 Logic Functioning bit
 (51 3)  (1453 211)  (1453 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (1416 212)  (1416 212)  routing T_27_13.lft_op_0 <X> T_27_13.lc_trk_g1_0
 (21 4)  (1423 212)  (1423 212)  routing T_27_13.wire_logic_cluster/lc_3/out <X> T_27_13.lc_trk_g1_3
 (22 4)  (1424 212)  (1424 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1427 212)  (1427 212)  routing T_27_13.lft_op_2 <X> T_27_13.lc_trk_g1_2
 (26 4)  (1428 212)  (1428 212)  routing T_27_13.lc_trk_g2_4 <X> T_27_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1429 212)  (1429 212)  routing T_27_13.lc_trk_g1_2 <X> T_27_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 212)  (1431 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 212)  (1434 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 212)  (1435 212)  routing T_27_13.lc_trk_g3_2 <X> T_27_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 212)  (1436 212)  routing T_27_13.lc_trk_g3_2 <X> T_27_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1437 212)  (1437 212)  routing T_27_13.lc_trk_g1_7 <X> T_27_13.input_2_2
 (36 4)  (1438 212)  (1438 212)  LC_2 Logic Functioning bit
 (37 4)  (1439 212)  (1439 212)  LC_2 Logic Functioning bit
 (38 4)  (1440 212)  (1440 212)  LC_2 Logic Functioning bit
 (39 4)  (1441 212)  (1441 212)  LC_2 Logic Functioning bit
 (41 4)  (1443 212)  (1443 212)  LC_2 Logic Functioning bit
 (42 4)  (1444 212)  (1444 212)  LC_2 Logic Functioning bit
 (43 4)  (1445 212)  (1445 212)  LC_2 Logic Functioning bit
 (15 5)  (1417 213)  (1417 213)  routing T_27_13.lft_op_0 <X> T_27_13.lc_trk_g1_0
 (17 5)  (1419 213)  (1419 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1424 213)  (1424 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1426 213)  (1426 213)  routing T_27_13.lft_op_2 <X> T_27_13.lc_trk_g1_2
 (28 5)  (1430 213)  (1430 213)  routing T_27_13.lc_trk_g2_4 <X> T_27_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 213)  (1431 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1432 213)  (1432 213)  routing T_27_13.lc_trk_g1_2 <X> T_27_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1433 213)  (1433 213)  routing T_27_13.lc_trk_g3_2 <X> T_27_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1434 213)  (1434 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1436 213)  (1436 213)  routing T_27_13.lc_trk_g1_7 <X> T_27_13.input_2_2
 (35 5)  (1437 213)  (1437 213)  routing T_27_13.lc_trk_g1_7 <X> T_27_13.input_2_2
 (36 5)  (1438 213)  (1438 213)  LC_2 Logic Functioning bit
 (37 5)  (1439 213)  (1439 213)  LC_2 Logic Functioning bit
 (38 5)  (1440 213)  (1440 213)  LC_2 Logic Functioning bit
 (39 5)  (1441 213)  (1441 213)  LC_2 Logic Functioning bit
 (40 5)  (1442 213)  (1442 213)  LC_2 Logic Functioning bit
 (41 5)  (1443 213)  (1443 213)  LC_2 Logic Functioning bit
 (42 5)  (1444 213)  (1444 213)  LC_2 Logic Functioning bit
 (43 5)  (1445 213)  (1445 213)  LC_2 Logic Functioning bit
 (21 6)  (1423 214)  (1423 214)  routing T_27_13.lft_op_7 <X> T_27_13.lc_trk_g1_7
 (22 6)  (1424 214)  (1424 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1426 214)  (1426 214)  routing T_27_13.lft_op_7 <X> T_27_13.lc_trk_g1_7
 (27 6)  (1429 214)  (1429 214)  routing T_27_13.lc_trk_g3_5 <X> T_27_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1430 214)  (1430 214)  routing T_27_13.lc_trk_g3_5 <X> T_27_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 214)  (1431 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1432 214)  (1432 214)  routing T_27_13.lc_trk_g3_5 <X> T_27_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 214)  (1434 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1435 214)  (1435 214)  routing T_27_13.lc_trk_g2_0 <X> T_27_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1437 214)  (1437 214)  routing T_27_13.lc_trk_g0_5 <X> T_27_13.input_2_3
 (36 6)  (1438 214)  (1438 214)  LC_3 Logic Functioning bit
 (37 6)  (1439 214)  (1439 214)  LC_3 Logic Functioning bit
 (38 6)  (1440 214)  (1440 214)  LC_3 Logic Functioning bit
 (39 6)  (1441 214)  (1441 214)  LC_3 Logic Functioning bit
 (41 6)  (1443 214)  (1443 214)  LC_3 Logic Functioning bit
 (42 6)  (1444 214)  (1444 214)  LC_3 Logic Functioning bit
 (43 6)  (1445 214)  (1445 214)  LC_3 Logic Functioning bit
 (26 7)  (1428 215)  (1428 215)  routing T_27_13.lc_trk_g0_3 <X> T_27_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 215)  (1431 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1434 215)  (1434 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1438 215)  (1438 215)  LC_3 Logic Functioning bit
 (37 7)  (1439 215)  (1439 215)  LC_3 Logic Functioning bit
 (38 7)  (1440 215)  (1440 215)  LC_3 Logic Functioning bit
 (39 7)  (1441 215)  (1441 215)  LC_3 Logic Functioning bit
 (40 7)  (1442 215)  (1442 215)  LC_3 Logic Functioning bit
 (41 7)  (1443 215)  (1443 215)  LC_3 Logic Functioning bit
 (42 7)  (1444 215)  (1444 215)  LC_3 Logic Functioning bit
 (43 7)  (1445 215)  (1445 215)  LC_3 Logic Functioning bit
 (21 8)  (1423 216)  (1423 216)  routing T_27_13.sp4_v_t_22 <X> T_27_13.lc_trk_g2_3
 (22 8)  (1424 216)  (1424 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1425 216)  (1425 216)  routing T_27_13.sp4_v_t_22 <X> T_27_13.lc_trk_g2_3
 (31 8)  (1433 216)  (1433 216)  routing T_27_13.lc_trk_g2_5 <X> T_27_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 216)  (1434 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1435 216)  (1435 216)  routing T_27_13.lc_trk_g2_5 <X> T_27_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (1442 216)  (1442 216)  LC_4 Logic Functioning bit
 (41 8)  (1443 216)  (1443 216)  LC_4 Logic Functioning bit
 (42 8)  (1444 216)  (1444 216)  LC_4 Logic Functioning bit
 (43 8)  (1445 216)  (1445 216)  LC_4 Logic Functioning bit
 (51 8)  (1453 216)  (1453 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (1416 217)  (1416 217)  routing T_27_13.tnl_op_0 <X> T_27_13.lc_trk_g2_0
 (15 9)  (1417 217)  (1417 217)  routing T_27_13.tnl_op_0 <X> T_27_13.lc_trk_g2_0
 (17 9)  (1419 217)  (1419 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (1423 217)  (1423 217)  routing T_27_13.sp4_v_t_22 <X> T_27_13.lc_trk_g2_3
 (40 9)  (1442 217)  (1442 217)  LC_4 Logic Functioning bit
 (41 9)  (1443 217)  (1443 217)  LC_4 Logic Functioning bit
 (42 9)  (1444 217)  (1444 217)  LC_4 Logic Functioning bit
 (43 9)  (1445 217)  (1445 217)  LC_4 Logic Functioning bit
 (52 9)  (1454 217)  (1454 217)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (1413 218)  (1413 218)  routing T_27_13.sp4_h_l_38 <X> T_27_13.sp4_v_t_45
 (15 10)  (1417 218)  (1417 218)  routing T_27_13.sp4_h_l_24 <X> T_27_13.lc_trk_g2_5
 (16 10)  (1418 218)  (1418 218)  routing T_27_13.sp4_h_l_24 <X> T_27_13.lc_trk_g2_5
 (17 10)  (1419 218)  (1419 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1420 218)  (1420 218)  routing T_27_13.sp4_h_l_24 <X> T_27_13.lc_trk_g2_5
 (14 11)  (1416 219)  (1416 219)  routing T_27_13.tnl_op_4 <X> T_27_13.lc_trk_g2_4
 (15 11)  (1417 219)  (1417 219)  routing T_27_13.tnl_op_4 <X> T_27_13.lc_trk_g2_4
 (17 11)  (1419 219)  (1419 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 13)  (1424 221)  (1424 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1426 221)  (1426 221)  routing T_27_13.tnl_op_2 <X> T_27_13.lc_trk_g3_2
 (25 13)  (1427 221)  (1427 221)  routing T_27_13.tnl_op_2 <X> T_27_13.lc_trk_g3_2
 (5 14)  (1407 222)  (1407 222)  routing T_27_13.sp4_h_r_6 <X> T_27_13.sp4_h_l_44
 (15 14)  (1417 222)  (1417 222)  routing T_27_13.tnl_op_5 <X> T_27_13.lc_trk_g3_5
 (17 14)  (1419 222)  (1419 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (4 15)  (1406 223)  (1406 223)  routing T_27_13.sp4_h_r_6 <X> T_27_13.sp4_h_l_44
 (18 15)  (1420 223)  (1420 223)  routing T_27_13.tnl_op_5 <X> T_27_13.lc_trk_g3_5


LogicTile_28_13

 (13 3)  (1469 211)  (1469 211)  routing T_28_13.sp4_v_b_9 <X> T_28_13.sp4_h_l_39
 (2 6)  (1458 214)  (1458 214)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_13

 (6 15)  (1516 223)  (1516 223)  routing T_29_13.sp4_h_r_9 <X> T_29_13.sp4_h_l_44


LogicTile_30_13

 (2 8)  (1566 216)  (1566 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (4 4)  (13 196)  (13 196)  routing T_0_12.span4_horz_4 <X> T_0_12.lc_trk_g0_4
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (6 5)  (11 197)  (11 197)  routing T_0_12.span4_horz_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 202)  (5 202)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 205)  (13 205)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g1_4
 (5 13)  (12 205)  (12 205)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g1_4
 (7 13)  (10 205)  (10 205)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_4_12

 (9 6)  (189 198)  (189 198)  routing T_4_12.sp4_h_r_1 <X> T_4_12.sp4_h_l_41
 (10 6)  (190 198)  (190 198)  routing T_4_12.sp4_h_r_1 <X> T_4_12.sp4_h_l_41


LogicTile_6_12

 (27 0)  (315 192)  (315 192)  routing T_6_12.lc_trk_g3_4 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 192)  (316 192)  routing T_6_12.lc_trk_g3_4 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 192)  (317 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 192)  (318 192)  routing T_6_12.lc_trk_g3_4 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 192)  (319 192)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 192)  (320 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 192)  (321 192)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 192)  (322 192)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 192)  (324 192)  LC_0 Logic Functioning bit
 (37 0)  (325 192)  (325 192)  LC_0 Logic Functioning bit
 (38 0)  (326 192)  (326 192)  LC_0 Logic Functioning bit
 (39 0)  (327 192)  (327 192)  LC_0 Logic Functioning bit
 (40 0)  (328 192)  (328 192)  LC_0 Logic Functioning bit
 (41 0)  (329 192)  (329 192)  LC_0 Logic Functioning bit
 (42 0)  (330 192)  (330 192)  LC_0 Logic Functioning bit
 (43 0)  (331 192)  (331 192)  LC_0 Logic Functioning bit
 (52 0)  (340 192)  (340 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (305 193)  (305 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (317 193)  (317 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 193)  (319 193)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 193)  (320 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 193)  (321 193)  routing T_6_12.lc_trk_g2_0 <X> T_6_12.input_2_0
 (37 1)  (325 193)  (325 193)  LC_0 Logic Functioning bit
 (38 1)  (326 193)  (326 193)  LC_0 Logic Functioning bit
 (39 1)  (327 193)  (327 193)  LC_0 Logic Functioning bit
 (40 1)  (328 193)  (328 193)  LC_0 Logic Functioning bit
 (41 1)  (329 193)  (329 193)  LC_0 Logic Functioning bit
 (43 1)  (331 193)  (331 193)  LC_0 Logic Functioning bit
 (14 9)  (302 201)  (302 201)  routing T_6_12.sp4_r_v_b_32 <X> T_6_12.lc_trk_g2_0
 (17 9)  (305 201)  (305 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (25 14)  (313 206)  (313 206)  routing T_6_12.sp4_v_b_38 <X> T_6_12.lc_trk_g3_6
 (14 15)  (302 207)  (302 207)  routing T_6_12.sp4_r_v_b_44 <X> T_6_12.lc_trk_g3_4
 (17 15)  (305 207)  (305 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (310 207)  (310 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (311 207)  (311 207)  routing T_6_12.sp4_v_b_38 <X> T_6_12.lc_trk_g3_6
 (25 15)  (313 207)  (313 207)  routing T_6_12.sp4_v_b_38 <X> T_6_12.lc_trk_g3_6


LogicTile_7_12

 (22 0)  (364 192)  (364 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (366 192)  (366 192)  routing T_7_12.top_op_3 <X> T_7_12.lc_trk_g0_3
 (26 0)  (368 192)  (368 192)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 192)  (369 192)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 192)  (371 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 192)  (372 192)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 192)  (373 192)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 192)  (374 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 192)  (375 192)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 192)  (378 192)  LC_0 Logic Functioning bit
 (37 0)  (379 192)  (379 192)  LC_0 Logic Functioning bit
 (38 0)  (380 192)  (380 192)  LC_0 Logic Functioning bit
 (45 0)  (387 192)  (387 192)  LC_0 Logic Functioning bit
 (14 1)  (356 193)  (356 193)  routing T_7_12.sp4_r_v_b_35 <X> T_7_12.lc_trk_g0_0
 (17 1)  (359 193)  (359 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (363 193)  (363 193)  routing T_7_12.top_op_3 <X> T_7_12.lc_trk_g0_3
 (22 1)  (364 193)  (364 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 193)  (367 193)  routing T_7_12.sp4_r_v_b_33 <X> T_7_12.lc_trk_g0_2
 (26 1)  (368 193)  (368 193)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 193)  (371 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 193)  (374 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 193)  (376 193)  routing T_7_12.lc_trk_g1_1 <X> T_7_12.input_2_0
 (37 1)  (379 193)  (379 193)  LC_0 Logic Functioning bit
 (52 1)  (394 193)  (394 193)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (344 194)  (344 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (344 195)  (344 195)  routing T_7_12.lc_trk_g0_0 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (22 3)  (364 195)  (364 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (365 195)  (365 195)  routing T_7_12.sp12_h_r_14 <X> T_7_12.lc_trk_g0_6
 (17 4)  (359 196)  (359 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (363 196)  (363 196)  routing T_7_12.wire_logic_cluster/lc_3/out <X> T_7_12.lc_trk_g1_3
 (22 4)  (364 196)  (364 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (369 196)  (369 196)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 196)  (370 196)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 196)  (371 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 196)  (374 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 196)  (376 196)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 196)  (378 196)  LC_2 Logic Functioning bit
 (38 4)  (380 196)  (380 196)  LC_2 Logic Functioning bit
 (41 4)  (383 196)  (383 196)  LC_2 Logic Functioning bit
 (43 4)  (385 196)  (385 196)  LC_2 Logic Functioning bit
 (22 5)  (364 197)  (364 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 197)  (366 197)  routing T_7_12.top_op_2 <X> T_7_12.lc_trk_g1_2
 (25 5)  (367 197)  (367 197)  routing T_7_12.top_op_2 <X> T_7_12.lc_trk_g1_2
 (27 5)  (369 197)  (369 197)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 197)  (370 197)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 197)  (371 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 197)  (372 197)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 197)  (373 197)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 197)  (374 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (375 197)  (375 197)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_2
 (35 5)  (377 197)  (377 197)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_2
 (36 5)  (378 197)  (378 197)  LC_2 Logic Functioning bit
 (38 5)  (380 197)  (380 197)  LC_2 Logic Functioning bit
 (41 5)  (383 197)  (383 197)  LC_2 Logic Functioning bit
 (42 5)  (384 197)  (384 197)  LC_2 Logic Functioning bit
 (43 5)  (385 197)  (385 197)  LC_2 Logic Functioning bit
 (14 6)  (356 198)  (356 198)  routing T_7_12.wire_logic_cluster/lc_4/out <X> T_7_12.lc_trk_g1_4
 (15 6)  (357 198)  (357 198)  routing T_7_12.sp4_h_r_5 <X> T_7_12.lc_trk_g1_5
 (16 6)  (358 198)  (358 198)  routing T_7_12.sp4_h_r_5 <X> T_7_12.lc_trk_g1_5
 (17 6)  (359 198)  (359 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (19 6)  (361 198)  (361 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 6)  (367 198)  (367 198)  routing T_7_12.sp4_h_r_14 <X> T_7_12.lc_trk_g1_6
 (26 6)  (368 198)  (368 198)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 198)  (371 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 198)  (374 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 198)  (375 198)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (383 198)  (383 198)  LC_3 Logic Functioning bit
 (43 6)  (385 198)  (385 198)  LC_3 Logic Functioning bit
 (50 6)  (392 198)  (392 198)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (359 199)  (359 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (360 199)  (360 199)  routing T_7_12.sp4_h_r_5 <X> T_7_12.lc_trk_g1_5
 (22 7)  (364 199)  (364 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 199)  (365 199)  routing T_7_12.sp4_h_r_14 <X> T_7_12.lc_trk_g1_6
 (24 7)  (366 199)  (366 199)  routing T_7_12.sp4_h_r_14 <X> T_7_12.lc_trk_g1_6
 (26 7)  (368 199)  (368 199)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 199)  (370 199)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 199)  (371 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 199)  (372 199)  routing T_7_12.lc_trk_g0_2 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (379 199)  (379 199)  LC_3 Logic Functioning bit
 (42 7)  (384 199)  (384 199)  LC_3 Logic Functioning bit
 (25 8)  (367 200)  (367 200)  routing T_7_12.sp4_v_t_23 <X> T_7_12.lc_trk_g2_2
 (27 8)  (369 200)  (369 200)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 200)  (370 200)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 200)  (371 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 200)  (374 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 200)  (378 200)  LC_4 Logic Functioning bit
 (39 8)  (381 200)  (381 200)  LC_4 Logic Functioning bit
 (43 8)  (385 200)  (385 200)  LC_4 Logic Functioning bit
 (15 9)  (357 201)  (357 201)  routing T_7_12.sp4_v_t_29 <X> T_7_12.lc_trk_g2_0
 (16 9)  (358 201)  (358 201)  routing T_7_12.sp4_v_t_29 <X> T_7_12.lc_trk_g2_0
 (17 9)  (359 201)  (359 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (364 201)  (364 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 201)  (365 201)  routing T_7_12.sp4_v_t_23 <X> T_7_12.lc_trk_g2_2
 (25 9)  (367 201)  (367 201)  routing T_7_12.sp4_v_t_23 <X> T_7_12.lc_trk_g2_2
 (28 9)  (370 201)  (370 201)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 201)  (371 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 201)  (373 201)  routing T_7_12.lc_trk_g0_3 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 201)  (374 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (377 201)  (377 201)  routing T_7_12.lc_trk_g0_2 <X> T_7_12.input_2_4
 (38 9)  (380 201)  (380 201)  LC_4 Logic Functioning bit
 (17 10)  (359 202)  (359 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 202)  (360 202)  routing T_7_12.wire_logic_cluster/lc_5/out <X> T_7_12.lc_trk_g2_5
 (21 10)  (363 202)  (363 202)  routing T_7_12.wire_logic_cluster/lc_7/out <X> T_7_12.lc_trk_g2_7
 (22 10)  (364 202)  (364 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (371 202)  (371 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 202)  (374 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 202)  (375 202)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 202)  (376 202)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 202)  (379 202)  LC_5 Logic Functioning bit
 (38 10)  (380 202)  (380 202)  LC_5 Logic Functioning bit
 (39 10)  (381 202)  (381 202)  LC_5 Logic Functioning bit
 (40 10)  (382 202)  (382 202)  LC_5 Logic Functioning bit
 (41 10)  (383 202)  (383 202)  LC_5 Logic Functioning bit
 (50 10)  (392 202)  (392 202)  Cascade bit: LH_LC05_inmux02_5

 (30 11)  (372 203)  (372 203)  routing T_7_12.lc_trk_g0_2 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (37 11)  (379 203)  (379 203)  LC_5 Logic Functioning bit
 (38 11)  (380 203)  (380 203)  LC_5 Logic Functioning bit
 (39 11)  (381 203)  (381 203)  LC_5 Logic Functioning bit
 (40 11)  (382 203)  (382 203)  LC_5 Logic Functioning bit
 (41 11)  (383 203)  (383 203)  LC_5 Logic Functioning bit
 (17 12)  (359 204)  (359 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (368 204)  (368 204)  routing T_7_12.lc_trk_g1_5 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 204)  (369 204)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 204)  (371 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 204)  (372 204)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 204)  (373 204)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 204)  (374 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 204)  (375 204)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 204)  (376 204)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 204)  (378 204)  LC_6 Logic Functioning bit
 (37 12)  (379 204)  (379 204)  LC_6 Logic Functioning bit
 (43 12)  (385 204)  (385 204)  LC_6 Logic Functioning bit
 (45 12)  (387 204)  (387 204)  LC_6 Logic Functioning bit
 (50 12)  (392 204)  (392 204)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (356 205)  (356 205)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g3_0
 (15 13)  (357 205)  (357 205)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g3_0
 (16 13)  (358 205)  (358 205)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g3_0
 (17 13)  (359 205)  (359 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (360 205)  (360 205)  routing T_7_12.sp4_r_v_b_41 <X> T_7_12.lc_trk_g3_1
 (22 13)  (364 205)  (364 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (365 205)  (365 205)  routing T_7_12.sp4_v_b_42 <X> T_7_12.lc_trk_g3_2
 (24 13)  (366 205)  (366 205)  routing T_7_12.sp4_v_b_42 <X> T_7_12.lc_trk_g3_2
 (27 13)  (369 205)  (369 205)  routing T_7_12.lc_trk_g1_5 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 205)  (371 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 205)  (373 205)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 205)  (379 205)  LC_6 Logic Functioning bit
 (25 14)  (367 206)  (367 206)  routing T_7_12.wire_logic_cluster/lc_6/out <X> T_7_12.lc_trk_g3_6
 (27 14)  (369 206)  (369 206)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 206)  (370 206)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 206)  (371 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 206)  (374 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 206)  (376 206)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 206)  (377 206)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.input_2_7
 (36 14)  (378 206)  (378 206)  LC_7 Logic Functioning bit
 (37 14)  (379 206)  (379 206)  LC_7 Logic Functioning bit
 (38 14)  (380 206)  (380 206)  LC_7 Logic Functioning bit
 (39 14)  (381 206)  (381 206)  LC_7 Logic Functioning bit
 (41 14)  (383 206)  (383 206)  LC_7 Logic Functioning bit
 (45 14)  (387 206)  (387 206)  LC_7 Logic Functioning bit
 (51 14)  (393 206)  (393 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (364 207)  (364 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (368 207)  (368 207)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 207)  (369 207)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 207)  (371 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 207)  (373 207)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 207)  (374 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (376 207)  (376 207)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.input_2_7
 (35 15)  (377 207)  (377 207)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.input_2_7
 (36 15)  (378 207)  (378 207)  LC_7 Logic Functioning bit
 (37 15)  (379 207)  (379 207)  LC_7 Logic Functioning bit
 (38 15)  (380 207)  (380 207)  LC_7 Logic Functioning bit
 (39 15)  (381 207)  (381 207)  LC_7 Logic Functioning bit


RAM_Tile_8_12

 (0 0)  (396 192)  (396 192)  Negative Clock bit

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (8 2)  (404 194)  (404 194)  routing T_8_12.sp4_h_r_1 <X> T_8_12.sp4_h_l_36
 (27 4)  (423 196)  (423 196)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_bram/ram/WDATA_5
 (29 4)  (425 196)  (425 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_5
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (22 5)  (418 197)  (418 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 197)  (419 197)  routing T_8_12.sp4_h_r_2 <X> T_8_12.lc_trk_g1_2
 (24 5)  (420 197)  (420 197)  routing T_8_12.sp4_h_r_2 <X> T_8_12.lc_trk_g1_2
 (25 5)  (421 197)  (421 197)  routing T_8_12.sp4_h_r_2 <X> T_8_12.lc_trk_g1_2
 (30 5)  (426 197)  (426 197)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_bram/ram/WDATA_5
 (36 5)  (432 197)  (432 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (14 6)  (410 198)  (410 198)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (14 7)  (410 199)  (410 199)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (15 7)  (411 199)  (411 199)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (16 7)  (412 199)  (412 199)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (17 7)  (413 199)  (413 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (27 12)  (423 204)  (423 204)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_1
 (29 12)  (425 204)  (425 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (426 204)  (426 204)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_1
 (40 13)  (436 205)  (436 205)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 206)  (411 206)  routing T_8_12.sp4_v_b_45 <X> T_8_12.lc_trk_g3_5
 (16 14)  (412 206)  (412 206)  routing T_8_12.sp4_v_b_45 <X> T_8_12.lc_trk_g3_5
 (17 14)  (413 206)  (413 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (12 0)  (450 192)  (450 192)  routing T_9_12.sp4_v_b_8 <X> T_9_12.sp4_h_r_2
 (22 0)  (460 192)  (460 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 192)  (461 192)  routing T_9_12.sp4_h_r_3 <X> T_9_12.lc_trk_g0_3
 (24 0)  (462 192)  (462 192)  routing T_9_12.sp4_h_r_3 <X> T_9_12.lc_trk_g0_3
 (11 1)  (449 193)  (449 193)  routing T_9_12.sp4_v_b_8 <X> T_9_12.sp4_h_r_2
 (13 1)  (451 193)  (451 193)  routing T_9_12.sp4_v_b_8 <X> T_9_12.sp4_h_r_2
 (21 1)  (459 193)  (459 193)  routing T_9_12.sp4_h_r_3 <X> T_9_12.lc_trk_g0_3
 (0 2)  (438 194)  (438 194)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (1 2)  (439 194)  (439 194)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (443 194)  (443 194)  routing T_9_12.sp4_v_t_37 <X> T_9_12.sp4_h_l_37
 (17 2)  (455 194)  (455 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (6 3)  (444 195)  (444 195)  routing T_9_12.sp4_v_t_37 <X> T_9_12.sp4_h_l_37
 (18 3)  (456 195)  (456 195)  routing T_9_12.sp4_r_v_b_29 <X> T_9_12.lc_trk_g0_5
 (27 4)  (465 196)  (465 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 196)  (466 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 196)  (468 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 196)  (471 196)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 196)  (472 196)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 196)  (479 196)  LC_2 Logic Functioning bit
 (43 4)  (481 196)  (481 196)  LC_2 Logic Functioning bit
 (45 4)  (483 196)  (483 196)  LC_2 Logic Functioning bit
 (46 4)  (484 196)  (484 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (485 196)  (485 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (491 196)  (491 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (31 5)  (469 197)  (469 197)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (41 5)  (479 197)  (479 197)  LC_2 Logic Functioning bit
 (43 5)  (481 197)  (481 197)  LC_2 Logic Functioning bit
 (52 5)  (490 197)  (490 197)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (491 197)  (491 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (459 198)  (459 198)  routing T_9_12.wire_logic_cluster/lc_7/out <X> T_9_12.lc_trk_g1_7
 (22 6)  (460 198)  (460 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (455 200)  (455 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (464 200)  (464 200)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 200)  (467 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 200)  (468 200)  routing T_9_12.lc_trk_g0_5 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 200)  (470 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 200)  (471 200)  routing T_9_12.lc_trk_g2_1 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 200)  (474 200)  LC_4 Logic Functioning bit
 (38 8)  (476 200)  (476 200)  LC_4 Logic Functioning bit
 (40 8)  (478 200)  (478 200)  LC_4 Logic Functioning bit
 (41 8)  (479 200)  (479 200)  LC_4 Logic Functioning bit
 (42 8)  (480 200)  (480 200)  LC_4 Logic Functioning bit
 (43 8)  (481 200)  (481 200)  LC_4 Logic Functioning bit
 (52 8)  (490 200)  (490 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (456 201)  (456 201)  routing T_9_12.sp4_r_v_b_33 <X> T_9_12.lc_trk_g2_1
 (26 9)  (464 201)  (464 201)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 201)  (466 201)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 201)  (467 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (25 10)  (463 202)  (463 202)  routing T_9_12.sp4_v_b_30 <X> T_9_12.lc_trk_g2_6
 (14 11)  (452 203)  (452 203)  routing T_9_12.sp12_v_b_20 <X> T_9_12.lc_trk_g2_4
 (16 11)  (454 203)  (454 203)  routing T_9_12.sp12_v_b_20 <X> T_9_12.lc_trk_g2_4
 (17 11)  (455 203)  (455 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (460 203)  (460 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 203)  (461 203)  routing T_9_12.sp4_v_b_30 <X> T_9_12.lc_trk_g2_6
 (25 12)  (463 204)  (463 204)  routing T_9_12.wire_logic_cluster/lc_2/out <X> T_9_12.lc_trk_g3_2
 (22 13)  (460 205)  (460 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (452 206)  (452 206)  routing T_9_12.sp4_h_r_36 <X> T_9_12.lc_trk_g3_4
 (28 14)  (466 206)  (466 206)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 206)  (467 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 206)  (468 206)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 206)  (469 206)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 206)  (470 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 206)  (472 206)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 206)  (473 206)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_7
 (36 14)  (474 206)  (474 206)  LC_7 Logic Functioning bit
 (37 14)  (475 206)  (475 206)  LC_7 Logic Functioning bit
 (39 14)  (477 206)  (477 206)  LC_7 Logic Functioning bit
 (43 14)  (481 206)  (481 206)  LC_7 Logic Functioning bit
 (45 14)  (483 206)  (483 206)  LC_7 Logic Functioning bit
 (51 14)  (489 206)  (489 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (453 207)  (453 207)  routing T_9_12.sp4_h_r_36 <X> T_9_12.lc_trk_g3_4
 (16 15)  (454 207)  (454 207)  routing T_9_12.sp4_h_r_36 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 207)  (461 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6
 (24 15)  (462 207)  (462 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6
 (25 15)  (463 207)  (463 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6
 (26 15)  (464 207)  (464 207)  routing T_9_12.lc_trk_g0_3 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 207)  (467 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 207)  (469 207)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 207)  (470 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (471 207)  (471 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_7
 (34 15)  (472 207)  (472 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_7
 (35 15)  (473 207)  (473 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_7
 (36 15)  (474 207)  (474 207)  LC_7 Logic Functioning bit
 (37 15)  (475 207)  (475 207)  LC_7 Logic Functioning bit
 (38 15)  (476 207)  (476 207)  LC_7 Logic Functioning bit
 (39 15)  (477 207)  (477 207)  LC_7 Logic Functioning bit


LogicTile_10_12

 (21 0)  (513 192)  (513 192)  routing T_10_12.sp4_h_r_11 <X> T_10_12.lc_trk_g0_3
 (22 0)  (514 192)  (514 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (515 192)  (515 192)  routing T_10_12.sp4_h_r_11 <X> T_10_12.lc_trk_g0_3
 (24 0)  (516 192)  (516 192)  routing T_10_12.sp4_h_r_11 <X> T_10_12.lc_trk_g0_3
 (26 0)  (518 192)  (518 192)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 192)  (519 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 192)  (526 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 192)  (527 192)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.input_2_0
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (43 0)  (535 192)  (535 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 193)  (517 193)  routing T_10_12.sp4_r_v_b_33 <X> T_10_12.lc_trk_g0_2
 (26 1)  (518 193)  (518 193)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 193)  (520 193)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 193)  (522 193)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 193)  (527 193)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.input_2_0
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (48 1)  (540 193)  (540 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (500 194)  (500 194)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_h_l_36
 (10 2)  (502 194)  (502 194)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_h_l_36
 (17 2)  (509 194)  (509 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (514 194)  (514 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 194)  (516 194)  routing T_10_12.top_op_7 <X> T_10_12.lc_trk_g0_7
 (14 3)  (506 195)  (506 195)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g0_4
 (15 3)  (507 195)  (507 195)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g0_4
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (510 195)  (510 195)  routing T_10_12.sp4_r_v_b_29 <X> T_10_12.lc_trk_g0_5
 (21 3)  (513 195)  (513 195)  routing T_10_12.top_op_7 <X> T_10_12.lc_trk_g0_7
 (22 3)  (514 195)  (514 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 195)  (516 195)  routing T_10_12.top_op_6 <X> T_10_12.lc_trk_g0_6
 (25 3)  (517 195)  (517 195)  routing T_10_12.top_op_6 <X> T_10_12.lc_trk_g0_6
 (21 4)  (513 196)  (513 196)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 196)  (515 196)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (24 4)  (516 196)  (516 196)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 196)  (522 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g0_5 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (41 4)  (533 196)  (533 196)  LC_2 Logic Functioning bit
 (43 4)  (535 196)  (535 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (53 4)  (545 196)  (545 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (21 5)  (513 197)  (513 197)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g1_3
 (26 5)  (518 197)  (518 197)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 197)  (520 197)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 197)  (521 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 197)  (524 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 197)  (527 197)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.input_2_2
 (36 5)  (528 197)  (528 197)  LC_2 Logic Functioning bit
 (37 5)  (529 197)  (529 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (40 5)  (532 197)  (532 197)  LC_2 Logic Functioning bit
 (42 5)  (534 197)  (534 197)  LC_2 Logic Functioning bit
 (5 6)  (497 198)  (497 198)  routing T_10_12.sp4_v_t_44 <X> T_10_12.sp4_h_l_38
 (14 6)  (506 198)  (506 198)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.wire_logic_cluster/lc_5/out <X> T_10_12.lc_trk_g1_5
 (26 6)  (518 198)  (518 198)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 198)  (520 198)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 198)  (525 198)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 198)  (526 198)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 198)  (528 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (41 6)  (533 198)  (533 198)  LC_3 Logic Functioning bit
 (43 6)  (535 198)  (535 198)  LC_3 Logic Functioning bit
 (4 7)  (496 199)  (496 199)  routing T_10_12.sp4_v_t_44 <X> T_10_12.sp4_h_l_38
 (6 7)  (498 199)  (498 199)  routing T_10_12.sp4_v_t_44 <X> T_10_12.sp4_h_l_38
 (14 7)  (506 199)  (506 199)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (15 7)  (507 199)  (507 199)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (16 7)  (508 199)  (508 199)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (28 7)  (520 199)  (520 199)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 199)  (521 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 199)  (522 199)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (529 199)  (529 199)  LC_3 Logic Functioning bit
 (39 7)  (531 199)  (531 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (43 7)  (535 199)  (535 199)  LC_3 Logic Functioning bit
 (25 8)  (517 200)  (517 200)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g2_2
 (27 8)  (519 200)  (519 200)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 200)  (520 200)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (41 8)  (533 200)  (533 200)  LC_4 Logic Functioning bit
 (43 8)  (535 200)  (535 200)  LC_4 Logic Functioning bit
 (46 8)  (538 200)  (538 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (542 200)  (542 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (514 201)  (514 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (523 201)  (523 201)  routing T_10_12.lc_trk_g0_3 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 201)  (528 201)  LC_4 Logic Functioning bit
 (37 9)  (529 201)  (529 201)  LC_4 Logic Functioning bit
 (41 9)  (533 201)  (533 201)  LC_4 Logic Functioning bit
 (43 9)  (535 201)  (535 201)  LC_4 Logic Functioning bit
 (17 10)  (509 202)  (509 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 10)  (520 202)  (520 202)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 202)  (522 202)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 202)  (523 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 202)  (526 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 202)  (527 202)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.input_2_5
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (43 10)  (535 202)  (535 202)  LC_5 Logic Functioning bit
 (45 10)  (537 202)  (537 202)  LC_5 Logic Functioning bit
 (46 10)  (538 202)  (538 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (514 203)  (514 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 203)  (517 203)  routing T_10_12.sp4_r_v_b_38 <X> T_10_12.lc_trk_g2_6
 (26 11)  (518 203)  (518 203)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 203)  (519 203)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 203)  (520 203)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 203)  (521 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 203)  (522 203)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 203)  (524 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 203)  (527 203)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.input_2_5
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (37 11)  (529 203)  (529 203)  LC_5 Logic Functioning bit
 (38 11)  (530 203)  (530 203)  LC_5 Logic Functioning bit
 (39 11)  (531 203)  (531 203)  LC_5 Logic Functioning bit
 (14 12)  (506 204)  (506 204)  routing T_10_12.wire_logic_cluster/lc_0/out <X> T_10_12.lc_trk_g3_0
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (517 204)  (517 204)  routing T_10_12.sp4_h_r_34 <X> T_10_12.lc_trk_g3_2
 (5 13)  (497 205)  (497 205)  routing T_10_12.sp4_h_r_9 <X> T_10_12.sp4_v_b_9
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (514 205)  (514 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 205)  (515 205)  routing T_10_12.sp4_h_r_34 <X> T_10_12.lc_trk_g3_2
 (24 13)  (516 205)  (516 205)  routing T_10_12.sp4_h_r_34 <X> T_10_12.lc_trk_g3_2
 (11 14)  (503 206)  (503 206)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_v_t_46
 (13 14)  (505 206)  (505 206)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_v_t_46
 (26 14)  (518 206)  (518 206)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 206)  (522 206)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 206)  (526 206)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 206)  (528 206)  LC_7 Logic Functioning bit
 (38 14)  (530 206)  (530 206)  LC_7 Logic Functioning bit
 (41 14)  (533 206)  (533 206)  LC_7 Logic Functioning bit
 (43 14)  (535 206)  (535 206)  LC_7 Logic Functioning bit
 (12 15)  (504 207)  (504 207)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_v_t_46
 (14 15)  (506 207)  (506 207)  routing T_10_12.sp4_h_l_17 <X> T_10_12.lc_trk_g3_4
 (15 15)  (507 207)  (507 207)  routing T_10_12.sp4_h_l_17 <X> T_10_12.lc_trk_g3_4
 (16 15)  (508 207)  (508 207)  routing T_10_12.sp4_h_l_17 <X> T_10_12.lc_trk_g3_4
 (17 15)  (509 207)  (509 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (519 207)  (519 207)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 207)  (520 207)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 207)  (521 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 207)  (523 207)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 207)  (529 207)  LC_7 Logic Functioning bit
 (39 15)  (531 207)  (531 207)  LC_7 Logic Functioning bit
 (41 15)  (533 207)  (533 207)  LC_7 Logic Functioning bit
 (43 15)  (535 207)  (535 207)  LC_7 Logic Functioning bit
 (51 15)  (543 207)  (543 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_12

 (9 0)  (555 192)  (555 192)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_r_1
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 192)  (574 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 192)  (576 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (41 0)  (587 192)  (587 192)  LC_0 Logic Functioning bit
 (43 0)  (589 192)  (589 192)  LC_0 Logic Functioning bit
 (45 0)  (591 192)  (591 192)  LC_0 Logic Functioning bit
 (46 0)  (592 192)  (592 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (598 192)  (598 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (41 1)  (587 193)  (587 193)  LC_0 Logic Functioning bit
 (43 1)  (589 193)  (589 193)  LC_0 Logic Functioning bit
 (48 1)  (594 193)  (594 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (597 193)  (597 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 194)  (560 194)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g0_4
 (14 3)  (560 195)  (560 195)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g0_4
 (15 3)  (561 195)  (561 195)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g0_4
 (16 3)  (562 195)  (562 195)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (565 196)  (565 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (12 6)  (558 198)  (558 198)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_l_40
 (11 7)  (557 199)  (557 199)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_l_40
 (13 7)  (559 199)  (559 199)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_l_40
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (569 201)  (569 201)  routing T_11_12.sp12_v_b_18 <X> T_11_12.lc_trk_g2_2
 (25 9)  (571 201)  (571 201)  routing T_11_12.sp12_v_b_18 <X> T_11_12.lc_trk_g2_2
 (16 10)  (562 202)  (562 202)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g2_5
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g2_5
 (4 11)  (550 203)  (550 203)  routing T_11_12.sp4_h_r_10 <X> T_11_12.sp4_h_l_43
 (6 11)  (552 203)  (552 203)  routing T_11_12.sp4_h_r_10 <X> T_11_12.sp4_h_l_43
 (18 11)  (564 203)  (564 203)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g2_5
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 206)  (551 206)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_h_l_44
 (14 14)  (560 206)  (560 206)  routing T_11_12.sp4_h_r_44 <X> T_11_12.lc_trk_g3_4
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (6 15)  (552 207)  (552 207)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_h_l_44
 (14 15)  (560 207)  (560 207)  routing T_11_12.sp4_h_r_44 <X> T_11_12.lc_trk_g3_4
 (15 15)  (561 207)  (561 207)  routing T_11_12.sp4_h_r_44 <X> T_11_12.lc_trk_g3_4
 (16 15)  (562 207)  (562 207)  routing T_11_12.sp4_h_r_44 <X> T_11_12.lc_trk_g3_4
 (17 15)  (563 207)  (563 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_12_12

 (25 0)  (625 192)  (625 192)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 192)  (635 192)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 193)  (623 193)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (35 1)  (635 193)  (635 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (608 194)  (608 194)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_h_l_36
 (21 2)  (621 194)  (621 194)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 194)  (635 194)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_1
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (0 3)  (600 195)  (600 195)  routing T_12_12.lc_trk_g1_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g1_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (15 3)  (615 195)  (615 195)  routing T_12_12.bot_op_4 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (621 195)  (621 195)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (32 3)  (632 195)  (632 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 195)  (634 195)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_1
 (35 3)  (635 195)  (635 195)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (615 196)  (615 196)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g1_1
 (16 4)  (616 196)  (616 196)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g1_1
 (17 4)  (617 196)  (617 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g1_2
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.input_2_2
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (15 5)  (615 197)  (615 197)  routing T_12_12.bot_op_0 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (618 197)  (618 197)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g1_1
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (4 6)  (604 198)  (604 198)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_v_t_38
 (6 6)  (606 198)  (606 198)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_v_t_38
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g1_5
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 198)  (624 198)  routing T_12_12.bot_op_7 <X> T_12_12.lc_trk_g1_7
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (44 6)  (644 198)  (644 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.bot_op_6 <X> T_12_12.lc_trk_g1_6
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 199)  (634 199)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.input_2_3
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (635 200)  (635 200)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.input_2_4
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (44 8)  (644 200)  (644 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (11 9)  (611 201)  (611 201)  routing T_12_12.sp4_h_l_37 <X> T_12_12.sp4_h_r_8
 (13 9)  (613 201)  (613 201)  routing T_12_12.sp4_h_l_37 <X> T_12_12.sp4_h_r_8
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.tnr_op_2 <X> T_12_12.lc_trk_g2_2
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.input_2_4
 (34 9)  (634 201)  (634 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.input_2_4
 (35 9)  (635 201)  (635 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.input_2_4
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (3 10)  (603 202)  (603 202)  routing T_12_12.sp12_v_t_22 <X> T_12_12.sp12_h_l_22
 (9 10)  (609 202)  (609 202)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_h_l_42
 (14 10)  (614 202)  (614 202)  routing T_12_12.sp4_h_r_36 <X> T_12_12.lc_trk_g2_4
 (21 10)  (621 202)  (621 202)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 202)  (635 202)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_5
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (44 10)  (644 202)  (644 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (15 11)  (615 203)  (615 203)  routing T_12_12.sp4_h_r_36 <X> T_12_12.lc_trk_g2_4
 (16 11)  (616 203)  (616 203)  routing T_12_12.sp4_h_r_36 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 203)  (635 203)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_5
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (9 12)  (609 204)  (609 204)  routing T_12_12.sp4_h_l_42 <X> T_12_12.sp4_h_r_10
 (10 12)  (610 204)  (610 204)  routing T_12_12.sp4_h_l_42 <X> T_12_12.sp4_h_r_10
 (14 12)  (614 204)  (614 204)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g3_0
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.tnr_op_3 <X> T_12_12.lc_trk_g3_3
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (44 12)  (644 204)  (644 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 205)  (633 205)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (0 14)  (600 206)  (600 206)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (608 206)  (608 206)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_h_l_47
 (9 14)  (609 206)  (609 206)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_h_l_47
 (14 14)  (614 206)  (614 206)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g3_4
 (21 14)  (621 206)  (621 206)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g3_7
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 206)  (624 206)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g3_7
 (25 14)  (625 206)  (625 206)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g3_6
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 206)  (635 206)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_7
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (44 14)  (644 206)  (644 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 207)  (605 207)  routing T_12_12.sp4_h_l_44 <X> T_12_12.sp4_v_t_44
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 207)  (633 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_7
 (35 15)  (635 207)  (635 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_7
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (41 15)  (641 207)  (641 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (14 0)  (668 192)  (668 192)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g0_0
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 192)  (672 192)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g0_1
 (21 0)  (675 192)  (675 192)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g0_3
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 192)  (679 192)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g0_2
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 192)  (684 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 193)  (684 193)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (46 1)  (700 193)  (700 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (10 2)  (664 194)  (664 194)  routing T_13_12.sp4_v_b_8 <X> T_13_12.sp4_h_l_36
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (53 2)  (707 194)  (707 194)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (654 195)  (654 195)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (15 3)  (669 195)  (669 195)  routing T_13_12.sp4_v_t_9 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_v_t_9 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (3 4)  (657 196)  (657 196)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_h_r_0
 (15 4)  (669 196)  (669 196)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g1_1
 (16 4)  (670 196)  (670 196)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g1_1
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (42 4)  (696 196)  (696 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (8 5)  (662 197)  (662 197)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_v_b_4
 (10 5)  (664 197)  (664 197)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_v_b_4
 (14 5)  (668 197)  (668 197)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g1_0
 (15 5)  (669 197)  (669 197)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 197)  (672 197)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g1_1
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.input_2_2
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (5 6)  (659 198)  (659 198)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_h_l_38
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.bnr_op_5 <X> T_13_12.lc_trk_g1_5
 (28 6)  (682 198)  (682 198)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 198)  (684 198)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (6 7)  (660 199)  (660 199)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_h_l_38
 (9 7)  (663 199)  (663 199)  routing T_13_12.sp4_v_b_8 <X> T_13_12.sp4_v_t_41
 (10 7)  (664 199)  (664 199)  routing T_13_12.sp4_v_b_8 <X> T_13_12.sp4_v_t_41
 (18 7)  (672 199)  (672 199)  routing T_13_12.bnr_op_5 <X> T_13_12.lc_trk_g1_5
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 199)  (677 199)  routing T_13_12.sp4_h_r_6 <X> T_13_12.lc_trk_g1_6
 (24 7)  (678 199)  (678 199)  routing T_13_12.sp4_h_r_6 <X> T_13_12.lc_trk_g1_6
 (25 7)  (679 199)  (679 199)  routing T_13_12.sp4_h_r_6 <X> T_13_12.lc_trk_g1_6
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 199)  (687 199)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.input_2_3
 (35 7)  (689 199)  (689 199)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.input_2_3
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (40 7)  (694 199)  (694 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (51 7)  (705 199)  (705 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (662 200)  (662 200)  routing T_13_12.sp4_v_b_7 <X> T_13_12.sp4_h_r_7
 (9 8)  (663 200)  (663 200)  routing T_13_12.sp4_v_b_7 <X> T_13_12.sp4_h_r_7
 (14 8)  (668 200)  (668 200)  routing T_13_12.bnl_op_0 <X> T_13_12.lc_trk_g2_0
 (21 8)  (675 200)  (675 200)  routing T_13_12.bnl_op_3 <X> T_13_12.lc_trk_g2_3
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (668 201)  (668 201)  routing T_13_12.bnl_op_0 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (675 201)  (675 201)  routing T_13_12.bnl_op_3 <X> T_13_12.lc_trk_g2_3
 (5 10)  (659 202)  (659 202)  routing T_13_12.sp4_v_t_37 <X> T_13_12.sp4_h_l_43
 (21 10)  (675 202)  (675 202)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 11)  (658 203)  (658 203)  routing T_13_12.sp4_v_t_37 <X> T_13_12.sp4_h_l_43
 (6 11)  (660 203)  (660 203)  routing T_13_12.sp4_v_t_37 <X> T_13_12.sp4_h_l_43
 (10 11)  (664 203)  (664 203)  routing T_13_12.sp4_h_l_39 <X> T_13_12.sp4_v_t_42
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (5 14)  (659 206)  (659 206)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_h_l_44
 (15 14)  (669 206)  (669 206)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (4 15)  (658 207)  (658 207)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_h_l_44
 (6 15)  (660 207)  (660 207)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_h_l_44
 (14 15)  (668 207)  (668 207)  routing T_13_12.tnl_op_4 <X> T_13_12.lc_trk_g3_4
 (15 15)  (669 207)  (669 207)  routing T_13_12.tnl_op_4 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 207)  (687 207)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.input_2_7
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (40 15)  (694 207)  (694 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (8 0)  (716 192)  (716 192)  routing T_14_12.sp4_h_l_40 <X> T_14_12.sp4_h_r_1
 (10 0)  (718 192)  (718 192)  routing T_14_12.sp4_h_l_40 <X> T_14_12.sp4_h_r_1
 (14 0)  (722 192)  (722 192)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g0_0
 (25 0)  (733 192)  (733 192)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (4 1)  (712 193)  (712 193)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_h_r_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (25 1)  (733 193)  (733 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (53 1)  (761 193)  (761 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 194)  (708 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 195)  (708 195)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 3)  (710 195)  (710 195)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 196)  (722 196)  routing T_14_12.sp4_v_b_8 <X> T_14_12.lc_trk_g1_0
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (14 5)  (722 197)  (722 197)  routing T_14_12.sp4_v_b_8 <X> T_14_12.lc_trk_g1_0
 (16 5)  (724 197)  (724 197)  routing T_14_12.sp4_v_b_8 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (14 6)  (722 198)  (722 198)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 198)  (743 198)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.input_2_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (14 7)  (722 199)  (722 199)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (15 7)  (723 199)  (723 199)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (16 7)  (724 199)  (724 199)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 199)  (733 199)  routing T_14_12.sp4_r_v_b_30 <X> T_14_12.lc_trk_g1_6
 (26 7)  (734 199)  (734 199)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 199)  (740 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (741 199)  (741 199)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.input_2_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (21 8)  (729 200)  (729 200)  routing T_14_12.sp12_v_t_0 <X> T_14_12.lc_trk_g2_3
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.sp12_v_t_0 <X> T_14_12.lc_trk_g2_3
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (47 8)  (755 200)  (755 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (758 200)  (758 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 200)  (759 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (761 200)  (761 200)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (729 201)  (729 201)  routing T_14_12.sp12_v_t_0 <X> T_14_12.lc_trk_g2_3
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (46 9)  (754 201)  (754 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (722 202)  (722 202)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g2_4
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (723 203)  (723 203)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (722 204)  (722 204)  routing T_14_12.rgt_op_0 <X> T_14_12.lc_trk_g3_0
 (15 12)  (723 204)  (723 204)  routing T_14_12.sp4_h_r_25 <X> T_14_12.lc_trk_g3_1
 (16 12)  (724 204)  (724 204)  routing T_14_12.sp4_h_r_25 <X> T_14_12.lc_trk_g3_1
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (15 13)  (723 205)  (723 205)  routing T_14_12.rgt_op_0 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (726 205)  (726 205)  routing T_14_12.sp4_h_r_25 <X> T_14_12.lc_trk_g3_1
 (19 13)  (727 205)  (727 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (53 13)  (761 205)  (761 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 206)  (708 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 206)  (720 206)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_46
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp12_v_t_10 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (708 207)  (708 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 207)  (712 207)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_h_l_44
 (6 15)  (714 207)  (714 207)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_h_l_44
 (10 15)  (718 207)  (718 207)  routing T_14_12.sp4_h_l_40 <X> T_14_12.sp4_v_t_47
 (11 15)  (719 207)  (719 207)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_46
 (13 15)  (721 207)  (721 207)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_46


LogicTile_15_12

 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (44 1)  (806 193)  (806 193)  LC_0 Logic Functioning bit
 (45 1)  (807 193)  (807 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (766 196)  (766 196)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_v_b_3
 (6 4)  (768 196)  (768 196)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_v_b_3
 (13 5)  (775 197)  (775 197)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_r_5
 (16 6)  (778 198)  (778 198)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g1_5
 (3 7)  (765 199)  (765 199)  routing T_15_12.sp12_h_l_23 <X> T_15_12.sp12_v_t_23
 (18 7)  (780 199)  (780 199)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g1_5
 (12 12)  (774 204)  (774 204)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_h_r_11
 (0 14)  (762 206)  (762 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (770 206)  (770 206)  routing T_15_12.sp4_v_t_41 <X> T_15_12.sp4_h_l_47
 (9 14)  (771 206)  (771 206)  routing T_15_12.sp4_v_t_41 <X> T_15_12.sp4_h_l_47
 (10 14)  (772 206)  (772 206)  routing T_15_12.sp4_v_t_41 <X> T_15_12.sp4_h_l_47
 (15 14)  (777 206)  (777 206)  routing T_15_12.sp4_v_t_32 <X> T_15_12.lc_trk_g3_5
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_v_t_32 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (762 207)  (762 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r


LogicTile_16_12

 (0 0)  (816 192)  (816 192)  Negative Clock bit

 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (45 1)  (861 193)  (861 193)  LC_0 Logic Functioning bit
 (48 1)  (864 193)  (864 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 194)  (816 194)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (824 194)  (824 194)  routing T_16_12.sp4_h_r_1 <X> T_16_12.sp4_h_l_36
 (14 2)  (830 194)  (830 194)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (2 3)  (818 195)  (818 195)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (10 3)  (826 195)  (826 195)  routing T_16_12.sp4_h_l_45 <X> T_16_12.sp4_v_t_36
 (14 3)  (830 195)  (830 195)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (15 3)  (831 195)  (831 195)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (16 3)  (832 195)  (832 195)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (5 4)  (821 196)  (821 196)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_r_3
 (14 4)  (830 196)  (830 196)  routing T_16_12.sp4_h_r_8 <X> T_16_12.lc_trk_g1_0
 (15 5)  (831 197)  (831 197)  routing T_16_12.sp4_h_r_8 <X> T_16_12.lc_trk_g1_0
 (16 5)  (832 197)  (832 197)  routing T_16_12.sp4_h_r_8 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (9 6)  (825 198)  (825 198)  routing T_16_12.sp4_h_r_1 <X> T_16_12.sp4_h_l_41
 (10 6)  (826 198)  (826 198)  routing T_16_12.sp4_h_r_1 <X> T_16_12.sp4_h_l_41
 (14 8)  (830 200)  (830 200)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g2_0
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (13 10)  (829 202)  (829 202)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_v_t_45
 (12 11)  (828 203)  (828 203)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_v_t_45
 (14 12)  (830 204)  (830 204)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g3_0
 (15 13)  (831 205)  (831 205)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (816 206)  (816 206)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 206)  (831 206)  routing T_16_12.sp4_h_l_16 <X> T_16_12.lc_trk_g3_5
 (16 14)  (832 206)  (832 206)  routing T_16_12.sp4_h_l_16 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (816 207)  (816 207)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 207)  (817 207)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 207)  (834 207)  routing T_16_12.sp4_h_l_16 <X> T_16_12.lc_trk_g3_5


LogicTile_17_12

 (15 0)  (889 192)  (889 192)  routing T_17_12.sp4_h_r_1 <X> T_17_12.lc_trk_g0_1
 (16 0)  (890 192)  (890 192)  routing T_17_12.sp4_h_r_1 <X> T_17_12.lc_trk_g0_1
 (17 0)  (891 192)  (891 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (900 192)  (900 192)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 192)  (908 192)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (38 0)  (912 192)  (912 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (43 0)  (917 192)  (917 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (18 1)  (892 193)  (892 193)  routing T_17_12.sp4_h_r_1 <X> T_17_12.lc_trk_g0_1
 (26 1)  (900 193)  (900 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 193)  (901 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 193)  (902 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (45 1)  (919 193)  (919 193)  LC_0 Logic Functioning bit
 (51 1)  (925 193)  (925 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 194)  (874 194)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 195)  (876 195)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (5 3)  (879 195)  (879 195)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_v_t_37
 (14 3)  (888 195)  (888 195)  routing T_17_12.sp4_r_v_b_28 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (9 4)  (883 196)  (883 196)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_h_r_4
 (10 4)  (884 196)  (884 196)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_h_r_4
 (11 4)  (885 196)  (885 196)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_5
 (14 4)  (888 196)  (888 196)  routing T_17_12.sp12_h_r_0 <X> T_17_12.lc_trk_g1_0
 (12 5)  (886 197)  (886 197)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_5
 (14 5)  (888 197)  (888 197)  routing T_17_12.sp12_h_r_0 <X> T_17_12.lc_trk_g1_0
 (15 5)  (889 197)  (889 197)  routing T_17_12.sp12_h_r_0 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (4 11)  (878 203)  (878 203)  routing T_17_12.sp4_v_b_1 <X> T_17_12.sp4_h_l_43
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 206)  (897 206)  routing T_17_12.sp4_h_r_31 <X> T_17_12.lc_trk_g3_7
 (24 14)  (898 206)  (898 206)  routing T_17_12.sp4_h_r_31 <X> T_17_12.lc_trk_g3_7
 (1 15)  (875 207)  (875 207)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 207)  (878 207)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_h_l_44
 (21 15)  (895 207)  (895 207)  routing T_17_12.sp4_h_r_31 <X> T_17_12.lc_trk_g3_7


LogicTile_18_12

 (14 0)  (942 192)  (942 192)  routing T_18_12.sp4_v_b_8 <X> T_18_12.lc_trk_g0_0
 (21 0)  (949 192)  (949 192)  routing T_18_12.sp12_h_r_3 <X> T_18_12.lc_trk_g0_3
 (22 0)  (950 192)  (950 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 192)  (952 192)  routing T_18_12.sp12_h_r_3 <X> T_18_12.lc_trk_g0_3
 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (43 0)  (971 192)  (971 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (14 1)  (942 193)  (942 193)  routing T_18_12.sp4_v_b_8 <X> T_18_12.lc_trk_g0_0
 (16 1)  (944 193)  (944 193)  routing T_18_12.sp4_v_b_8 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (949 193)  (949 193)  routing T_18_12.sp12_h_r_3 <X> T_18_12.lc_trk_g0_3
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g0_3 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (44 1)  (972 193)  (972 193)  LC_0 Logic Functioning bit
 (45 1)  (973 193)  (973 193)  LC_0 Logic Functioning bit
 (47 1)  (975 193)  (975 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 195)  (930 195)  routing T_18_12.lc_trk_g0_0 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (8 3)  (936 195)  (936 195)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_v_t_36
 (9 3)  (937 195)  (937 195)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_v_t_36
 (10 3)  (938 195)  (938 195)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_v_t_36
 (8 4)  (936 196)  (936 196)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_h_r_4
 (10 4)  (938 196)  (938 196)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_h_r_4
 (14 4)  (942 196)  (942 196)  routing T_18_12.sp12_h_r_0 <X> T_18_12.lc_trk_g1_0
 (14 5)  (942 197)  (942 197)  routing T_18_12.sp12_h_r_0 <X> T_18_12.lc_trk_g1_0
 (15 5)  (943 197)  (943 197)  routing T_18_12.sp12_h_r_0 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (11 6)  (939 198)  (939 198)  routing T_18_12.sp4_h_l_37 <X> T_18_12.sp4_v_t_40
 (12 6)  (940 198)  (940 198)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_40
 (11 7)  (939 199)  (939 199)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_40
 (13 7)  (941 199)  (941 199)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_40
 (13 8)  (941 200)  (941 200)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_v_b_8
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (8 9)  (936 201)  (936 201)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_7
 (9 9)  (937 201)  (937 201)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_7
 (10 9)  (938 201)  (938 201)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_7
 (12 9)  (940 201)  (940 201)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_v_b_8
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (25 9)  (953 201)  (953 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (14 11)  (942 203)  (942 203)  routing T_18_12.sp4_r_v_b_36 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (19 13)  (947 205)  (947 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 206)  (928 206)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 207)  (929 207)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r


LogicTile_19_12

 (12 0)  (994 192)  (994 192)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_h_r_2
 (26 0)  (1008 192)  (1008 192)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 192)  (1010 192)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 192)  (1016 192)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (37 0)  (1019 192)  (1019 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (39 0)  (1021 192)  (1021 192)  LC_0 Logic Functioning bit
 (41 0)  (1023 192)  (1023 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (46 0)  (1028 192)  (1028 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (9 1)  (991 193)  (991 193)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_v_b_1
 (10 1)  (992 193)  (992 193)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_v_b_1
 (13 1)  (995 193)  (995 193)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_h_r_2
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (45 1)  (1027 193)  (1027 193)  LC_0 Logic Functioning bit
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 195)  (982 195)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 3)  (984 195)  (984 195)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (13 4)  (995 196)  (995 196)  routing T_19_12.sp4_h_l_40 <X> T_19_12.sp4_v_b_5
 (15 4)  (997 196)  (997 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (16 4)  (998 196)  (998 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 196)  (1000 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (12 5)  (994 197)  (994 197)  routing T_19_12.sp4_h_l_40 <X> T_19_12.sp4_v_b_5
 (14 5)  (996 197)  (996 197)  routing T_19_12.top_op_0 <X> T_19_12.lc_trk_g1_0
 (15 5)  (997 197)  (997 197)  routing T_19_12.top_op_0 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1000 197)  (1000 197)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (11 8)  (993 200)  (993 200)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_v_b_8
 (12 9)  (994 201)  (994 201)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_v_b_8
 (8 10)  (990 202)  (990 202)  routing T_19_12.sp4_v_t_42 <X> T_19_12.sp4_h_l_42
 (9 10)  (991 202)  (991 202)  routing T_19_12.sp4_v_t_42 <X> T_19_12.sp4_h_l_42
 (25 10)  (1007 202)  (1007 202)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g2_6
 (14 11)  (996 203)  (996 203)  routing T_19_12.sp4_r_v_b_36 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 203)  (1005 203)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g2_6
 (25 11)  (1007 203)  (1007 203)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g2_6
 (10 12)  (992 204)  (992 204)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_h_r_10
 (0 14)  (982 206)  (982 206)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 206)  (987 206)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_h_l_44
 (1 15)  (983 207)  (983 207)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (986 207)  (986 207)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_h_l_44
 (6 15)  (988 207)  (988 207)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_h_l_44
 (16 15)  (998 207)  (998 207)  routing T_19_12.sp12_v_b_12 <X> T_19_12.lc_trk_g3_4
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_20_12

 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 192)  (1066 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (45 0)  (1081 192)  (1081 192)  LC_0 Logic Functioning bit
 (46 0)  (1082 192)  (1082 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (1044 193)  (1044 193)  routing T_20_12.sp4_h_r_1 <X> T_20_12.sp4_v_b_1
 (28 1)  (1064 193)  (1064 193)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 193)  (1067 193)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (37 1)  (1073 193)  (1073 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (39 1)  (1075 193)  (1075 193)  LC_0 Logic Functioning bit
 (40 1)  (1076 193)  (1076 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (44 1)  (1080 193)  (1080 193)  LC_0 Logic Functioning bit
 (45 1)  (1081 193)  (1081 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 194)  (1044 194)  routing T_20_12.sp4_h_r_1 <X> T_20_12.sp4_h_l_36
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 195)  (1038 195)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 195)  (1050 195)  routing T_20_12.sp4_r_v_b_28 <X> T_20_12.lc_trk_g0_4
 (17 3)  (1053 195)  (1053 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (25 4)  (1061 196)  (1061 196)  routing T_20_12.sp4_h_r_10 <X> T_20_12.lc_trk_g1_2
 (26 4)  (1062 196)  (1062 196)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (31 4)  (1067 196)  (1067 196)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 196)  (1069 196)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 196)  (1073 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (41 4)  (1077 196)  (1077 196)  LC_2 Logic Functioning bit
 (43 4)  (1079 196)  (1079 196)  LC_2 Logic Functioning bit
 (46 4)  (1082 196)  (1082 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1058 197)  (1058 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1059 197)  (1059 197)  routing T_20_12.sp4_h_r_10 <X> T_20_12.lc_trk_g1_2
 (24 5)  (1060 197)  (1060 197)  routing T_20_12.sp4_h_r_10 <X> T_20_12.lc_trk_g1_2
 (26 5)  (1062 197)  (1062 197)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 197)  (1063 197)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 197)  (1064 197)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 197)  (1067 197)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 197)  (1072 197)  LC_2 Logic Functioning bit
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (40 5)  (1076 197)  (1076 197)  LC_2 Logic Functioning bit
 (42 5)  (1078 197)  (1078 197)  LC_2 Logic Functioning bit
 (5 7)  (1041 199)  (1041 199)  routing T_20_12.sp4_h_l_38 <X> T_20_12.sp4_v_t_38
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 200)  (1076 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (52 8)  (1088 200)  (1088 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (1050 201)  (1050 201)  routing T_20_12.tnl_op_0 <X> T_20_12.lc_trk_g2_0
 (15 9)  (1051 201)  (1051 201)  routing T_20_12.tnl_op_0 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (10 12)  (1046 204)  (1046 204)  routing T_20_12.sp4_v_t_40 <X> T_20_12.sp4_h_r_10
 (14 12)  (1050 204)  (1050 204)  routing T_20_12.bnl_op_0 <X> T_20_12.lc_trk_g3_0
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g3_1
 (16 12)  (1052 204)  (1052 204)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 204)  (1054 204)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g3_1
 (14 13)  (1050 205)  (1050 205)  routing T_20_12.bnl_op_0 <X> T_20_12.lc_trk_g3_0
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 206)  (1059 206)  routing T_20_12.sp4_h_r_31 <X> T_20_12.lc_trk_g3_7
 (24 14)  (1060 206)  (1060 206)  routing T_20_12.sp4_h_r_31 <X> T_20_12.lc_trk_g3_7
 (1 15)  (1037 207)  (1037 207)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (1044 207)  (1044 207)  routing T_20_12.sp4_h_r_4 <X> T_20_12.sp4_v_t_47
 (9 15)  (1045 207)  (1045 207)  routing T_20_12.sp4_h_r_4 <X> T_20_12.sp4_v_t_47
 (10 15)  (1046 207)  (1046 207)  routing T_20_12.sp4_h_r_4 <X> T_20_12.sp4_v_t_47
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1057 207)  (1057 207)  routing T_20_12.sp4_h_r_31 <X> T_20_12.lc_trk_g3_7
 (22 15)  (1058 207)  (1058 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1059 207)  (1059 207)  routing T_20_12.sp4_v_b_46 <X> T_20_12.lc_trk_g3_6
 (24 15)  (1060 207)  (1060 207)  routing T_20_12.sp4_v_b_46 <X> T_20_12.lc_trk_g3_6


LogicTile_21_12

 (14 0)  (1104 192)  (1104 192)  routing T_21_12.bnr_op_0 <X> T_21_12.lc_trk_g0_0
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 192)  (1124 192)  routing T_21_12.lc_trk_g1_0 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (37 0)  (1127 192)  (1127 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (39 0)  (1129 192)  (1129 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (43 0)  (1133 192)  (1133 192)  LC_0 Logic Functioning bit
 (45 0)  (1135 192)  (1135 192)  LC_0 Logic Functioning bit
 (47 0)  (1137 192)  (1137 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1104 193)  (1104 193)  routing T_21_12.bnr_op_0 <X> T_21_12.lc_trk_g0_0
 (17 1)  (1107 193)  (1107 193)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 193)  (1120 193)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (37 1)  (1127 193)  (1127 193)  LC_0 Logic Functioning bit
 (39 1)  (1129 193)  (1129 193)  LC_0 Logic Functioning bit
 (45 1)  (1135 193)  (1135 193)  LC_0 Logic Functioning bit
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 194)  (1112 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 194)  (1114 194)  routing T_21_12.top_op_7 <X> T_21_12.lc_trk_g0_7
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 195)  (1092 195)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (8 3)  (1098 195)  (1098 195)  routing T_21_12.sp4_h_r_1 <X> T_21_12.sp4_v_t_36
 (9 3)  (1099 195)  (1099 195)  routing T_21_12.sp4_h_r_1 <X> T_21_12.sp4_v_t_36
 (21 3)  (1111 195)  (1111 195)  routing T_21_12.top_op_7 <X> T_21_12.lc_trk_g0_7
 (8 4)  (1098 196)  (1098 196)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_h_r_4
 (11 4)  (1101 196)  (1101 196)  routing T_21_12.sp4_v_t_39 <X> T_21_12.sp4_v_b_5
 (8 5)  (1098 197)  (1098 197)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_v_b_4
 (9 5)  (1099 197)  (1099 197)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_v_b_4
 (12 5)  (1102 197)  (1102 197)  routing T_21_12.sp4_v_t_39 <X> T_21_12.sp4_v_b_5
 (15 5)  (1105 197)  (1105 197)  routing T_21_12.bot_op_0 <X> T_21_12.lc_trk_g1_0
 (17 5)  (1107 197)  (1107 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (4 6)  (1094 198)  (1094 198)  routing T_21_12.sp4_v_b_7 <X> T_21_12.sp4_v_t_38
 (6 6)  (1096 198)  (1096 198)  routing T_21_12.sp4_v_b_7 <X> T_21_12.sp4_v_t_38
 (4 8)  (1094 200)  (1094 200)  routing T_21_12.sp4_v_t_47 <X> T_21_12.sp4_v_b_6
 (6 8)  (1096 200)  (1096 200)  routing T_21_12.sp4_v_t_47 <X> T_21_12.sp4_v_b_6
 (9 9)  (1099 201)  (1099 201)  routing T_21_12.sp4_v_t_46 <X> T_21_12.sp4_v_b_7
 (10 9)  (1100 201)  (1100 201)  routing T_21_12.sp4_v_t_46 <X> T_21_12.sp4_v_b_7
 (5 10)  (1095 202)  (1095 202)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_l_43
 (6 11)  (1096 203)  (1096 203)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_l_43
 (15 12)  (1105 204)  (1105 204)  routing T_21_12.sp4_h_r_41 <X> T_21_12.lc_trk_g3_1
 (16 12)  (1106 204)  (1106 204)  routing T_21_12.sp4_h_r_41 <X> T_21_12.lc_trk_g3_1
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 204)  (1108 204)  routing T_21_12.sp4_h_r_41 <X> T_21_12.lc_trk_g3_1
 (5 13)  (1095 205)  (1095 205)  routing T_21_12.sp4_h_r_9 <X> T_21_12.sp4_v_b_9
 (18 13)  (1108 205)  (1108 205)  routing T_21_12.sp4_h_r_41 <X> T_21_12.lc_trk_g3_1
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (1101 206)  (1101 206)  routing T_21_12.sp4_h_l_43 <X> T_21_12.sp4_v_t_46
 (15 14)  (1105 206)  (1105 206)  routing T_21_12.sp4_h_r_45 <X> T_21_12.lc_trk_g3_5
 (16 14)  (1106 206)  (1106 206)  routing T_21_12.sp4_h_r_45 <X> T_21_12.lc_trk_g3_5
 (17 14)  (1107 206)  (1107 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 206)  (1108 206)  routing T_21_12.sp4_h_r_45 <X> T_21_12.lc_trk_g3_5
 (0 15)  (1090 207)  (1090 207)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 207)  (1091 207)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (1108 207)  (1108 207)  routing T_21_12.sp4_h_r_45 <X> T_21_12.lc_trk_g3_5


LogicTile_22_12

 (19 0)  (1163 192)  (1163 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (1170 192)  (1170 192)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 192)  (1171 192)  routing T_22_12.lc_trk_g1_0 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 192)  (1176 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 192)  (1177 192)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 192)  (1178 192)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 192)  (1180 192)  LC_0 Logic Functioning bit
 (37 0)  (1181 192)  (1181 192)  LC_0 Logic Functioning bit
 (38 0)  (1182 192)  (1182 192)  LC_0 Logic Functioning bit
 (39 0)  (1183 192)  (1183 192)  LC_0 Logic Functioning bit
 (41 0)  (1185 192)  (1185 192)  LC_0 Logic Functioning bit
 (43 0)  (1187 192)  (1187 192)  LC_0 Logic Functioning bit
 (45 0)  (1189 192)  (1189 192)  LC_0 Logic Functioning bit
 (47 0)  (1191 192)  (1191 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1158 193)  (1158 193)  routing T_22_12.sp12_h_r_16 <X> T_22_12.lc_trk_g0_0
 (16 1)  (1160 193)  (1160 193)  routing T_22_12.sp12_h_r_16 <X> T_22_12.lc_trk_g0_0
 (17 1)  (1161 193)  (1161 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 1)  (1170 193)  (1170 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 193)  (1171 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 193)  (1172 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 193)  (1173 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 193)  (1180 193)  LC_0 Logic Functioning bit
 (38 1)  (1182 193)  (1182 193)  LC_0 Logic Functioning bit
 (44 1)  (1188 193)  (1188 193)  LC_0 Logic Functioning bit
 (45 1)  (1189 193)  (1189 193)  LC_0 Logic Functioning bit
 (2 2)  (1146 194)  (1146 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1146 195)  (1146 195)  routing T_22_12.lc_trk_g0_0 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (13 4)  (1157 196)  (1157 196)  routing T_22_12.sp4_h_l_40 <X> T_22_12.sp4_v_b_5
 (8 5)  (1152 197)  (1152 197)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_4
 (9 5)  (1153 197)  (1153 197)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_4
 (12 5)  (1156 197)  (1156 197)  routing T_22_12.sp4_h_l_40 <X> T_22_12.sp4_v_b_5
 (15 5)  (1159 197)  (1159 197)  routing T_22_12.bot_op_0 <X> T_22_12.lc_trk_g1_0
 (17 5)  (1161 197)  (1161 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (11 6)  (1155 198)  (1155 198)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_40
 (12 7)  (1156 199)  (1156 199)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_40
 (2 8)  (1146 200)  (1146 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 10)  (1154 202)  (1154 202)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_h_l_42
 (12 10)  (1156 202)  (1156 202)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_l_45
 (11 11)  (1155 203)  (1155 203)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_l_45
 (13 11)  (1157 203)  (1157 203)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_l_45
 (14 12)  (1158 204)  (1158 204)  routing T_22_12.bnl_op_0 <X> T_22_12.lc_trk_g3_0
 (14 13)  (1158 205)  (1158 205)  routing T_22_12.bnl_op_0 <X> T_22_12.lc_trk_g3_0
 (17 13)  (1161 205)  (1161 205)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (1144 206)  (1144 206)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 206)  (1145 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 206)  (1149 206)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_h_l_44
 (6 14)  (1150 206)  (1150 206)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_t_44
 (15 14)  (1159 206)  (1159 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (16 14)  (1160 206)  (1160 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (17 14)  (1161 206)  (1161 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 206)  (1162 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (22 14)  (1166 206)  (1166 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1168 206)  (1168 206)  routing T_22_12.tnl_op_7 <X> T_22_12.lc_trk_g3_7
 (0 15)  (1144 207)  (1144 207)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 207)  (1145 207)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (6 15)  (1150 207)  (1150 207)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_h_l_44
 (18 15)  (1162 207)  (1162 207)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (21 15)  (1165 207)  (1165 207)  routing T_22_12.tnl_op_7 <X> T_22_12.lc_trk_g3_7


LogicTile_23_12

 (5 0)  (1203 192)  (1203 192)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_h_r_0
 (16 0)  (1214 192)  (1214 192)  routing T_23_12.sp4_v_b_9 <X> T_23_12.lc_trk_g0_1
 (17 0)  (1215 192)  (1215 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1216 192)  (1216 192)  routing T_23_12.sp4_v_b_9 <X> T_23_12.lc_trk_g0_1
 (26 0)  (1224 192)  (1224 192)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 192)  (1227 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 192)  (1229 192)  routing T_23_12.lc_trk_g2_5 <X> T_23_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 192)  (1230 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 192)  (1231 192)  routing T_23_12.lc_trk_g2_5 <X> T_23_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 192)  (1234 192)  LC_0 Logic Functioning bit
 (38 0)  (1236 192)  (1236 192)  LC_0 Logic Functioning bit
 (45 0)  (1243 192)  (1243 192)  LC_0 Logic Functioning bit
 (4 1)  (1202 193)  (1202 193)  routing T_23_12.sp4_h_l_44 <X> T_23_12.sp4_h_r_0
 (18 1)  (1216 193)  (1216 193)  routing T_23_12.sp4_v_b_9 <X> T_23_12.lc_trk_g0_1
 (28 1)  (1226 193)  (1226 193)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 193)  (1227 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 193)  (1234 193)  LC_0 Logic Functioning bit
 (37 1)  (1235 193)  (1235 193)  LC_0 Logic Functioning bit
 (38 1)  (1236 193)  (1236 193)  LC_0 Logic Functioning bit
 (39 1)  (1237 193)  (1237 193)  LC_0 Logic Functioning bit
 (41 1)  (1239 193)  (1239 193)  LC_0 Logic Functioning bit
 (43 1)  (1241 193)  (1241 193)  LC_0 Logic Functioning bit
 (44 1)  (1242 193)  (1242 193)  LC_0 Logic Functioning bit
 (45 1)  (1243 193)  (1243 193)  LC_0 Logic Functioning bit
 (0 2)  (1198 194)  (1198 194)  routing T_23_12.lc_trk_g3_1 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 194)  (1212 194)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g0_4
 (0 3)  (1198 195)  (1198 195)  routing T_23_12.lc_trk_g3_1 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 3)  (1200 195)  (1200 195)  routing T_23_12.lc_trk_g3_1 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 195)  (1212 195)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g0_4
 (16 3)  (1214 195)  (1214 195)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g0_4
 (17 3)  (1215 195)  (1215 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (12 4)  (1210 196)  (1210 196)  routing T_23_12.sp4_h_l_39 <X> T_23_12.sp4_h_r_5
 (8 5)  (1206 197)  (1206 197)  routing T_23_12.sp4_h_l_47 <X> T_23_12.sp4_v_b_4
 (9 5)  (1207 197)  (1207 197)  routing T_23_12.sp4_h_l_47 <X> T_23_12.sp4_v_b_4
 (10 5)  (1208 197)  (1208 197)  routing T_23_12.sp4_h_l_47 <X> T_23_12.sp4_v_b_4
 (13 5)  (1211 197)  (1211 197)  routing T_23_12.sp4_h_l_39 <X> T_23_12.sp4_h_r_5
 (4 10)  (1202 202)  (1202 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (6 10)  (1204 202)  (1204 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (12 10)  (1210 202)  (1210 202)  routing T_23_12.sp4_v_t_45 <X> T_23_12.sp4_h_l_45
 (17 10)  (1215 202)  (1215 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (5 11)  (1203 203)  (1203 203)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (11 11)  (1209 203)  (1209 203)  routing T_23_12.sp4_v_t_45 <X> T_23_12.sp4_h_l_45
 (15 11)  (1213 203)  (1213 203)  routing T_23_12.tnr_op_4 <X> T_23_12.lc_trk_g2_4
 (17 11)  (1215 203)  (1215 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1216 203)  (1216 203)  routing T_23_12.sp4_r_v_b_37 <X> T_23_12.lc_trk_g2_5
 (11 12)  (1209 204)  (1209 204)  routing T_23_12.sp4_h_l_40 <X> T_23_12.sp4_v_b_11
 (13 12)  (1211 204)  (1211 204)  routing T_23_12.sp4_h_l_40 <X> T_23_12.sp4_v_b_11
 (15 12)  (1213 204)  (1213 204)  routing T_23_12.sp4_h_r_33 <X> T_23_12.lc_trk_g3_1
 (16 12)  (1214 204)  (1214 204)  routing T_23_12.sp4_h_r_33 <X> T_23_12.lc_trk_g3_1
 (17 12)  (1215 204)  (1215 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1216 204)  (1216 204)  routing T_23_12.sp4_h_r_33 <X> T_23_12.lc_trk_g3_1
 (12 13)  (1210 205)  (1210 205)  routing T_23_12.sp4_h_l_40 <X> T_23_12.sp4_v_b_11
 (1 14)  (1199 206)  (1199 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 207)  (1199 207)  routing T_23_12.lc_trk_g0_4 <X> T_23_12.wire_logic_cluster/lc_7/s_r


LogicTile_24_12

 (17 0)  (1269 192)  (1269 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (1278 192)  (1278 192)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 192)  (1281 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 192)  (1283 192)  routing T_24_12.lc_trk_g1_4 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 192)  (1284 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 192)  (1286 192)  routing T_24_12.lc_trk_g1_4 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 192)  (1288 192)  LC_0 Logic Functioning bit
 (38 0)  (1290 192)  (1290 192)  LC_0 Logic Functioning bit
 (41 0)  (1293 192)  (1293 192)  LC_0 Logic Functioning bit
 (43 0)  (1295 192)  (1295 192)  LC_0 Logic Functioning bit
 (45 0)  (1297 192)  (1297 192)  LC_0 Logic Functioning bit
 (18 1)  (1270 193)  (1270 193)  routing T_24_12.sp4_r_v_b_34 <X> T_24_12.lc_trk_g0_1
 (28 1)  (1280 193)  (1280 193)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 193)  (1281 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 193)  (1289 193)  LC_0 Logic Functioning bit
 (39 1)  (1291 193)  (1291 193)  LC_0 Logic Functioning bit
 (41 1)  (1293 193)  (1293 193)  LC_0 Logic Functioning bit
 (43 1)  (1295 193)  (1295 193)  LC_0 Logic Functioning bit
 (45 1)  (1297 193)  (1297 193)  LC_0 Logic Functioning bit
 (0 2)  (1252 194)  (1252 194)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 194)  (1254 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (1260 194)  (1260 194)  routing T_24_12.sp4_v_t_36 <X> T_24_12.sp4_h_l_36
 (9 2)  (1261 194)  (1261 194)  routing T_24_12.sp4_v_t_36 <X> T_24_12.sp4_h_l_36
 (0 3)  (1252 195)  (1252 195)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 195)  (1254 195)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_7/clk
 (9 6)  (1261 198)  (1261 198)  routing T_24_12.sp4_h_r_1 <X> T_24_12.sp4_h_l_41
 (10 6)  (1262 198)  (1262 198)  routing T_24_12.sp4_h_r_1 <X> T_24_12.sp4_h_l_41
 (14 7)  (1266 199)  (1266 199)  routing T_24_12.top_op_4 <X> T_24_12.lc_trk_g1_4
 (15 7)  (1267 199)  (1267 199)  routing T_24_12.top_op_4 <X> T_24_12.lc_trk_g1_4
 (17 7)  (1269 199)  (1269 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (14 11)  (1266 203)  (1266 203)  routing T_24_12.sp4_r_v_b_36 <X> T_24_12.lc_trk_g2_4
 (17 11)  (1269 203)  (1269 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (15 12)  (1267 204)  (1267 204)  routing T_24_12.sp4_h_r_41 <X> T_24_12.lc_trk_g3_1
 (16 12)  (1268 204)  (1268 204)  routing T_24_12.sp4_h_r_41 <X> T_24_12.lc_trk_g3_1
 (17 12)  (1269 204)  (1269 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1270 204)  (1270 204)  routing T_24_12.sp4_h_r_41 <X> T_24_12.lc_trk_g3_1
 (18 13)  (1270 205)  (1270 205)  routing T_24_12.sp4_h_r_41 <X> T_24_12.lc_trk_g3_1
 (0 14)  (1252 206)  (1252 206)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 206)  (1253 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1268 206)  (1268 206)  routing T_24_12.sp12_v_b_21 <X> T_24_12.lc_trk_g3_5
 (17 14)  (1269 206)  (1269 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (1252 207)  (1252 207)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 207)  (1253 207)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (1270 207)  (1270 207)  routing T_24_12.sp12_v_b_21 <X> T_24_12.lc_trk_g3_5


RAM_Tile_25_12

 (0 0)  (1306 192)  (1306 192)  Negative Clock bit

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (9 2)  (1315 194)  (1315 194)  routing T_25_12.sp4_v_b_1 <X> T_25_12.sp4_h_l_36
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (27 4)  (1333 196)  (1333 196)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (28 4)  (1334 196)  (1334 196)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (29 4)  (1335 196)  (1335 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 196)  (1336 196)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (39 4)  (1345 196)  (1345 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (3 7)  (1309 199)  (1309 199)  routing T_25_12.sp12_h_l_23 <X> T_25_12.sp12_v_t_23
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (15 10)  (1321 202)  (1321 202)  routing T_25_12.sp4_h_l_16 <X> T_25_12.lc_trk_g2_5
 (16 10)  (1322 202)  (1322 202)  routing T_25_12.sp4_h_l_16 <X> T_25_12.lc_trk_g2_5
 (17 10)  (1323 202)  (1323 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1324 203)  (1324 203)  routing T_25_12.sp4_h_l_16 <X> T_25_12.lc_trk_g2_5
 (28 12)  (1334 204)  (1334 204)  routing T_25_12.lc_trk_g2_5 <X> T_25_12.wire_bram/ram/WDATA_1
 (29 12)  (1335 204)  (1335 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 204)  (1336 204)  routing T_25_12.lc_trk_g2_5 <X> T_25_12.wire_bram/ram/WDATA_1
 (36 13)  (1342 205)  (1342 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 206)  (1322 206)  routing T_25_12.sp4_v_b_37 <X> T_25_12.lc_trk_g3_5
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 206)  (1324 206)  routing T_25_12.sp4_v_b_37 <X> T_25_12.lc_trk_g3_5
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (17 15)  (1323 207)  (1323 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1324 207)  (1324 207)  routing T_25_12.sp4_v_b_37 <X> T_25_12.lc_trk_g3_5


LogicTile_26_12

 (19 2)  (1367 194)  (1367 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_27_12

 (10 12)  (1412 204)  (1412 204)  routing T_27_12.sp4_v_t_40 <X> T_27_12.sp4_h_r_10
 (8 15)  (1410 207)  (1410 207)  routing T_27_12.sp4_h_r_10 <X> T_27_12.sp4_v_t_47
 (9 15)  (1411 207)  (1411 207)  routing T_27_12.sp4_h_r_10 <X> T_27_12.sp4_v_t_47


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (4 189)  (4 189)  routing T_0_11.span4_horz_19 <X> T_0_11.span4_vert_b_3
 (14 13)  (3 189)  (3 189)  routing T_0_11.span4_horz_19 <X> T_0_11.span4_vert_b_3
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (4 14)  (13 190)  (13 190)  routing T_0_11.span4_horz_38 <X> T_0_11.lc_trk_g1_6
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit
 (5 15)  (12 191)  (12 191)  routing T_0_11.span4_horz_38 <X> T_0_11.lc_trk_g1_6
 (6 15)  (11 191)  (11 191)  routing T_0_11.span4_horz_38 <X> T_0_11.lc_trk_g1_6
 (7 15)  (10 191)  (10 191)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


LogicTile_1_11

 (5 6)  (23 182)  (23 182)  routing T_1_11.sp4_v_t_44 <X> T_1_11.sp4_h_l_38
 (4 7)  (22 183)  (22 183)  routing T_1_11.sp4_v_t_44 <X> T_1_11.sp4_h_l_38
 (6 7)  (24 183)  (24 183)  routing T_1_11.sp4_v_t_44 <X> T_1_11.sp4_h_l_38


LogicTile_3_11

 (5 10)  (131 186)  (131 186)  routing T_3_11.sp4_h_r_3 <X> T_3_11.sp4_h_l_43
 (4 11)  (130 187)  (130 187)  routing T_3_11.sp4_h_r_3 <X> T_3_11.sp4_h_l_43


LogicTile_4_11

 (3 8)  (183 184)  (183 184)  routing T_4_11.sp12_h_r_1 <X> T_4_11.sp12_v_b_1
 (3 9)  (183 185)  (183 185)  routing T_4_11.sp12_h_r_1 <X> T_4_11.sp12_v_b_1


LogicTile_6_11

 (21 0)  (309 176)  (309 176)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g0_3
 (22 0)  (310 176)  (310 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 176)  (311 176)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g0_3
 (24 0)  (312 176)  (312 176)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g0_3
 (21 1)  (309 177)  (309 177)  routing T_6_11.sp4_h_r_19 <X> T_6_11.lc_trk_g0_3
 (2 2)  (290 178)  (290 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (288 179)  (288 179)  routing T_6_11.lc_trk_g1_1 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (2 3)  (290 179)  (290 179)  routing T_6_11.lc_trk_g1_1 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (0 4)  (288 180)  (288 180)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_7/cen
 (1 4)  (289 180)  (289 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (303 180)  (303 180)  routing T_6_11.sp4_h_l_4 <X> T_6_11.lc_trk_g1_1
 (16 4)  (304 180)  (304 180)  routing T_6_11.sp4_h_l_4 <X> T_6_11.lc_trk_g1_1
 (17 4)  (305 180)  (305 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 180)  (306 180)  routing T_6_11.sp4_h_l_4 <X> T_6_11.lc_trk_g1_1
 (0 5)  (288 181)  (288 181)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_7/cen
 (1 5)  (289 181)  (289 181)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_7/cen
 (18 5)  (306 181)  (306 181)  routing T_6_11.sp4_h_l_4 <X> T_6_11.lc_trk_g1_1
 (26 6)  (314 182)  (314 182)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 182)  (315 182)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 182)  (316 182)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 182)  (317 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 182)  (318 182)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 182)  (319 182)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 182)  (320 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 182)  (321 182)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 182)  (322 182)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (39 6)  (327 182)  (327 182)  LC_3 Logic Functioning bit
 (43 6)  (331 182)  (331 182)  LC_3 Logic Functioning bit
 (45 6)  (333 182)  (333 182)  LC_3 Logic Functioning bit
 (28 7)  (316 183)  (316 183)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 183)  (317 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 183)  (318 183)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 183)  (320 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 183)  (323 183)  routing T_6_11.lc_trk_g0_3 <X> T_6_11.input_2_3
 (36 7)  (324 183)  (324 183)  LC_3 Logic Functioning bit
 (38 7)  (326 183)  (326 183)  LC_3 Logic Functioning bit
 (40 7)  (328 183)  (328 183)  LC_3 Logic Functioning bit
 (41 7)  (329 183)  (329 183)  LC_3 Logic Functioning bit
 (42 7)  (330 183)  (330 183)  LC_3 Logic Functioning bit
 (47 7)  (335 183)  (335 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 10)  (305 186)  (305 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (306 187)  (306 187)  routing T_6_11.sp4_r_v_b_37 <X> T_6_11.lc_trk_g2_5
 (22 12)  (310 188)  (310 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (311 188)  (311 188)  routing T_6_11.sp12_v_b_19 <X> T_6_11.lc_trk_g3_3
 (21 13)  (309 189)  (309 189)  routing T_6_11.sp12_v_b_19 <X> T_6_11.lc_trk_g3_3
 (17 14)  (305 190)  (305 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (309 190)  (309 190)  routing T_6_11.sp4_v_t_26 <X> T_6_11.lc_trk_g3_7
 (22 14)  (310 190)  (310 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 190)  (311 190)  routing T_6_11.sp4_v_t_26 <X> T_6_11.lc_trk_g3_7
 (18 15)  (306 191)  (306 191)  routing T_6_11.sp4_r_v_b_45 <X> T_6_11.lc_trk_g3_5
 (21 15)  (309 191)  (309 191)  routing T_6_11.sp4_v_t_26 <X> T_6_11.lc_trk_g3_7


LogicTile_7_11

 (4 2)  (346 178)  (346 178)  routing T_7_11.sp4_h_r_6 <X> T_7_11.sp4_v_t_37
 (6 2)  (348 178)  (348 178)  routing T_7_11.sp4_h_r_6 <X> T_7_11.sp4_v_t_37
 (5 3)  (347 179)  (347 179)  routing T_7_11.sp4_h_r_6 <X> T_7_11.sp4_v_t_37


RAM_Tile_8_11

 (16 0)  (412 176)  (412 176)  routing T_8_11.sp12_h_l_14 <X> T_8_11.lc_trk_g0_1
 (17 0)  (413 176)  (413 176)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 177)  (414 177)  routing T_8_11.sp12_h_l_14 <X> T_8_11.lc_trk_g0_1
 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 179)  (410 179)  routing T_8_11.sp4_r_v_b_28 <X> T_8_11.lc_trk_g0_4
 (17 3)  (413 179)  (413 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 4)  (410 180)  (410 180)  routing T_8_11.sp4_h_r_16 <X> T_8_11.lc_trk_g1_0
 (29 4)  (425 180)  (425 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_13
 (40 4)  (436 180)  (436 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_21
 (14 5)  (410 181)  (410 181)  routing T_8_11.sp4_h_r_16 <X> T_8_11.lc_trk_g1_0
 (15 5)  (411 181)  (411 181)  routing T_8_11.sp4_h_r_16 <X> T_8_11.lc_trk_g1_0
 (16 5)  (412 181)  (412 181)  routing T_8_11.sp4_h_r_16 <X> T_8_11.lc_trk_g1_0
 (17 5)  (413 181)  (413 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (27 12)  (423 188)  (423 188)  routing T_8_11.lc_trk_g1_0 <X> T_8_11.wire_bram/ram/WDATA_9
 (29 12)  (425 188)  (425 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_9
 (40 13)  (436 189)  (436 189)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (2 2)  (440 178)  (440 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (26 2)  (464 178)  (464 178)  routing T_9_11.lc_trk_g3_4 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 178)  (466 178)  routing T_9_11.lc_trk_g2_2 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 178)  (467 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 178)  (469 178)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 178)  (470 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 178)  (471 178)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (477 178)  (477 178)  LC_1 Logic Functioning bit
 (40 2)  (478 178)  (478 178)  LC_1 Logic Functioning bit
 (41 2)  (479 178)  (479 178)  LC_1 Logic Functioning bit
 (42 2)  (480 178)  (480 178)  LC_1 Logic Functioning bit
 (45 2)  (483 178)  (483 178)  LC_1 Logic Functioning bit
 (47 2)  (485 178)  (485 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 179)  (438 179)  routing T_9_11.lc_trk_g1_1 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (2 3)  (440 179)  (440 179)  routing T_9_11.lc_trk_g1_1 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (8 3)  (446 179)  (446 179)  routing T_9_11.sp4_h_r_1 <X> T_9_11.sp4_v_t_36
 (9 3)  (447 179)  (447 179)  routing T_9_11.sp4_h_r_1 <X> T_9_11.sp4_v_t_36
 (27 3)  (465 179)  (465 179)  routing T_9_11.lc_trk_g3_4 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 179)  (466 179)  routing T_9_11.lc_trk_g3_4 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 179)  (467 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 179)  (468 179)  routing T_9_11.lc_trk_g2_2 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 179)  (469 179)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 179)  (470 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (471 179)  (471 179)  routing T_9_11.lc_trk_g2_3 <X> T_9_11.input_2_1
 (35 3)  (473 179)  (473 179)  routing T_9_11.lc_trk_g2_3 <X> T_9_11.input_2_1
 (39 3)  (477 179)  (477 179)  LC_1 Logic Functioning bit
 (40 3)  (478 179)  (478 179)  LC_1 Logic Functioning bit
 (41 3)  (479 179)  (479 179)  LC_1 Logic Functioning bit
 (43 3)  (481 179)  (481 179)  LC_1 Logic Functioning bit
 (0 4)  (438 180)  (438 180)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (1 4)  (439 180)  (439 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 180)  (453 180)  routing T_9_11.sp4_h_r_1 <X> T_9_11.lc_trk_g1_1
 (16 4)  (454 180)  (454 180)  routing T_9_11.sp4_h_r_1 <X> T_9_11.lc_trk_g1_1
 (17 4)  (455 180)  (455 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (0 5)  (438 181)  (438 181)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (1 5)  (439 181)  (439 181)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (18 5)  (456 181)  (456 181)  routing T_9_11.sp4_h_r_1 <X> T_9_11.lc_trk_g1_1
 (9 6)  (447 182)  (447 182)  routing T_9_11.sp4_h_r_1 <X> T_9_11.sp4_h_l_41
 (10 6)  (448 182)  (448 182)  routing T_9_11.sp4_h_r_1 <X> T_9_11.sp4_h_l_41
 (8 7)  (446 183)  (446 183)  routing T_9_11.sp4_h_l_41 <X> T_9_11.sp4_v_t_41
 (22 8)  (460 184)  (460 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 184)  (461 184)  routing T_9_11.sp4_v_t_30 <X> T_9_11.lc_trk_g2_3
 (24 8)  (462 184)  (462 184)  routing T_9_11.sp4_v_t_30 <X> T_9_11.lc_trk_g2_3
 (22 9)  (460 185)  (460 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (461 185)  (461 185)  routing T_9_11.sp12_v_t_9 <X> T_9_11.lc_trk_g2_2
 (5 10)  (443 186)  (443 186)  routing T_9_11.sp4_v_t_43 <X> T_9_11.sp4_h_l_43
 (6 11)  (444 187)  (444 187)  routing T_9_11.sp4_v_t_43 <X> T_9_11.sp4_h_l_43
 (22 11)  (460 187)  (460 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 187)  (461 187)  routing T_9_11.sp12_v_b_14 <X> T_9_11.lc_trk_g2_6
 (22 12)  (460 188)  (460 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (461 188)  (461 188)  routing T_9_11.sp12_v_b_11 <X> T_9_11.lc_trk_g3_3
 (14 15)  (452 191)  (452 191)  routing T_9_11.sp4_r_v_b_44 <X> T_9_11.lc_trk_g3_4
 (17 15)  (455 191)  (455 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_10_11

 (5 0)  (497 176)  (497 176)  routing T_10_11.sp4_v_t_37 <X> T_10_11.sp4_h_r_0
 (3 6)  (495 182)  (495 182)  routing T_10_11.sp12_h_r_0 <X> T_10_11.sp12_v_t_23
 (3 7)  (495 183)  (495 183)  routing T_10_11.sp12_h_r_0 <X> T_10_11.sp12_v_t_23
 (6 8)  (498 184)  (498 184)  routing T_10_11.sp4_h_r_1 <X> T_10_11.sp4_v_b_6


LogicTile_11_11

 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 178)  (560 178)  routing T_11_11.wire_logic_cluster/lc_4/out <X> T_11_11.lc_trk_g0_4
 (0 3)  (546 179)  (546 179)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 3)  (548 179)  (548 179)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (17 3)  (563 179)  (563 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (6 4)  (552 180)  (552 180)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_v_b_3
 (15 4)  (561 180)  (561 180)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g1_1
 (16 4)  (562 180)  (562 180)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g1_1
 (17 4)  (563 180)  (563 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (5 5)  (551 181)  (551 181)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_v_b_3
 (13 5)  (559 181)  (559 181)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_h_r_5
 (18 5)  (564 181)  (564 181)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g1_1
 (12 6)  (558 182)  (558 182)  routing T_11_11.sp4_v_t_46 <X> T_11_11.sp4_h_l_40
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 182)  (569 182)  routing T_11_11.sp4_h_r_7 <X> T_11_11.lc_trk_g1_7
 (24 6)  (570 182)  (570 182)  routing T_11_11.sp4_h_r_7 <X> T_11_11.lc_trk_g1_7
 (11 7)  (557 183)  (557 183)  routing T_11_11.sp4_v_t_46 <X> T_11_11.sp4_h_l_40
 (13 7)  (559 183)  (559 183)  routing T_11_11.sp4_v_t_46 <X> T_11_11.sp4_h_l_40
 (16 7)  (562 183)  (562 183)  routing T_11_11.sp12_h_r_12 <X> T_11_11.lc_trk_g1_4
 (17 7)  (563 183)  (563 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (567 183)  (567 183)  routing T_11_11.sp4_h_r_7 <X> T_11_11.lc_trk_g1_7
 (26 8)  (572 184)  (572 184)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 184)  (573 184)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 184)  (576 184)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 184)  (577 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 184)  (579 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 184)  (581 184)  routing T_11_11.lc_trk_g0_4 <X> T_11_11.input_2_4
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (42 8)  (588 184)  (588 184)  LC_4 Logic Functioning bit
 (45 8)  (591 184)  (591 184)  LC_4 Logic Functioning bit
 (26 9)  (572 185)  (572 185)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 185)  (573 185)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 185)  (575 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 185)  (578 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 185)  (582 185)  LC_4 Logic Functioning bit
 (37 9)  (583 185)  (583 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (51 9)  (597 185)  (597 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (551 186)  (551 186)  routing T_11_11.sp4_h_r_3 <X> T_11_11.sp4_h_l_43
 (11 10)  (557 186)  (557 186)  routing T_11_11.sp4_h_r_2 <X> T_11_11.sp4_v_t_45
 (13 10)  (559 186)  (559 186)  routing T_11_11.sp4_h_r_2 <X> T_11_11.sp4_v_t_45
 (17 10)  (563 186)  (563 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (4 11)  (550 187)  (550 187)  routing T_11_11.sp4_h_r_3 <X> T_11_11.sp4_h_l_43
 (12 11)  (558 187)  (558 187)  routing T_11_11.sp4_h_r_2 <X> T_11_11.sp4_v_t_45
 (18 11)  (564 187)  (564 187)  routing T_11_11.sp4_r_v_b_37 <X> T_11_11.lc_trk_g2_5


LogicTile_12_11

 (26 0)  (626 176)  (626 176)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (43 0)  (643 176)  (643 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (14 1)  (614 177)  (614 177)  routing T_12_11.sp4_r_v_b_35 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 177)  (634 177)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.input_2_0
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (42 1)  (642 177)  (642 177)  LC_0 Logic Functioning bit
 (0 2)  (600 178)  (600 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (13 2)  (613 178)  (613 178)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_39
 (14 2)  (614 178)  (614 178)  routing T_12_11.wire_logic_cluster/lc_4/out <X> T_12_11.lc_trk_g0_4
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 178)  (623 178)  routing T_12_11.sp12_h_l_12 <X> T_12_11.lc_trk_g0_7
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 178)  (631 178)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 178)  (635 178)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_1
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (0 3)  (600 179)  (600 179)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 3)  (602 179)  (602 179)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (12 3)  (612 179)  (612 179)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_39
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 179)  (631 179)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 179)  (635 179)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_1
 (36 3)  (636 179)  (636 179)  LC_1 Logic Functioning bit
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (46 3)  (646 179)  (646 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (648 179)  (648 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 179)  (651 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (614 180)  (614 180)  routing T_12_11.wire_logic_cluster/lc_0/out <X> T_12_11.lc_trk_g1_0
 (21 4)  (621 180)  (621 180)  routing T_12_11.wire_logic_cluster/lc_3/out <X> T_12_11.lc_trk_g1_3
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (50 4)  (650 180)  (650 180)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (652 180)  (652 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (653 180)  (653 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (37 5)  (637 181)  (637 181)  LC_2 Logic Functioning bit
 (51 5)  (651 181)  (651 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (653 181)  (653 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (621 182)  (621 182)  routing T_12_11.sp12_h_l_4 <X> T_12_11.lc_trk_g1_7
 (22 6)  (622 182)  (622 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (624 182)  (624 182)  routing T_12_11.sp12_h_l_4 <X> T_12_11.lc_trk_g1_7
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 182)  (631 182)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 182)  (634 182)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 182)  (635 182)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_3
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (21 7)  (621 183)  (621 183)  routing T_12_11.sp12_h_l_4 <X> T_12_11.lc_trk_g1_7
 (28 7)  (628 183)  (628 183)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 183)  (631 183)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 183)  (632 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 183)  (635 183)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_3
 (37 7)  (637 183)  (637 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (47 7)  (647 183)  (647 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (651 183)  (651 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (605 184)  (605 184)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_r_6
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp12_v_b_11 <X> T_12_11.lc_trk_g2_3
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 184)  (627 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (45 8)  (645 184)  (645 184)  LC_4 Logic Functioning bit
 (50 8)  (650 184)  (650 184)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (610 185)  (610 185)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_b_7
 (18 9)  (618 185)  (618 185)  routing T_12_11.sp4_r_v_b_33 <X> T_12_11.lc_trk_g2_1
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (3 10)  (603 186)  (603 186)  routing T_12_11.sp12_v_t_22 <X> T_12_11.sp12_h_l_22
 (16 12)  (616 188)  (616 188)  routing T_12_11.sp4_v_t_12 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.sp4_v_t_12 <X> T_12_11.lc_trk_g3_1
 (26 12)  (626 188)  (626 188)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (45 12)  (645 188)  (645 188)  LC_6 Logic Functioning bit
 (4 13)  (604 189)  (604 189)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_r_9
 (19 13)  (619 189)  (619 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (626 189)  (626 189)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 189)  (628 189)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 189)  (634 189)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.input_2_6
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (21 14)  (621 190)  (621 190)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g3_7
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (625 190)  (625 190)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g3_6
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 190)  (633 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 190)  (634 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (45 14)  (645 190)  (645 190)  LC_7 Logic Functioning bit
 (19 15)  (619 191)  (619 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 191)  (633 191)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_7
 (35 15)  (635 191)  (635 191)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_7
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (39 15)  (639 191)  (639 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (21 0)  (675 176)  (675 176)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 176)  (677 176)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (26 0)  (680 176)  (680 176)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 176)  (684 176)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (52 0)  (706 176)  (706 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp12_h_r_8 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (675 177)  (675 177)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 177)  (685 177)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.input_2_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (37 1)  (691 177)  (691 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (43 1)  (697 177)  (697 177)  LC_0 Logic Functioning bit
 (0 2)  (654 178)  (654 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (662 178)  (662 178)  routing T_13_11.sp4_h_r_1 <X> T_13_11.sp4_h_l_36
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 178)  (687 178)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 178)  (689 178)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.input_2_1
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (43 2)  (697 178)  (697 178)  LC_1 Logic Functioning bit
 (0 3)  (654 179)  (654 179)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 3)  (656 179)  (656 179)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (21 3)  (675 179)  (675 179)  routing T_13_11.sp4_r_v_b_31 <X> T_13_11.lc_trk_g0_7
 (28 3)  (682 179)  (682 179)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 179)  (685 179)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 179)  (686 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (689 179)  (689 179)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.input_2_1
 (37 3)  (691 179)  (691 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (48 3)  (702 179)  (702 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (675 180)  (675 180)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 180)  (678 180)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g1_3
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 182)  (678 182)  routing T_13_11.top_op_7 <X> T_13_11.lc_trk_g1_7
 (21 7)  (675 183)  (675 183)  routing T_13_11.top_op_7 <X> T_13_11.lc_trk_g1_7
 (14 8)  (668 184)  (668 184)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g2_0
 (16 8)  (670 184)  (670 184)  routing T_13_11.sp4_v_b_33 <X> T_13_11.lc_trk_g2_1
 (17 8)  (671 184)  (671 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 184)  (672 184)  routing T_13_11.sp4_v_b_33 <X> T_13_11.lc_trk_g2_1
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (672 185)  (672 185)  routing T_13_11.sp4_v_b_33 <X> T_13_11.lc_trk_g2_1
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_v_b_42 <X> T_13_11.lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.sp4_v_b_42 <X> T_13_11.lc_trk_g2_2
 (11 10)  (665 186)  (665 186)  routing T_13_11.sp4_h_l_38 <X> T_13_11.sp4_v_t_45
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 186)  (672 186)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g2_5
 (21 10)  (675 186)  (675 186)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g2_7
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 186)  (680 186)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 186)  (682 186)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 186)  (687 186)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 186)  (689 186)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.input_2_5
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (42 10)  (696 186)  (696 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (46 10)  (700 186)  (700 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (680 187)  (680 187)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 187)  (685 187)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 187)  (687 187)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.input_2_5
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (37 11)  (691 187)  (691 187)  LC_5 Logic Functioning bit
 (38 11)  (692 187)  (692 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (15 12)  (669 188)  (669 188)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (16 12)  (670 188)  (670 188)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 188)  (675 188)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g3_3
 (18 13)  (672 189)  (672 189)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (21 13)  (675 189)  (675 189)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g3_3
 (15 14)  (669 190)  (669 190)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 190)  (672 190)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g3_5
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 190)  (688 190)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 190)  (689 190)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.input_2_7
 (42 14)  (696 190)  (696 190)  LC_7 Logic Functioning bit
 (43 14)  (697 190)  (697 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (51 14)  (705 190)  (705 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (682 191)  (682 191)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 191)  (685 191)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 191)  (686 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 191)  (687 191)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.input_2_7
 (35 15)  (689 191)  (689 191)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.input_2_7
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (38 15)  (692 191)  (692 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g0_1
 (21 0)  (729 176)  (729 176)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g0_3
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (6 1)  (714 177)  (714 177)  routing T_14_11.sp4_h_l_37 <X> T_14_11.sp4_h_r_0
 (14 1)  (722 177)  (722 177)  routing T_14_11.sp4_r_v_b_35 <X> T_14_11.lc_trk_g0_0
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (716 178)  (716 178)  routing T_14_11.sp4_h_r_5 <X> T_14_11.sp4_h_l_36
 (10 2)  (718 178)  (718 178)  routing T_14_11.sp4_h_r_5 <X> T_14_11.sp4_h_l_36
 (14 2)  (722 178)  (722 178)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g0_4
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 178)  (726 178)  routing T_14_11.wire_logic_cluster/lc_5/out <X> T_14_11.lc_trk_g0_5
 (25 2)  (733 178)  (733 178)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g0_6
 (26 2)  (734 178)  (734 178)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 178)  (741 178)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (41 2)  (749 178)  (749 178)  LC_1 Logic Functioning bit
 (42 2)  (750 178)  (750 178)  LC_1 Logic Functioning bit
 (43 2)  (751 178)  (751 178)  LC_1 Logic Functioning bit
 (45 2)  (753 178)  (753 178)  LC_1 Logic Functioning bit
 (46 2)  (754 178)  (754 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (708 179)  (708 179)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 3)  (710 179)  (710 179)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (5 3)  (713 179)  (713 179)  routing T_14_11.sp4_h_l_37 <X> T_14_11.sp4_v_t_37
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 179)  (730 179)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 179)  (740 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (731 180)  (731 180)  routing T_14_11.sp12_h_r_11 <X> T_14_11.lc_trk_g1_3
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 182)  (738 182)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 182)  (739 182)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (18 7)  (726 183)  (726 183)  routing T_14_11.sp4_r_v_b_29 <X> T_14_11.lc_trk_g1_5
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 183)  (743 183)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.input_2_3
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (51 7)  (759 183)  (759 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (723 184)  (723 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (16 8)  (724 184)  (724 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 184)  (726 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (734 184)  (734 184)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 184)  (736 184)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 184)  (743 184)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (43 8)  (751 184)  (751 184)  LC_4 Logic Functioning bit
 (45 8)  (753 184)  (753 184)  LC_4 Logic Functioning bit
 (21 9)  (729 185)  (729 185)  routing T_14_11.sp4_r_v_b_35 <X> T_14_11.lc_trk_g2_3
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 185)  (738 185)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 185)  (741 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (34 9)  (742 185)  (742 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (37 9)  (745 185)  (745 185)  LC_4 Logic Functioning bit
 (40 9)  (748 185)  (748 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (46 9)  (754 185)  (754 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (729 186)  (729 186)  routing T_14_11.sp4_v_t_18 <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 186)  (731 186)  routing T_14_11.sp4_v_t_18 <X> T_14_11.lc_trk_g2_7
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 186)  (743 186)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_5
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (51 10)  (759 186)  (759 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (761 186)  (761 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 187)  (734 187)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 187)  (736 187)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 187)  (738 187)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 187)  (739 187)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 187)  (740 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 187)  (741 187)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_5
 (35 11)  (743 187)  (743 187)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_5
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (46 11)  (754 187)  (754 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (755 187)  (755 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (734 188)  (734 188)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (50 12)  (758 188)  (758 188)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (760 188)  (760 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (729 189)  (729 189)  routing T_14_11.sp4_r_v_b_43 <X> T_14_11.lc_trk_g3_3
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (40 13)  (748 189)  (748 189)  LC_6 Logic Functioning bit
 (15 14)  (723 190)  (723 190)  routing T_14_11.sp4_v_t_32 <X> T_14_11.lc_trk_g3_5
 (16 14)  (724 190)  (724 190)  routing T_14_11.sp4_v_t_32 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (729 190)  (729 190)  routing T_14_11.sp4_v_t_18 <X> T_14_11.lc_trk_g3_7
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 190)  (731 190)  routing T_14_11.sp4_v_t_18 <X> T_14_11.lc_trk_g3_7
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 190)  (739 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (52 14)  (760 190)  (760 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (716 191)  (716 191)  routing T_14_11.sp4_h_r_10 <X> T_14_11.sp4_v_t_47
 (9 15)  (717 191)  (717 191)  routing T_14_11.sp4_h_r_10 <X> T_14_11.sp4_v_t_47
 (31 15)  (739 191)  (739 191)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (38 15)  (746 191)  (746 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (44 0)  (806 176)  (806 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (8 1)  (770 177)  (770 177)  routing T_15_11.sp4_h_l_36 <X> T_15_11.sp4_v_b_1
 (9 1)  (771 177)  (771 177)  routing T_15_11.sp4_h_l_36 <X> T_15_11.sp4_v_b_1
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (50 1)  (812 177)  (812 177)  Carry_In_Mux bit 

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (44 2)  (806 178)  (806 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (14 3)  (776 179)  (776 179)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g0_4
 (15 3)  (777 179)  (777 179)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g0_4
 (16 3)  (778 179)  (778 179)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (21 4)  (783 180)  (783 180)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 180)  (787 180)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g1_2
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (44 4)  (806 180)  (806 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (3 6)  (765 182)  (765 182)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_v_t_23
 (14 6)  (776 182)  (776 182)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g1_4
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (44 6)  (806 182)  (806 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (12 8)  (774 184)  (774 184)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_h_r_8
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (13 9)  (775 185)  (775 185)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_h_r_8
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (12 12)  (774 188)  (774 188)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_r_11
 (14 12)  (776 188)  (776 188)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g3_0
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (765 190)  (765 190)  routing T_15_11.sp12_h_r_1 <X> T_15_11.sp12_v_t_22
 (1 15)  (763 191)  (763 191)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (3 15)  (765 191)  (765 191)  routing T_15_11.sp12_h_r_1 <X> T_15_11.sp12_v_t_22


LogicTile_16_11

 (14 0)  (830 176)  (830 176)  routing T_16_11.lft_op_0 <X> T_16_11.lc_trk_g0_0
 (15 0)  (831 176)  (831 176)  routing T_16_11.bot_op_1 <X> T_16_11.lc_trk_g0_1
 (17 0)  (833 176)  (833 176)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.bot_op_3 <X> T_16_11.lc_trk_g0_3
 (31 0)  (847 176)  (847 176)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (15 1)  (831 177)  (831 177)  routing T_16_11.lft_op_0 <X> T_16_11.lc_trk_g0_0
 (17 1)  (833 177)  (833 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.bot_op_2 <X> T_16_11.lc_trk_g0_2
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (838 178)  (838 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 178)  (840 178)  routing T_16_11.bot_op_7 <X> T_16_11.lc_trk_g0_7
 (27 2)  (843 178)  (843 178)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (47 2)  (863 178)  (863 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 178)  (866 178)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 179)  (816 179)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 3)  (817 179)  (817 179)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (15 3)  (831 179)  (831 179)  routing T_16_11.bot_op_4 <X> T_16_11.lc_trk_g0_4
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.bot_op_6 <X> T_16_11.lc_trk_g0_6
 (26 3)  (842 179)  (842 179)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (15 4)  (831 180)  (831 180)  routing T_16_11.lft_op_1 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 180)  (834 180)  routing T_16_11.lft_op_1 <X> T_16_11.lc_trk_g1_1
 (21 4)  (837 180)  (837 180)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g1_3
 (25 4)  (841 180)  (841 180)  routing T_16_11.lft_op_2 <X> T_16_11.lc_trk_g1_2
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (42 4)  (858 180)  (858 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (45 4)  (861 180)  (861 180)  LC_2 Logic Functioning bit
 (47 4)  (863 180)  (863 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (866 180)  (866 180)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 181)  (831 181)  routing T_16_11.bot_op_0 <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (838 181)  (838 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 181)  (840 181)  routing T_16_11.lft_op_2 <X> T_16_11.lc_trk_g1_2
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (42 5)  (858 181)  (858 181)  LC_2 Logic Functioning bit
 (43 5)  (859 181)  (859 181)  LC_2 Logic Functioning bit
 (47 5)  (863 181)  (863 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (867 181)  (867 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (830 182)  (830 182)  routing T_16_11.lft_op_4 <X> T_16_11.lc_trk_g1_4
 (15 6)  (831 182)  (831 182)  routing T_16_11.bot_op_5 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (19 6)  (835 182)  (835 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (42 6)  (858 182)  (858 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (15 7)  (831 183)  (831 183)  routing T_16_11.lft_op_4 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (842 183)  (842 183)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 183)  (848 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (40 7)  (856 183)  (856 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (42 7)  (858 183)  (858 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (27 8)  (843 184)  (843 184)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 184)  (847 184)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 184)  (852 184)  LC_4 Logic Functioning bit
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (38 8)  (854 184)  (854 184)  LC_4 Logic Functioning bit
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (41 8)  (857 184)  (857 184)  LC_4 Logic Functioning bit
 (42 8)  (858 184)  (858 184)  LC_4 Logic Functioning bit
 (43 8)  (859 184)  (859 184)  LC_4 Logic Functioning bit
 (50 8)  (866 184)  (866 184)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (868 184)  (868 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 185)  (852 185)  LC_4 Logic Functioning bit
 (37 9)  (853 185)  (853 185)  LC_4 Logic Functioning bit
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (39 9)  (855 185)  (855 185)  LC_4 Logic Functioning bit
 (40 9)  (856 185)  (856 185)  LC_4 Logic Functioning bit
 (41 9)  (857 185)  (857 185)  LC_4 Logic Functioning bit
 (42 9)  (858 185)  (858 185)  LC_4 Logic Functioning bit
 (43 9)  (859 185)  (859 185)  LC_4 Logic Functioning bit
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (50 10)  (866 186)  (866 186)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (25 12)  (841 188)  (841 188)  routing T_16_11.wire_logic_cluster/lc_2/out <X> T_16_11.lc_trk_g3_2
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_17_11

 (15 1)  (889 177)  (889 177)  routing T_17_11.sp4_v_t_5 <X> T_17_11.lc_trk_g0_0
 (16 1)  (890 177)  (890 177)  routing T_17_11.sp4_v_t_5 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (874 178)  (874 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (888 178)  (888 178)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (21 2)  (895 178)  (895 178)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 178)  (897 178)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (0 3)  (874 179)  (874 179)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 3)  (876 179)  (876 179)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (3 3)  (877 179)  (877 179)  routing T_17_11.sp12_v_b_0 <X> T_17_11.sp12_h_l_23
 (14 3)  (888 179)  (888 179)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (895 179)  (895 179)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (14 6)  (888 182)  (888 182)  routing T_17_11.wire_logic_cluster/lc_4/out <X> T_17_11.lc_trk_g1_4
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (8 8)  (882 184)  (882 184)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_h_r_7
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 184)  (904 184)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 184)  (905 184)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 184)  (908 184)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (42 8)  (916 184)  (916 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (47 8)  (921 184)  (921 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (922 184)  (922 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp12_v_t_9 <X> T_17_11.lc_trk_g2_2
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (40 9)  (914 185)  (914 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (42 9)  (916 185)  (916 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (48 9)  (922 185)  (922 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (925 185)  (925 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 12)  (890 188)  (890 188)  routing T_17_11.sp4_v_t_12 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 188)  (892 188)  routing T_17_11.sp4_v_t_12 <X> T_17_11.lc_trk_g3_1


LogicTile_18_11

 (14 0)  (942 176)  (942 176)  routing T_18_11.sp4_h_r_8 <X> T_18_11.lc_trk_g0_0
 (15 0)  (943 176)  (943 176)  routing T_18_11.sp4_h_r_9 <X> T_18_11.lc_trk_g0_1
 (16 0)  (944 176)  (944 176)  routing T_18_11.sp4_h_r_9 <X> T_18_11.lc_trk_g0_1
 (17 0)  (945 176)  (945 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (946 176)  (946 176)  routing T_18_11.sp4_h_r_9 <X> T_18_11.lc_trk_g0_1
 (21 0)  (949 176)  (949 176)  routing T_18_11.sp4_h_r_11 <X> T_18_11.lc_trk_g0_3
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (951 176)  (951 176)  routing T_18_11.sp4_h_r_11 <X> T_18_11.lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.sp4_h_r_11 <X> T_18_11.lc_trk_g0_3
 (25 0)  (953 176)  (953 176)  routing T_18_11.bnr_op_2 <X> T_18_11.lc_trk_g0_2
 (26 0)  (954 176)  (954 176)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (37 0)  (965 176)  (965 176)  LC_0 Logic Functioning bit
 (38 0)  (966 176)  (966 176)  LC_0 Logic Functioning bit
 (39 0)  (967 176)  (967 176)  LC_0 Logic Functioning bit
 (15 1)  (943 177)  (943 177)  routing T_18_11.sp4_h_r_8 <X> T_18_11.lc_trk_g0_0
 (16 1)  (944 177)  (944 177)  routing T_18_11.sp4_h_r_8 <X> T_18_11.lc_trk_g0_0
 (17 1)  (945 177)  (945 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 177)  (953 177)  routing T_18_11.bnr_op_2 <X> T_18_11.lc_trk_g0_2
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 177)  (958 177)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 177)  (959 177)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 177)  (961 177)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.input_2_0
 (35 1)  (963 177)  (963 177)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.input_2_0
 (36 1)  (964 177)  (964 177)  LC_0 Logic Functioning bit
 (37 1)  (965 177)  (965 177)  LC_0 Logic Functioning bit
 (38 1)  (966 177)  (966 177)  LC_0 Logic Functioning bit
 (53 1)  (981 177)  (981 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (942 178)  (942 178)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g0_4
 (17 2)  (945 178)  (945 178)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (946 178)  (946 178)  routing T_18_11.bnr_op_5 <X> T_18_11.lc_trk_g0_5
 (21 2)  (949 178)  (949 178)  routing T_18_11.bnr_op_7 <X> T_18_11.lc_trk_g0_7
 (22 2)  (950 178)  (950 178)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (953 178)  (953 178)  routing T_18_11.bnr_op_6 <X> T_18_11.lc_trk_g0_6
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (40 2)  (968 178)  (968 178)  LC_1 Logic Functioning bit
 (41 2)  (969 178)  (969 178)  LC_1 Logic Functioning bit
 (42 2)  (970 178)  (970 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (10 3)  (938 179)  (938 179)  routing T_18_11.sp4_h_l_45 <X> T_18_11.sp4_v_t_36
 (15 3)  (943 179)  (943 179)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (946 179)  (946 179)  routing T_18_11.bnr_op_5 <X> T_18_11.lc_trk_g0_5
 (21 3)  (949 179)  (949 179)  routing T_18_11.bnr_op_7 <X> T_18_11.lc_trk_g0_7
 (22 3)  (950 179)  (950 179)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 179)  (953 179)  routing T_18_11.bnr_op_6 <X> T_18_11.lc_trk_g0_6
 (30 3)  (958 179)  (958 179)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 179)  (959 179)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 179)  (964 179)  LC_1 Logic Functioning bit
 (38 3)  (966 179)  (966 179)  LC_1 Logic Functioning bit
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (14 4)  (942 180)  (942 180)  routing T_18_11.bnr_op_0 <X> T_18_11.lc_trk_g1_0
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 180)  (946 180)  routing T_18_11.bnr_op_1 <X> T_18_11.lc_trk_g1_1
 (21 4)  (949 180)  (949 180)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 180)  (956 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 180)  (959 180)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 180)  (961 180)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (14 5)  (942 181)  (942 181)  routing T_18_11.bnr_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (946 181)  (946 181)  routing T_18_11.bnr_op_1 <X> T_18_11.lc_trk_g1_1
 (21 5)  (949 181)  (949 181)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 181)  (951 181)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g1_2
 (24 5)  (952 181)  (952 181)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g1_2
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (954 182)  (954 182)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 182)  (958 182)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 182)  (962 182)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 182)  (963 182)  routing T_18_11.lc_trk_g0_5 <X> T_18_11.input_2_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (37 6)  (965 182)  (965 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (39 6)  (967 182)  (967 182)  LC_3 Logic Functioning bit
 (41 6)  (969 182)  (969 182)  LC_3 Logic Functioning bit
 (42 6)  (970 182)  (970 182)  LC_3 Logic Functioning bit
 (43 6)  (971 182)  (971 182)  LC_3 Logic Functioning bit
 (11 7)  (939 183)  (939 183)  routing T_18_11.sp4_h_r_9 <X> T_18_11.sp4_h_l_40
 (13 7)  (941 183)  (941 183)  routing T_18_11.sp4_h_r_9 <X> T_18_11.sp4_h_l_40
 (18 7)  (946 183)  (946 183)  routing T_18_11.sp4_r_v_b_29 <X> T_18_11.lc_trk_g1_5
 (26 7)  (954 183)  (954 183)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 183)  (957 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 183)  (960 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (964 183)  (964 183)  LC_3 Logic Functioning bit
 (37 7)  (965 183)  (965 183)  LC_3 Logic Functioning bit
 (38 7)  (966 183)  (966 183)  LC_3 Logic Functioning bit
 (39 7)  (967 183)  (967 183)  LC_3 Logic Functioning bit
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 184)  (946 184)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g2_1
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (953 184)  (953 184)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g2_2
 (26 8)  (954 184)  (954 184)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (40 8)  (968 184)  (968 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (50 8)  (978 184)  (978 184)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (981 184)  (981 184)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (939 185)  (939 185)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_h_r_8
 (13 9)  (941 185)  (941 185)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_h_r_8
 (21 9)  (949 185)  (949 185)  routing T_18_11.sp4_r_v_b_35 <X> T_18_11.lc_trk_g2_3
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (955 185)  (955 185)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (37 9)  (965 185)  (965 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (39 9)  (967 185)  (967 185)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (48 9)  (976 185)  (976 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (31 10)  (959 186)  (959 186)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (50 10)  (978 186)  (978 186)  Cascade bit: LH_LC05_inmux02_5

 (36 11)  (964 187)  (964 187)  LC_5 Logic Functioning bit
 (37 11)  (965 187)  (965 187)  LC_5 Logic Functioning bit
 (48 11)  (976 187)  (976 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 14)  (942 190)  (942 190)  routing T_18_11.bnl_op_4 <X> T_18_11.lc_trk_g3_4
 (15 14)  (943 190)  (943 190)  routing T_18_11.sp4_h_r_45 <X> T_18_11.lc_trk_g3_5
 (16 14)  (944 190)  (944 190)  routing T_18_11.sp4_h_r_45 <X> T_18_11.lc_trk_g3_5
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 190)  (946 190)  routing T_18_11.sp4_h_r_45 <X> T_18_11.lc_trk_g3_5
 (25 14)  (953 190)  (953 190)  routing T_18_11.sp4_v_b_30 <X> T_18_11.lc_trk_g3_6
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 190)  (959 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 190)  (961 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 190)  (962 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (39 14)  (967 190)  (967 190)  LC_7 Logic Functioning bit
 (41 14)  (969 190)  (969 190)  LC_7 Logic Functioning bit
 (43 14)  (971 190)  (971 190)  LC_7 Logic Functioning bit
 (47 14)  (975 190)  (975 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (979 190)  (979 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (942 191)  (942 191)  routing T_18_11.bnl_op_4 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (946 191)  (946 191)  routing T_18_11.sp4_h_r_45 <X> T_18_11.lc_trk_g3_5
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 191)  (951 191)  routing T_18_11.sp4_v_b_30 <X> T_18_11.lc_trk_g3_6
 (26 15)  (954 191)  (954 191)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 191)  (955 191)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 191)  (957 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 191)  (960 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (43 15)  (971 191)  (971 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (12 0)  (994 176)  (994 176)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_h_r_2
 (27 0)  (1009 176)  (1009 176)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 176)  (1010 176)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 176)  (1016 176)  routing T_19_11.lc_trk_g1_0 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (37 0)  (1019 176)  (1019 176)  LC_0 Logic Functioning bit
 (38 0)  (1020 176)  (1020 176)  LC_0 Logic Functioning bit
 (39 0)  (1021 176)  (1021 176)  LC_0 Logic Functioning bit
 (42 0)  (1024 176)  (1024 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (46 0)  (1028 176)  (1028 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (995 177)  (995 177)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_h_r_2
 (15 1)  (997 177)  (997 177)  routing T_19_11.sp4_v_t_5 <X> T_19_11.lc_trk_g0_0
 (16 1)  (998 177)  (998 177)  routing T_19_11.sp4_v_t_5 <X> T_19_11.lc_trk_g0_0
 (17 1)  (999 177)  (999 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (28 1)  (1010 177)  (1010 177)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 177)  (1012 177)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 177)  (1015 177)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.input_2_0
 (34 1)  (1016 177)  (1016 177)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.input_2_0
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (38 1)  (1020 177)  (1020 177)  LC_0 Logic Functioning bit
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (45 1)  (1027 177)  (1027 177)  LC_0 Logic Functioning bit
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (984 179)  (984 179)  routing T_19_11.lc_trk_g0_0 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (14 4)  (996 180)  (996 180)  routing T_19_11.wire_logic_cluster/lc_0/out <X> T_19_11.lc_trk_g1_0
 (17 5)  (999 181)  (999 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1000 183)  (1000 183)  routing T_19_11.sp4_r_v_b_29 <X> T_19_11.lc_trk_g1_5
 (9 8)  (991 184)  (991 184)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_r_7
 (14 8)  (996 184)  (996 184)  routing T_19_11.rgt_op_0 <X> T_19_11.lc_trk_g2_0
 (15 9)  (997 185)  (997 185)  routing T_19_11.rgt_op_0 <X> T_19_11.lc_trk_g2_0
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 12)  (997 188)  (997 188)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g3_1
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 188)  (1000 188)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g3_1
 (25 12)  (1007 188)  (1007 188)  routing T_19_11.rgt_op_2 <X> T_19_11.lc_trk_g3_2
 (22 13)  (1004 189)  (1004 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 189)  (1006 189)  routing T_19_11.rgt_op_2 <X> T_19_11.lc_trk_g3_2
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 191)  (982 191)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 191)  (983 191)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_7/s_r


LogicTile_20_11

 (27 0)  (1063 176)  (1063 176)  routing T_20_11.lc_trk_g1_0 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 176)  (1069 176)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 176)  (1073 176)  LC_0 Logic Functioning bit
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (40 0)  (1076 176)  (1076 176)  LC_0 Logic Functioning bit
 (42 0)  (1078 176)  (1078 176)  LC_0 Logic Functioning bit
 (45 0)  (1081 176)  (1081 176)  LC_0 Logic Functioning bit
 (27 1)  (1063 177)  (1063 177)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 177)  (1064 177)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 177)  (1067 177)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (45 1)  (1081 177)  (1081 177)  LC_0 Logic Functioning bit
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.lc_trk_g2_0 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (1042 178)  (1042 178)  routing T_20_11.sp4_v_b_9 <X> T_20_11.sp4_v_t_37
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 178)  (1069 178)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (43 2)  (1079 178)  (1079 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (2 3)  (1038 179)  (1038 179)  routing T_20_11.lc_trk_g2_0 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (5 3)  (1041 179)  (1041 179)  routing T_20_11.sp4_v_b_9 <X> T_20_11.sp4_v_t_37
 (26 3)  (1062 179)  (1062 179)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 179)  (1063 179)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 179)  (1064 179)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 179)  (1068 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1070 179)  (1070 179)  routing T_20_11.lc_trk_g1_0 <X> T_20_11.input_2_1
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (42 3)  (1078 179)  (1078 179)  LC_1 Logic Functioning bit
 (45 3)  (1081 179)  (1081 179)  LC_1 Logic Functioning bit
 (0 4)  (1036 180)  (1036 180)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 180)  (1050 180)  routing T_20_11.wire_logic_cluster/lc_0/out <X> T_20_11.lc_trk_g1_0
 (27 4)  (1063 180)  (1063 180)  routing T_20_11.lc_trk_g1_0 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 180)  (1070 180)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (41 4)  (1077 180)  (1077 180)  LC_2 Logic Functioning bit
 (43 4)  (1079 180)  (1079 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (0 5)  (1036 181)  (1036 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 181)  (1037 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (17 5)  (1053 181)  (1053 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (1067 181)  (1067 181)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (41 5)  (1077 181)  (1077 181)  LC_2 Logic Functioning bit
 (43 5)  (1079 181)  (1079 181)  LC_2 Logic Functioning bit
 (45 5)  (1081 181)  (1081 181)  LC_2 Logic Functioning bit
 (15 9)  (1051 185)  (1051 185)  routing T_20_11.sp4_v_t_29 <X> T_20_11.lc_trk_g2_0
 (16 9)  (1052 185)  (1052 185)  routing T_20_11.sp4_v_t_29 <X> T_20_11.lc_trk_g2_0
 (17 9)  (1053 185)  (1053 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (13 10)  (1049 186)  (1049 186)  routing T_20_11.sp4_v_b_8 <X> T_20_11.sp4_v_t_45
 (14 10)  (1050 186)  (1050 186)  routing T_20_11.sp12_v_t_3 <X> T_20_11.lc_trk_g2_4
 (14 11)  (1050 187)  (1050 187)  routing T_20_11.sp12_v_t_3 <X> T_20_11.lc_trk_g2_4
 (15 11)  (1051 187)  (1051 187)  routing T_20_11.sp12_v_t_3 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (17 12)  (1053 188)  (1053 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 188)  (1054 188)  routing T_20_11.wire_logic_cluster/lc_1/out <X> T_20_11.lc_trk_g3_1
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 188)  (1059 188)  routing T_20_11.sp12_v_b_11 <X> T_20_11.lc_trk_g3_3
 (25 12)  (1061 188)  (1061 188)  routing T_20_11.wire_logic_cluster/lc_2/out <X> T_20_11.lc_trk_g3_2
 (22 13)  (1058 189)  (1058 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 191)  (1037 191)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r


LogicTile_21_11

 (28 0)  (1118 176)  (1118 176)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 176)  (1120 176)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 176)  (1123 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 176)  (1124 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (37 0)  (1127 176)  (1127 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (39 0)  (1129 176)  (1129 176)  LC_0 Logic Functioning bit
 (41 0)  (1131 176)  (1131 176)  LC_0 Logic Functioning bit
 (43 0)  (1133 176)  (1133 176)  LC_0 Logic Functioning bit
 (45 0)  (1135 176)  (1135 176)  LC_0 Logic Functioning bit
 (28 1)  (1118 177)  (1118 177)  routing T_21_11.lc_trk_g2_0 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 177)  (1119 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 177)  (1120 177)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (37 1)  (1127 177)  (1127 177)  LC_0 Logic Functioning bit
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (45 1)  (1135 177)  (1135 177)  LC_0 Logic Functioning bit
 (0 2)  (1090 178)  (1090 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (1096 178)  (1096 178)  routing T_21_11.sp4_h_l_42 <X> T_21_11.sp4_v_t_37
 (0 3)  (1090 179)  (1090 179)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 179)  (1092 179)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (11 4)  (1101 180)  (1101 180)  routing T_21_11.sp4_v_t_39 <X> T_21_11.sp4_v_b_5
 (12 5)  (1102 181)  (1102 181)  routing T_21_11.sp4_v_t_39 <X> T_21_11.sp4_v_b_5
 (16 6)  (1106 182)  (1106 182)  routing T_21_11.sp4_v_b_5 <X> T_21_11.lc_trk_g1_5
 (17 6)  (1107 182)  (1107 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1108 182)  (1108 182)  routing T_21_11.sp4_v_b_5 <X> T_21_11.lc_trk_g1_5
 (14 9)  (1104 185)  (1104 185)  routing T_21_11.tnl_op_0 <X> T_21_11.lc_trk_g2_0
 (15 9)  (1105 185)  (1105 185)  routing T_21_11.tnl_op_0 <X> T_21_11.lc_trk_g2_0
 (17 9)  (1107 185)  (1107 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (13 10)  (1103 186)  (1103 186)  routing T_21_11.sp4_v_b_8 <X> T_21_11.sp4_v_t_45
 (22 10)  (1112 186)  (1112 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1113 186)  (1113 186)  routing T_21_11.sp4_h_r_31 <X> T_21_11.lc_trk_g2_7
 (24 10)  (1114 186)  (1114 186)  routing T_21_11.sp4_h_r_31 <X> T_21_11.lc_trk_g2_7
 (21 11)  (1111 187)  (1111 187)  routing T_21_11.sp4_h_r_31 <X> T_21_11.lc_trk_g2_7
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (17 13)  (1107 189)  (1107 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 191)  (1090 191)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 191)  (1091 191)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_7/s_r


LogicTile_22_11

 (27 0)  (1171 176)  (1171 176)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 176)  (1172 176)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 176)  (1173 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 176)  (1174 176)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 176)  (1176 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 176)  (1178 176)  routing T_22_11.lc_trk_g1_0 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 176)  (1180 176)  LC_0 Logic Functioning bit
 (37 0)  (1181 176)  (1181 176)  LC_0 Logic Functioning bit
 (38 0)  (1182 176)  (1182 176)  LC_0 Logic Functioning bit
 (39 0)  (1183 176)  (1183 176)  LC_0 Logic Functioning bit
 (41 0)  (1185 176)  (1185 176)  LC_0 Logic Functioning bit
 (43 0)  (1187 176)  (1187 176)  LC_0 Logic Functioning bit
 (45 0)  (1189 176)  (1189 176)  LC_0 Logic Functioning bit
 (26 1)  (1170 177)  (1170 177)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 177)  (1172 177)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 177)  (1173 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 177)  (1174 177)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (36 1)  (1180 177)  (1180 177)  LC_0 Logic Functioning bit
 (38 1)  (1182 177)  (1182 177)  LC_0 Logic Functioning bit
 (44 1)  (1188 177)  (1188 177)  LC_0 Logic Functioning bit
 (45 1)  (1189 177)  (1189 177)  LC_0 Logic Functioning bit
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (19 2)  (1163 178)  (1163 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (1144 179)  (1144 179)  routing T_22_11.lc_trk_g1_1 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 179)  (1146 179)  routing T_22_11.lc_trk_g1_1 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (15 4)  (1159 180)  (1159 180)  routing T_22_11.sp4_v_b_17 <X> T_22_11.lc_trk_g1_1
 (16 4)  (1160 180)  (1160 180)  routing T_22_11.sp4_v_b_17 <X> T_22_11.lc_trk_g1_1
 (17 4)  (1161 180)  (1161 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (15 5)  (1159 181)  (1159 181)  routing T_22_11.sp4_v_t_5 <X> T_22_11.lc_trk_g1_0
 (16 5)  (1160 181)  (1160 181)  routing T_22_11.sp4_v_t_5 <X> T_22_11.lc_trk_g1_0
 (17 5)  (1161 181)  (1161 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (12 7)  (1156 183)  (1156 183)  routing T_22_11.sp4_h_l_40 <X> T_22_11.sp4_v_t_40
 (25 8)  (1169 184)  (1169 184)  routing T_22_11.sp4_h_r_42 <X> T_22_11.lc_trk_g2_2
 (22 9)  (1166 185)  (1166 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 185)  (1167 185)  routing T_22_11.sp4_h_r_42 <X> T_22_11.lc_trk_g2_2
 (24 9)  (1168 185)  (1168 185)  routing T_22_11.sp4_h_r_42 <X> T_22_11.lc_trk_g2_2
 (25 9)  (1169 185)  (1169 185)  routing T_22_11.sp4_h_r_42 <X> T_22_11.lc_trk_g2_2
 (14 10)  (1158 186)  (1158 186)  routing T_22_11.sp4_v_b_36 <X> T_22_11.lc_trk_g2_4
 (14 11)  (1158 187)  (1158 187)  routing T_22_11.sp4_v_b_36 <X> T_22_11.lc_trk_g2_4
 (16 11)  (1160 187)  (1160 187)  routing T_22_11.sp4_v_b_36 <X> T_22_11.lc_trk_g2_4
 (17 11)  (1161 187)  (1161 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (0 14)  (1144 190)  (1144 190)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 190)  (1149 190)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (1 15)  (1145 191)  (1145 191)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 191)  (1148 191)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (6 15)  (1150 191)  (1150 191)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (9 15)  (1153 191)  (1153 191)  routing T_22_11.sp4_v_b_2 <X> T_22_11.sp4_v_t_47
 (10 15)  (1154 191)  (1154 191)  routing T_22_11.sp4_v_b_2 <X> T_22_11.sp4_v_t_47
 (11 15)  (1155 191)  (1155 191)  routing T_22_11.sp4_h_r_3 <X> T_22_11.sp4_h_l_46
 (13 15)  (1157 191)  (1157 191)  routing T_22_11.sp4_h_r_3 <X> T_22_11.sp4_h_l_46
 (22 15)  (1166 191)  (1166 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_23_11

 (15 0)  (1213 176)  (1213 176)  routing T_23_11.sp4_v_b_17 <X> T_23_11.lc_trk_g0_1
 (16 0)  (1214 176)  (1214 176)  routing T_23_11.sp4_v_b_17 <X> T_23_11.lc_trk_g0_1
 (17 0)  (1215 176)  (1215 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (1223 176)  (1223 176)  routing T_23_11.sp4_h_r_10 <X> T_23_11.lc_trk_g0_2
 (28 0)  (1226 176)  (1226 176)  routing T_23_11.lc_trk_g2_3 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 176)  (1227 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 176)  (1229 176)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 176)  (1230 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 176)  (1231 176)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (39 0)  (1237 176)  (1237 176)  LC_0 Logic Functioning bit
 (40 0)  (1238 176)  (1238 176)  LC_0 Logic Functioning bit
 (41 0)  (1239 176)  (1239 176)  LC_0 Logic Functioning bit
 (42 0)  (1240 176)  (1240 176)  LC_0 Logic Functioning bit
 (43 0)  (1241 176)  (1241 176)  LC_0 Logic Functioning bit
 (47 0)  (1245 176)  (1245 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (1209 177)  (1209 177)  routing T_23_11.sp4_h_l_39 <X> T_23_11.sp4_h_r_2
 (17 1)  (1215 177)  (1215 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1220 177)  (1220 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1221 177)  (1221 177)  routing T_23_11.sp4_h_r_10 <X> T_23_11.lc_trk_g0_2
 (24 1)  (1222 177)  (1222 177)  routing T_23_11.sp4_h_r_10 <X> T_23_11.lc_trk_g0_2
 (29 1)  (1227 177)  (1227 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 177)  (1228 177)  routing T_23_11.lc_trk_g2_3 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 177)  (1230 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1233 177)  (1233 177)  routing T_23_11.lc_trk_g0_2 <X> T_23_11.input_2_0
 (37 1)  (1235 177)  (1235 177)  LC_0 Logic Functioning bit
 (38 1)  (1236 177)  (1236 177)  LC_0 Logic Functioning bit
 (39 1)  (1237 177)  (1237 177)  LC_0 Logic Functioning bit
 (40 1)  (1238 177)  (1238 177)  LC_0 Logic Functioning bit
 (41 1)  (1239 177)  (1239 177)  LC_0 Logic Functioning bit
 (42 1)  (1240 177)  (1240 177)  LC_0 Logic Functioning bit
 (43 1)  (1241 177)  (1241 177)  LC_0 Logic Functioning bit
 (4 2)  (1202 178)  (1202 178)  routing T_23_11.sp4_v_b_4 <X> T_23_11.sp4_v_t_37
 (6 2)  (1204 178)  (1204 178)  routing T_23_11.sp4_v_b_4 <X> T_23_11.sp4_v_t_37
 (25 6)  (1223 182)  (1223 182)  routing T_23_11.wire_logic_cluster/lc_6/out <X> T_23_11.lc_trk_g1_6
 (16 7)  (1214 183)  (1214 183)  routing T_23_11.sp12_h_r_12 <X> T_23_11.lc_trk_g1_4
 (17 7)  (1215 183)  (1215 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1220 183)  (1220 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (22 8)  (1220 184)  (1220 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1221 184)  (1221 184)  routing T_23_11.sp4_v_t_30 <X> T_23_11.lc_trk_g2_3
 (24 8)  (1222 184)  (1222 184)  routing T_23_11.sp4_v_t_30 <X> T_23_11.lc_trk_g2_3
 (25 8)  (1223 184)  (1223 184)  routing T_23_11.sp4_v_b_26 <X> T_23_11.lc_trk_g2_2
 (28 8)  (1226 184)  (1226 184)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 184)  (1227 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 184)  (1228 184)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 184)  (1230 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 184)  (1231 184)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 184)  (1232 184)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 184)  (1234 184)  LC_4 Logic Functioning bit
 (38 8)  (1236 184)  (1236 184)  LC_4 Logic Functioning bit
 (40 8)  (1238 184)  (1238 184)  LC_4 Logic Functioning bit
 (42 8)  (1240 184)  (1240 184)  LC_4 Logic Functioning bit
 (52 8)  (1250 184)  (1250 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (1251 184)  (1251 184)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (1220 185)  (1220 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1221 185)  (1221 185)  routing T_23_11.sp4_v_b_26 <X> T_23_11.lc_trk_g2_2
 (36 9)  (1234 185)  (1234 185)  LC_4 Logic Functioning bit
 (38 9)  (1236 185)  (1236 185)  LC_4 Logic Functioning bit
 (40 9)  (1238 185)  (1238 185)  LC_4 Logic Functioning bit
 (42 9)  (1240 185)  (1240 185)  LC_4 Logic Functioning bit
 (14 10)  (1212 186)  (1212 186)  routing T_23_11.sp4_v_b_36 <X> T_23_11.lc_trk_g2_4
 (15 10)  (1213 186)  (1213 186)  routing T_23_11.sp4_h_r_45 <X> T_23_11.lc_trk_g2_5
 (16 10)  (1214 186)  (1214 186)  routing T_23_11.sp4_h_r_45 <X> T_23_11.lc_trk_g2_5
 (17 10)  (1215 186)  (1215 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1216 186)  (1216 186)  routing T_23_11.sp4_h_r_45 <X> T_23_11.lc_trk_g2_5
 (26 10)  (1224 186)  (1224 186)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 186)  (1226 186)  routing T_23_11.lc_trk_g2_2 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 186)  (1227 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 186)  (1229 186)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 186)  (1230 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 186)  (1231 186)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 186)  (1233 186)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.input_2_5
 (36 10)  (1234 186)  (1234 186)  LC_5 Logic Functioning bit
 (37 10)  (1235 186)  (1235 186)  LC_5 Logic Functioning bit
 (38 10)  (1236 186)  (1236 186)  LC_5 Logic Functioning bit
 (41 10)  (1239 186)  (1239 186)  LC_5 Logic Functioning bit
 (42 10)  (1240 186)  (1240 186)  LC_5 Logic Functioning bit
 (43 10)  (1241 186)  (1241 186)  LC_5 Logic Functioning bit
 (51 10)  (1249 186)  (1249 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1212 187)  (1212 187)  routing T_23_11.sp4_v_b_36 <X> T_23_11.lc_trk_g2_4
 (16 11)  (1214 187)  (1214 187)  routing T_23_11.sp4_v_b_36 <X> T_23_11.lc_trk_g2_4
 (17 11)  (1215 187)  (1215 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1216 187)  (1216 187)  routing T_23_11.sp4_h_r_45 <X> T_23_11.lc_trk_g2_5
 (27 11)  (1225 187)  (1225 187)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 187)  (1226 187)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 187)  (1227 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 187)  (1228 187)  routing T_23_11.lc_trk_g2_2 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 187)  (1230 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1232 187)  (1232 187)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.input_2_5
 (35 11)  (1233 187)  (1233 187)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.input_2_5
 (40 11)  (1238 187)  (1238 187)  LC_5 Logic Functioning bit
 (42 11)  (1240 187)  (1240 187)  LC_5 Logic Functioning bit
 (29 12)  (1227 188)  (1227 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 188)  (1229 188)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 188)  (1230 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 188)  (1232 188)  routing T_23_11.lc_trk_g1_4 <X> T_23_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 188)  (1234 188)  LC_6 Logic Functioning bit
 (37 12)  (1235 188)  (1235 188)  LC_6 Logic Functioning bit
 (38 12)  (1236 188)  (1236 188)  LC_6 Logic Functioning bit
 (39 12)  (1237 188)  (1237 188)  LC_6 Logic Functioning bit
 (41 12)  (1239 188)  (1239 188)  LC_6 Logic Functioning bit
 (43 12)  (1241 188)  (1241 188)  LC_6 Logic Functioning bit
 (14 13)  (1212 189)  (1212 189)  routing T_23_11.sp4_r_v_b_40 <X> T_23_11.lc_trk_g3_0
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (36 13)  (1234 189)  (1234 189)  LC_6 Logic Functioning bit
 (37 13)  (1235 189)  (1235 189)  LC_6 Logic Functioning bit
 (38 13)  (1236 189)  (1236 189)  LC_6 Logic Functioning bit
 (39 13)  (1237 189)  (1237 189)  LC_6 Logic Functioning bit
 (41 13)  (1239 189)  (1239 189)  LC_6 Logic Functioning bit
 (43 13)  (1241 189)  (1241 189)  LC_6 Logic Functioning bit
 (26 14)  (1224 190)  (1224 190)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 190)  (1226 190)  routing T_23_11.lc_trk_g2_2 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 190)  (1227 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 190)  (1229 190)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 190)  (1230 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 190)  (1231 190)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 190)  (1234 190)  LC_7 Logic Functioning bit
 (37 14)  (1235 190)  (1235 190)  LC_7 Logic Functioning bit
 (38 14)  (1236 190)  (1236 190)  LC_7 Logic Functioning bit
 (41 14)  (1239 190)  (1239 190)  LC_7 Logic Functioning bit
 (42 14)  (1240 190)  (1240 190)  LC_7 Logic Functioning bit
 (43 14)  (1241 190)  (1241 190)  LC_7 Logic Functioning bit
 (50 14)  (1248 190)  (1248 190)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1212 191)  (1212 191)  routing T_23_11.sp12_v_b_20 <X> T_23_11.lc_trk_g3_4
 (16 15)  (1214 191)  (1214 191)  routing T_23_11.sp12_v_b_20 <X> T_23_11.lc_trk_g3_4
 (17 15)  (1215 191)  (1215 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (1225 191)  (1225 191)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 191)  (1226 191)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 191)  (1227 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 191)  (1228 191)  routing T_23_11.lc_trk_g2_2 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (1238 191)  (1238 191)  LC_7 Logic Functioning bit
 (42 15)  (1240 191)  (1240 191)  LC_7 Logic Functioning bit
 (46 15)  (1244 191)  (1244 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_11

 (0 0)  (1252 176)  (1252 176)  Negative Clock bit

 (0 2)  (1252 178)  (1252 178)  routing T_24_11.glb_netwk_3 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 178)  (1254 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (1255 178)  (1255 178)  routing T_24_11.sp12_v_t_23 <X> T_24_11.sp12_h_l_23
 (0 3)  (1252 179)  (1252 179)  routing T_24_11.glb_netwk_3 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (1 4)  (1253 180)  (1253 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 180)  (1274 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1275 180)  (1275 180)  routing T_24_11.sp12_h_r_11 <X> T_24_11.lc_trk_g1_3
 (0 5)  (1252 181)  (1252 181)  routing T_24_11.lc_trk_g1_3 <X> T_24_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 181)  (1253 181)  routing T_24_11.lc_trk_g1_3 <X> T_24_11.wire_logic_cluster/lc_7/cen
 (14 6)  (1266 182)  (1266 182)  routing T_24_11.wire_logic_cluster/lc_4/out <X> T_24_11.lc_trk_g1_4
 (17 7)  (1269 183)  (1269 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (1279 184)  (1279 184)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 184)  (1280 184)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 184)  (1281 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 184)  (1282 184)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 184)  (1283 184)  routing T_24_11.lc_trk_g1_4 <X> T_24_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 184)  (1284 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 184)  (1286 184)  routing T_24_11.lc_trk_g1_4 <X> T_24_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 184)  (1289 184)  LC_4 Logic Functioning bit
 (39 8)  (1291 184)  (1291 184)  LC_4 Logic Functioning bit
 (41 8)  (1293 184)  (1293 184)  LC_4 Logic Functioning bit
 (43 8)  (1295 184)  (1295 184)  LC_4 Logic Functioning bit
 (45 8)  (1297 184)  (1297 184)  LC_4 Logic Functioning bit
 (51 8)  (1303 184)  (1303 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (37 9)  (1289 185)  (1289 185)  LC_4 Logic Functioning bit
 (39 9)  (1291 185)  (1291 185)  LC_4 Logic Functioning bit
 (41 9)  (1293 185)  (1293 185)  LC_4 Logic Functioning bit
 (43 9)  (1295 185)  (1295 185)  LC_4 Logic Functioning bit
 (51 9)  (1303 185)  (1303 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1305 185)  (1305 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (1264 186)  (1264 186)  routing T_24_11.sp4_v_t_45 <X> T_24_11.sp4_h_l_45
 (11 11)  (1263 187)  (1263 187)  routing T_24_11.sp4_v_t_45 <X> T_24_11.sp4_h_l_45
 (14 15)  (1266 191)  (1266 191)  routing T_24_11.sp12_v_b_20 <X> T_24_11.lc_trk_g3_4
 (16 15)  (1268 191)  (1268 191)  routing T_24_11.sp12_v_b_20 <X> T_24_11.lc_trk_g3_4
 (17 15)  (1269 191)  (1269 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


RAM_Tile_25_11

 (4 0)  (1310 176)  (1310 176)  routing T_25_11.sp4_v_t_37 <X> T_25_11.sp4_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (1333 180)  (1333 180)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.wire_bram/ram/WDATA_13
 (28 4)  (1334 180)  (1334 180)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.wire_bram/ram/WDATA_13
 (29 4)  (1335 180)  (1335 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (38 4)  (1344 180)  (1344 180)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (30 5)  (1336 181)  (1336 181)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.wire_bram/ram/WDATA_13
 (11 6)  (1317 182)  (1317 182)  routing T_25_11.sp4_v_b_9 <X> T_25_11.sp4_v_t_40
 (13 6)  (1319 182)  (1319 182)  routing T_25_11.sp4_v_b_9 <X> T_25_11.sp4_v_t_40
 (9 7)  (1315 183)  (1315 183)  routing T_25_11.sp4_v_b_4 <X> T_25_11.sp4_v_t_41
 (9 9)  (1315 185)  (1315 185)  routing T_25_11.sp4_v_t_42 <X> T_25_11.sp4_v_b_7
 (14 10)  (1320 186)  (1320 186)  routing T_25_11.sp4_v_b_28 <X> T_25_11.lc_trk_g2_4
 (16 11)  (1322 187)  (1322 187)  routing T_25_11.sp4_v_b_28 <X> T_25_11.lc_trk_g2_4
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 12)  (1333 188)  (1333 188)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.wire_bram/ram/WDATA_9
 (28 12)  (1334 188)  (1334 188)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.wire_bram/ram/WDATA_9
 (29 12)  (1335 188)  (1335 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_9
 (30 12)  (1336 188)  (1336 188)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.wire_bram/ram/WDATA_9
 (22 13)  (1328 189)  (1328 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1329 189)  (1329 189)  routing T_25_11.sp4_h_l_15 <X> T_25_11.lc_trk_g3_2
 (24 13)  (1330 189)  (1330 189)  routing T_25_11.sp4_h_l_15 <X> T_25_11.lc_trk_g3_2
 (25 13)  (1331 189)  (1331 189)  routing T_25_11.sp4_h_l_15 <X> T_25_11.lc_trk_g3_2
 (39 13)  (1345 189)  (1345 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (14 15)  (1320 191)  (1320 191)  routing T_25_11.sp4_r_v_b_44 <X> T_25_11.lc_trk_g3_4
 (17 15)  (1323 191)  (1323 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_27_11

 (8 14)  (1410 190)  (1410 190)  routing T_27_11.sp4_v_t_47 <X> T_27_11.sp4_h_l_47
 (9 14)  (1411 190)  (1411 190)  routing T_27_11.sp4_v_t_47 <X> T_27_11.sp4_h_l_47


LogicTile_7_10

 (9 15)  (351 175)  (351 175)  routing T_7_10.sp4_v_b_10 <X> T_7_10.sp4_v_t_47


LogicTile_9_10

 (9 11)  (447 171)  (447 171)  routing T_9_10.sp4_v_b_7 <X> T_9_10.sp4_v_t_42


LogicTile_10_10

 (22 0)  (514 160)  (514 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (515 160)  (515 160)  routing T_10_10.sp4_v_b_19 <X> T_10_10.lc_trk_g0_3
 (24 0)  (516 160)  (516 160)  routing T_10_10.sp4_v_b_19 <X> T_10_10.lc_trk_g0_3
 (27 2)  (519 162)  (519 162)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 162)  (520 162)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 162)  (521 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 162)  (522 162)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 162)  (523 162)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 162)  (525 162)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 162)  (528 162)  LC_1 Logic Functioning bit
 (38 2)  (530 162)  (530 162)  LC_1 Logic Functioning bit
 (39 2)  (531 162)  (531 162)  LC_1 Logic Functioning bit
 (40 2)  (532 162)  (532 162)  LC_1 Logic Functioning bit
 (41 2)  (533 162)  (533 162)  LC_1 Logic Functioning bit
 (42 2)  (534 162)  (534 162)  LC_1 Logic Functioning bit
 (43 2)  (535 162)  (535 162)  LC_1 Logic Functioning bit
 (27 3)  (519 163)  (519 163)  routing T_10_10.lc_trk_g3_0 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 163)  (520 163)  routing T_10_10.lc_trk_g3_0 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 163)  (521 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 163)  (523 163)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 163)  (524 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (527 163)  (527 163)  routing T_10_10.lc_trk_g0_3 <X> T_10_10.input_2_1
 (36 3)  (528 163)  (528 163)  LC_1 Logic Functioning bit
 (38 3)  (530 163)  (530 163)  LC_1 Logic Functioning bit
 (46 3)  (538 163)  (538 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 9)  (502 169)  (502 169)  routing T_10_10.sp4_h_r_2 <X> T_10_10.sp4_v_b_7
 (22 11)  (514 171)  (514 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 13)  (506 173)  (506 173)  routing T_10_10.sp4_r_v_b_40 <X> T_10_10.lc_trk_g3_0
 (17 13)  (509 173)  (509 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (15 14)  (507 174)  (507 174)  routing T_10_10.sp4_v_t_32 <X> T_10_10.lc_trk_g3_5
 (16 14)  (508 174)  (508 174)  routing T_10_10.sp4_v_t_32 <X> T_10_10.lc_trk_g3_5
 (17 14)  (509 174)  (509 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_12_10

 (27 0)  (627 160)  (627 160)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 160)  (628 160)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 160)  (636 160)  LC_0 Logic Functioning bit
 (39 0)  (639 160)  (639 160)  LC_0 Logic Functioning bit
 (41 0)  (641 160)  (641 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (44 0)  (644 160)  (644 160)  LC_0 Logic Functioning bit
 (45 0)  (645 160)  (645 160)  LC_0 Logic Functioning bit
 (22 1)  (622 161)  (622 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 161)  (623 161)  routing T_12_10.sp4_v_b_18 <X> T_12_10.lc_trk_g0_2
 (24 1)  (624 161)  (624 161)  routing T_12_10.sp4_v_b_18 <X> T_12_10.lc_trk_g0_2
 (36 1)  (636 161)  (636 161)  LC_0 Logic Functioning bit
 (39 1)  (639 161)  (639 161)  LC_0 Logic Functioning bit
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (42 1)  (642 161)  (642 161)  LC_0 Logic Functioning bit
 (48 1)  (648 161)  (648 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (649 161)  (649 161)  Carry_In_Mux bit 

 (0 2)  (600 162)  (600 162)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 162)  (627 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (39 2)  (639 162)  (639 162)  LC_1 Logic Functioning bit
 (41 2)  (641 162)  (641 162)  LC_1 Logic Functioning bit
 (42 2)  (642 162)  (642 162)  LC_1 Logic Functioning bit
 (44 2)  (644 162)  (644 162)  LC_1 Logic Functioning bit
 (45 2)  (645 162)  (645 162)  LC_1 Logic Functioning bit
 (53 2)  (653 162)  (653 162)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (602 163)  (602 163)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (36 3)  (636 163)  (636 163)  LC_1 Logic Functioning bit
 (39 3)  (639 163)  (639 163)  LC_1 Logic Functioning bit
 (41 3)  (641 163)  (641 163)  LC_1 Logic Functioning bit
 (42 3)  (642 163)  (642 163)  LC_1 Logic Functioning bit
 (1 4)  (601 164)  (601 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 164)  (621 164)  routing T_12_10.wire_logic_cluster/lc_3/out <X> T_12_10.lc_trk_g1_3
 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 164)  (625 164)  routing T_12_10.wire_logic_cluster/lc_2/out <X> T_12_10.lc_trk_g1_2
 (27 4)  (627 164)  (627 164)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 164)  (636 164)  LC_2 Logic Functioning bit
 (39 4)  (639 164)  (639 164)  LC_2 Logic Functioning bit
 (41 4)  (641 164)  (641 164)  LC_2 Logic Functioning bit
 (42 4)  (642 164)  (642 164)  LC_2 Logic Functioning bit
 (44 4)  (644 164)  (644 164)  LC_2 Logic Functioning bit
 (45 4)  (645 164)  (645 164)  LC_2 Logic Functioning bit
 (1 5)  (601 165)  (601 165)  routing T_12_10.lc_trk_g0_2 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 165)  (630 165)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 165)  (636 165)  LC_2 Logic Functioning bit
 (39 5)  (639 165)  (639 165)  LC_2 Logic Functioning bit
 (41 5)  (641 165)  (641 165)  LC_2 Logic Functioning bit
 (42 5)  (642 165)  (642 165)  LC_2 Logic Functioning bit
 (48 5)  (648 165)  (648 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (627 166)  (627 166)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (39 6)  (639 166)  (639 166)  LC_3 Logic Functioning bit
 (41 6)  (641 166)  (641 166)  LC_3 Logic Functioning bit
 (42 6)  (642 166)  (642 166)  LC_3 Logic Functioning bit
 (45 6)  (645 166)  (645 166)  LC_3 Logic Functioning bit
 (30 7)  (630 167)  (630 167)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (41 7)  (641 167)  (641 167)  LC_3 Logic Functioning bit
 (42 7)  (642 167)  (642 167)  LC_3 Logic Functioning bit
 (5 8)  (605 168)  (605 168)  routing T_12_10.sp4_v_b_0 <X> T_12_10.sp4_h_r_6
 (4 9)  (604 169)  (604 169)  routing T_12_10.sp4_v_b_0 <X> T_12_10.sp4_h_r_6
 (6 9)  (606 169)  (606 169)  routing T_12_10.sp4_v_b_0 <X> T_12_10.sp4_h_r_6
 (15 9)  (615 169)  (615 169)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g2_0
 (16 9)  (616 169)  (616 169)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 12)  (614 172)  (614 172)  routing T_12_10.wire_logic_cluster/lc_0/out <X> T_12_10.lc_trk_g3_0
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 172)  (618 172)  routing T_12_10.wire_logic_cluster/lc_1/out <X> T_12_10.lc_trk_g3_1
 (17 13)  (617 173)  (617 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (600 174)  (600 174)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 174)  (601 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 174)  (615 174)  routing T_12_10.sp4_h_l_24 <X> T_12_10.lc_trk_g3_5
 (16 14)  (616 174)  (616 174)  routing T_12_10.sp4_h_l_24 <X> T_12_10.lc_trk_g3_5
 (17 14)  (617 174)  (617 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 174)  (618 174)  routing T_12_10.sp4_h_l_24 <X> T_12_10.lc_trk_g3_5
 (0 15)  (600 175)  (600 175)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 175)  (601 175)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r


LogicTile_13_10

 (5 2)  (659 162)  (659 162)  routing T_13_10.sp4_v_t_37 <X> T_13_10.sp4_h_l_37
 (6 3)  (660 163)  (660 163)  routing T_13_10.sp4_v_t_37 <X> T_13_10.sp4_h_l_37
 (3 4)  (657 164)  (657 164)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_h_r_0


LogicTile_14_10

 (31 0)  (739 160)  (739 160)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 160)  (741 160)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (45 0)  (753 160)  (753 160)  LC_0 Logic Functioning bit
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (45 1)  (753 161)  (753 161)  LC_0 Logic Functioning bit
 (51 1)  (759 161)  (759 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 162)  (708 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (1 2)  (709 162)  (709 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 10)  (722 170)  (722 170)  routing T_14_10.sp4_h_r_36 <X> T_14_10.lc_trk_g2_4
 (17 10)  (725 170)  (725 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (15 11)  (723 171)  (723 171)  routing T_14_10.sp4_h_r_36 <X> T_14_10.lc_trk_g2_4
 (16 11)  (724 171)  (724 171)  routing T_14_10.sp4_h_r_36 <X> T_14_10.lc_trk_g2_4
 (17 11)  (725 171)  (725 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (726 171)  (726 171)  routing T_14_10.sp4_r_v_b_37 <X> T_14_10.lc_trk_g2_5
 (0 14)  (708 174)  (708 174)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 175)  (709 175)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_7/s_r


LogicTile_15_10

 (0 0)  (762 160)  (762 160)  Negative Clock bit

 (21 0)  (783 160)  (783 160)  routing T_15_10.sp4_h_r_11 <X> T_15_10.lc_trk_g0_3
 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 160)  (785 160)  routing T_15_10.sp4_h_r_11 <X> T_15_10.lc_trk_g0_3
 (24 0)  (786 160)  (786 160)  routing T_15_10.sp4_h_r_11 <X> T_15_10.lc_trk_g0_3
 (26 0)  (788 160)  (788 160)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 160)  (789 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 160)  (790 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 160)  (798 160)  LC_0 Logic Functioning bit
 (38 0)  (800 160)  (800 160)  LC_0 Logic Functioning bit
 (41 0)  (803 160)  (803 160)  LC_0 Logic Functioning bit
 (43 0)  (805 160)  (805 160)  LC_0 Logic Functioning bit
 (45 0)  (807 160)  (807 160)  LC_0 Logic Functioning bit
 (46 0)  (808 160)  (808 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (788 161)  (788 161)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 161)  (791 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 161)  (793 161)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 161)  (799 161)  LC_0 Logic Functioning bit
 (39 1)  (801 161)  (801 161)  LC_0 Logic Functioning bit
 (41 1)  (803 161)  (803 161)  LC_0 Logic Functioning bit
 (43 1)  (805 161)  (805 161)  LC_0 Logic Functioning bit
 (45 1)  (807 161)  (807 161)  LC_0 Logic Functioning bit
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (772 162)  (772 162)  routing T_15_10.sp4_v_b_8 <X> T_15_10.sp4_h_l_36
 (22 3)  (784 163)  (784 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 163)  (787 163)  routing T_15_10.sp4_r_v_b_30 <X> T_15_10.lc_trk_g0_6
 (15 6)  (777 166)  (777 166)  routing T_15_10.sp4_h_r_21 <X> T_15_10.lc_trk_g1_5
 (16 6)  (778 166)  (778 166)  routing T_15_10.sp4_h_r_21 <X> T_15_10.lc_trk_g1_5
 (17 6)  (779 166)  (779 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 166)  (780 166)  routing T_15_10.sp4_h_r_21 <X> T_15_10.lc_trk_g1_5
 (18 7)  (780 167)  (780 167)  routing T_15_10.sp4_h_r_21 <X> T_15_10.lc_trk_g1_5
 (4 10)  (766 170)  (766 170)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_v_t_43
 (6 10)  (768 170)  (768 170)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_v_t_43
 (5 11)  (767 171)  (767 171)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_v_t_43
 (14 13)  (776 173)  (776 173)  routing T_15_10.sp4_r_v_b_40 <X> T_15_10.lc_trk_g3_0
 (17 13)  (779 173)  (779 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 175)  (762 175)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 175)  (763 175)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r


LogicTile_16_10

 (0 0)  (816 160)  (816 160)  Negative Clock bit

 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (41 0)  (857 160)  (857 160)  LC_0 Logic Functioning bit
 (42 0)  (858 160)  (858 160)  LC_0 Logic Functioning bit
 (44 0)  (860 160)  (860 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (41 1)  (857 161)  (857 161)  LC_0 Logic Functioning bit
 (42 1)  (858 161)  (858 161)  LC_0 Logic Functioning bit
 (50 1)  (866 161)  (866 161)  Carry_In_Mux bit 

 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 162)  (831 162)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 162)  (844 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (42 2)  (858 162)  (858 162)  LC_1 Logic Functioning bit
 (44 2)  (860 162)  (860 162)  LC_1 Logic Functioning bit
 (45 2)  (861 162)  (861 162)  LC_1 Logic Functioning bit
 (0 3)  (816 163)  (816 163)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (18 3)  (834 163)  (834 163)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (36 3)  (852 163)  (852 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (42 3)  (858 163)  (858 163)  LC_1 Logic Functioning bit
 (21 4)  (837 164)  (837 164)  routing T_16_10.wire_logic_cluster/lc_3/out <X> T_16_10.lc_trk_g1_3
 (22 4)  (838 164)  (838 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 164)  (841 164)  routing T_16_10.wire_logic_cluster/lc_2/out <X> T_16_10.lc_trk_g1_2
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (42 4)  (858 164)  (858 164)  LC_2 Logic Functioning bit
 (44 4)  (860 164)  (860 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (42 5)  (858 165)  (858 165)  LC_2 Logic Functioning bit
 (17 6)  (833 166)  (833 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 166)  (834 166)  routing T_16_10.wire_logic_cluster/lc_5/out <X> T_16_10.lc_trk_g1_5
 (21 6)  (837 166)  (837 166)  routing T_16_10.wire_logic_cluster/lc_7/out <X> T_16_10.lc_trk_g1_7
 (22 6)  (838 166)  (838 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (843 166)  (843 166)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (39 6)  (855 166)  (855 166)  LC_3 Logic Functioning bit
 (41 6)  (857 166)  (857 166)  LC_3 Logic Functioning bit
 (42 6)  (858 166)  (858 166)  LC_3 Logic Functioning bit
 (44 6)  (860 166)  (860 166)  LC_3 Logic Functioning bit
 (45 6)  (861 166)  (861 166)  LC_3 Logic Functioning bit
 (30 7)  (846 167)  (846 167)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 167)  (852 167)  LC_3 Logic Functioning bit
 (39 7)  (855 167)  (855 167)  LC_3 Logic Functioning bit
 (41 7)  (857 167)  (857 167)  LC_3 Logic Functioning bit
 (42 7)  (858 167)  (858 167)  LC_3 Logic Functioning bit
 (27 8)  (843 168)  (843 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 168)  (844 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 168)  (846 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (39 8)  (855 168)  (855 168)  LC_4 Logic Functioning bit
 (41 8)  (857 168)  (857 168)  LC_4 Logic Functioning bit
 (42 8)  (858 168)  (858 168)  LC_4 Logic Functioning bit
 (44 8)  (860 168)  (860 168)  LC_4 Logic Functioning bit
 (45 8)  (861 168)  (861 168)  LC_4 Logic Functioning bit
 (6 9)  (822 169)  (822 169)  routing T_16_10.sp4_h_l_43 <X> T_16_10.sp4_h_r_6
 (13 9)  (829 169)  (829 169)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_r_8
 (36 9)  (852 169)  (852 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (41 9)  (857 169)  (857 169)  LC_4 Logic Functioning bit
 (42 9)  (858 169)  (858 169)  LC_4 Logic Functioning bit
 (27 10)  (843 170)  (843 170)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 170)  (846 170)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (39 10)  (855 170)  (855 170)  LC_5 Logic Functioning bit
 (41 10)  (857 170)  (857 170)  LC_5 Logic Functioning bit
 (42 10)  (858 170)  (858 170)  LC_5 Logic Functioning bit
 (44 10)  (860 170)  (860 170)  LC_5 Logic Functioning bit
 (45 10)  (861 170)  (861 170)  LC_5 Logic Functioning bit
 (36 11)  (852 171)  (852 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (41 11)  (857 171)  (857 171)  LC_5 Logic Functioning bit
 (42 11)  (858 171)  (858 171)  LC_5 Logic Functioning bit
 (14 12)  (830 172)  (830 172)  routing T_16_10.wire_logic_cluster/lc_0/out <X> T_16_10.lc_trk_g3_0
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 172)  (834 172)  routing T_16_10.wire_logic_cluster/lc_1/out <X> T_16_10.lc_trk_g3_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 172)  (846 172)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 172)  (852 172)  LC_6 Logic Functioning bit
 (39 12)  (855 172)  (855 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (42 12)  (858 172)  (858 172)  LC_6 Logic Functioning bit
 (44 12)  (860 172)  (860 172)  LC_6 Logic Functioning bit
 (45 12)  (861 172)  (861 172)  LC_6 Logic Functioning bit
 (52 12)  (868 172)  (868 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (36 13)  (852 173)  (852 173)  LC_6 Logic Functioning bit
 (39 13)  (855 173)  (855 173)  LC_6 Logic Functioning bit
 (41 13)  (857 173)  (857 173)  LC_6 Logic Functioning bit
 (42 13)  (858 173)  (858 173)  LC_6 Logic Functioning bit
 (14 14)  (830 174)  (830 174)  routing T_16_10.wire_logic_cluster/lc_4/out <X> T_16_10.lc_trk_g3_4
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 174)  (846 174)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (42 14)  (858 174)  (858 174)  LC_7 Logic Functioning bit
 (45 14)  (861 174)  (861 174)  LC_7 Logic Functioning bit
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 175)  (846 175)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 175)  (852 175)  LC_7 Logic Functioning bit
 (39 15)  (855 175)  (855 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit
 (42 15)  (858 175)  (858 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (14 0)  (888 160)  (888 160)  routing T_17_10.sp4_h_r_8 <X> T_17_10.lc_trk_g0_0
 (21 0)  (895 160)  (895 160)  routing T_17_10.sp4_h_r_19 <X> T_17_10.lc_trk_g0_3
 (22 0)  (896 160)  (896 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 160)  (897 160)  routing T_17_10.sp4_h_r_19 <X> T_17_10.lc_trk_g0_3
 (24 0)  (898 160)  (898 160)  routing T_17_10.sp4_h_r_19 <X> T_17_10.lc_trk_g0_3
 (25 0)  (899 160)  (899 160)  routing T_17_10.sp4_h_l_7 <X> T_17_10.lc_trk_g0_2
 (26 0)  (900 160)  (900 160)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 160)  (902 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 160)  (904 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 160)  (905 160)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 160)  (907 160)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 160)  (909 160)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.input_2_0
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (37 0)  (911 160)  (911 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (15 1)  (889 161)  (889 161)  routing T_17_10.sp4_h_r_8 <X> T_17_10.lc_trk_g0_0
 (16 1)  (890 161)  (890 161)  routing T_17_10.sp4_h_r_8 <X> T_17_10.lc_trk_g0_0
 (17 1)  (891 161)  (891 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (895 161)  (895 161)  routing T_17_10.sp4_h_r_19 <X> T_17_10.lc_trk_g0_3
 (22 1)  (896 161)  (896 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 161)  (897 161)  routing T_17_10.sp4_h_l_7 <X> T_17_10.lc_trk_g0_2
 (24 1)  (898 161)  (898 161)  routing T_17_10.sp4_h_l_7 <X> T_17_10.lc_trk_g0_2
 (25 1)  (899 161)  (899 161)  routing T_17_10.sp4_h_l_7 <X> T_17_10.lc_trk_g0_2
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 161)  (905 161)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 161)  (906 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 161)  (907 161)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.input_2_0
 (34 1)  (908 161)  (908 161)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.input_2_0
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (40 1)  (914 161)  (914 161)  LC_0 Logic Functioning bit
 (43 1)  (917 161)  (917 161)  LC_0 Logic Functioning bit
 (0 2)  (874 162)  (874 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (901 162)  (901 162)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 162)  (908 162)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 162)  (910 162)  LC_1 Logic Functioning bit
 (37 2)  (911 162)  (911 162)  LC_1 Logic Functioning bit
 (38 2)  (912 162)  (912 162)  LC_1 Logic Functioning bit
 (41 2)  (915 162)  (915 162)  LC_1 Logic Functioning bit
 (42 2)  (916 162)  (916 162)  LC_1 Logic Functioning bit
 (43 2)  (917 162)  (917 162)  LC_1 Logic Functioning bit
 (46 2)  (920 162)  (920 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (924 162)  (924 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 163)  (874 163)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 3)  (876 163)  (876 163)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (14 3)  (888 163)  (888 163)  routing T_17_10.top_op_4 <X> T_17_10.lc_trk_g0_4
 (15 3)  (889 163)  (889 163)  routing T_17_10.top_op_4 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (900 163)  (900 163)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 163)  (902 163)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 163)  (903 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 163)  (905 163)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 163)  (910 163)  LC_1 Logic Functioning bit
 (37 3)  (911 163)  (911 163)  LC_1 Logic Functioning bit
 (38 3)  (912 163)  (912 163)  LC_1 Logic Functioning bit
 (40 3)  (914 163)  (914 163)  LC_1 Logic Functioning bit
 (41 3)  (915 163)  (915 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (43 3)  (917 163)  (917 163)  LC_1 Logic Functioning bit
 (1 4)  (875 164)  (875 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (890 164)  (890 164)  routing T_17_10.sp4_v_b_9 <X> T_17_10.lc_trk_g1_1
 (17 4)  (891 164)  (891 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (892 164)  (892 164)  routing T_17_10.sp4_v_b_9 <X> T_17_10.lc_trk_g1_1
 (21 4)  (895 164)  (895 164)  routing T_17_10.sp4_h_r_11 <X> T_17_10.lc_trk_g1_3
 (22 4)  (896 164)  (896 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 164)  (897 164)  routing T_17_10.sp4_h_r_11 <X> T_17_10.lc_trk_g1_3
 (24 4)  (898 164)  (898 164)  routing T_17_10.sp4_h_r_11 <X> T_17_10.lc_trk_g1_3
 (26 4)  (900 164)  (900 164)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 164)  (901 164)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 164)  (902 164)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 164)  (903 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 164)  (904 164)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 164)  (905 164)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 164)  (906 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 164)  (907 164)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 164)  (908 164)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 164)  (912 164)  LC_2 Logic Functioning bit
 (41 4)  (915 164)  (915 164)  LC_2 Logic Functioning bit
 (1 5)  (875 165)  (875 165)  routing T_17_10.lc_trk_g0_2 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (18 5)  (892 165)  (892 165)  routing T_17_10.sp4_v_b_9 <X> T_17_10.lc_trk_g1_1
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 165)  (898 165)  routing T_17_10.bot_op_2 <X> T_17_10.lc_trk_g1_2
 (29 5)  (903 165)  (903 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 165)  (905 165)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 165)  (906 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (908 165)  (908 165)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.input_2_2
 (37 5)  (911 165)  (911 165)  LC_2 Logic Functioning bit
 (38 5)  (912 165)  (912 165)  LC_2 Logic Functioning bit
 (41 5)  (915 165)  (915 165)  LC_2 Logic Functioning bit
 (42 5)  (916 165)  (916 165)  LC_2 Logic Functioning bit
 (43 5)  (917 165)  (917 165)  LC_2 Logic Functioning bit
 (14 6)  (888 166)  (888 166)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g1_4
 (25 6)  (899 166)  (899 166)  routing T_17_10.sp4_h_r_14 <X> T_17_10.lc_trk_g1_6
 (28 6)  (902 166)  (902 166)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 166)  (903 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 166)  (905 166)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 166)  (906 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 166)  (910 166)  LC_3 Logic Functioning bit
 (42 6)  (916 166)  (916 166)  LC_3 Logic Functioning bit
 (43 6)  (917 166)  (917 166)  LC_3 Logic Functioning bit
 (50 6)  (924 166)  (924 166)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (889 167)  (889 167)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g1_4
 (16 7)  (890 167)  (890 167)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g1_4
 (17 7)  (891 167)  (891 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (896 167)  (896 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 167)  (897 167)  routing T_17_10.sp4_h_r_14 <X> T_17_10.lc_trk_g1_6
 (24 7)  (898 167)  (898 167)  routing T_17_10.sp4_h_r_14 <X> T_17_10.lc_trk_g1_6
 (26 7)  (900 167)  (900 167)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 167)  (901 167)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 167)  (903 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 167)  (904 167)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 167)  (911 167)  LC_3 Logic Functioning bit
 (38 7)  (912 167)  (912 167)  LC_3 Logic Functioning bit
 (41 7)  (915 167)  (915 167)  LC_3 Logic Functioning bit
 (42 7)  (916 167)  (916 167)  LC_3 Logic Functioning bit
 (43 7)  (917 167)  (917 167)  LC_3 Logic Functioning bit
 (14 8)  (888 168)  (888 168)  routing T_17_10.sp4_h_l_21 <X> T_17_10.lc_trk_g2_0
 (21 8)  (895 168)  (895 168)  routing T_17_10.bnl_op_3 <X> T_17_10.lc_trk_g2_3
 (22 8)  (896 168)  (896 168)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (899 168)  (899 168)  routing T_17_10.rgt_op_2 <X> T_17_10.lc_trk_g2_2
 (28 8)  (902 168)  (902 168)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 168)  (903 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 168)  (906 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (911 168)  (911 168)  LC_4 Logic Functioning bit
 (42 8)  (916 168)  (916 168)  LC_4 Logic Functioning bit
 (45 8)  (919 168)  (919 168)  LC_4 Logic Functioning bit
 (46 8)  (920 168)  (920 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (924 168)  (924 168)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 168)  (925 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (889 169)  (889 169)  routing T_17_10.sp4_h_l_21 <X> T_17_10.lc_trk_g2_0
 (16 9)  (890 169)  (890 169)  routing T_17_10.sp4_h_l_21 <X> T_17_10.lc_trk_g2_0
 (17 9)  (891 169)  (891 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (895 169)  (895 169)  routing T_17_10.bnl_op_3 <X> T_17_10.lc_trk_g2_3
 (22 9)  (896 169)  (896 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 169)  (898 169)  routing T_17_10.rgt_op_2 <X> T_17_10.lc_trk_g2_2
 (27 9)  (901 169)  (901 169)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 169)  (903 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 169)  (904 169)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 169)  (905 169)  routing T_17_10.lc_trk_g0_3 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 169)  (910 169)  LC_4 Logic Functioning bit
 (37 9)  (911 169)  (911 169)  LC_4 Logic Functioning bit
 (38 9)  (912 169)  (912 169)  LC_4 Logic Functioning bit
 (42 9)  (916 169)  (916 169)  LC_4 Logic Functioning bit
 (21 10)  (895 170)  (895 170)  routing T_17_10.wire_logic_cluster/lc_7/out <X> T_17_10.lc_trk_g2_7
 (22 10)  (896 170)  (896 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 170)  (899 170)  routing T_17_10.rgt_op_6 <X> T_17_10.lc_trk_g2_6
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 170)  (907 170)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 170)  (908 170)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (37 10)  (911 170)  (911 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (43 10)  (917 170)  (917 170)  LC_5 Logic Functioning bit
 (22 11)  (896 171)  (896 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 171)  (898 171)  routing T_17_10.rgt_op_6 <X> T_17_10.lc_trk_g2_6
 (31 11)  (905 171)  (905 171)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 171)  (910 171)  LC_5 Logic Functioning bit
 (37 11)  (911 171)  (911 171)  LC_5 Logic Functioning bit
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (39 11)  (913 171)  (913 171)  LC_5 Logic Functioning bit
 (41 11)  (915 171)  (915 171)  LC_5 Logic Functioning bit
 (43 11)  (917 171)  (917 171)  LC_5 Logic Functioning bit
 (15 12)  (889 172)  (889 172)  routing T_17_10.sp4_v_t_28 <X> T_17_10.lc_trk_g3_1
 (16 12)  (890 172)  (890 172)  routing T_17_10.sp4_v_t_28 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (896 172)  (896 172)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 172)  (898 172)  routing T_17_10.tnr_op_3 <X> T_17_10.lc_trk_g3_3
 (27 12)  (901 172)  (901 172)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 172)  (904 172)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 172)  (905 172)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 172)  (908 172)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (40 12)  (914 172)  (914 172)  LC_6 Logic Functioning bit
 (42 12)  (916 172)  (916 172)  LC_6 Logic Functioning bit
 (43 12)  (917 172)  (917 172)  LC_6 Logic Functioning bit
 (50 12)  (924 172)  (924 172)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (902 173)  (902 173)  routing T_17_10.lc_trk_g2_0 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 173)  (904 173)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (37 13)  (911 173)  (911 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (40 13)  (914 173)  (914 173)  LC_6 Logic Functioning bit
 (41 13)  (915 173)  (915 173)  LC_6 Logic Functioning bit
 (42 13)  (916 173)  (916 173)  LC_6 Logic Functioning bit
 (43 13)  (917 173)  (917 173)  LC_6 Logic Functioning bit
 (51 13)  (925 173)  (925 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (888 174)  (888 174)  routing T_17_10.wire_logic_cluster/lc_4/out <X> T_17_10.lc_trk_g3_4
 (16 14)  (890 174)  (890 174)  routing T_17_10.sp4_v_t_16 <X> T_17_10.lc_trk_g3_5
 (17 14)  (891 174)  (891 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 174)  (892 174)  routing T_17_10.sp4_v_t_16 <X> T_17_10.lc_trk_g3_5
 (25 14)  (899 174)  (899 174)  routing T_17_10.wire_logic_cluster/lc_6/out <X> T_17_10.lc_trk_g3_6
 (26 14)  (900 174)  (900 174)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 174)  (902 174)  routing T_17_10.lc_trk_g2_0 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 174)  (905 174)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 174)  (907 174)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (39 14)  (913 174)  (913 174)  LC_7 Logic Functioning bit
 (17 15)  (891 175)  (891 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 175)  (896 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 175)  (900 175)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 175)  (901 175)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 175)  (903 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 175)  (905 175)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 175)  (906 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 175)  (907 175)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.input_2_7
 (35 15)  (909 175)  (909 175)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.input_2_7


LogicTile_18_10

 (17 0)  (945 160)  (945 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 2)  (942 162)  (942 162)  routing T_18_10.lft_op_4 <X> T_18_10.lc_trk_g0_4
 (21 2)  (949 162)  (949 162)  routing T_18_10.wire_logic_cluster/lc_7/out <X> T_18_10.lc_trk_g0_7
 (22 2)  (950 162)  (950 162)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 162)  (956 162)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 162)  (961 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 162)  (962 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (41 2)  (969 162)  (969 162)  LC_1 Logic Functioning bit
 (43 2)  (971 162)  (971 162)  LC_1 Logic Functioning bit
 (15 3)  (943 163)  (943 163)  routing T_18_10.lft_op_4 <X> T_18_10.lc_trk_g0_4
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (954 163)  (954 163)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 163)  (955 163)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 163)  (956 163)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 163)  (958 163)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 163)  (960 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (961 163)  (961 163)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.input_2_1
 (34 3)  (962 163)  (962 163)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.input_2_1
 (36 3)  (964 163)  (964 163)  LC_1 Logic Functioning bit
 (37 3)  (965 163)  (965 163)  LC_1 Logic Functioning bit
 (38 3)  (966 163)  (966 163)  LC_1 Logic Functioning bit
 (41 3)  (969 163)  (969 163)  LC_1 Logic Functioning bit
 (43 3)  (971 163)  (971 163)  LC_1 Logic Functioning bit
 (12 4)  (940 164)  (940 164)  routing T_18_10.sp4_v_t_40 <X> T_18_10.sp4_h_r_5
 (13 4)  (941 164)  (941 164)  routing T_18_10.sp4_h_l_40 <X> T_18_10.sp4_v_b_5
 (26 4)  (954 164)  (954 164)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 164)  (958 164)  routing T_18_10.lc_trk_g0_7 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 164)  (959 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 164)  (962 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (38 4)  (966 164)  (966 164)  LC_2 Logic Functioning bit
 (50 4)  (978 164)  (978 164)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (940 165)  (940 165)  routing T_18_10.sp4_h_l_40 <X> T_18_10.sp4_v_b_5
 (28 5)  (956 165)  (956 165)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 165)  (958 165)  routing T_18_10.lc_trk_g0_7 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 165)  (964 165)  LC_2 Logic Functioning bit
 (37 5)  (965 165)  (965 165)  LC_2 Logic Functioning bit
 (38 5)  (966 165)  (966 165)  LC_2 Logic Functioning bit
 (21 6)  (949 166)  (949 166)  routing T_18_10.sp4_h_l_2 <X> T_18_10.lc_trk_g1_7
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 166)  (951 166)  routing T_18_10.sp4_h_l_2 <X> T_18_10.lc_trk_g1_7
 (24 6)  (952 166)  (952 166)  routing T_18_10.sp4_h_l_2 <X> T_18_10.lc_trk_g1_7
 (31 6)  (959 166)  (959 166)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 166)  (964 166)  LC_3 Logic Functioning bit
 (38 6)  (966 166)  (966 166)  LC_3 Logic Functioning bit
 (46 6)  (974 166)  (974 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (957 167)  (957 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 167)  (965 167)  LC_3 Logic Functioning bit
 (39 7)  (967 167)  (967 167)  LC_3 Logic Functioning bit
 (26 8)  (954 168)  (954 168)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (31 8)  (959 168)  (959 168)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 168)  (960 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 168)  (961 168)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 168)  (965 168)  LC_4 Logic Functioning bit
 (39 8)  (967 168)  (967 168)  LC_4 Logic Functioning bit
 (26 9)  (954 169)  (954 169)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 169)  (955 169)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 169)  (957 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 169)  (964 169)  LC_4 Logic Functioning bit
 (38 9)  (966 169)  (966 169)  LC_4 Logic Functioning bit
 (12 10)  (940 170)  (940 170)  routing T_18_10.sp4_v_t_39 <X> T_18_10.sp4_h_l_45
 (14 10)  (942 170)  (942 170)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g2_4
 (16 10)  (944 170)  (944 170)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 170)  (946 170)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g2_5
 (21 10)  (949 170)  (949 170)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g2_7
 (22 10)  (950 170)  (950 170)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 170)  (952 170)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g2_7
 (27 10)  (955 170)  (955 170)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 170)  (956 170)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 170)  (958 170)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 170)  (962 170)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (11 11)  (939 171)  (939 171)  routing T_18_10.sp4_v_t_39 <X> T_18_10.sp4_h_l_45
 (13 11)  (941 171)  (941 171)  routing T_18_10.sp4_v_t_39 <X> T_18_10.sp4_h_l_45
 (15 11)  (943 171)  (943 171)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (946 171)  (946 171)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g2_5
 (26 11)  (954 171)  (954 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 171)  (955 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 171)  (956 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 171)  (957 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 171)  (960 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 171)  (961 171)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.input_2_5
 (34 11)  (962 171)  (962 171)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.input_2_5
 (42 11)  (970 171)  (970 171)  LC_5 Logic Functioning bit
 (14 12)  (942 172)  (942 172)  routing T_18_10.rgt_op_0 <X> T_18_10.lc_trk_g3_0
 (15 12)  (943 172)  (943 172)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g3_1
 (17 12)  (945 172)  (945 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 172)  (946 172)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g3_1
 (21 12)  (949 172)  (949 172)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g3_3
 (22 12)  (950 172)  (950 172)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 172)  (952 172)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g3_3
 (25 12)  (953 172)  (953 172)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g3_2
 (28 12)  (956 172)  (956 172)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 172)  (958 172)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 172)  (959 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 172)  (961 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 172)  (962 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (42 12)  (970 172)  (970 172)  LC_6 Logic Functioning bit
 (50 12)  (978 172)  (978 172)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (943 173)  (943 173)  routing T_18_10.rgt_op_0 <X> T_18_10.lc_trk_g3_0
 (17 13)  (945 173)  (945 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g3_2
 (30 13)  (958 173)  (958 173)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 173)  (959 173)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (42 13)  (970 173)  (970 173)  LC_6 Logic Functioning bit
 (15 14)  (943 174)  (943 174)  routing T_18_10.rgt_op_5 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.rgt_op_5 <X> T_18_10.lc_trk_g3_5
 (21 14)  (949 174)  (949 174)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g3_7
 (22 14)  (950 174)  (950 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 174)  (952 174)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g3_7
 (25 14)  (953 174)  (953 174)  routing T_18_10.rgt_op_6 <X> T_18_10.lc_trk_g3_6
 (26 14)  (954 174)  (954 174)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 174)  (955 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 174)  (956 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 174)  (958 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 174)  (959 174)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 174)  (961 174)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 174)  (962 174)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (37 14)  (965 174)  (965 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (39 14)  (967 174)  (967 174)  LC_7 Logic Functioning bit
 (41 14)  (969 174)  (969 174)  LC_7 Logic Functioning bit
 (43 14)  (971 174)  (971 174)  LC_7 Logic Functioning bit
 (14 15)  (942 175)  (942 175)  routing T_18_10.tnl_op_4 <X> T_18_10.lc_trk_g3_4
 (15 15)  (943 175)  (943 175)  routing T_18_10.tnl_op_4 <X> T_18_10.lc_trk_g3_4
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (950 175)  (950 175)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 175)  (952 175)  routing T_18_10.rgt_op_6 <X> T_18_10.lc_trk_g3_6
 (26 15)  (954 175)  (954 175)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 175)  (955 175)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 175)  (956 175)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 175)  (959 175)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 175)  (964 175)  LC_7 Logic Functioning bit
 (37 15)  (965 175)  (965 175)  LC_7 Logic Functioning bit
 (38 15)  (966 175)  (966 175)  LC_7 Logic Functioning bit
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit
 (40 15)  (968 175)  (968 175)  LC_7 Logic Functioning bit
 (41 15)  (969 175)  (969 175)  LC_7 Logic Functioning bit
 (42 15)  (970 175)  (970 175)  LC_7 Logic Functioning bit
 (43 15)  (971 175)  (971 175)  LC_7 Logic Functioning bit


LogicTile_19_10

 (25 0)  (1007 160)  (1007 160)  routing T_19_10.sp4_h_r_10 <X> T_19_10.lc_trk_g0_2
 (27 0)  (1009 160)  (1009 160)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 160)  (1010 160)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (39 0)  (1021 160)  (1021 160)  LC_0 Logic Functioning bit
 (41 0)  (1023 160)  (1023 160)  LC_0 Logic Functioning bit
 (42 0)  (1024 160)  (1024 160)  LC_0 Logic Functioning bit
 (44 0)  (1026 160)  (1026 160)  LC_0 Logic Functioning bit
 (45 0)  (1027 160)  (1027 160)  LC_0 Logic Functioning bit
 (9 1)  (991 161)  (991 161)  routing T_19_10.sp4_v_t_40 <X> T_19_10.sp4_v_b_1
 (10 1)  (992 161)  (992 161)  routing T_19_10.sp4_v_t_40 <X> T_19_10.sp4_v_b_1
 (22 1)  (1004 161)  (1004 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1005 161)  (1005 161)  routing T_19_10.sp4_h_r_10 <X> T_19_10.lc_trk_g0_2
 (24 1)  (1006 161)  (1006 161)  routing T_19_10.sp4_h_r_10 <X> T_19_10.lc_trk_g0_2
 (36 1)  (1018 161)  (1018 161)  LC_0 Logic Functioning bit
 (39 1)  (1021 161)  (1021 161)  LC_0 Logic Functioning bit
 (41 1)  (1023 161)  (1023 161)  LC_0 Logic Functioning bit
 (42 1)  (1024 161)  (1024 161)  LC_0 Logic Functioning bit
 (47 1)  (1029 161)  (1029 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (1032 161)  (1032 161)  Carry_In_Mux bit 

 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 162)  (1009 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 162)  (1010 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (39 2)  (1021 162)  (1021 162)  LC_1 Logic Functioning bit
 (41 2)  (1023 162)  (1023 162)  LC_1 Logic Functioning bit
 (42 2)  (1024 162)  (1024 162)  LC_1 Logic Functioning bit
 (44 2)  (1026 162)  (1026 162)  LC_1 Logic Functioning bit
 (45 2)  (1027 162)  (1027 162)  LC_1 Logic Functioning bit
 (0 3)  (982 163)  (982 163)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 3)  (984 163)  (984 163)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (8 3)  (990 163)  (990 163)  routing T_19_10.sp4_h_r_1 <X> T_19_10.sp4_v_t_36
 (9 3)  (991 163)  (991 163)  routing T_19_10.sp4_h_r_1 <X> T_19_10.sp4_v_t_36
 (36 3)  (1018 163)  (1018 163)  LC_1 Logic Functioning bit
 (39 3)  (1021 163)  (1021 163)  LC_1 Logic Functioning bit
 (41 3)  (1023 163)  (1023 163)  LC_1 Logic Functioning bit
 (42 3)  (1024 163)  (1024 163)  LC_1 Logic Functioning bit
 (1 4)  (983 164)  (983 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (994 164)  (994 164)  routing T_19_10.sp4_v_t_40 <X> T_19_10.sp4_h_r_5
 (13 4)  (995 164)  (995 164)  routing T_19_10.sp4_v_t_40 <X> T_19_10.sp4_v_b_5
 (17 4)  (999 164)  (999 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1003 164)  (1003 164)  routing T_19_10.wire_logic_cluster/lc_3/out <X> T_19_10.lc_trk_g1_3
 (22 4)  (1004 164)  (1004 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 164)  (1007 164)  routing T_19_10.wire_logic_cluster/lc_2/out <X> T_19_10.lc_trk_g1_2
 (27 4)  (1009 164)  (1009 164)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (41 4)  (1023 164)  (1023 164)  LC_2 Logic Functioning bit
 (42 4)  (1024 164)  (1024 164)  LC_2 Logic Functioning bit
 (44 4)  (1026 164)  (1026 164)  LC_2 Logic Functioning bit
 (45 4)  (1027 164)  (1027 164)  LC_2 Logic Functioning bit
 (1 5)  (983 165)  (983 165)  routing T_19_10.lc_trk_g0_2 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 165)  (1000 165)  routing T_19_10.sp4_r_v_b_25 <X> T_19_10.lc_trk_g1_1
 (22 5)  (1004 165)  (1004 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 165)  (1012 165)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 165)  (1018 165)  LC_2 Logic Functioning bit
 (39 5)  (1021 165)  (1021 165)  LC_2 Logic Functioning bit
 (41 5)  (1023 165)  (1023 165)  LC_2 Logic Functioning bit
 (42 5)  (1024 165)  (1024 165)  LC_2 Logic Functioning bit
 (47 5)  (1029 165)  (1029 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (986 166)  (986 166)  routing T_19_10.sp4_h_r_3 <X> T_19_10.sp4_v_t_38
 (17 6)  (999 166)  (999 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 166)  (1000 166)  routing T_19_10.wire_logic_cluster/lc_5/out <X> T_19_10.lc_trk_g1_5
 (21 6)  (1003 166)  (1003 166)  routing T_19_10.wire_logic_cluster/lc_7/out <X> T_19_10.lc_trk_g1_7
 (22 6)  (1004 166)  (1004 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 166)  (1007 166)  routing T_19_10.wire_logic_cluster/lc_6/out <X> T_19_10.lc_trk_g1_6
 (27 6)  (1009 166)  (1009 166)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 166)  (1018 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (41 6)  (1023 166)  (1023 166)  LC_3 Logic Functioning bit
 (42 6)  (1024 166)  (1024 166)  LC_3 Logic Functioning bit
 (44 6)  (1026 166)  (1026 166)  LC_3 Logic Functioning bit
 (45 6)  (1027 166)  (1027 166)  LC_3 Logic Functioning bit
 (5 7)  (987 167)  (987 167)  routing T_19_10.sp4_h_r_3 <X> T_19_10.sp4_v_t_38
 (22 7)  (1004 167)  (1004 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 167)  (1018 167)  LC_3 Logic Functioning bit
 (39 7)  (1021 167)  (1021 167)  LC_3 Logic Functioning bit
 (41 7)  (1023 167)  (1023 167)  LC_3 Logic Functioning bit
 (42 7)  (1024 167)  (1024 167)  LC_3 Logic Functioning bit
 (47 7)  (1029 167)  (1029 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (985 168)  (985 168)  routing T_19_10.sp12_h_r_1 <X> T_19_10.sp12_v_b_1
 (27 8)  (1009 168)  (1009 168)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 168)  (1010 168)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 168)  (1011 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 168)  (1012 168)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 168)  (1018 168)  LC_4 Logic Functioning bit
 (39 8)  (1021 168)  (1021 168)  LC_4 Logic Functioning bit
 (41 8)  (1023 168)  (1023 168)  LC_4 Logic Functioning bit
 (42 8)  (1024 168)  (1024 168)  LC_4 Logic Functioning bit
 (44 8)  (1026 168)  (1026 168)  LC_4 Logic Functioning bit
 (45 8)  (1027 168)  (1027 168)  LC_4 Logic Functioning bit
 (51 8)  (1033 168)  (1033 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (985 169)  (985 169)  routing T_19_10.sp12_h_r_1 <X> T_19_10.sp12_v_b_1
 (11 9)  (993 169)  (993 169)  routing T_19_10.sp4_h_l_37 <X> T_19_10.sp4_h_r_8
 (13 9)  (995 169)  (995 169)  routing T_19_10.sp4_h_l_37 <X> T_19_10.sp4_h_r_8
 (36 9)  (1018 169)  (1018 169)  LC_4 Logic Functioning bit
 (39 9)  (1021 169)  (1021 169)  LC_4 Logic Functioning bit
 (41 9)  (1023 169)  (1023 169)  LC_4 Logic Functioning bit
 (42 9)  (1024 169)  (1024 169)  LC_4 Logic Functioning bit
 (48 9)  (1030 169)  (1030 169)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (994 170)  (994 170)  routing T_19_10.sp4_v_b_8 <X> T_19_10.sp4_h_l_45
 (27 10)  (1009 170)  (1009 170)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 170)  (1012 170)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (41 10)  (1023 170)  (1023 170)  LC_5 Logic Functioning bit
 (42 10)  (1024 170)  (1024 170)  LC_5 Logic Functioning bit
 (44 10)  (1026 170)  (1026 170)  LC_5 Logic Functioning bit
 (45 10)  (1027 170)  (1027 170)  LC_5 Logic Functioning bit
 (15 11)  (997 171)  (997 171)  routing T_19_10.sp4_v_t_33 <X> T_19_10.lc_trk_g2_4
 (16 11)  (998 171)  (998 171)  routing T_19_10.sp4_v_t_33 <X> T_19_10.lc_trk_g2_4
 (17 11)  (999 171)  (999 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (39 11)  (1021 171)  (1021 171)  LC_5 Logic Functioning bit
 (41 11)  (1023 171)  (1023 171)  LC_5 Logic Functioning bit
 (42 11)  (1024 171)  (1024 171)  LC_5 Logic Functioning bit
 (14 12)  (996 172)  (996 172)  routing T_19_10.wire_logic_cluster/lc_0/out <X> T_19_10.lc_trk_g3_0
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 172)  (1000 172)  routing T_19_10.wire_logic_cluster/lc_1/out <X> T_19_10.lc_trk_g3_1
 (27 12)  (1009 172)  (1009 172)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 172)  (1012 172)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 172)  (1018 172)  LC_6 Logic Functioning bit
 (39 12)  (1021 172)  (1021 172)  LC_6 Logic Functioning bit
 (41 12)  (1023 172)  (1023 172)  LC_6 Logic Functioning bit
 (42 12)  (1024 172)  (1024 172)  LC_6 Logic Functioning bit
 (44 12)  (1026 172)  (1026 172)  LC_6 Logic Functioning bit
 (45 12)  (1027 172)  (1027 172)  LC_6 Logic Functioning bit
 (17 13)  (999 173)  (999 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 173)  (1012 173)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 173)  (1018 173)  LC_6 Logic Functioning bit
 (39 13)  (1021 173)  (1021 173)  LC_6 Logic Functioning bit
 (41 13)  (1023 173)  (1023 173)  LC_6 Logic Functioning bit
 (42 13)  (1024 173)  (1024 173)  LC_6 Logic Functioning bit
 (0 14)  (982 174)  (982 174)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (994 174)  (994 174)  routing T_19_10.sp4_v_t_46 <X> T_19_10.sp4_h_l_46
 (14 14)  (996 174)  (996 174)  routing T_19_10.wire_logic_cluster/lc_4/out <X> T_19_10.lc_trk_g3_4
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 174)  (1012 174)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (39 14)  (1021 174)  (1021 174)  LC_7 Logic Functioning bit
 (41 14)  (1023 174)  (1023 174)  LC_7 Logic Functioning bit
 (42 14)  (1024 174)  (1024 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (1 15)  (983 175)  (983 175)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (11 15)  (993 175)  (993 175)  routing T_19_10.sp4_v_t_46 <X> T_19_10.sp4_h_l_46
 (17 15)  (999 175)  (999 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1012 175)  (1012 175)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 175)  (1018 175)  LC_7 Logic Functioning bit
 (39 15)  (1021 175)  (1021 175)  LC_7 Logic Functioning bit
 (41 15)  (1023 175)  (1023 175)  LC_7 Logic Functioning bit
 (42 15)  (1024 175)  (1024 175)  LC_7 Logic Functioning bit


LogicTile_20_10

 (10 0)  (1046 160)  (1046 160)  routing T_20_10.sp4_v_t_45 <X> T_20_10.sp4_h_r_1
 (14 0)  (1050 160)  (1050 160)  routing T_20_10.sp4_h_l_5 <X> T_20_10.lc_trk_g0_0
 (26 0)  (1062 160)  (1062 160)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (35 0)  (1071 160)  (1071 160)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.input_2_0
 (36 0)  (1072 160)  (1072 160)  LC_0 Logic Functioning bit
 (43 0)  (1079 160)  (1079 160)  LC_0 Logic Functioning bit
 (14 1)  (1050 161)  (1050 161)  routing T_20_10.sp4_h_l_5 <X> T_20_10.lc_trk_g0_0
 (15 1)  (1051 161)  (1051 161)  routing T_20_10.sp4_h_l_5 <X> T_20_10.lc_trk_g0_0
 (16 1)  (1052 161)  (1052 161)  routing T_20_10.sp4_h_l_5 <X> T_20_10.lc_trk_g0_0
 (17 1)  (1053 161)  (1053 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (1063 161)  (1063 161)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 161)  (1065 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 161)  (1068 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 161)  (1069 161)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.input_2_0
 (34 1)  (1070 161)  (1070 161)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.input_2_0
 (37 1)  (1073 161)  (1073 161)  LC_0 Logic Functioning bit
 (42 1)  (1078 161)  (1078 161)  LC_0 Logic Functioning bit
 (52 1)  (1088 161)  (1088 161)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (29 2)  (1065 162)  (1065 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 162)  (1066 162)  routing T_20_10.lc_trk_g0_6 <X> T_20_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 162)  (1067 162)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 162)  (1068 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 162)  (1069 162)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 162)  (1070 162)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 162)  (1072 162)  LC_1 Logic Functioning bit
 (38 2)  (1074 162)  (1074 162)  LC_1 Logic Functioning bit
 (41 2)  (1077 162)  (1077 162)  LC_1 Logic Functioning bit
 (43 2)  (1079 162)  (1079 162)  LC_1 Logic Functioning bit
 (2 3)  (1038 163)  (1038 163)  routing T_20_10.lc_trk_g0_0 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 163)  (1058 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1061 163)  (1061 163)  routing T_20_10.sp4_r_v_b_30 <X> T_20_10.lc_trk_g0_6
 (28 3)  (1064 163)  (1064 163)  routing T_20_10.lc_trk_g2_1 <X> T_20_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 163)  (1065 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 163)  (1066 163)  routing T_20_10.lc_trk_g0_6 <X> T_20_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 163)  (1072 163)  LC_1 Logic Functioning bit
 (38 3)  (1074 163)  (1074 163)  LC_1 Logic Functioning bit
 (40 3)  (1076 163)  (1076 163)  LC_1 Logic Functioning bit
 (42 3)  (1078 163)  (1078 163)  LC_1 Logic Functioning bit
 (8 4)  (1044 164)  (1044 164)  routing T_20_10.sp4_h_l_45 <X> T_20_10.sp4_h_r_4
 (10 4)  (1046 164)  (1046 164)  routing T_20_10.sp4_h_l_45 <X> T_20_10.sp4_h_r_4
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 164)  (1069 164)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 164)  (1070 164)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 164)  (1072 164)  LC_2 Logic Functioning bit
 (38 4)  (1074 164)  (1074 164)  LC_2 Logic Functioning bit
 (39 4)  (1075 164)  (1075 164)  LC_2 Logic Functioning bit
 (43 4)  (1079 164)  (1079 164)  LC_2 Logic Functioning bit
 (45 4)  (1081 164)  (1081 164)  LC_2 Logic Functioning bit
 (50 4)  (1086 164)  (1086 164)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (1064 165)  (1064 165)  routing T_20_10.lc_trk_g2_0 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 165)  (1065 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 165)  (1073 165)  LC_2 Logic Functioning bit
 (38 5)  (1074 165)  (1074 165)  LC_2 Logic Functioning bit
 (39 5)  (1075 165)  (1075 165)  LC_2 Logic Functioning bit
 (42 5)  (1078 165)  (1078 165)  LC_2 Logic Functioning bit
 (44 5)  (1080 165)  (1080 165)  LC_2 Logic Functioning bit
 (45 5)  (1081 165)  (1081 165)  LC_2 Logic Functioning bit
 (48 5)  (1084 165)  (1084 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (1039 166)  (1039 166)  routing T_20_10.sp12_h_r_0 <X> T_20_10.sp12_v_t_23
 (14 6)  (1050 166)  (1050 166)  routing T_20_10.wire_logic_cluster/lc_4/out <X> T_20_10.lc_trk_g1_4
 (17 6)  (1053 166)  (1053 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1057 166)  (1057 166)  routing T_20_10.wire_logic_cluster/lc_7/out <X> T_20_10.lc_trk_g1_7
 (22 6)  (1058 166)  (1058 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1063 166)  (1063 166)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 166)  (1065 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 166)  (1066 166)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 166)  (1067 166)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 166)  (1068 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 166)  (1069 166)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 166)  (1070 166)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 166)  (1073 166)  LC_3 Logic Functioning bit
 (39 6)  (1075 166)  (1075 166)  LC_3 Logic Functioning bit
 (3 7)  (1039 167)  (1039 167)  routing T_20_10.sp12_h_r_0 <X> T_20_10.sp12_v_t_23
 (17 7)  (1053 167)  (1053 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1054 167)  (1054 167)  routing T_20_10.sp4_r_v_b_29 <X> T_20_10.lc_trk_g1_5
 (37 7)  (1073 167)  (1073 167)  LC_3 Logic Functioning bit
 (39 7)  (1075 167)  (1075 167)  LC_3 Logic Functioning bit
 (53 7)  (1089 167)  (1089 167)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (1050 168)  (1050 168)  routing T_20_10.rgt_op_0 <X> T_20_10.lc_trk_g2_0
 (17 8)  (1053 168)  (1053 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 168)  (1054 168)  routing T_20_10.wire_logic_cluster/lc_1/out <X> T_20_10.lc_trk_g2_1
 (26 8)  (1062 168)  (1062 168)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 168)  (1067 168)  routing T_20_10.lc_trk_g1_4 <X> T_20_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 168)  (1068 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 168)  (1070 168)  routing T_20_10.lc_trk_g1_4 <X> T_20_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 168)  (1071 168)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.input_2_4
 (36 8)  (1072 168)  (1072 168)  LC_4 Logic Functioning bit
 (38 8)  (1074 168)  (1074 168)  LC_4 Logic Functioning bit
 (39 8)  (1075 168)  (1075 168)  LC_4 Logic Functioning bit
 (43 8)  (1079 168)  (1079 168)  LC_4 Logic Functioning bit
 (47 8)  (1083 168)  (1083 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (1051 169)  (1051 169)  routing T_20_10.rgt_op_0 <X> T_20_10.lc_trk_g2_0
 (17 9)  (1053 169)  (1053 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (1063 169)  (1063 169)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 169)  (1065 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 169)  (1068 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1069 169)  (1069 169)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.input_2_4
 (34 9)  (1070 169)  (1070 169)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.input_2_4
 (37 9)  (1073 169)  (1073 169)  LC_4 Logic Functioning bit
 (38 9)  (1074 169)  (1074 169)  LC_4 Logic Functioning bit
 (39 9)  (1075 169)  (1075 169)  LC_4 Logic Functioning bit
 (42 9)  (1078 169)  (1078 169)  LC_4 Logic Functioning bit
 (48 9)  (1084 169)  (1084 169)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1050 170)  (1050 170)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g2_4
 (16 10)  (1052 170)  (1052 170)  routing T_20_10.sp4_v_b_37 <X> T_20_10.lc_trk_g2_5
 (17 10)  (1053 170)  (1053 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 170)  (1054 170)  routing T_20_10.sp4_v_b_37 <X> T_20_10.lc_trk_g2_5
 (26 10)  (1062 170)  (1062 170)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_5/in_0
 (31 10)  (1067 170)  (1067 170)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 170)  (1068 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 170)  (1069 170)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 170)  (1070 170)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 170)  (1073 170)  LC_5 Logic Functioning bit
 (39 10)  (1075 170)  (1075 170)  LC_5 Logic Functioning bit
 (47 10)  (1083 170)  (1083 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (1051 171)  (1051 171)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g2_4
 (16 11)  (1052 171)  (1052 171)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g2_4
 (17 11)  (1053 171)  (1053 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1054 171)  (1054 171)  routing T_20_10.sp4_v_b_37 <X> T_20_10.lc_trk_g2_5
 (28 11)  (1064 171)  (1064 171)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 171)  (1065 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 171)  (1072 171)  LC_5 Logic Functioning bit
 (38 11)  (1074 171)  (1074 171)  LC_5 Logic Functioning bit
 (14 12)  (1050 172)  (1050 172)  routing T_20_10.bnl_op_0 <X> T_20_10.lc_trk_g3_0
 (26 12)  (1062 172)  (1062 172)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 172)  (1067 172)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 172)  (1068 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 172)  (1069 172)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 172)  (1072 172)  LC_6 Logic Functioning bit
 (38 12)  (1074 172)  (1074 172)  LC_6 Logic Functioning bit
 (14 13)  (1050 173)  (1050 173)  routing T_20_10.bnl_op_0 <X> T_20_10.lc_trk_g3_0
 (17 13)  (1053 173)  (1053 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (1063 173)  (1063 173)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 173)  (1064 173)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 173)  (1065 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 173)  (1073 173)  LC_6 Logic Functioning bit
 (39 13)  (1075 173)  (1075 173)  LC_6 Logic Functioning bit
 (46 13)  (1082 173)  (1082 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 174)  (1051 174)  routing T_20_10.sp4_h_l_16 <X> T_20_10.lc_trk_g3_5
 (16 14)  (1052 174)  (1052 174)  routing T_20_10.sp4_h_l_16 <X> T_20_10.lc_trk_g3_5
 (17 14)  (1053 174)  (1053 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (1062 174)  (1062 174)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 174)  (1063 174)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 174)  (1065 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 174)  (1066 174)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 174)  (1067 174)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 174)  (1068 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 174)  (1069 174)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 174)  (1070 174)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 174)  (1072 174)  LC_7 Logic Functioning bit
 (38 14)  (1074 174)  (1074 174)  LC_7 Logic Functioning bit
 (41 14)  (1077 174)  (1077 174)  LC_7 Logic Functioning bit
 (43 14)  (1079 174)  (1079 174)  LC_7 Logic Functioning bit
 (1 15)  (1037 175)  (1037 175)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (1054 175)  (1054 175)  routing T_20_10.sp4_h_l_16 <X> T_20_10.lc_trk_g3_5
 (28 15)  (1064 175)  (1064 175)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 175)  (1065 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 175)  (1066 175)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 175)  (1073 175)  LC_7 Logic Functioning bit
 (39 15)  (1075 175)  (1075 175)  LC_7 Logic Functioning bit
 (41 15)  (1077 175)  (1077 175)  LC_7 Logic Functioning bit
 (43 15)  (1079 175)  (1079 175)  LC_7 Logic Functioning bit
 (46 15)  (1082 175)  (1082 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_10

 (26 0)  (1116 160)  (1116 160)  routing T_21_10.lc_trk_g1_5 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (36 0)  (1126 160)  (1126 160)  LC_0 Logic Functioning bit
 (38 0)  (1128 160)  (1128 160)  LC_0 Logic Functioning bit
 (41 0)  (1131 160)  (1131 160)  LC_0 Logic Functioning bit
 (43 0)  (1133 160)  (1133 160)  LC_0 Logic Functioning bit
 (45 0)  (1135 160)  (1135 160)  LC_0 Logic Functioning bit
 (27 1)  (1117 161)  (1117 161)  routing T_21_10.lc_trk_g1_5 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 161)  (1119 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1127 161)  (1127 161)  LC_0 Logic Functioning bit
 (39 1)  (1129 161)  (1129 161)  LC_0 Logic Functioning bit
 (40 1)  (1130 161)  (1130 161)  LC_0 Logic Functioning bit
 (42 1)  (1132 161)  (1132 161)  LC_0 Logic Functioning bit
 (44 1)  (1134 161)  (1134 161)  LC_0 Logic Functioning bit
 (45 1)  (1135 161)  (1135 161)  LC_0 Logic Functioning bit
 (0 2)  (1090 162)  (1090 162)  routing T_21_10.lc_trk_g3_1 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (9 2)  (1099 162)  (1099 162)  routing T_21_10.sp4_v_b_1 <X> T_21_10.sp4_h_l_36
 (12 2)  (1102 162)  (1102 162)  routing T_21_10.sp4_v_t_39 <X> T_21_10.sp4_h_l_39
 (14 2)  (1104 162)  (1104 162)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g0_4
 (0 3)  (1090 163)  (1090 163)  routing T_21_10.lc_trk_g3_1 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 163)  (1092 163)  routing T_21_10.lc_trk_g3_1 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (11 3)  (1101 163)  (1101 163)  routing T_21_10.sp4_v_t_39 <X> T_21_10.sp4_h_l_39
 (15 3)  (1105 163)  (1105 163)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g0_4
 (16 3)  (1106 163)  (1106 163)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g0_4
 (17 3)  (1107 163)  (1107 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (17 6)  (1107 166)  (1107 166)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1108 166)  (1108 166)  routing T_21_10.bnr_op_5 <X> T_21_10.lc_trk_g1_5
 (18 7)  (1108 167)  (1108 167)  routing T_21_10.bnr_op_5 <X> T_21_10.lc_trk_g1_5
 (16 12)  (1106 172)  (1106 172)  routing T_21_10.sp4_v_b_33 <X> T_21_10.lc_trk_g3_1
 (17 12)  (1107 172)  (1107 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1108 172)  (1108 172)  routing T_21_10.sp4_v_b_33 <X> T_21_10.lc_trk_g3_1
 (18 13)  (1108 173)  (1108 173)  routing T_21_10.sp4_v_b_33 <X> T_21_10.lc_trk_g3_1
 (1 14)  (1091 174)  (1091 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 175)  (1091 175)  routing T_21_10.lc_trk_g0_4 <X> T_21_10.wire_logic_cluster/lc_7/s_r


LogicTile_22_10

 (31 0)  (1175 160)  (1175 160)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 160)  (1176 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 160)  (1177 160)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 160)  (1180 160)  LC_0 Logic Functioning bit
 (37 0)  (1181 160)  (1181 160)  LC_0 Logic Functioning bit
 (38 0)  (1182 160)  (1182 160)  LC_0 Logic Functioning bit
 (39 0)  (1183 160)  (1183 160)  LC_0 Logic Functioning bit
 (45 0)  (1189 160)  (1189 160)  LC_0 Logic Functioning bit
 (46 0)  (1190 160)  (1190 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (1175 161)  (1175 161)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 161)  (1180 161)  LC_0 Logic Functioning bit
 (37 1)  (1181 161)  (1181 161)  LC_0 Logic Functioning bit
 (38 1)  (1182 161)  (1182 161)  LC_0 Logic Functioning bit
 (39 1)  (1183 161)  (1183 161)  LC_0 Logic Functioning bit
 (45 1)  (1189 161)  (1189 161)  LC_0 Logic Functioning bit
 (53 1)  (1197 161)  (1197 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1163 162)  (1163 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 10)  (1165 170)  (1165 170)  routing T_22_10.sp12_v_b_7 <X> T_22_10.lc_trk_g2_7
 (22 10)  (1166 170)  (1166 170)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1168 170)  (1168 170)  routing T_22_10.sp12_v_b_7 <X> T_22_10.lc_trk_g2_7
 (14 11)  (1158 171)  (1158 171)  routing T_22_10.sp4_h_l_17 <X> T_22_10.lc_trk_g2_4
 (15 11)  (1159 171)  (1159 171)  routing T_22_10.sp4_h_l_17 <X> T_22_10.lc_trk_g2_4
 (16 11)  (1160 171)  (1160 171)  routing T_22_10.sp4_h_l_17 <X> T_22_10.lc_trk_g2_4
 (17 11)  (1161 171)  (1161 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (19 11)  (1163 171)  (1163 171)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (1165 171)  (1165 171)  routing T_22_10.sp12_v_b_7 <X> T_22_10.lc_trk_g2_7
 (0 14)  (1144 174)  (1144 174)  routing T_22_10.lc_trk_g2_4 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 175)  (1145 175)  routing T_22_10.lc_trk_g2_4 <X> T_22_10.wire_logic_cluster/lc_7/s_r


LogicTile_23_10

 (10 3)  (1208 163)  (1208 163)  routing T_23_10.sp4_h_l_45 <X> T_23_10.sp4_v_t_36
 (9 8)  (1207 168)  (1207 168)  routing T_23_10.sp4_v_t_42 <X> T_23_10.sp4_h_r_7
 (9 14)  (1207 174)  (1207 174)  routing T_23_10.sp4_h_r_7 <X> T_23_10.sp4_h_l_47
 (10 14)  (1208 174)  (1208 174)  routing T_23_10.sp4_h_r_7 <X> T_23_10.sp4_h_l_47


RAM_Tile_25_10

 (0 0)  (1306 160)  (1306 160)  Negative Clock bit

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 160)  (1328 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (3 1)  (1309 161)  (1309 161)  routing T_25_10.sp12_h_l_23 <X> T_25_10.sp12_v_b_0
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (28 4)  (1334 164)  (1334 164)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_5
 (29 4)  (1335 164)  (1335 164)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 164)  (1336 164)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_5
 (38 4)  (1344 164)  (1344 164)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (30 5)  (1336 165)  (1336 165)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_5
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (16 6)  (1322 166)  (1322 166)  routing T_25_10.sp4_v_b_13 <X> T_25_10.lc_trk_g1_5
 (17 6)  (1323 166)  (1323 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 166)  (1324 166)  routing T_25_10.sp4_v_b_13 <X> T_25_10.lc_trk_g1_5
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (18 7)  (1324 167)  (1324 167)  routing T_25_10.sp4_v_b_13 <X> T_25_10.lc_trk_g1_5
 (22 10)  (1328 170)  (1328 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1327 171)  (1327 171)  routing T_25_10.sp4_r_v_b_39 <X> T_25_10.lc_trk_g2_7
 (29 12)  (1335 172)  (1335 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_1
 (41 12)  (1347 172)  (1347 172)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (30 13)  (1336 173)  (1336 173)  routing T_25_10.lc_trk_g0_3 <X> T_25_10.wire_bram/ram/WDATA_1
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.wire_bram/ram/WE
 (10 15)  (1316 175)  (1316 175)  routing T_25_10.sp4_h_l_40 <X> T_25_10.sp4_v_t_47


IO_Tile_33_10

 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (9 2)  (189 146)  (189 146)  routing T_4_9.sp4_h_r_10 <X> T_4_9.sp4_h_l_36
 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_h_r_10 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9

 (1 3)  (289 147)  (289 147)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_7_9



RAM_Tile_8_9

 (9 14)  (405 158)  (405 158)  routing T_8_9.sp4_h_r_7 <X> T_8_9.sp4_h_l_47
 (10 14)  (406 158)  (406 158)  routing T_8_9.sp4_h_r_7 <X> T_8_9.sp4_h_l_47
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_9

 (8 7)  (446 151)  (446 151)  routing T_9_9.sp4_h_l_41 <X> T_9_9.sp4_v_t_41
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (22 1)  (514 145)  (514 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 145)  (515 145)  routing T_10_9.sp4_v_b_18 <X> T_10_9.lc_trk_g0_2
 (24 1)  (516 145)  (516 145)  routing T_10_9.sp4_v_b_18 <X> T_10_9.lc_trk_g0_2
 (0 2)  (492 146)  (492 146)  routing T_10_9.glb_netwk_6 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (1 2)  (493 146)  (493 146)  routing T_10_9.glb_netwk_6 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (2 2)  (494 146)  (494 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (493 148)  (493 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (514 148)  (514 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (1 5)  (493 149)  (493 149)  routing T_10_9.lc_trk_g0_2 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (21 5)  (513 149)  (513 149)  routing T_10_9.sp4_r_v_b_27 <X> T_10_9.lc_trk_g1_3
 (26 6)  (518 150)  (518 150)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 150)  (520 150)  routing T_10_9.lc_trk_g2_0 <X> T_10_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 150)  (521 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 150)  (524 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 150)  (526 150)  routing T_10_9.lc_trk_g1_3 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 150)  (532 150)  LC_3 Logic Functioning bit
 (42 6)  (534 150)  (534 150)  LC_3 Logic Functioning bit
 (45 6)  (537 150)  (537 150)  LC_3 Logic Functioning bit
 (27 7)  (519 151)  (519 151)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 151)  (520 151)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 151)  (521 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 151)  (523 151)  routing T_10_9.lc_trk_g1_3 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 151)  (528 151)  LC_3 Logic Functioning bit
 (38 7)  (530 151)  (530 151)  LC_3 Logic Functioning bit
 (40 7)  (532 151)  (532 151)  LC_3 Logic Functioning bit
 (41 7)  (533 151)  (533 151)  LC_3 Logic Functioning bit
 (42 7)  (534 151)  (534 151)  LC_3 Logic Functioning bit
 (43 7)  (535 151)  (535 151)  LC_3 Logic Functioning bit
 (51 7)  (543 151)  (543 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 9)  (507 153)  (507 153)  routing T_10_9.sp4_v_t_29 <X> T_10_9.lc_trk_g2_0
 (16 9)  (508 153)  (508 153)  routing T_10_9.sp4_v_t_29 <X> T_10_9.lc_trk_g2_0
 (17 9)  (509 153)  (509 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (507 159)  (507 159)  routing T_10_9.sp4_v_t_33 <X> T_10_9.lc_trk_g3_4
 (16 15)  (508 159)  (508 159)  routing T_10_9.sp4_v_t_33 <X> T_10_9.lc_trk_g3_4
 (17 15)  (509 159)  (509 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_11_9

 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (9 0)  (609 144)  (609 144)  routing T_12_9.sp4_v_t_36 <X> T_12_9.sp4_h_r_1
 (27 0)  (627 144)  (627 144)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 144)  (628 144)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 144)  (636 144)  LC_0 Logic Functioning bit
 (39 0)  (639 144)  (639 144)  LC_0 Logic Functioning bit
 (41 0)  (641 144)  (641 144)  LC_0 Logic Functioning bit
 (42 0)  (642 144)  (642 144)  LC_0 Logic Functioning bit
 (44 0)  (644 144)  (644 144)  LC_0 Logic Functioning bit
 (45 0)  (645 144)  (645 144)  LC_0 Logic Functioning bit
 (36 1)  (636 145)  (636 145)  LC_0 Logic Functioning bit
 (39 1)  (639 145)  (639 145)  LC_0 Logic Functioning bit
 (41 1)  (641 145)  (641 145)  LC_0 Logic Functioning bit
 (42 1)  (642 145)  (642 145)  LC_0 Logic Functioning bit
 (50 1)  (650 145)  (650 145)  Carry_In_Mux bit 

 (2 2)  (602 146)  (602 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (627 146)  (627 146)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 146)  (628 146)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 146)  (629 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 146)  (632 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 146)  (636 146)  LC_1 Logic Functioning bit
 (39 2)  (639 146)  (639 146)  LC_1 Logic Functioning bit
 (41 2)  (641 146)  (641 146)  LC_1 Logic Functioning bit
 (42 2)  (642 146)  (642 146)  LC_1 Logic Functioning bit
 (44 2)  (644 146)  (644 146)  LC_1 Logic Functioning bit
 (45 2)  (645 146)  (645 146)  LC_1 Logic Functioning bit
 (0 3)  (600 147)  (600 147)  routing T_12_9.lc_trk_g1_1 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (2 3)  (602 147)  (602 147)  routing T_12_9.lc_trk_g1_1 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (36 3)  (636 147)  (636 147)  LC_1 Logic Functioning bit
 (39 3)  (639 147)  (639 147)  LC_1 Logic Functioning bit
 (41 3)  (641 147)  (641 147)  LC_1 Logic Functioning bit
 (42 3)  (642 147)  (642 147)  LC_1 Logic Functioning bit
 (0 4)  (600 148)  (600 148)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_7/cen
 (1 4)  (601 148)  (601 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (613 148)  (613 148)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_v_b_5
 (15 4)  (615 148)  (615 148)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g1_1
 (16 4)  (616 148)  (616 148)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g1_1
 (17 4)  (617 148)  (617 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 148)  (621 148)  routing T_12_9.wire_logic_cluster/lc_3/out <X> T_12_9.lc_trk_g1_3
 (22 4)  (622 148)  (622 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 148)  (625 148)  routing T_12_9.wire_logic_cluster/lc_2/out <X> T_12_9.lc_trk_g1_2
 (27 4)  (627 148)  (627 148)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 148)  (629 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 148)  (632 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 148)  (636 148)  LC_2 Logic Functioning bit
 (39 4)  (639 148)  (639 148)  LC_2 Logic Functioning bit
 (41 4)  (641 148)  (641 148)  LC_2 Logic Functioning bit
 (42 4)  (642 148)  (642 148)  LC_2 Logic Functioning bit
 (44 4)  (644 148)  (644 148)  LC_2 Logic Functioning bit
 (45 4)  (645 148)  (645 148)  LC_2 Logic Functioning bit
 (1 5)  (601 149)  (601 149)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_7/cen
 (18 5)  (618 149)  (618 149)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g1_1
 (22 5)  (622 149)  (622 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 149)  (630 149)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 149)  (636 149)  LC_2 Logic Functioning bit
 (39 5)  (639 149)  (639 149)  LC_2 Logic Functioning bit
 (41 5)  (641 149)  (641 149)  LC_2 Logic Functioning bit
 (42 5)  (642 149)  (642 149)  LC_2 Logic Functioning bit
 (17 6)  (617 150)  (617 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 150)  (618 150)  routing T_12_9.wire_logic_cluster/lc_5/out <X> T_12_9.lc_trk_g1_5
 (25 6)  (625 150)  (625 150)  routing T_12_9.wire_logic_cluster/lc_6/out <X> T_12_9.lc_trk_g1_6
 (27 6)  (627 150)  (627 150)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 150)  (636 150)  LC_3 Logic Functioning bit
 (39 6)  (639 150)  (639 150)  LC_3 Logic Functioning bit
 (41 6)  (641 150)  (641 150)  LC_3 Logic Functioning bit
 (42 6)  (642 150)  (642 150)  LC_3 Logic Functioning bit
 (44 6)  (644 150)  (644 150)  LC_3 Logic Functioning bit
 (45 6)  (645 150)  (645 150)  LC_3 Logic Functioning bit
 (22 7)  (622 151)  (622 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 151)  (630 151)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 151)  (636 151)  LC_3 Logic Functioning bit
 (39 7)  (639 151)  (639 151)  LC_3 Logic Functioning bit
 (41 7)  (641 151)  (641 151)  LC_3 Logic Functioning bit
 (42 7)  (642 151)  (642 151)  LC_3 Logic Functioning bit
 (11 8)  (611 152)  (611 152)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_v_b_8
 (27 8)  (627 152)  (627 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 152)  (628 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 152)  (630 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 152)  (636 152)  LC_4 Logic Functioning bit
 (39 8)  (639 152)  (639 152)  LC_4 Logic Functioning bit
 (41 8)  (641 152)  (641 152)  LC_4 Logic Functioning bit
 (42 8)  (642 152)  (642 152)  LC_4 Logic Functioning bit
 (44 8)  (644 152)  (644 152)  LC_4 Logic Functioning bit
 (45 8)  (645 152)  (645 152)  LC_4 Logic Functioning bit
 (22 9)  (622 153)  (622 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 153)  (623 153)  routing T_12_9.sp4_v_b_42 <X> T_12_9.lc_trk_g2_2
 (24 9)  (624 153)  (624 153)  routing T_12_9.sp4_v_b_42 <X> T_12_9.lc_trk_g2_2
 (36 9)  (636 153)  (636 153)  LC_4 Logic Functioning bit
 (39 9)  (639 153)  (639 153)  LC_4 Logic Functioning bit
 (41 9)  (641 153)  (641 153)  LC_4 Logic Functioning bit
 (42 9)  (642 153)  (642 153)  LC_4 Logic Functioning bit
 (9 10)  (609 154)  (609 154)  routing T_12_9.sp4_h_r_4 <X> T_12_9.sp4_h_l_42
 (10 10)  (610 154)  (610 154)  routing T_12_9.sp4_h_r_4 <X> T_12_9.sp4_h_l_42
 (27 10)  (627 154)  (627 154)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 154)  (629 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 154)  (630 154)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 154)  (632 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 154)  (636 154)  LC_5 Logic Functioning bit
 (39 10)  (639 154)  (639 154)  LC_5 Logic Functioning bit
 (41 10)  (641 154)  (641 154)  LC_5 Logic Functioning bit
 (42 10)  (642 154)  (642 154)  LC_5 Logic Functioning bit
 (44 10)  (644 154)  (644 154)  LC_5 Logic Functioning bit
 (45 10)  (645 154)  (645 154)  LC_5 Logic Functioning bit
 (36 11)  (636 155)  (636 155)  LC_5 Logic Functioning bit
 (39 11)  (639 155)  (639 155)  LC_5 Logic Functioning bit
 (41 11)  (641 155)  (641 155)  LC_5 Logic Functioning bit
 (42 11)  (642 155)  (642 155)  LC_5 Logic Functioning bit
 (14 12)  (614 156)  (614 156)  routing T_12_9.wire_logic_cluster/lc_0/out <X> T_12_9.lc_trk_g3_0
 (17 12)  (617 156)  (617 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 156)  (618 156)  routing T_12_9.wire_logic_cluster/lc_1/out <X> T_12_9.lc_trk_g3_1
 (27 12)  (627 156)  (627 156)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 156)  (629 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 156)  (630 156)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 156)  (632 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 156)  (636 156)  LC_6 Logic Functioning bit
 (39 12)  (639 156)  (639 156)  LC_6 Logic Functioning bit
 (41 12)  (641 156)  (641 156)  LC_6 Logic Functioning bit
 (42 12)  (642 156)  (642 156)  LC_6 Logic Functioning bit
 (44 12)  (644 156)  (644 156)  LC_6 Logic Functioning bit
 (45 12)  (645 156)  (645 156)  LC_6 Logic Functioning bit
 (17 13)  (617 157)  (617 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 157)  (630 157)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 157)  (636 157)  LC_6 Logic Functioning bit
 (39 13)  (639 157)  (639 157)  LC_6 Logic Functioning bit
 (41 13)  (641 157)  (641 157)  LC_6 Logic Functioning bit
 (42 13)  (642 157)  (642 157)  LC_6 Logic Functioning bit
 (0 14)  (600 158)  (600 158)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 158)  (601 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 158)  (614 158)  routing T_12_9.wire_logic_cluster/lc_4/out <X> T_12_9.lc_trk_g3_4
 (17 14)  (617 158)  (617 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (621 158)  (621 158)  routing T_12_9.wire_logic_cluster/lc_7/out <X> T_12_9.lc_trk_g3_7
 (22 14)  (622 158)  (622 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 158)  (627 158)  routing T_12_9.lc_trk_g3_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 158)  (628 158)  routing T_12_9.lc_trk_g3_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 158)  (629 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 158)  (630 158)  routing T_12_9.lc_trk_g3_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 158)  (632 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 158)  (636 158)  LC_7 Logic Functioning bit
 (39 14)  (639 158)  (639 158)  LC_7 Logic Functioning bit
 (41 14)  (641 158)  (641 158)  LC_7 Logic Functioning bit
 (42 14)  (642 158)  (642 158)  LC_7 Logic Functioning bit
 (44 14)  (644 158)  (644 158)  LC_7 Logic Functioning bit
 (45 14)  (645 158)  (645 158)  LC_7 Logic Functioning bit
 (0 15)  (600 159)  (600 159)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 159)  (601 159)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 159)  (618 159)  routing T_12_9.sp4_r_v_b_45 <X> T_12_9.lc_trk_g3_5
 (30 15)  (630 159)  (630 159)  routing T_12_9.lc_trk_g3_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 159)  (636 159)  LC_7 Logic Functioning bit
 (39 15)  (639 159)  (639 159)  LC_7 Logic Functioning bit
 (41 15)  (641 159)  (641 159)  LC_7 Logic Functioning bit
 (42 15)  (642 159)  (642 159)  LC_7 Logic Functioning bit


LogicTile_13_9

 (14 2)  (668 146)  (668 146)  routing T_13_9.lft_op_4 <X> T_13_9.lc_trk_g0_4
 (15 2)  (669 146)  (669 146)  routing T_13_9.lft_op_5 <X> T_13_9.lc_trk_g0_5
 (17 2)  (671 146)  (671 146)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 146)  (672 146)  routing T_13_9.lft_op_5 <X> T_13_9.lc_trk_g0_5
 (21 2)  (675 146)  (675 146)  routing T_13_9.lft_op_7 <X> T_13_9.lc_trk_g0_7
 (22 2)  (676 146)  (676 146)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 146)  (678 146)  routing T_13_9.lft_op_7 <X> T_13_9.lc_trk_g0_7
 (15 3)  (669 147)  (669 147)  routing T_13_9.lft_op_4 <X> T_13_9.lc_trk_g0_4
 (17 3)  (671 147)  (671 147)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 4)  (669 148)  (669 148)  routing T_13_9.lft_op_1 <X> T_13_9.lc_trk_g1_1
 (17 4)  (671 148)  (671 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 148)  (672 148)  routing T_13_9.lft_op_1 <X> T_13_9.lc_trk_g1_1
 (21 4)  (675 148)  (675 148)  routing T_13_9.lft_op_3 <X> T_13_9.lc_trk_g1_3
 (22 4)  (676 148)  (676 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 148)  (678 148)  routing T_13_9.lft_op_3 <X> T_13_9.lc_trk_g1_3
 (25 4)  (679 148)  (679 148)  routing T_13_9.lft_op_2 <X> T_13_9.lc_trk_g1_2
 (26 4)  (680 148)  (680 148)  routing T_13_9.lc_trk_g0_4 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 148)  (684 148)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 148)  (685 148)  routing T_13_9.lc_trk_g0_5 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 148)  (690 148)  LC_2 Logic Functioning bit
 (37 4)  (691 148)  (691 148)  LC_2 Logic Functioning bit
 (38 4)  (692 148)  (692 148)  LC_2 Logic Functioning bit
 (39 4)  (693 148)  (693 148)  LC_2 Logic Functioning bit
 (41 4)  (695 148)  (695 148)  LC_2 Logic Functioning bit
 (42 4)  (696 148)  (696 148)  LC_2 Logic Functioning bit
 (43 4)  (697 148)  (697 148)  LC_2 Logic Functioning bit
 (12 5)  (666 149)  (666 149)  routing T_13_9.sp4_h_r_5 <X> T_13_9.sp4_v_b_5
 (22 5)  (676 149)  (676 149)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 149)  (678 149)  routing T_13_9.lft_op_2 <X> T_13_9.lc_trk_g1_2
 (29 5)  (683 149)  (683 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 149)  (684 149)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 149)  (686 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 149)  (688 149)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.input_2_2
 (35 5)  (689 149)  (689 149)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.input_2_2
 (36 5)  (690 149)  (690 149)  LC_2 Logic Functioning bit
 (37 5)  (691 149)  (691 149)  LC_2 Logic Functioning bit
 (38 5)  (692 149)  (692 149)  LC_2 Logic Functioning bit
 (39 5)  (693 149)  (693 149)  LC_2 Logic Functioning bit
 (40 5)  (694 149)  (694 149)  LC_2 Logic Functioning bit
 (41 5)  (695 149)  (695 149)  LC_2 Logic Functioning bit
 (42 5)  (696 149)  (696 149)  LC_2 Logic Functioning bit
 (43 5)  (697 149)  (697 149)  LC_2 Logic Functioning bit
 (4 6)  (658 150)  (658 150)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_38
 (25 6)  (679 150)  (679 150)  routing T_13_9.lft_op_6 <X> T_13_9.lc_trk_g1_6
 (5 7)  (659 151)  (659 151)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_38
 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 151)  (678 151)  routing T_13_9.lft_op_6 <X> T_13_9.lc_trk_g1_6
 (11 8)  (665 152)  (665 152)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_b_8
 (3 10)  (657 154)  (657 154)  routing T_13_9.sp12_h_r_1 <X> T_13_9.sp12_h_l_22
 (3 11)  (657 155)  (657 155)  routing T_13_9.sp12_h_r_1 <X> T_13_9.sp12_h_l_22
 (11 12)  (665 156)  (665 156)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_v_b_11
 (22 12)  (676 156)  (676 156)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 156)  (678 156)  routing T_13_9.tnl_op_3 <X> T_13_9.lc_trk_g3_3
 (27 12)  (681 156)  (681 156)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 156)  (683 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 156)  (685 156)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 156)  (686 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 156)  (688 156)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 156)  (690 156)  LC_6 Logic Functioning bit
 (37 12)  (691 156)  (691 156)  LC_6 Logic Functioning bit
 (38 12)  (692 156)  (692 156)  LC_6 Logic Functioning bit
 (39 12)  (693 156)  (693 156)  LC_6 Logic Functioning bit
 (40 12)  (694 156)  (694 156)  LC_6 Logic Functioning bit
 (41 12)  (695 156)  (695 156)  LC_6 Logic Functioning bit
 (42 12)  (696 156)  (696 156)  LC_6 Logic Functioning bit
 (43 12)  (697 156)  (697 156)  LC_6 Logic Functioning bit
 (21 13)  (675 157)  (675 157)  routing T_13_9.tnl_op_3 <X> T_13_9.lc_trk_g3_3
 (26 13)  (680 157)  (680 157)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 157)  (681 157)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 157)  (682 157)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 157)  (683 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 157)  (684 157)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 157)  (685 157)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 157)  (686 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (688 157)  (688 157)  routing T_13_9.lc_trk_g1_1 <X> T_13_9.input_2_6
 (36 13)  (690 157)  (690 157)  LC_6 Logic Functioning bit
 (37 13)  (691 157)  (691 157)  LC_6 Logic Functioning bit
 (38 13)  (692 157)  (692 157)  LC_6 Logic Functioning bit
 (39 13)  (693 157)  (693 157)  LC_6 Logic Functioning bit
 (41 13)  (695 157)  (695 157)  LC_6 Logic Functioning bit
 (42 13)  (696 157)  (696 157)  LC_6 Logic Functioning bit
 (43 13)  (697 157)  (697 157)  LC_6 Logic Functioning bit
 (4 14)  (658 158)  (658 158)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_44
 (6 14)  (660 158)  (660 158)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_44
 (11 14)  (665 158)  (665 158)  routing T_13_9.sp4_h_r_5 <X> T_13_9.sp4_v_t_46
 (13 14)  (667 158)  (667 158)  routing T_13_9.sp4_h_r_5 <X> T_13_9.sp4_v_t_46
 (5 15)  (659 159)  (659 159)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_44
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (666 159)  (666 159)  routing T_13_9.sp4_h_r_5 <X> T_13_9.sp4_v_t_46
 (19 15)  (673 159)  (673 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_9

 (14 0)  (722 144)  (722 144)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (15 0)  (723 144)  (723 144)  routing T_14_9.sp4_h_r_1 <X> T_14_9.lc_trk_g0_1
 (16 0)  (724 144)  (724 144)  routing T_14_9.sp4_h_r_1 <X> T_14_9.lc_trk_g0_1
 (17 0)  (725 144)  (725 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (14 1)  (722 145)  (722 145)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (15 1)  (723 145)  (723 145)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (16 1)  (724 145)  (724 145)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g0_0
 (17 1)  (725 145)  (725 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (726 145)  (726 145)  routing T_14_9.sp4_h_r_1 <X> T_14_9.lc_trk_g0_1
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 147)  (708 147)  routing T_14_9.lc_trk_g1_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 3)  (710 147)  (710 147)  routing T_14_9.lc_trk_g1_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (17 4)  (725 148)  (725 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 148)  (729 148)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (22 4)  (730 148)  (730 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 148)  (731 148)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (24 4)  (732 148)  (732 148)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (27 4)  (735 148)  (735 148)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 148)  (737 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 148)  (738 148)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 148)  (740 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 148)  (741 148)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 148)  (742 148)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 148)  (745 148)  LC_2 Logic Functioning bit
 (39 4)  (747 148)  (747 148)  LC_2 Logic Functioning bit
 (53 4)  (761 148)  (761 148)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (726 149)  (726 149)  routing T_14_9.sp4_r_v_b_25 <X> T_14_9.lc_trk_g1_1
 (21 5)  (729 149)  (729 149)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (37 5)  (745 149)  (745 149)  LC_2 Logic Functioning bit
 (39 5)  (747 149)  (747 149)  LC_2 Logic Functioning bit
 (25 6)  (733 150)  (733 150)  routing T_14_9.sp4_h_r_14 <X> T_14_9.lc_trk_g1_6
 (17 7)  (725 151)  (725 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (730 151)  (730 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 151)  (731 151)  routing T_14_9.sp4_h_r_14 <X> T_14_9.lc_trk_g1_6
 (24 7)  (732 151)  (732 151)  routing T_14_9.sp4_h_r_14 <X> T_14_9.lc_trk_g1_6
 (15 10)  (723 154)  (723 154)  routing T_14_9.rgt_op_5 <X> T_14_9.lc_trk_g2_5
 (17 10)  (725 154)  (725 154)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 154)  (726 154)  routing T_14_9.rgt_op_5 <X> T_14_9.lc_trk_g2_5
 (26 10)  (734 154)  (734 154)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 154)  (737 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 154)  (742 154)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 154)  (744 154)  LC_5 Logic Functioning bit
 (37 10)  (745 154)  (745 154)  LC_5 Logic Functioning bit
 (38 10)  (746 154)  (746 154)  LC_5 Logic Functioning bit
 (40 10)  (748 154)  (748 154)  LC_5 Logic Functioning bit
 (41 10)  (749 154)  (749 154)  LC_5 Logic Functioning bit
 (43 10)  (751 154)  (751 154)  LC_5 Logic Functioning bit
 (8 11)  (716 155)  (716 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (9 11)  (717 155)  (717 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (10 11)  (718 155)  (718 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (26 11)  (734 155)  (734 155)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 155)  (735 155)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 155)  (737 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 155)  (739 155)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 155)  (740 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (744 155)  (744 155)  LC_5 Logic Functioning bit
 (37 11)  (745 155)  (745 155)  LC_5 Logic Functioning bit
 (39 11)  (747 155)  (747 155)  LC_5 Logic Functioning bit
 (40 11)  (748 155)  (748 155)  LC_5 Logic Functioning bit
 (42 11)  (750 155)  (750 155)  LC_5 Logic Functioning bit
 (43 11)  (751 155)  (751 155)  LC_5 Logic Functioning bit
 (27 12)  (735 156)  (735 156)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 156)  (736 156)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 156)  (737 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 156)  (738 156)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 156)  (739 156)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 156)  (740 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 156)  (741 156)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 156)  (745 156)  LC_6 Logic Functioning bit
 (38 12)  (746 156)  (746 156)  LC_6 Logic Functioning bit
 (41 12)  (749 156)  (749 156)  LC_6 Logic Functioning bit
 (45 12)  (753 156)  (753 156)  LC_6 Logic Functioning bit
 (46 12)  (754 156)  (754 156)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (758 156)  (758 156)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (724 157)  (724 157)  routing T_14_9.sp12_v_b_8 <X> T_14_9.lc_trk_g3_0
 (17 13)  (725 157)  (725 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (29 13)  (737 157)  (737 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 157)  (738 157)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 157)  (744 157)  LC_6 Logic Functioning bit
 (38 13)  (746 157)  (746 157)  LC_6 Logic Functioning bit
 (41 13)  (749 157)  (749 157)  LC_6 Logic Functioning bit
 (25 14)  (733 158)  (733 158)  routing T_14_9.wire_logic_cluster/lc_6/out <X> T_14_9.lc_trk_g3_6
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (730 159)  (730 159)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_9

 (4 2)  (766 146)  (766 146)  routing T_15_9.sp4_v_b_4 <X> T_15_9.sp4_v_t_37
 (6 2)  (768 146)  (768 146)  routing T_15_9.sp4_v_b_4 <X> T_15_9.sp4_v_t_37
 (14 2)  (776 146)  (776 146)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (15 3)  (777 147)  (777 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (16 3)  (778 147)  (778 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (17 3)  (779 147)  (779 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (29 10)  (791 154)  (791 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 154)  (792 154)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 154)  (794 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 154)  (795 154)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 154)  (796 154)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 154)  (799 154)  LC_5 Logic Functioning bit
 (39 10)  (801 154)  (801 154)  LC_5 Logic Functioning bit
 (41 10)  (803 154)  (803 154)  LC_5 Logic Functioning bit
 (43 10)  (805 154)  (805 154)  LC_5 Logic Functioning bit
 (31 11)  (793 155)  (793 155)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 155)  (799 155)  LC_5 Logic Functioning bit
 (39 11)  (801 155)  (801 155)  LC_5 Logic Functioning bit
 (41 11)  (803 155)  (803 155)  LC_5 Logic Functioning bit
 (43 11)  (805 155)  (805 155)  LC_5 Logic Functioning bit
 (21 12)  (783 156)  (783 156)  routing T_15_9.rgt_op_3 <X> T_15_9.lc_trk_g3_3
 (22 12)  (784 156)  (784 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 156)  (786 156)  routing T_15_9.rgt_op_3 <X> T_15_9.lc_trk_g3_3
 (13 14)  (775 158)  (775 158)  routing T_15_9.sp4_h_r_11 <X> T_15_9.sp4_v_t_46
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (774 159)  (774 159)  routing T_15_9.sp4_h_r_11 <X> T_15_9.sp4_v_t_46


LogicTile_16_9

 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (830 146)  (830 146)  routing T_16_9.sp4_h_l_1 <X> T_16_9.lc_trk_g0_4
 (26 2)  (842 146)  (842 146)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 146)  (844 146)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 146)  (845 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g0_4 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 146)  (853 146)  LC_1 Logic Functioning bit
 (41 2)  (857 146)  (857 146)  LC_1 Logic Functioning bit
 (42 2)  (858 146)  (858 146)  LC_1 Logic Functioning bit
 (43 2)  (859 146)  (859 146)  LC_1 Logic Functioning bit
 (0 3)  (816 147)  (816 147)  routing T_16_9.lc_trk_g1_1 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 3)  (818 147)  (818 147)  routing T_16_9.lc_trk_g1_1 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (15 3)  (831 147)  (831 147)  routing T_16_9.sp4_h_l_1 <X> T_16_9.lc_trk_g0_4
 (16 3)  (832 147)  (832 147)  routing T_16_9.sp4_h_l_1 <X> T_16_9.lc_trk_g0_4
 (17 3)  (833 147)  (833 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (843 147)  (843 147)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 147)  (844 147)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 147)  (845 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 147)  (848 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 147)  (849 147)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.input_2_1
 (34 3)  (850 147)  (850 147)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.input_2_1
 (37 3)  (853 147)  (853 147)  LC_1 Logic Functioning bit
 (38 3)  (854 147)  (854 147)  LC_1 Logic Functioning bit
 (41 3)  (857 147)  (857 147)  LC_1 Logic Functioning bit
 (42 3)  (858 147)  (858 147)  LC_1 Logic Functioning bit
 (0 4)  (816 148)  (816 148)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (1 4)  (817 148)  (817 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (833 148)  (833 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (843 148)  (843 148)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 148)  (845 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 148)  (846 148)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 148)  (847 148)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 148)  (848 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 148)  (849 148)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 148)  (852 148)  LC_2 Logic Functioning bit
 (37 4)  (853 148)  (853 148)  LC_2 Logic Functioning bit
 (38 4)  (854 148)  (854 148)  LC_2 Logic Functioning bit
 (41 4)  (857 148)  (857 148)  LC_2 Logic Functioning bit
 (42 4)  (858 148)  (858 148)  LC_2 Logic Functioning bit
 (43 4)  (859 148)  (859 148)  LC_2 Logic Functioning bit
 (50 4)  (866 148)  (866 148)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (817 149)  (817 149)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (13 5)  (829 149)  (829 149)  routing T_16_9.sp4_v_t_37 <X> T_16_9.sp4_h_r_5
 (27 5)  (843 149)  (843 149)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 149)  (844 149)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 149)  (845 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 149)  (846 149)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 149)  (853 149)  LC_2 Logic Functioning bit
 (39 5)  (855 149)  (855 149)  LC_2 Logic Functioning bit
 (40 5)  (856 149)  (856 149)  LC_2 Logic Functioning bit
 (41 5)  (857 149)  (857 149)  LC_2 Logic Functioning bit
 (42 5)  (858 149)  (858 149)  LC_2 Logic Functioning bit
 (43 5)  (859 149)  (859 149)  LC_2 Logic Functioning bit
 (25 6)  (841 150)  (841 150)  routing T_16_9.sp4_h_l_11 <X> T_16_9.lc_trk_g1_6
 (26 6)  (842 150)  (842 150)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 150)  (844 150)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 150)  (845 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 150)  (846 150)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 150)  (848 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 150)  (849 150)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 150)  (857 150)  LC_3 Logic Functioning bit
 (45 6)  (861 150)  (861 150)  LC_3 Logic Functioning bit
 (46 6)  (862 150)  (862 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (838 151)  (838 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 151)  (839 151)  routing T_16_9.sp4_h_l_11 <X> T_16_9.lc_trk_g1_6
 (24 7)  (840 151)  (840 151)  routing T_16_9.sp4_h_l_11 <X> T_16_9.lc_trk_g1_6
 (25 7)  (841 151)  (841 151)  routing T_16_9.sp4_h_l_11 <X> T_16_9.lc_trk_g1_6
 (26 7)  (842 151)  (842 151)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 151)  (843 151)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 151)  (845 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 151)  (848 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 151)  (849 151)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.input_2_3
 (34 7)  (850 151)  (850 151)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.input_2_3
 (35 7)  (851 151)  (851 151)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.input_2_3
 (36 7)  (852 151)  (852 151)  LC_3 Logic Functioning bit
 (39 7)  (855 151)  (855 151)  LC_3 Logic Functioning bit
 (40 7)  (856 151)  (856 151)  LC_3 Logic Functioning bit
 (47 7)  (863 151)  (863 151)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (869 151)  (869 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (841 152)  (841 152)  routing T_16_9.wire_logic_cluster/lc_2/out <X> T_16_9.lc_trk_g2_2
 (14 9)  (830 153)  (830 153)  routing T_16_9.sp4_r_v_b_32 <X> T_16_9.lc_trk_g2_0
 (17 9)  (833 153)  (833 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (838 153)  (838 153)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (831 154)  (831 154)  routing T_16_9.rgt_op_5 <X> T_16_9.lc_trk_g2_5
 (17 10)  (833 154)  (833 154)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 154)  (834 154)  routing T_16_9.rgt_op_5 <X> T_16_9.lc_trk_g2_5
 (28 10)  (844 154)  (844 154)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 154)  (846 154)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 154)  (849 154)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (37 10)  (853 154)  (853 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (39 10)  (855 154)  (855 154)  LC_5 Logic Functioning bit
 (41 10)  (857 154)  (857 154)  LC_5 Logic Functioning bit
 (43 10)  (859 154)  (859 154)  LC_5 Logic Functioning bit
 (15 11)  (831 155)  (831 155)  routing T_16_9.tnr_op_4 <X> T_16_9.lc_trk_g2_4
 (17 11)  (833 155)  (833 155)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (843 155)  (843 155)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 155)  (844 155)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (38 11)  (854 155)  (854 155)  LC_5 Logic Functioning bit
 (40 11)  (856 155)  (856 155)  LC_5 Logic Functioning bit
 (42 11)  (858 155)  (858 155)  LC_5 Logic Functioning bit
 (15 12)  (831 156)  (831 156)  routing T_16_9.sp4_h_r_25 <X> T_16_9.lc_trk_g3_1
 (16 12)  (832 156)  (832 156)  routing T_16_9.sp4_h_r_25 <X> T_16_9.lc_trk_g3_1
 (17 12)  (833 156)  (833 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (841 156)  (841 156)  routing T_16_9.rgt_op_2 <X> T_16_9.lc_trk_g3_2
 (27 12)  (843 156)  (843 156)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 156)  (844 156)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 156)  (845 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 156)  (847 156)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 156)  (850 156)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 156)  (852 156)  LC_6 Logic Functioning bit
 (37 12)  (853 156)  (853 156)  LC_6 Logic Functioning bit
 (38 12)  (854 156)  (854 156)  LC_6 Logic Functioning bit
 (39 12)  (855 156)  (855 156)  LC_6 Logic Functioning bit
 (41 12)  (857 156)  (857 156)  LC_6 Logic Functioning bit
 (43 12)  (859 156)  (859 156)  LC_6 Logic Functioning bit
 (14 13)  (830 157)  (830 157)  routing T_16_9.sp4_r_v_b_40 <X> T_16_9.lc_trk_g3_0
 (17 13)  (833 157)  (833 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (834 157)  (834 157)  routing T_16_9.sp4_h_r_25 <X> T_16_9.lc_trk_g3_1
 (22 13)  (838 157)  (838 157)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 157)  (840 157)  routing T_16_9.rgt_op_2 <X> T_16_9.lc_trk_g3_2
 (30 13)  (846 157)  (846 157)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 157)  (847 157)  routing T_16_9.lc_trk_g1_6 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 157)  (852 157)  LC_6 Logic Functioning bit
 (37 13)  (853 157)  (853 157)  LC_6 Logic Functioning bit
 (38 13)  (854 157)  (854 157)  LC_6 Logic Functioning bit
 (39 13)  (855 157)  (855 157)  LC_6 Logic Functioning bit
 (41 13)  (857 157)  (857 157)  LC_6 Logic Functioning bit
 (43 13)  (859 157)  (859 157)  LC_6 Logic Functioning bit
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (831 159)  (831 159)  routing T_16_9.tnr_op_4 <X> T_16_9.lc_trk_g3_4
 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_17_9

 (9 0)  (883 144)  (883 144)  routing T_17_9.sp4_v_t_36 <X> T_17_9.sp4_h_r_1
 (28 0)  (902 144)  (902 144)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 144)  (904 144)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 144)  (905 144)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 144)  (907 144)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 144)  (909 144)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.input_2_0
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (37 0)  (911 144)  (911 144)  LC_0 Logic Functioning bit
 (40 0)  (914 144)  (914 144)  LC_0 Logic Functioning bit
 (42 0)  (916 144)  (916 144)  LC_0 Logic Functioning bit
 (43 0)  (917 144)  (917 144)  LC_0 Logic Functioning bit
 (8 1)  (882 145)  (882 145)  routing T_17_9.sp4_h_r_1 <X> T_17_9.sp4_v_b_1
 (22 1)  (896 145)  (896 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 145)  (899 145)  routing T_17_9.sp4_r_v_b_33 <X> T_17_9.lc_trk_g0_2
 (26 1)  (900 145)  (900 145)  routing T_17_9.lc_trk_g3_3 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 145)  (901 145)  routing T_17_9.lc_trk_g3_3 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 145)  (902 145)  routing T_17_9.lc_trk_g3_3 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 145)  (903 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 145)  (906 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 145)  (907 145)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.input_2_0
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (37 1)  (911 145)  (911 145)  LC_0 Logic Functioning bit
 (39 1)  (913 145)  (913 145)  LC_0 Logic Functioning bit
 (40 1)  (914 145)  (914 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (43 1)  (917 145)  (917 145)  LC_0 Logic Functioning bit
 (53 1)  (927 145)  (927 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (888 146)  (888 146)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g0_4
 (15 2)  (889 146)  (889 146)  routing T_17_9.lft_op_5 <X> T_17_9.lc_trk_g0_5
 (17 2)  (891 146)  (891 146)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 146)  (892 146)  routing T_17_9.lft_op_5 <X> T_17_9.lc_trk_g0_5
 (25 2)  (899 146)  (899 146)  routing T_17_9.lft_op_6 <X> T_17_9.lc_trk_g0_6
 (0 3)  (874 147)  (874 147)  routing T_17_9.lc_trk_g1_1 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 3)  (876 147)  (876 147)  routing T_17_9.lc_trk_g1_1 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (17 3)  (891 147)  (891 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (896 147)  (896 147)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 147)  (898 147)  routing T_17_9.lft_op_6 <X> T_17_9.lc_trk_g0_6
 (1 4)  (875 148)  (875 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (889 148)  (889 148)  routing T_17_9.sp4_h_r_1 <X> T_17_9.lc_trk_g1_1
 (16 4)  (890 148)  (890 148)  routing T_17_9.sp4_h_r_1 <X> T_17_9.lc_trk_g1_1
 (17 4)  (891 148)  (891 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (900 148)  (900 148)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 148)  (901 148)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 148)  (904 148)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 148)  (907 148)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 148)  (908 148)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (41 4)  (915 148)  (915 148)  LC_2 Logic Functioning bit
 (43 4)  (917 148)  (917 148)  LC_2 Logic Functioning bit
 (45 4)  (919 148)  (919 148)  LC_2 Logic Functioning bit
 (47 4)  (921 148)  (921 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (925 148)  (925 148)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (875 149)  (875 149)  routing T_17_9.lc_trk_g0_2 <X> T_17_9.wire_logic_cluster/lc_7/cen
 (13 5)  (887 149)  (887 149)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_r_5
 (18 5)  (892 149)  (892 149)  routing T_17_9.sp4_h_r_1 <X> T_17_9.lc_trk_g1_1
 (28 5)  (902 149)  (902 149)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 149)  (903 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 149)  (910 149)  LC_2 Logic Functioning bit
 (37 5)  (911 149)  (911 149)  LC_2 Logic Functioning bit
 (38 5)  (912 149)  (912 149)  LC_2 Logic Functioning bit
 (39 5)  (913 149)  (913 149)  LC_2 Logic Functioning bit
 (40 5)  (914 149)  (914 149)  LC_2 Logic Functioning bit
 (42 5)  (916 149)  (916 149)  LC_2 Logic Functioning bit
 (47 5)  (921 149)  (921 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (922 149)  (922 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (925 149)  (925 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (886 150)  (886 150)  routing T_17_9.sp4_v_t_40 <X> T_17_9.sp4_h_l_40
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 150)  (904 150)  routing T_17_9.lc_trk_g0_4 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 150)  (907 150)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (41 6)  (915 150)  (915 150)  LC_3 Logic Functioning bit
 (43 6)  (917 150)  (917 150)  LC_3 Logic Functioning bit
 (11 7)  (885 151)  (885 151)  routing T_17_9.sp4_v_t_40 <X> T_17_9.sp4_h_l_40
 (14 7)  (888 151)  (888 151)  routing T_17_9.top_op_4 <X> T_17_9.lc_trk_g1_4
 (15 7)  (889 151)  (889 151)  routing T_17_9.top_op_4 <X> T_17_9.lc_trk_g1_4
 (17 7)  (891 151)  (891 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (900 151)  (900 151)  routing T_17_9.lc_trk_g2_3 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 151)  (902 151)  routing T_17_9.lc_trk_g2_3 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 151)  (903 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 151)  (906 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 151)  (907 151)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.input_2_3
 (34 7)  (908 151)  (908 151)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.input_2_3
 (35 7)  (909 151)  (909 151)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.input_2_3
 (37 7)  (911 151)  (911 151)  LC_3 Logic Functioning bit
 (39 7)  (913 151)  (913 151)  LC_3 Logic Functioning bit
 (40 7)  (914 151)  (914 151)  LC_3 Logic Functioning bit
 (42 7)  (916 151)  (916 151)  LC_3 Logic Functioning bit
 (52 7)  (926 151)  (926 151)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (21 8)  (895 152)  (895 152)  routing T_17_9.sp4_h_r_35 <X> T_17_9.lc_trk_g2_3
 (22 8)  (896 152)  (896 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 152)  (897 152)  routing T_17_9.sp4_h_r_35 <X> T_17_9.lc_trk_g2_3
 (24 8)  (898 152)  (898 152)  routing T_17_9.sp4_h_r_35 <X> T_17_9.lc_trk_g2_3
 (27 8)  (901 152)  (901 152)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 152)  (904 152)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 152)  (907 152)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 152)  (908 152)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (15 9)  (889 153)  (889 153)  routing T_17_9.sp4_v_t_29 <X> T_17_9.lc_trk_g2_0
 (16 9)  (890 153)  (890 153)  routing T_17_9.sp4_v_t_29 <X> T_17_9.lc_trk_g2_0
 (17 9)  (891 153)  (891 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (896 153)  (896 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 153)  (899 153)  routing T_17_9.sp4_r_v_b_34 <X> T_17_9.lc_trk_g2_2
 (36 9)  (910 153)  (910 153)  LC_4 Logic Functioning bit
 (38 9)  (912 153)  (912 153)  LC_4 Logic Functioning bit
 (5 10)  (879 154)  (879 154)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (14 10)  (888 154)  (888 154)  routing T_17_9.sp4_h_r_36 <X> T_17_9.lc_trk_g2_4
 (17 10)  (891 154)  (891 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 154)  (892 154)  routing T_17_9.wire_logic_cluster/lc_5/out <X> T_17_9.lc_trk_g2_5
 (32 10)  (906 154)  (906 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 154)  (907 154)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 154)  (910 154)  LC_5 Logic Functioning bit
 (37 10)  (911 154)  (911 154)  LC_5 Logic Functioning bit
 (50 10)  (924 154)  (924 154)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (878 155)  (878 155)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (6 11)  (880 155)  (880 155)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (15 11)  (889 155)  (889 155)  routing T_17_9.sp4_h_r_36 <X> T_17_9.lc_trk_g2_4
 (16 11)  (890 155)  (890 155)  routing T_17_9.sp4_h_r_36 <X> T_17_9.lc_trk_g2_4
 (17 11)  (891 155)  (891 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (910 155)  (910 155)  LC_5 Logic Functioning bit
 (37 11)  (911 155)  (911 155)  LC_5 Logic Functioning bit
 (14 12)  (888 156)  (888 156)  routing T_17_9.sp4_v_t_21 <X> T_17_9.lc_trk_g3_0
 (21 12)  (895 156)  (895 156)  routing T_17_9.sp4_h_r_35 <X> T_17_9.lc_trk_g3_3
 (22 12)  (896 156)  (896 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 156)  (897 156)  routing T_17_9.sp4_h_r_35 <X> T_17_9.lc_trk_g3_3
 (24 12)  (898 156)  (898 156)  routing T_17_9.sp4_h_r_35 <X> T_17_9.lc_trk_g3_3
 (25 12)  (899 156)  (899 156)  routing T_17_9.wire_logic_cluster/lc_2/out <X> T_17_9.lc_trk_g3_2
 (26 12)  (900 156)  (900 156)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 156)  (902 156)  routing T_17_9.lc_trk_g2_3 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 156)  (903 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 156)  (905 156)  routing T_17_9.lc_trk_g0_5 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 156)  (910 156)  LC_6 Logic Functioning bit
 (37 12)  (911 156)  (911 156)  LC_6 Logic Functioning bit
 (38 12)  (912 156)  (912 156)  LC_6 Logic Functioning bit
 (39 12)  (913 156)  (913 156)  LC_6 Logic Functioning bit
 (41 12)  (915 156)  (915 156)  LC_6 Logic Functioning bit
 (43 12)  (917 156)  (917 156)  LC_6 Logic Functioning bit
 (50 12)  (924 156)  (924 156)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 157)  (888 157)  routing T_17_9.sp4_v_t_21 <X> T_17_9.lc_trk_g3_0
 (16 13)  (890 157)  (890 157)  routing T_17_9.sp4_v_t_21 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (896 157)  (896 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (902 157)  (902 157)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 157)  (903 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 157)  (904 157)  routing T_17_9.lc_trk_g2_3 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 157)  (911 157)  LC_6 Logic Functioning bit
 (38 13)  (912 157)  (912 157)  LC_6 Logic Functioning bit
 (39 13)  (913 157)  (913 157)  LC_6 Logic Functioning bit
 (40 13)  (914 157)  (914 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (42 13)  (916 157)  (916 157)  LC_6 Logic Functioning bit
 (0 14)  (874 158)  (874 158)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 158)  (888 158)  routing T_17_9.rgt_op_4 <X> T_17_9.lc_trk_g3_4
 (15 14)  (889 158)  (889 158)  routing T_17_9.sp4_h_l_24 <X> T_17_9.lc_trk_g3_5
 (16 14)  (890 158)  (890 158)  routing T_17_9.sp4_h_l_24 <X> T_17_9.lc_trk_g3_5
 (17 14)  (891 158)  (891 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 158)  (892 158)  routing T_17_9.sp4_h_l_24 <X> T_17_9.lc_trk_g3_5
 (26 14)  (900 158)  (900 158)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 158)  (903 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 158)  (904 158)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 158)  (906 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 158)  (907 158)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 158)  (910 158)  LC_7 Logic Functioning bit
 (37 14)  (911 158)  (911 158)  LC_7 Logic Functioning bit
 (42 14)  (916 158)  (916 158)  LC_7 Logic Functioning bit
 (43 14)  (917 158)  (917 158)  LC_7 Logic Functioning bit
 (50 14)  (924 158)  (924 158)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (926 158)  (926 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (874 159)  (874 159)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 159)  (875 159)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (889 159)  (889 159)  routing T_17_9.rgt_op_4 <X> T_17_9.lc_trk_g3_4
 (17 15)  (891 159)  (891 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (901 159)  (901 159)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 159)  (903 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 159)  (904 159)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 159)  (905 159)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 159)  (910 159)  LC_7 Logic Functioning bit
 (42 15)  (916 159)  (916 159)  LC_7 Logic Functioning bit
 (43 15)  (917 159)  (917 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (28 0)  (956 144)  (956 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 144)  (957 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 144)  (958 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 144)  (959 144)  routing T_18_9.lc_trk_g3_4 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 144)  (961 144)  routing T_18_9.lc_trk_g3_4 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 144)  (962 144)  routing T_18_9.lc_trk_g3_4 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 144)  (964 144)  LC_0 Logic Functioning bit
 (38 0)  (966 144)  (966 144)  LC_0 Logic Functioning bit
 (41 0)  (969 144)  (969 144)  LC_0 Logic Functioning bit
 (43 0)  (971 144)  (971 144)  LC_0 Logic Functioning bit
 (52 0)  (980 144)  (980 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (943 145)  (943 145)  routing T_18_9.sp4_v_t_5 <X> T_18_9.lc_trk_g0_0
 (16 1)  (944 145)  (944 145)  routing T_18_9.sp4_v_t_5 <X> T_18_9.lc_trk_g0_0
 (17 1)  (945 145)  (945 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (957 145)  (957 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 145)  (964 145)  LC_0 Logic Functioning bit
 (38 1)  (966 145)  (966 145)  LC_0 Logic Functioning bit
 (40 1)  (968 145)  (968 145)  LC_0 Logic Functioning bit
 (42 1)  (970 145)  (970 145)  LC_0 Logic Functioning bit
 (4 3)  (932 147)  (932 147)  routing T_18_9.sp4_v_b_7 <X> T_18_9.sp4_h_l_37
 (14 4)  (942 148)  (942 148)  routing T_18_9.sp4_h_l_5 <X> T_18_9.lc_trk_g1_0
 (14 5)  (942 149)  (942 149)  routing T_18_9.sp4_h_l_5 <X> T_18_9.lc_trk_g1_0
 (15 5)  (943 149)  (943 149)  routing T_18_9.sp4_h_l_5 <X> T_18_9.lc_trk_g1_0
 (16 5)  (944 149)  (944 149)  routing T_18_9.sp4_h_l_5 <X> T_18_9.lc_trk_g1_0
 (17 5)  (945 149)  (945 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 8)  (954 152)  (954 152)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 152)  (955 152)  routing T_18_9.lc_trk_g1_0 <X> T_18_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 152)  (957 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 152)  (960 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 152)  (961 152)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 152)  (962 152)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 152)  (963 152)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.input_2_4
 (36 8)  (964 152)  (964 152)  LC_4 Logic Functioning bit
 (38 8)  (966 152)  (966 152)  LC_4 Logic Functioning bit
 (39 8)  (967 152)  (967 152)  LC_4 Logic Functioning bit
 (40 8)  (968 152)  (968 152)  LC_4 Logic Functioning bit
 (28 9)  (956 153)  (956 153)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 153)  (957 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 153)  (960 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (961 153)  (961 153)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.input_2_4
 (34 9)  (962 153)  (962 153)  routing T_18_9.lc_trk_g3_5 <X> T_18_9.input_2_4
 (36 9)  (964 153)  (964 153)  LC_4 Logic Functioning bit
 (39 9)  (967 153)  (967 153)  LC_4 Logic Functioning bit
 (40 9)  (968 153)  (968 153)  LC_4 Logic Functioning bit
 (43 9)  (971 153)  (971 153)  LC_4 Logic Functioning bit
 (6 10)  (934 154)  (934 154)  routing T_18_9.sp4_h_l_36 <X> T_18_9.sp4_v_t_43
 (15 10)  (943 154)  (943 154)  routing T_18_9.sp4_h_l_16 <X> T_18_9.lc_trk_g2_5
 (16 10)  (944 154)  (944 154)  routing T_18_9.sp4_h_l_16 <X> T_18_9.lc_trk_g2_5
 (17 10)  (945 154)  (945 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (14 11)  (942 155)  (942 155)  routing T_18_9.tnl_op_4 <X> T_18_9.lc_trk_g2_4
 (15 11)  (943 155)  (943 155)  routing T_18_9.tnl_op_4 <X> T_18_9.lc_trk_g2_4
 (17 11)  (945 155)  (945 155)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (946 155)  (946 155)  routing T_18_9.sp4_h_l_16 <X> T_18_9.lc_trk_g2_5
 (14 12)  (942 156)  (942 156)  routing T_18_9.sp4_v_t_21 <X> T_18_9.lc_trk_g3_0
 (14 13)  (942 157)  (942 157)  routing T_18_9.sp4_v_t_21 <X> T_18_9.lc_trk_g3_0
 (16 13)  (944 157)  (944 157)  routing T_18_9.sp4_v_t_21 <X> T_18_9.lc_trk_g3_0
 (17 13)  (945 157)  (945 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (17 14)  (945 158)  (945 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (942 159)  (942 159)  routing T_18_9.sp12_v_b_20 <X> T_18_9.lc_trk_g3_4
 (16 15)  (944 159)  (944 159)  routing T_18_9.sp12_v_b_20 <X> T_18_9.lc_trk_g3_4
 (17 15)  (945 159)  (945 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (946 159)  (946 159)  routing T_18_9.sp4_r_v_b_45 <X> T_18_9.lc_trk_g3_5


LogicTile_19_9

 (12 0)  (994 144)  (994 144)  routing T_19_9.sp4_h_l_46 <X> T_19_9.sp4_h_r_2
 (26 0)  (1008 144)  (1008 144)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_logic_cluster/lc_0/in_0
 (36 0)  (1018 144)  (1018 144)  LC_0 Logic Functioning bit
 (38 0)  (1020 144)  (1020 144)  LC_0 Logic Functioning bit
 (41 0)  (1023 144)  (1023 144)  LC_0 Logic Functioning bit
 (43 0)  (1025 144)  (1025 144)  LC_0 Logic Functioning bit
 (45 0)  (1027 144)  (1027 144)  LC_0 Logic Functioning bit
 (13 1)  (995 145)  (995 145)  routing T_19_9.sp4_h_l_46 <X> T_19_9.sp4_h_r_2
 (15 1)  (997 145)  (997 145)  routing T_19_9.sp4_v_t_5 <X> T_19_9.lc_trk_g0_0
 (16 1)  (998 145)  (998 145)  routing T_19_9.sp4_v_t_5 <X> T_19_9.lc_trk_g0_0
 (17 1)  (999 145)  (999 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (1009 145)  (1009 145)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 145)  (1011 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 145)  (1019 145)  LC_0 Logic Functioning bit
 (39 1)  (1021 145)  (1021 145)  LC_0 Logic Functioning bit
 (40 1)  (1022 145)  (1022 145)  LC_0 Logic Functioning bit
 (42 1)  (1024 145)  (1024 145)  LC_0 Logic Functioning bit
 (45 1)  (1027 145)  (1027 145)  LC_0 Logic Functioning bit
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (8 2)  (990 146)  (990 146)  routing T_19_9.sp4_v_t_36 <X> T_19_9.sp4_h_l_36
 (9 2)  (991 146)  (991 146)  routing T_19_9.sp4_v_t_36 <X> T_19_9.sp4_h_l_36
 (2 3)  (984 147)  (984 147)  routing T_19_9.lc_trk_g0_0 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (16 6)  (998 150)  (998 150)  routing T_19_9.sp12_h_r_13 <X> T_19_9.lc_trk_g1_5
 (17 6)  (999 150)  (999 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (14 11)  (996 155)  (996 155)  routing T_19_9.tnl_op_4 <X> T_19_9.lc_trk_g2_4
 (15 11)  (997 155)  (997 155)  routing T_19_9.tnl_op_4 <X> T_19_9.lc_trk_g2_4
 (17 11)  (999 155)  (999 155)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (0 14)  (982 158)  (982 158)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 159)  (983 159)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (994 159)  (994 159)  routing T_19_9.sp4_h_l_46 <X> T_19_9.sp4_v_t_46


LogicTile_20_9

 (27 0)  (1063 144)  (1063 144)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 144)  (1064 144)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 144)  (1065 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 144)  (1068 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 144)  (1070 144)  routing T_20_9.lc_trk_g1_0 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 144)  (1072 144)  LC_0 Logic Functioning bit
 (37 0)  (1073 144)  (1073 144)  LC_0 Logic Functioning bit
 (38 0)  (1074 144)  (1074 144)  LC_0 Logic Functioning bit
 (39 0)  (1075 144)  (1075 144)  LC_0 Logic Functioning bit
 (41 0)  (1077 144)  (1077 144)  LC_0 Logic Functioning bit
 (43 0)  (1079 144)  (1079 144)  LC_0 Logic Functioning bit
 (45 0)  (1081 144)  (1081 144)  LC_0 Logic Functioning bit
 (27 1)  (1063 145)  (1063 145)  routing T_20_9.lc_trk_g1_1 <X> T_20_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 145)  (1065 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 145)  (1072 145)  LC_0 Logic Functioning bit
 (38 1)  (1074 145)  (1074 145)  LC_0 Logic Functioning bit
 (45 1)  (1081 145)  (1081 145)  LC_0 Logic Functioning bit
 (51 1)  (1087 145)  (1087 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 146)  (1036 146)  routing T_20_9.lc_trk_g3_1 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 147)  (1036 147)  routing T_20_9.lc_trk_g3_1 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 147)  (1038 147)  routing T_20_9.lc_trk_g3_1 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (14 4)  (1050 148)  (1050 148)  routing T_20_9.lft_op_0 <X> T_20_9.lc_trk_g1_0
 (15 4)  (1051 148)  (1051 148)  routing T_20_9.top_op_1 <X> T_20_9.lc_trk_g1_1
 (17 4)  (1053 148)  (1053 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (15 5)  (1051 149)  (1051 149)  routing T_20_9.lft_op_0 <X> T_20_9.lc_trk_g1_0
 (17 5)  (1053 149)  (1053 149)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (1054 149)  (1054 149)  routing T_20_9.top_op_1 <X> T_20_9.lc_trk_g1_1
 (17 12)  (1053 156)  (1053 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (15 13)  (1051 157)  (1051 157)  routing T_20_9.tnr_op_0 <X> T_20_9.lc_trk_g3_0
 (17 13)  (1053 157)  (1053 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (1054 157)  (1054 157)  routing T_20_9.sp4_r_v_b_41 <X> T_20_9.lc_trk_g3_1
 (0 14)  (1036 158)  (1036 158)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 158)  (1051 158)  routing T_20_9.sp4_h_r_45 <X> T_20_9.lc_trk_g3_5
 (16 14)  (1052 158)  (1052 158)  routing T_20_9.sp4_h_r_45 <X> T_20_9.lc_trk_g3_5
 (17 14)  (1053 158)  (1053 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 158)  (1054 158)  routing T_20_9.sp4_h_r_45 <X> T_20_9.lc_trk_g3_5
 (0 15)  (1036 159)  (1036 159)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 159)  (1037 159)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1054 159)  (1054 159)  routing T_20_9.sp4_h_r_45 <X> T_20_9.lc_trk_g3_5


LogicTile_21_9

 (11 0)  (1101 144)  (1101 144)  routing T_21_9.sp4_v_t_43 <X> T_21_9.sp4_v_b_2
 (13 0)  (1103 144)  (1103 144)  routing T_21_9.sp4_v_t_43 <X> T_21_9.sp4_v_b_2
 (21 0)  (1111 144)  (1111 144)  routing T_21_9.sp4_h_r_11 <X> T_21_9.lc_trk_g0_3
 (22 0)  (1112 144)  (1112 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1113 144)  (1113 144)  routing T_21_9.sp4_h_r_11 <X> T_21_9.lc_trk_g0_3
 (24 0)  (1114 144)  (1114 144)  routing T_21_9.sp4_h_r_11 <X> T_21_9.lc_trk_g0_3
 (29 0)  (1119 144)  (1119 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 144)  (1120 144)  routing T_21_9.lc_trk_g0_7 <X> T_21_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 144)  (1122 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 144)  (1126 144)  LC_0 Logic Functioning bit
 (37 0)  (1127 144)  (1127 144)  LC_0 Logic Functioning bit
 (38 0)  (1128 144)  (1128 144)  LC_0 Logic Functioning bit
 (39 0)  (1129 144)  (1129 144)  LC_0 Logic Functioning bit
 (41 0)  (1131 144)  (1131 144)  LC_0 Logic Functioning bit
 (43 0)  (1133 144)  (1133 144)  LC_0 Logic Functioning bit
 (30 1)  (1120 145)  (1120 145)  routing T_21_9.lc_trk_g0_7 <X> T_21_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 145)  (1121 145)  routing T_21_9.lc_trk_g0_3 <X> T_21_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 145)  (1126 145)  LC_0 Logic Functioning bit
 (37 1)  (1127 145)  (1127 145)  LC_0 Logic Functioning bit
 (38 1)  (1128 145)  (1128 145)  LC_0 Logic Functioning bit
 (39 1)  (1129 145)  (1129 145)  LC_0 Logic Functioning bit
 (41 1)  (1131 145)  (1131 145)  LC_0 Logic Functioning bit
 (43 1)  (1133 145)  (1133 145)  LC_0 Logic Functioning bit
 (51 1)  (1141 145)  (1141 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 2)  (1112 146)  (1112 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1113 146)  (1113 146)  routing T_21_9.sp4_h_r_7 <X> T_21_9.lc_trk_g0_7
 (24 2)  (1114 146)  (1114 146)  routing T_21_9.sp4_h_r_7 <X> T_21_9.lc_trk_g0_7
 (21 3)  (1111 147)  (1111 147)  routing T_21_9.sp4_h_r_7 <X> T_21_9.lc_trk_g0_7
 (12 10)  (1102 154)  (1102 154)  routing T_21_9.sp4_v_t_39 <X> T_21_9.sp4_h_l_45
 (11 11)  (1101 155)  (1101 155)  routing T_21_9.sp4_v_t_39 <X> T_21_9.sp4_h_l_45
 (13 11)  (1103 155)  (1103 155)  routing T_21_9.sp4_v_t_39 <X> T_21_9.sp4_h_l_45
 (13 13)  (1103 157)  (1103 157)  routing T_21_9.sp4_v_t_43 <X> T_21_9.sp4_h_r_11
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (8 3)  (1152 147)  (1152 147)  routing T_22_9.sp4_h_r_1 <X> T_22_9.sp4_v_t_36
 (9 3)  (1153 147)  (1153 147)  routing T_22_9.sp4_h_r_1 <X> T_22_9.sp4_v_t_36
 (36 10)  (1180 154)  (1180 154)  LC_5 Logic Functioning bit
 (37 10)  (1181 154)  (1181 154)  LC_5 Logic Functioning bit
 (38 10)  (1182 154)  (1182 154)  LC_5 Logic Functioning bit
 (39 10)  (1183 154)  (1183 154)  LC_5 Logic Functioning bit
 (40 10)  (1184 154)  (1184 154)  LC_5 Logic Functioning bit
 (41 10)  (1185 154)  (1185 154)  LC_5 Logic Functioning bit
 (42 10)  (1186 154)  (1186 154)  LC_5 Logic Functioning bit
 (43 10)  (1187 154)  (1187 154)  LC_5 Logic Functioning bit
 (47 10)  (1191 154)  (1191 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1192 154)  (1192 154)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (1196 154)  (1196 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (1180 155)  (1180 155)  LC_5 Logic Functioning bit
 (37 11)  (1181 155)  (1181 155)  LC_5 Logic Functioning bit
 (38 11)  (1182 155)  (1182 155)  LC_5 Logic Functioning bit
 (39 11)  (1183 155)  (1183 155)  LC_5 Logic Functioning bit
 (40 11)  (1184 155)  (1184 155)  LC_5 Logic Functioning bit
 (41 11)  (1185 155)  (1185 155)  LC_5 Logic Functioning bit
 (42 11)  (1186 155)  (1186 155)  LC_5 Logic Functioning bit
 (43 11)  (1187 155)  (1187 155)  LC_5 Logic Functioning bit
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (12 3)  (1210 147)  (1210 147)  routing T_23_9.sp4_h_l_39 <X> T_23_9.sp4_v_t_39
 (3 7)  (1201 151)  (1201 151)  routing T_23_9.sp12_h_l_23 <X> T_23_9.sp12_v_t_23
 (7 10)  (1205 154)  (1205 154)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (1209 154)  (1209 154)  routing T_23_9.sp4_h_r_2 <X> T_23_9.sp4_v_t_45
 (13 10)  (1211 154)  (1211 154)  routing T_23_9.sp4_h_r_2 <X> T_23_9.sp4_v_t_45
 (12 11)  (1210 155)  (1210 155)  routing T_23_9.sp4_h_r_2 <X> T_23_9.sp4_v_t_45
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (26 4)  (1278 148)  (1278 148)  routing T_24_9.lc_trk_g2_4 <X> T_24_9.wire_logic_cluster/lc_2/in_0
 (31 4)  (1283 148)  (1283 148)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 148)  (1284 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 148)  (1285 148)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 148)  (1286 148)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 148)  (1293 148)  LC_2 Logic Functioning bit
 (43 4)  (1295 148)  (1295 148)  LC_2 Logic Functioning bit
 (47 4)  (1299 148)  (1299 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (1280 149)  (1280 149)  routing T_24_9.lc_trk_g2_4 <X> T_24_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 149)  (1281 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 149)  (1283 149)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (40 5)  (1292 149)  (1292 149)  LC_2 Logic Functioning bit
 (42 5)  (1294 149)  (1294 149)  LC_2 Logic Functioning bit
 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 11)  (1269 155)  (1269 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (19 14)  (1271 158)  (1271 158)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (1277 158)  (1277 158)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6
 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1274 159)  (1274 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1275 159)  (1275 159)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6
 (24 15)  (1276 159)  (1276 159)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6
 (25 15)  (1277 159)  (1277 159)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6


RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 147)  (1320 147)  routing T_25_9.sp4_h_r_4 <X> T_25_9.lc_trk_g0_4
 (15 3)  (1321 147)  (1321 147)  routing T_25_9.sp4_h_r_4 <X> T_25_9.lc_trk_g0_4
 (16 3)  (1322 147)  (1322 147)  routing T_25_9.sp4_h_r_4 <X> T_25_9.lc_trk_g0_4
 (17 3)  (1323 147)  (1323 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (28 4)  (1334 148)  (1334 148)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_13
 (29 4)  (1335 148)  (1335 148)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (36 4)  (1342 148)  (1342 148)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (9 5)  (1315 149)  (1315 149)  routing T_25_9.sp4_v_t_41 <X> T_25_9.sp4_v_b_4
 (30 5)  (1336 149)  (1336 149)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_13
 (8 7)  (1314 151)  (1314 151)  routing T_25_9.sp4_h_r_4 <X> T_25_9.sp4_v_t_41
 (9 7)  (1315 151)  (1315 151)  routing T_25_9.sp4_h_r_4 <X> T_25_9.sp4_v_t_41
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp12_v_b_3 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_3 lc_trk_g2_3
 (24 8)  (1330 152)  (1330 152)  routing T_25_9.sp12_v_b_3 <X> T_25_9.lc_trk_g2_3
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp12_v_b_3 <X> T_25_9.lc_trk_g2_3
 (8 10)  (1314 154)  (1314 154)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_h_l_42
 (9 10)  (1315 154)  (1315 154)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_h_l_42
 (10 10)  (1316 154)  (1316 154)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_h_l_42
 (21 10)  (1327 154)  (1327 154)  routing T_25_9.sp4_v_b_31 <X> T_25_9.lc_trk_g2_7
 (22 10)  (1328 154)  (1328 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 154)  (1329 154)  routing T_25_9.sp4_v_b_31 <X> T_25_9.lc_trk_g2_7
 (28 12)  (1334 156)  (1334 156)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_9
 (29 12)  (1335 156)  (1335 156)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 156)  (1336 156)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_9
 (38 12)  (1344 156)  (1344 156)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (30 13)  (1336 157)  (1336 157)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_9
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g0_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9

 (1 3)  (1349 147)  (1349 147)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (3 7)  (1567 151)  (1567 151)  routing T_30_9.sp12_h_l_23 <X> T_30_9.sp12_v_t_23


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8

 (19 7)  (37 135)  (37 135)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (3 4)  (399 132)  (399 132)  routing T_8_8.sp12_v_t_23 <X> T_8_8.sp12_h_r_0


LogicTile_9_8

 (7 10)  (445 138)  (445 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_8

 (6 8)  (498 136)  (498 136)  routing T_10_8.sp4_v_t_38 <X> T_10_8.sp4_v_b_6
 (5 9)  (497 137)  (497 137)  routing T_10_8.sp4_v_t_38 <X> T_10_8.sp4_v_b_6


LogicTile_11_8



LogicTile_12_8

 (21 0)  (621 128)  (621 128)  routing T_12_8.wire_logic_cluster/lc_3/out <X> T_12_8.lc_trk_g0_3
 (22 0)  (622 128)  (622 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 128)  (625 128)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g0_2
 (15 1)  (615 129)  (615 129)  routing T_12_8.sp4_v_t_5 <X> T_12_8.lc_trk_g0_0
 (16 1)  (616 129)  (616 129)  routing T_12_8.sp4_v_t_5 <X> T_12_8.lc_trk_g0_0
 (17 1)  (617 129)  (617 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (622 129)  (622 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 129)  (623 129)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g0_2
 (24 1)  (624 129)  (624 129)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g0_2
 (25 1)  (625 129)  (625 129)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g0_2
 (2 2)  (602 130)  (602 130)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (26 2)  (626 130)  (626 130)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 130)  (627 130)  routing T_12_8.lc_trk_g1_5 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 130)  (629 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 130)  (630 130)  routing T_12_8.lc_trk_g1_5 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 130)  (631 130)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 130)  (632 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 130)  (633 130)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 130)  (634 130)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 130)  (636 130)  LC_1 Logic Functioning bit
 (37 2)  (637 130)  (637 130)  LC_1 Logic Functioning bit
 (38 2)  (638 130)  (638 130)  LC_1 Logic Functioning bit
 (39 2)  (639 130)  (639 130)  LC_1 Logic Functioning bit
 (43 2)  (643 130)  (643 130)  LC_1 Logic Functioning bit
 (46 2)  (646 130)  (646 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (602 131)  (602 131)  routing T_12_8.lc_trk_g0_0 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (26 3)  (626 131)  (626 131)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 131)  (627 131)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 131)  (628 131)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 131)  (629 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 131)  (632 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 131)  (633 131)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.input_2_1
 (34 3)  (634 131)  (634 131)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.input_2_1
 (36 3)  (636 131)  (636 131)  LC_1 Logic Functioning bit
 (38 3)  (638 131)  (638 131)  LC_1 Logic Functioning bit
 (1 4)  (601 132)  (601 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (27 4)  (627 132)  (627 132)  routing T_12_8.lc_trk_g1_0 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 132)  (629 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 132)  (631 132)  routing T_12_8.lc_trk_g3_4 <X> T_12_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 132)  (632 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 132)  (633 132)  routing T_12_8.lc_trk_g3_4 <X> T_12_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 132)  (634 132)  routing T_12_8.lc_trk_g3_4 <X> T_12_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 132)  (636 132)  LC_2 Logic Functioning bit
 (37 4)  (637 132)  (637 132)  LC_2 Logic Functioning bit
 (38 4)  (638 132)  (638 132)  LC_2 Logic Functioning bit
 (39 4)  (639 132)  (639 132)  LC_2 Logic Functioning bit
 (41 4)  (641 132)  (641 132)  LC_2 Logic Functioning bit
 (42 4)  (642 132)  (642 132)  LC_2 Logic Functioning bit
 (43 4)  (643 132)  (643 132)  LC_2 Logic Functioning bit
 (1 5)  (601 133)  (601 133)  routing T_12_8.lc_trk_g0_2 <X> T_12_8.wire_logic_cluster/lc_7/cen
 (14 5)  (614 133)  (614 133)  routing T_12_8.top_op_0 <X> T_12_8.lc_trk_g1_0
 (15 5)  (615 133)  (615 133)  routing T_12_8.top_op_0 <X> T_12_8.lc_trk_g1_0
 (17 5)  (617 133)  (617 133)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (626 133)  (626 133)  routing T_12_8.lc_trk_g3_3 <X> T_12_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 133)  (627 133)  routing T_12_8.lc_trk_g3_3 <X> T_12_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 133)  (628 133)  routing T_12_8.lc_trk_g3_3 <X> T_12_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 133)  (629 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 133)  (632 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 133)  (633 133)  routing T_12_8.lc_trk_g2_0 <X> T_12_8.input_2_2
 (36 5)  (636 133)  (636 133)  LC_2 Logic Functioning bit
 (37 5)  (637 133)  (637 133)  LC_2 Logic Functioning bit
 (38 5)  (638 133)  (638 133)  LC_2 Logic Functioning bit
 (39 5)  (639 133)  (639 133)  LC_2 Logic Functioning bit
 (40 5)  (640 133)  (640 133)  LC_2 Logic Functioning bit
 (41 5)  (641 133)  (641 133)  LC_2 Logic Functioning bit
 (42 5)  (642 133)  (642 133)  LC_2 Logic Functioning bit
 (43 5)  (643 133)  (643 133)  LC_2 Logic Functioning bit
 (15 6)  (615 134)  (615 134)  routing T_12_8.sp4_v_b_21 <X> T_12_8.lc_trk_g1_5
 (16 6)  (616 134)  (616 134)  routing T_12_8.sp4_v_b_21 <X> T_12_8.lc_trk_g1_5
 (17 6)  (617 134)  (617 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (621 134)  (621 134)  routing T_12_8.wire_logic_cluster/lc_7/out <X> T_12_8.lc_trk_g1_7
 (22 6)  (622 134)  (622 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (628 134)  (628 134)  routing T_12_8.lc_trk_g2_2 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 134)  (629 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 134)  (631 134)  routing T_12_8.lc_trk_g2_6 <X> T_12_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 134)  (632 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 134)  (633 134)  routing T_12_8.lc_trk_g2_6 <X> T_12_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 134)  (636 134)  LC_3 Logic Functioning bit
 (37 6)  (637 134)  (637 134)  LC_3 Logic Functioning bit
 (38 6)  (638 134)  (638 134)  LC_3 Logic Functioning bit
 (39 6)  (639 134)  (639 134)  LC_3 Logic Functioning bit
 (41 6)  (641 134)  (641 134)  LC_3 Logic Functioning bit
 (42 6)  (642 134)  (642 134)  LC_3 Logic Functioning bit
 (43 6)  (643 134)  (643 134)  LC_3 Logic Functioning bit
 (50 6)  (650 134)  (650 134)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (630 135)  (630 135)  routing T_12_8.lc_trk_g2_2 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 135)  (631 135)  routing T_12_8.lc_trk_g2_6 <X> T_12_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 135)  (636 135)  LC_3 Logic Functioning bit
 (37 7)  (637 135)  (637 135)  LC_3 Logic Functioning bit
 (38 7)  (638 135)  (638 135)  LC_3 Logic Functioning bit
 (39 7)  (639 135)  (639 135)  LC_3 Logic Functioning bit
 (41 7)  (641 135)  (641 135)  LC_3 Logic Functioning bit
 (42 7)  (642 135)  (642 135)  LC_3 Logic Functioning bit
 (43 7)  (643 135)  (643 135)  LC_3 Logic Functioning bit
 (27 8)  (627 136)  (627 136)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 136)  (628 136)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 136)  (629 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 136)  (631 136)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 136)  (632 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 136)  (633 136)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 136)  (634 136)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 136)  (637 136)  LC_4 Logic Functioning bit
 (39 8)  (639 136)  (639 136)  LC_4 Logic Functioning bit
 (41 8)  (641 136)  (641 136)  LC_4 Logic Functioning bit
 (42 8)  (642 136)  (642 136)  LC_4 Logic Functioning bit
 (43 8)  (643 136)  (643 136)  LC_4 Logic Functioning bit
 (50 8)  (650 136)  (650 136)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (615 137)  (615 137)  routing T_12_8.sp4_v_t_29 <X> T_12_8.lc_trk_g2_0
 (16 9)  (616 137)  (616 137)  routing T_12_8.sp4_v_t_29 <X> T_12_8.lc_trk_g2_0
 (17 9)  (617 137)  (617 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (622 137)  (622 137)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 137)  (624 137)  routing T_12_8.tnr_op_2 <X> T_12_8.lc_trk_g2_2
 (31 9)  (631 137)  (631 137)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 137)  (637 137)  LC_4 Logic Functioning bit
 (39 9)  (639 137)  (639 137)  LC_4 Logic Functioning bit
 (41 9)  (641 137)  (641 137)  LC_4 Logic Functioning bit
 (42 9)  (642 137)  (642 137)  LC_4 Logic Functioning bit
 (43 9)  (643 137)  (643 137)  LC_4 Logic Functioning bit
 (51 9)  (651 137)  (651 137)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 11)  (614 139)  (614 139)  routing T_12_8.sp12_v_b_20 <X> T_12_8.lc_trk_g2_4
 (16 11)  (616 139)  (616 139)  routing T_12_8.sp12_v_b_20 <X> T_12_8.lc_trk_g2_4
 (17 11)  (617 139)  (617 139)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (622 139)  (622 139)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 139)  (624 139)  routing T_12_8.tnr_op_6 <X> T_12_8.lc_trk_g2_6
 (3 12)  (603 140)  (603 140)  routing T_12_8.sp12_v_t_22 <X> T_12_8.sp12_h_r_1
 (22 12)  (622 140)  (622 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (626 140)  (626 140)  routing T_12_8.lc_trk_g1_7 <X> T_12_8.wire_logic_cluster/lc_6/in_0
 (32 12)  (632 140)  (632 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 140)  (635 140)  routing T_12_8.lc_trk_g1_5 <X> T_12_8.input_2_6
 (38 12)  (638 140)  (638 140)  LC_6 Logic Functioning bit
 (40 12)  (640 140)  (640 140)  LC_6 Logic Functioning bit
 (17 13)  (617 141)  (617 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (621 141)  (621 141)  routing T_12_8.sp4_r_v_b_43 <X> T_12_8.lc_trk_g3_3
 (26 13)  (626 141)  (626 141)  routing T_12_8.lc_trk_g1_7 <X> T_12_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 141)  (627 141)  routing T_12_8.lc_trk_g1_7 <X> T_12_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 141)  (629 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 141)  (631 141)  routing T_12_8.lc_trk_g0_3 <X> T_12_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 141)  (632 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 141)  (634 141)  routing T_12_8.lc_trk_g1_5 <X> T_12_8.input_2_6
 (39 13)  (639 141)  (639 141)  LC_6 Logic Functioning bit
 (41 13)  (641 141)  (641 141)  LC_6 Logic Functioning bit
 (17 14)  (617 142)  (617 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (28 14)  (628 142)  (628 142)  routing T_12_8.lc_trk_g2_4 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 142)  (629 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 142)  (630 142)  routing T_12_8.lc_trk_g2_4 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 142)  (631 142)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 142)  (632 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 142)  (633 142)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 142)  (634 142)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 142)  (637 142)  LC_7 Logic Functioning bit
 (41 14)  (641 142)  (641 142)  LC_7 Logic Functioning bit
 (43 14)  (643 142)  (643 142)  LC_7 Logic Functioning bit
 (45 14)  (645 142)  (645 142)  LC_7 Logic Functioning bit
 (50 14)  (650 142)  (650 142)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (652 142)  (652 142)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (615 143)  (615 143)  routing T_12_8.sp4_v_t_33 <X> T_12_8.lc_trk_g3_4
 (16 15)  (616 143)  (616 143)  routing T_12_8.sp4_v_t_33 <X> T_12_8.lc_trk_g3_4
 (17 15)  (617 143)  (617 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (622 143)  (622 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (627 143)  (627 143)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 143)  (628 143)  routing T_12_8.lc_trk_g3_0 <X> T_12_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 143)  (629 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 143)  (636 143)  LC_7 Logic Functioning bit
 (41 15)  (641 143)  (641 143)  LC_7 Logic Functioning bit
 (43 15)  (643 143)  (643 143)  LC_7 Logic Functioning bit


LogicTile_13_8

 (9 5)  (663 133)  (663 133)  routing T_13_8.sp4_v_t_41 <X> T_13_8.sp4_v_b_4


LogicTile_14_8

 (3 8)  (711 136)  (711 136)  routing T_14_8.sp12_v_t_22 <X> T_14_8.sp12_v_b_1


LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (3 4)  (877 132)  (877 132)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_r_0


LogicTile_18_8



LogicTile_19_8

 (27 0)  (1009 128)  (1009 128)  routing T_19_8.lc_trk_g3_4 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 128)  (1010 128)  routing T_19_8.lc_trk_g3_4 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 128)  (1011 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 128)  (1012 128)  routing T_19_8.lc_trk_g3_4 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 128)  (1014 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 128)  (1015 128)  routing T_19_8.lc_trk_g3_0 <X> T_19_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 128)  (1016 128)  routing T_19_8.lc_trk_g3_0 <X> T_19_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 128)  (1018 128)  LC_0 Logic Functioning bit
 (37 0)  (1019 128)  (1019 128)  LC_0 Logic Functioning bit
 (38 0)  (1020 128)  (1020 128)  LC_0 Logic Functioning bit
 (39 0)  (1021 128)  (1021 128)  LC_0 Logic Functioning bit
 (41 0)  (1023 128)  (1023 128)  LC_0 Logic Functioning bit
 (43 0)  (1025 128)  (1025 128)  LC_0 Logic Functioning bit
 (45 0)  (1027 128)  (1027 128)  LC_0 Logic Functioning bit
 (52 0)  (1034 128)  (1034 128)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (1010 129)  (1010 129)  routing T_19_8.lc_trk_g2_0 <X> T_19_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 129)  (1011 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 129)  (1018 129)  LC_0 Logic Functioning bit
 (38 1)  (1020 129)  (1020 129)  LC_0 Logic Functioning bit
 (45 1)  (1027 129)  (1027 129)  LC_0 Logic Functioning bit
 (0 2)  (982 130)  (982 130)  routing T_19_8.lc_trk_g3_1 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (2 2)  (984 130)  (984 130)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 131)  (982 131)  routing T_19_8.lc_trk_g3_1 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (2 3)  (984 131)  (984 131)  routing T_19_8.lc_trk_g3_1 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (14 9)  (996 137)  (996 137)  routing T_19_8.sp4_r_v_b_32 <X> T_19_8.lc_trk_g2_0
 (17 9)  (999 137)  (999 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (16 12)  (998 140)  (998 140)  routing T_19_8.sp4_v_t_12 <X> T_19_8.lc_trk_g3_1
 (17 12)  (999 140)  (999 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 140)  (1000 140)  routing T_19_8.sp4_v_t_12 <X> T_19_8.lc_trk_g3_1
 (15 13)  (997 141)  (997 141)  routing T_19_8.tnr_op_0 <X> T_19_8.lc_trk_g3_0
 (17 13)  (999 141)  (999 141)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (982 142)  (982 142)  routing T_19_8.lc_trk_g3_5 <X> T_19_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 142)  (983 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 142)  (997 142)  routing T_19_8.sp12_v_t_2 <X> T_19_8.lc_trk_g3_5
 (17 14)  (999 142)  (999 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1000 142)  (1000 142)  routing T_19_8.sp12_v_t_2 <X> T_19_8.lc_trk_g3_5
 (0 15)  (982 143)  (982 143)  routing T_19_8.lc_trk_g3_5 <X> T_19_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 143)  (983 143)  routing T_19_8.lc_trk_g3_5 <X> T_19_8.wire_logic_cluster/lc_7/s_r
 (14 15)  (996 143)  (996 143)  routing T_19_8.sp4_r_v_b_44 <X> T_19_8.lc_trk_g3_4
 (17 15)  (999 143)  (999 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1000 143)  (1000 143)  routing T_19_8.sp12_v_t_2 <X> T_19_8.lc_trk_g3_5


LogicTile_20_8

 (3 7)  (1039 135)  (1039 135)  routing T_20_8.sp12_h_l_23 <X> T_20_8.sp12_v_t_23


LogicTile_21_8

 (21 2)  (1111 130)  (1111 130)  routing T_21_8.sp4_v_b_15 <X> T_21_8.lc_trk_g0_7
 (22 2)  (1112 130)  (1112 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 130)  (1113 130)  routing T_21_8.sp4_v_b_15 <X> T_21_8.lc_trk_g0_7
 (21 3)  (1111 131)  (1111 131)  routing T_21_8.sp4_v_b_15 <X> T_21_8.lc_trk_g0_7
 (27 4)  (1117 132)  (1117 132)  routing T_21_8.lc_trk_g1_4 <X> T_21_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 132)  (1119 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 132)  (1120 132)  routing T_21_8.lc_trk_g1_4 <X> T_21_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 132)  (1121 132)  routing T_21_8.lc_trk_g0_7 <X> T_21_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 132)  (1122 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (1131 132)  (1131 132)  LC_2 Logic Functioning bit
 (43 4)  (1133 132)  (1133 132)  LC_2 Logic Functioning bit
 (52 4)  (1142 132)  (1142 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (31 5)  (1121 133)  (1121 133)  routing T_21_8.lc_trk_g0_7 <X> T_21_8.wire_logic_cluster/lc_2/in_3
 (41 5)  (1131 133)  (1131 133)  LC_2 Logic Functioning bit
 (43 5)  (1133 133)  (1133 133)  LC_2 Logic Functioning bit
 (14 6)  (1104 134)  (1104 134)  routing T_21_8.sp12_h_l_3 <X> T_21_8.lc_trk_g1_4
 (14 7)  (1104 135)  (1104 135)  routing T_21_8.sp12_h_l_3 <X> T_21_8.lc_trk_g1_4
 (15 7)  (1105 135)  (1105 135)  routing T_21_8.sp12_h_l_3 <X> T_21_8.lc_trk_g1_4
 (17 7)  (1107 135)  (1107 135)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4


LogicTile_22_8



LogicTile_23_8

 (2 14)  (1200 142)  (1200 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_8



RAM_Tile_25_8

 (0 0)  (1306 128)  (1306 128)  Negative Clock bit

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (27 4)  (1333 132)  (1333 132)  routing T_25_8.lc_trk_g1_0 <X> T_25_8.wire_bram/ram/WDATA_5
 (29 4)  (1335 132)  (1335 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_5
 (37 4)  (1343 132)  (1343 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (14 5)  (1320 133)  (1320 133)  routing T_25_8.sp12_h_r_16 <X> T_25_8.lc_trk_g1_0
 (16 5)  (1322 133)  (1322 133)  routing T_25_8.sp12_h_r_16 <X> T_25_8.lc_trk_g1_0
 (17 5)  (1323 133)  (1323 133)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (16 10)  (1322 138)  (1322 138)  routing T_25_8.sp12_v_b_21 <X> T_25_8.lc_trk_g2_5
 (17 10)  (1323 138)  (1323 138)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (1324 139)  (1324 139)  routing T_25_8.sp12_v_b_21 <X> T_25_8.lc_trk_g2_5
 (28 12)  (1334 140)  (1334 140)  routing T_25_8.lc_trk_g2_5 <X> T_25_8.wire_bram/ram/WDATA_1
 (29 12)  (1335 140)  (1335 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 140)  (1336 140)  routing T_25_8.lc_trk_g2_5 <X> T_25_8.wire_bram/ram/WDATA_1
 (39 12)  (1345 140)  (1345 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 142)  (1322 142)  routing T_25_8.sp4_v_b_37 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 142)  (1324 142)  routing T_25_8.sp4_v_b_37 <X> T_25_8.lc_trk_g3_5
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (18 15)  (1324 143)  (1324 143)  routing T_25_8.sp4_v_b_37 <X> T_25_8.lc_trk_g3_5


LogicTile_26_8

 (6 6)  (1354 134)  (1354 134)  routing T_26_8.sp4_h_l_47 <X> T_26_8.sp4_v_t_38


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (19 6)  (1583 134)  (1583 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



IO_Tile_0_7

 (14 13)  (3 125)  (3 125)  routing T_0_7.span4_vert_t_15 <X> T_0_7.span4_vert_b_3


LogicTile_4_7

 (19 5)  (199 117)  (199 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_6_7

 (8 9)  (296 121)  (296 121)  routing T_6_7.sp4_h_r_7 <X> T_6_7.sp4_v_b_7


RAM_Tile_8_7

 (3 4)  (399 116)  (399 116)  routing T_8_7.sp12_v_t_23 <X> T_8_7.sp12_h_r_0


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_3 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (438 119)  (438 119)  routing T_9_7.glb_netwk_3 <X> T_9_7.glb2local_0
 (31 10)  (469 122)  (469 122)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 122)  (470 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (478 122)  (478 122)  LC_5 Logic Functioning bit
 (41 10)  (479 122)  (479 122)  LC_5 Logic Functioning bit
 (42 10)  (480 122)  (480 122)  LC_5 Logic Functioning bit
 (43 10)  (481 122)  (481 122)  LC_5 Logic Functioning bit
 (40 11)  (478 123)  (478 123)  LC_5 Logic Functioning bit
 (41 11)  (479 123)  (479 123)  LC_5 Logic Functioning bit
 (42 11)  (480 123)  (480 123)  LC_5 Logic Functioning bit
 (43 11)  (481 123)  (481 123)  LC_5 Logic Functioning bit
 (47 11)  (485 123)  (485 123)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42


LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_t_23 <X> T_12_7.sp12_h_r_0


LogicTile_20_7

 (3 7)  (1039 119)  (1039 119)  routing T_20_7.sp12_h_l_23 <X> T_20_7.sp12_v_t_23


LogicTile_22_7

 (10 4)  (1154 116)  (1154 116)  routing T_22_7.sp4_v_t_46 <X> T_22_7.sp4_h_r_4


LogicTile_23_7

 (8 7)  (1206 119)  (1206 119)  routing T_23_7.sp4_h_r_4 <X> T_23_7.sp4_v_t_41
 (9 7)  (1207 119)  (1207 119)  routing T_23_7.sp4_h_r_4 <X> T_23_7.sp4_v_t_41


LogicTile_24_7

 (3 5)  (1255 117)  (1255 117)  routing T_24_7.sp12_h_l_23 <X> T_24_7.sp12_h_r_0


RAM_Tile_25_7

 (21 0)  (1327 112)  (1327 112)  routing T_25_7.sp12_h_r_3 <X> T_25_7.lc_trk_g0_3
 (22 0)  (1328 112)  (1328 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 112)  (1330 112)  routing T_25_7.sp12_h_r_3 <X> T_25_7.lc_trk_g0_3
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 113)  (1327 113)  routing T_25_7.sp12_h_r_3 <X> T_25_7.lc_trk_g0_3
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 4)  (1334 116)  (1334 116)  routing T_25_7.lc_trk_g2_1 <X> T_25_7.wire_bram/ram/WDATA_13
 (29 4)  (1335 116)  (1335 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_13
 (38 4)  (1344 116)  (1344 116)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (15 8)  (1321 120)  (1321 120)  routing T_25_7.sp4_h_l_28 <X> T_25_7.lc_trk_g2_1
 (16 8)  (1322 120)  (1322 120)  routing T_25_7.sp4_h_l_28 <X> T_25_7.lc_trk_g2_1
 (17 8)  (1323 120)  (1323 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 120)  (1324 120)  routing T_25_7.sp4_h_l_28 <X> T_25_7.lc_trk_g2_1
 (18 9)  (1324 121)  (1324 121)  routing T_25_7.sp4_h_l_28 <X> T_25_7.lc_trk_g2_1
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (29 12)  (1335 124)  (1335 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (30 13)  (1336 125)  (1336 125)  routing T_25_7.lc_trk_g0_3 <X> T_25_7.wire_bram/ram/WDATA_9
 (37 13)  (1343 125)  (1343 125)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (5 6)  (12 102)  (12 102)  routing T_0_6.span12_horz_7 <X> T_0_6.lc_trk_g0_7
 (7 6)  (10 102)  (10 102)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (9 102)  (9 102)  routing T_0_6.span12_horz_7 <X> T_0_6.lc_trk_g0_7
 (8 7)  (9 103)  (9 103)  routing T_0_6.span12_horz_7 <X> T_0_6.lc_trk_g0_7
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 106)  (4 106)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_4_6

 (2 0)  (182 96)  (182 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_6_6

 (2 4)  (290 100)  (290 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_6

 (10 15)  (352 111)  (352 111)  routing T_7_6.sp4_h_l_40 <X> T_7_6.sp4_v_t_47


RAM_Tile_8_6

 (3 4)  (399 100)  (399 100)  routing T_8_6.sp12_v_t_23 <X> T_8_6.sp12_h_r_0


LogicTile_9_6

 (3 2)  (441 98)  (441 98)  routing T_9_6.sp12_v_t_23 <X> T_9_6.sp12_h_l_23
 (8 11)  (446 107)  (446 107)  routing T_9_6.sp4_h_l_42 <X> T_9_6.sp4_v_t_42


LogicTile_20_6

 (3 7)  (1039 103)  (1039 103)  routing T_20_6.sp12_h_l_23 <X> T_20_6.sp12_v_t_23


IO_Tile_33_6

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (12 5)  (5 85)  (5 85)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 90)  (13 90)  routing T_0_5.span4_horz_42 <X> T_0_5.lc_trk_g1_2
 (5 10)  (12 90)  (12 90)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g1_3
 (7 10)  (10 90)  (10 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 90)  (9 90)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g1_3
 (12 10)  (5 90)  (5 90)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (4 11)  (13 91)  (13 91)  routing T_0_5.span4_horz_42 <X> T_0_5.lc_trk_g1_2
 (5 11)  (12 91)  (12 91)  routing T_0_5.span4_horz_42 <X> T_0_5.lc_trk_g1_2
 (6 11)  (11 91)  (11 91)  routing T_0_5.span4_horz_42 <X> T_0_5.lc_trk_g1_2
 (7 11)  (10 91)  (10 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_42 lc_trk_g1_2
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit


LogicTile_1_5

 (8 10)  (26 90)  (26 90)  routing T_1_5.sp4_v_t_42 <X> T_1_5.sp4_h_l_42
 (9 10)  (27 90)  (27 90)  routing T_1_5.sp4_v_t_42 <X> T_1_5.sp4_h_l_42


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_v_t_23


LogicTile_15_5

 (8 7)  (770 87)  (770 87)  routing T_15_5.sp4_v_b_1 <X> T_15_5.sp4_v_t_41
 (10 7)  (772 87)  (772 87)  routing T_15_5.sp4_v_b_1 <X> T_15_5.sp4_v_t_41


LogicTile_18_5

 (3 4)  (931 84)  (931 84)  routing T_18_5.sp12_v_t_23 <X> T_18_5.sp12_h_r_0


LogicTile_26_5

 (2 8)  (1350 88)  (1350 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_5

 (5 0)  (1515 80)  (1515 80)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_h_r_0
 (4 1)  (1514 81)  (1514 81)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_h_r_0


LogicTile_30_5

 (13 13)  (1577 93)  (1577 93)  routing T_30_5.sp4_v_t_43 <X> T_30_5.sp4_h_r_11


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_37 <X> T_33_5.span4_vert_b_2
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g1_3
 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g1_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (6 4)  (11 68)  (11 68)  routing T_0_4.span4_horz_5 <X> T_0_4.lc_trk_g0_5
 (7 4)  (10 68)  (10 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_5 lc_trk_g0_5
 (8 4)  (9 68)  (9 68)  routing T_0_4.span4_horz_5 <X> T_0_4.lc_trk_g0_5
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_5 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_4_4

 (6 0)  (186 64)  (186 64)  routing T_4_4.sp4_h_r_7 <X> T_4_4.sp4_v_b_0
 (12 6)  (192 70)  (192 70)  routing T_4_4.sp4_v_t_40 <X> T_4_4.sp4_h_l_40
 (11 7)  (191 71)  (191 71)  routing T_4_4.sp4_v_t_40 <X> T_4_4.sp4_h_l_40


LogicTile_5_4

 (2 4)  (236 68)  (236 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_10_4

 (4 8)  (496 72)  (496 72)  routing T_10_4.sp4_v_t_43 <X> T_10_4.sp4_v_b_6


LogicTile_11_4

 (3 2)  (549 66)  (549 66)  routing T_11_4.sp12_v_t_23 <X> T_11_4.sp12_h_l_23


LogicTile_13_4

 (4 0)  (658 64)  (658 64)  routing T_13_4.sp4_v_t_41 <X> T_13_4.sp4_v_b_0
 (6 0)  (660 64)  (660 64)  routing T_13_4.sp4_v_t_41 <X> T_13_4.sp4_v_b_0
 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_4

 (19 11)  (1163 75)  (1163 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


IO_Tile_33_4

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit


LogicTile_6_3

 (4 4)  (292 52)  (292 52)  routing T_6_3.sp4_v_t_42 <X> T_6_3.sp4_v_b_3
 (6 4)  (294 52)  (294 52)  routing T_6_3.sp4_v_t_42 <X> T_6_3.sp4_v_b_3


IO_Tile_33_3

 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit


LogicTile_14_2

 (19 7)  (727 39)  (727 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_18_2

 (3 6)  (931 38)  (931 38)  routing T_18_2.sp12_h_r_0 <X> T_18_2.sp12_v_t_23
 (3 7)  (931 39)  (931 39)  routing T_18_2.sp12_h_r_0 <X> T_18_2.sp12_v_t_23


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


LogicTile_30_2

 (3 2)  (1567 34)  (1567 34)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_h_l_23
 (3 3)  (1567 35)  (1567 35)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_h_l_23
 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (4 6)  (1730 38)  (1730 38)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit


LogicTile_15_1

 (8 3)  (770 19)  (770 19)  routing T_15_1.sp4_h_r_1 <X> T_15_1.sp4_v_t_36
 (9 3)  (771 19)  (771 19)  routing T_15_1.sp4_h_r_1 <X> T_15_1.sp4_v_t_36


LogicTile_16_1

 (19 13)  (835 29)  (835 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_1

 (3 6)  (1147 22)  (1147 22)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (3 7)  (1147 23)  (1147 23)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (9 9)  (1153 25)  (1153 25)  routing T_22_1.sp4_v_t_46 <X> T_22_1.sp4_v_b_7
 (10 9)  (1154 25)  (1154 25)  routing T_22_1.sp4_v_t_46 <X> T_22_1.sp4_v_b_7


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23


IO_Tile_33_1

 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (1 3)  (205 13)  (205 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (5 4)  (197 11)  (197 11)  routing T_4_0.span4_vert_37 <X> T_4_0.lc_trk_g0_5
 (6 4)  (198 11)  (198 11)  routing T_4_0.span4_vert_37 <X> T_4_0.lc_trk_g0_5
 (7 4)  (199 11)  (199 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (200 11)  (200 11)  routing T_4_0.span4_vert_37 <X> T_4_0.lc_trk_g0_5
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g0_5 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (305 12)  (305 12)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (6 2)  (306 12)  (306 12)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (7 2)  (307 12)  (307 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (308 13)  (308 13)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_3 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (359 8)  (359 8)  routing T_7_0.span4_horz_r_7 <X> T_7_0.lc_trk_g0_7
 (7 6)  (361 8)  (361 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (362 9)  (362 9)  routing T_7_0.span4_horz_r_7 <X> T_7_0.lc_trk_g0_7
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g0_7 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g0_7 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (14 1)  (432 14)  (432 14)  routing T_8_0.span4_horz_l_12 <X> T_8_0.span4_horz_r_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_1 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 8)  (413 7)  (413 7)  routing T_8_0.span4_horz_r_9 <X> T_8_0.lc_trk_g1_1
 (7 8)  (415 7)  (415 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (416 7)  (416 7)  routing T_8_0.span4_horz_r_9 <X> T_8_0.lc_trk_g1_1


IO_Tile_10_0

 (11 2)  (525 12)  (525 12)  routing T_10_0.span4_horz_r_1 <X> T_10_0.span4_horz_l_13
 (12 12)  (526 3)  (526 3)  routing T_10_0.span4_vert_43 <X> T_10_0.span4_horz_l_15


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (4 10)  (562 4)  (562 4)  routing T_11_0.span4_horz_r_10 <X> T_11_0.lc_trk_g1_2
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (5 11)  (563 5)  (563 5)  routing T_11_0.span4_horz_r_10 <X> T_11_0.lc_trk_g1_2
 (7 11)  (565 5)  (565 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (636 14)  (636 14)  routing T_12_0.span4_horz_l_12 <X> T_12_0.span4_horz_r_0
 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (12 6)  (688 8)  (688 8)  routing T_13_0.span4_vert_37 <X> T_13_0.span4_horz_l_14
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (12 2)  (742 12)  (742 12)  routing T_14_0.span4_vert_31 <X> T_14_0.span4_horz_l_13
 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_horz_r_9 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1056 15)  (1056 15)  routing T_20_0.span4_horz_r_9 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout


IO_Tile_22_0

 (11 2)  (1177 12)  (1177 12)  routing T_22_0.span4_vert_7 <X> T_22_0.span4_horz_l_13
 (12 2)  (1178 12)  (1178 12)  routing T_22_0.span4_vert_7 <X> T_22_0.span4_horz_l_13
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit


IO_Tile_28_0

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit

