<root versionMajor="1" versionMinor="5">
    <kernel name="monte_sim" language="c" vlnv="xilinx.com:hls:monte_sim:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="true" compileOptions="-g -I /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src" profileType="stall" hwControlProtocol="ap_ctrl_hs" interrupt="true">
        <ports>
            <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
        </ports>
        <args>
            <arg id="0" name="in1" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="ap_fixed&lt;32, 16, 5, 3, 0&gt;*"/>
            <arg id="1" name="in2" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="ap_fixed&lt;32, 16, 5, 3, 0&gt;*"/>
            <arg id="2" name="out_r" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="ap_fixed&lt;32, 16, 5, 3, 0&gt;*"/>
            <arg id="3" name="size" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x34" size="0x4" type="int"/>
        </args>
        <compileWorkGroupSize x="1" y="1" z="1"/>
        <maxWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
</root>

