#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 31 00:08:40 2018
# Process ID: 7512
# Current directory: C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1
# Command line: vivado.exe -log design_1_MinerCoprocessor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MinerCoprocessor_0_0.tcl
# Log file: C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1/design_1_MinerCoprocessor_0_0.vds
# Journal file: C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_MinerCoprocessor_0_0.tcl -notrace
Command: synth_design -top design_1_MinerCoprocessor_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 351.199 ; gain = 100.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_MinerCoprocessor_0_0' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/synth/design_1_MinerCoprocessor_0_0.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter HASH_LENGTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MinerCoprocessor_v1_0' declared at 'c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0.vhd:5' bound to instance 'U0' of component 'MinerCoprocessor_v1_0' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/synth/design_1_MinerCoprocessor_0_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'MinerCoprocessor_v1_0' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0.vhd:47]
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter INPUT_MESSAGE_LENGTH bound to: 256 - type: integer 
	Parameter HASHED_MESSAGE_LENGTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MinerCoprocessor_v1_0_S00_AXIS' declared at 'c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:6' bound to instance 'MinerCoprocessor_v1_0_S00_AXIS_inst' of component 'MinerCoprocessor_v1_0_S00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'MinerCoprocessor_v1_0_S00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:43]
	Parameter INPUT_MESSAGE_LENGTH bound to: 256 - type: integer 
	Parameter HASHED_MESSAGE_LENGTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 's_update' is read in the process but is not in the sensitivity list [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:117]
WARNING: [Synth 8-614] signal 'Hashes' is read in the process but is not in the sensitivity list [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element N_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:131]
WARNING: [Synth 8-6014] Unused sequential element M_reg[1] was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element M_reg[0] was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element padded_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element W_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element schedulled_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element a_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element d_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element e_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element f_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element h_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element hashIt_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element hashed_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element T1_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element T2_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element Hashes_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element s_hash_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'MinerCoprocessor_v1_0_S00_AXIS' (1#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:43]
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MinerCoprocessor_v1_0_M00_AXIS' declared at 'c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_M00_AXIS.vhd:5' bound to instance 'MinerCoprocessor_v1_0_M00_AXIS_inst' of component 'MinerCoprocessor_v1_0_M00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'MinerCoprocessor_v1_0_M00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_M00_AXIS.vhd:43]
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MinerCoprocessor_v1_0_M00_AXIS' (2#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0_M00_AXIS.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MinerCoprocessor_v1_0' (3#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/2d69/hdl/MinerCoprocessor_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_MinerCoprocessor_0_0' (4#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/synth/design_1_MinerCoprocessor_0_0.vhd:75]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 403.871 ; gain = 153.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 403.871 ; gain = 153.266
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 736.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 736.945 ; gain = 486.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 736.945 ; gain = 486.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 736.945 ; gain = 486.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_dataOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 736.945 ; gain = 486.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MinerCoprocessor_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MinerCoprocessor_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_dataOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 736.945 ; gain = 486.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 746.781 ; gain = 496.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 747.543 ; gain = 496.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    23|
|2     |LUT1   |    28|
|3     |LUT2   |     2|
|4     |LUT4   |    27|
|5     |LUT5   |     6|
|6     |LUT6   |   112|
|7     |FDRE   |   354|
|8     |FDSE   |   257|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |   809|
|2     |  U0                                    |MinerCoprocessor_v1_0          |   809|
|3     |    MinerCoprocessor_v1_0_M00_AXIS_inst |MinerCoprocessor_v1_0_M00_AXIS |   190|
|4     |    MinerCoprocessor_v1_0_S00_AXIS_inst |MinerCoprocessor_v1_0_S00_AXIS |   619|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 774.566 ; gain = 190.887
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 774.566 ; gain = 523.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 774.566 ; gain = 535.430
INFO: [Common 17-1381] The checkpoint 'C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1/design_1_MinerCoprocessor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/design_1_MinerCoprocessor_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1/design_1_MinerCoprocessor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_MinerCoprocessor_0_0_utilization_synth.rpt -pb design_1_MinerCoprocessor_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 774.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 31 00:10:12 2018...
