# KGP miniRISC Processor
Designed a custom hardwired control unit with a tailored instruction encoding scheme, enabling efficient decoding and streamlined processor control flow. 

Implemented a BRAM-integrated memory subsystem with ALU and register-memory instruction support, ensuring optimized and efficient execution cycles. 

Synthesized and deployed the processor architecture on FPGA hardware, conducting functional verification using custom testbenches and instruction sets. 
