#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  3 19:42:08 2019
# Process ID: 12216
# Current directory: C:/Users/周半仙/Desktop/计组/Computer_composition/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14396 C:\Users\周半仙\Desktop\计组\Computer_composition\CPU\CPU.xpr
# Log file: C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/vivado.log
# Journal file: C:/Users/周半仙/Desktop/计组/Computer_composition/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 759.813 ; gain = 129.242
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 788.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 838.711 ; gain = 63.363
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 842.914 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/AND32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol t01, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2458] undeclared symbol t1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:43]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:45]
INFO: [VRFC 10-2458] undeclared symbol t12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:46]
INFO: [VRFC 10-2458] undeclared symbol t21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:49]
INFO: [VRFC 10-2458] undeclared symbol t22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:50]
INFO: [VRFC 10-2458] undeclared symbol t23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:51]
INFO: [VRFC 10-2458] undeclared symbol t31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:54]
INFO: [VRFC 10-2458] undeclared symbol t32, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:55]
INFO: [VRFC 10-2458] undeclared symbol t33, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:56]
INFO: [VRFC 10-2458] undeclared symbol t34, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:57]
INFO: [VRFC 10-2458] undeclared symbol t3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:60]
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:61]
INFO: [VRFC 10-2458] undeclared symbol t0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2458] undeclared symbol s_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:26]
INFO: [VRFC 10-2458] undeclared symbol and_1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:27]
INFO: [VRFC 10-2458] undeclared symbol and_2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X1
INFO: [VRFC 10-2458] undeclared symbol d31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:28]
INFO: [VRFC 10-2458] undeclared symbol d30, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:29]
INFO: [VRFC 10-2458] undeclared symbol d29, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:30]
INFO: [VRFC 10-2458] undeclared symbol d28, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:31]
INFO: [VRFC 10-2458] undeclared symbol d27, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:32]
INFO: [VRFC 10-2458] undeclared symbol d26, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:33]
INFO: [VRFC 10-2458] undeclared symbol d25, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:34]
INFO: [VRFC 10-2458] undeclared symbol d24, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:35]
INFO: [VRFC 10-2458] undeclared symbol d23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:36]
INFO: [VRFC 10-2458] undeclared symbol d22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:37]
INFO: [VRFC 10-2458] undeclared symbol d21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:38]
INFO: [VRFC 10-2458] undeclared symbol d20, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:39]
INFO: [VRFC 10-2458] undeclared symbol d19, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:40]
INFO: [VRFC 10-2458] undeclared symbol d18, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:41]
INFO: [VRFC 10-2458] undeclared symbol d17, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:42]
INFO: [VRFC 10-2458] undeclared symbol d16, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:43]
INFO: [VRFC 10-2458] undeclared symbol d15, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:44]
INFO: [VRFC 10-2458] undeclared symbol d14, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:45]
INFO: [VRFC 10-2458] undeclared symbol d13, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:46]
INFO: [VRFC 10-2458] undeclared symbol d12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:47]
INFO: [VRFC 10-2458] undeclared symbol d11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:48]
INFO: [VRFC 10-2458] undeclared symbol d10, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:49]
INFO: [VRFC 10-2458] undeclared symbol d9, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:50]
INFO: [VRFC 10-2458] undeclared symbol d8, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:51]
INFO: [VRFC 10-2458] undeclared symbol d7, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:52]
INFO: [VRFC 10-2458] undeclared symbol d6, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:53]
INFO: [VRFC 10-2458] undeclared symbol d5, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:54]
INFO: [VRFC 10-2458] undeclared symbol d4, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:55]
INFO: [VRFC 10-2458] undeclared symbol d3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:56]
INFO: [VRFC 10-2458] undeclared symbol d2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:57]
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:58]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isZero
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 842.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 842.914 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INSTMEM
Compiling module xil_defaultlib.CONUNIT
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.DEC5T32E
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.D_FFEC
Compiling module xil_defaultlib.D_FFEC32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.MUX32X1
Compiling module xil_defaultlib.MUX32X32
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EXT16T32
Compiling module xil_defaultlib.SHIFTER32_L2
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.ADDSUB_32
Compiling module xil_defaultlib.AND32
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.isZero
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX4X32
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.477 ; gain = 17.824
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  3 19:45:15 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 842.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 842.914 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 842.914 ; gain = 0.000
add_bp {C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v} 26
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 842.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 842.914 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 842.914 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 30
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 31
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 32
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 33
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 34
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 35
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 36
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 37
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 38
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 39
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 40
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 41
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 55
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 56
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 32
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 33
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 34
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 35
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 36
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 37
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 39
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 40
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 41
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 55
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 56
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 62
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 63
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 64
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 66
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 67
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 68
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 69
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 70
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 71
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 72
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 73
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" Line 74
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 26
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 26
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 26
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" Line 26
run 10 us
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" Line 36
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" Line 36
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" Line 27
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" Line 28
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" Line 29
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" Line 27
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" Line 28
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" Line 29
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" Line 27
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" Line 28
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" Line 29
step
Stopped at time : 10010 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" Line 27
run 10 us
step
Stopped at time : 20020 ns : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" Line 36
remove_bps -file {C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v} -line 26
add_bp {C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v} 33
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 856.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 856.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" Line 33
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 856.164 ; gain = 0.000
add_bp {C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v} 43
run all
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" Line 43
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 856.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 856.164 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 856.164 ; gain = 0.000
add_bp {C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v} 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.457 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 860.457 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" Line 43
run all
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" Line 33
run all
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" Line 43
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 860.457 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.457 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 860.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/AND32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol t01, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2458] undeclared symbol t1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:43]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:45]
INFO: [VRFC 10-2458] undeclared symbol t12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:46]
INFO: [VRFC 10-2458] undeclared symbol t21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:49]
INFO: [VRFC 10-2458] undeclared symbol t22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:50]
INFO: [VRFC 10-2458] undeclared symbol t23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:51]
INFO: [VRFC 10-2458] undeclared symbol t31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:54]
INFO: [VRFC 10-2458] undeclared symbol t32, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:55]
INFO: [VRFC 10-2458] undeclared symbol t33, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:56]
INFO: [VRFC 10-2458] undeclared symbol t34, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:57]
INFO: [VRFC 10-2458] undeclared symbol t3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:60]
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:61]
INFO: [VRFC 10-2458] undeclared symbol t0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2458] undeclared symbol s_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:26]
INFO: [VRFC 10-2458] undeclared symbol and_1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:27]
INFO: [VRFC 10-2458] undeclared symbol and_2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X1
INFO: [VRFC 10-2458] undeclared symbol d31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:28]
INFO: [VRFC 10-2458] undeclared symbol d30, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:29]
INFO: [VRFC 10-2458] undeclared symbol d29, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:30]
INFO: [VRFC 10-2458] undeclared symbol d28, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:31]
INFO: [VRFC 10-2458] undeclared symbol d27, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:32]
INFO: [VRFC 10-2458] undeclared symbol d26, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:33]
INFO: [VRFC 10-2458] undeclared symbol d25, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:34]
INFO: [VRFC 10-2458] undeclared symbol d24, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:35]
INFO: [VRFC 10-2458] undeclared symbol d23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:36]
INFO: [VRFC 10-2458] undeclared symbol d22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:37]
INFO: [VRFC 10-2458] undeclared symbol d21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:38]
INFO: [VRFC 10-2458] undeclared symbol d20, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:39]
INFO: [VRFC 10-2458] undeclared symbol d19, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:40]
INFO: [VRFC 10-2458] undeclared symbol d18, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:41]
INFO: [VRFC 10-2458] undeclared symbol d17, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:42]
INFO: [VRFC 10-2458] undeclared symbol d16, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:43]
INFO: [VRFC 10-2458] undeclared symbol d15, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:44]
INFO: [VRFC 10-2458] undeclared symbol d14, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:45]
INFO: [VRFC 10-2458] undeclared symbol d13, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:46]
INFO: [VRFC 10-2458] undeclared symbol d12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:47]
INFO: [VRFC 10-2458] undeclared symbol d11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:48]
INFO: [VRFC 10-2458] undeclared symbol d10, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:49]
INFO: [VRFC 10-2458] undeclared symbol d9, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:50]
INFO: [VRFC 10-2458] undeclared symbol d8, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:51]
INFO: [VRFC 10-2458] undeclared symbol d7, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:52]
INFO: [VRFC 10-2458] undeclared symbol d6, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:53]
INFO: [VRFC 10-2458] undeclared symbol d5, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:54]
INFO: [VRFC 10-2458] undeclared symbol d4, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:55]
INFO: [VRFC 10-2458] undeclared symbol d3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:56]
INFO: [VRFC 10-2458] undeclared symbol d2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:57]
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:58]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isZero
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 866.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 866.789 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Iaddr' is not permitted [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v:29]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 866.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 866.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/AND32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol t01, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2458] undeclared symbol t1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:43]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:45]
INFO: [VRFC 10-2458] undeclared symbol t12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:46]
INFO: [VRFC 10-2458] undeclared symbol t21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:49]
INFO: [VRFC 10-2458] undeclared symbol t22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:50]
INFO: [VRFC 10-2458] undeclared symbol t23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:51]
INFO: [VRFC 10-2458] undeclared symbol t31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:54]
INFO: [VRFC 10-2458] undeclared symbol t32, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:55]
INFO: [VRFC 10-2458] undeclared symbol t33, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:56]
INFO: [VRFC 10-2458] undeclared symbol t34, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:57]
INFO: [VRFC 10-2458] undeclared symbol t3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:60]
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:61]
INFO: [VRFC 10-2458] undeclared symbol t0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2458] undeclared symbol s_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:26]
INFO: [VRFC 10-2458] undeclared symbol and_1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:27]
INFO: [VRFC 10-2458] undeclared symbol and_2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X1
INFO: [VRFC 10-2458] undeclared symbol d31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:28]
INFO: [VRFC 10-2458] undeclared symbol d30, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:29]
INFO: [VRFC 10-2458] undeclared symbol d29, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:30]
INFO: [VRFC 10-2458] undeclared symbol d28, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:31]
INFO: [VRFC 10-2458] undeclared symbol d27, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:32]
INFO: [VRFC 10-2458] undeclared symbol d26, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:33]
INFO: [VRFC 10-2458] undeclared symbol d25, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:34]
INFO: [VRFC 10-2458] undeclared symbol d24, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:35]
INFO: [VRFC 10-2458] undeclared symbol d23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:36]
INFO: [VRFC 10-2458] undeclared symbol d22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:37]
INFO: [VRFC 10-2458] undeclared symbol d21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:38]
INFO: [VRFC 10-2458] undeclared symbol d20, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:39]
INFO: [VRFC 10-2458] undeclared symbol d19, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:40]
INFO: [VRFC 10-2458] undeclared symbol d18, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:41]
INFO: [VRFC 10-2458] undeclared symbol d17, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:42]
INFO: [VRFC 10-2458] undeclared symbol d16, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:43]
INFO: [VRFC 10-2458] undeclared symbol d15, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:44]
INFO: [VRFC 10-2458] undeclared symbol d14, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:45]
INFO: [VRFC 10-2458] undeclared symbol d13, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:46]
INFO: [VRFC 10-2458] undeclared symbol d12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:47]
INFO: [VRFC 10-2458] undeclared symbol d11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:48]
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
INFO: [VRFC 10-2458] undeclared symbol d10, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:49]
INFO: [VRFC 10-2458] undeclared symbol d9, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:50]
INFO: [VRFC 10-2458] undeclared symbol d8, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:51]
INFO: [VRFC 10-2458] undeclared symbol d7, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:52]
INFO: [VRFC 10-2458] undeclared symbol d6, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:53]
INFO: [VRFC 10-2458] undeclared symbol d5, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:54]
INFO: [VRFC 10-2458] undeclared symbol d4, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:55]
INFO: [VRFC 10-2458] undeclared symbol d3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:56]
INFO: [VRFC 10-2458] undeclared symbol d2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:57]
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:58]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isZero
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 891.680 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 891.680 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INSTMEM
Compiling module xil_defaultlib.CONUNIT
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.DEC5T32E
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.D_FFEC
Compiling module xil_defaultlib.D_FFEC32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.MUX32X1
Compiling module xil_defaultlib.MUX32X32
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EXT16T32
Compiling module xil_defaultlib.SHIFTER32_L2
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.ADDSUB_32
Compiling module xil_defaultlib.AND32
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.isZero
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX4X32
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 891.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 935.820 ; gain = 44.141
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
run all
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" Line 43
run all
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" Line 33
run all
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" Line 43
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 935.820 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 975f9bcd57604c6a9794976367ba5675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'Z' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Qn' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'En' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v:28]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'X' [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.820 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 935.820 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/AND32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol t01, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2458] undeclared symbol t1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:43]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:45]
INFO: [VRFC 10-2458] undeclared symbol t12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:46]
INFO: [VRFC 10-2458] undeclared symbol t21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:49]
INFO: [VRFC 10-2458] undeclared symbol t22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:50]
INFO: [VRFC 10-2458] undeclared symbol t23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:51]
INFO: [VRFC 10-2458] undeclared symbol t31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:54]
INFO: [VRFC 10-2458] undeclared symbol t32, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:55]
INFO: [VRFC 10-2458] undeclared symbol t33, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:56]
INFO: [VRFC 10-2458] undeclared symbol t34, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:57]
INFO: [VRFC 10-2458] undeclared symbol t3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:60]
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:61]
INFO: [VRFC 10-2458] undeclared symbol t0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2458] undeclared symbol s_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:26]
INFO: [VRFC 10-2458] undeclared symbol and_1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:27]
INFO: [VRFC 10-2458] undeclared symbol and_2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X1
INFO: [VRFC 10-2458] undeclared symbol d31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:28]
INFO: [VRFC 10-2458] undeclared symbol d30, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:29]
INFO: [VRFC 10-2458] undeclared symbol d29, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:30]
INFO: [VRFC 10-2458] undeclared symbol d28, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:31]
INFO: [VRFC 10-2458] undeclared symbol d27, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:32]
INFO: [VRFC 10-2458] undeclared symbol d26, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:33]
INFO: [VRFC 10-2458] undeclared symbol d25, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:34]
INFO: [VRFC 10-2458] undeclared symbol d24, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:35]
INFO: [VRFC 10-2458] undeclared symbol d23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:36]
INFO: [VRFC 10-2458] undeclared symbol d22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:37]
INFO: [VRFC 10-2458] undeclared symbol d21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:38]
INFO: [VRFC 10-2458] undeclared symbol d20, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:39]
INFO: [VRFC 10-2458] undeclared symbol d19, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:40]
INFO: [VRFC 10-2458] undeclared symbol d18, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:41]
INFO: [VRFC 10-2458] undeclared symbol d17, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:42]
INFO: [VRFC 10-2458] undeclared symbol d16, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:43]
INFO: [VRFC 10-2458] undeclared symbol d15, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:44]
INFO: [VRFC 10-2458] undeclared symbol d14, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:45]
INFO: [VRFC 10-2458] undeclared symbol d13, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:46]
INFO: [VRFC 10-2458] undeclared symbol d12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:47]
INFO: [VRFC 10-2458] undeclared symbol d11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:48]
INFO: [VRFC 10-2458] undeclared symbol d10, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:49]
INFO: [VRFC 10-2458] undeclared symbol d9, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:50]
INFO: [VRFC 10-2458] undeclared symbol d8, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:51]
INFO: [VRFC 10-2458] undeclared symbol d7, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:52]
INFO: [VRFC 10-2458] undeclared symbol d6, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:53]
INFO: [VRFC 10-2458] undeclared symbol d5, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:54]
INFO: [VRFC 10-2458] undeclared symbol d4, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:55]
INFO: [VRFC 10-2458] undeclared symbol d3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:56]
INFO: [VRFC 10-2458] undeclared symbol d2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:57]
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:58]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:59]
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isZero
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 935.820 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.820 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 20:10:30 2019...
