#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027c15f0 .scope module, "q1_tb" "q1_tb" 2 1;
 .timescale 0 0;
v0000000002815b40_0 .var "t_a", 0 0;
v0000000002815d20_0 .var "t_b", 0 0;
v0000000002816540_0 .var "t_c", 0 0;
v00000000028165e0_0 .net "t_y", 0 0, L_00000000001c6720;  1 drivers
S_00000000001ccc30 .scope module, "q1tb" "q1" 2 5, 3 1 0, S_00000000027c15f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "Y"
v0000000002815960_0 .net "A", 0 0, v0000000002815b40_0;  1 drivers
v00000000028164a0_0 .net "B", 0 0, v0000000002815d20_0;  1 drivers
v0000000002815e60_0 .net "C", 0 0, v0000000002816540_0;  1 drivers
v00000000028167c0_0 .net "P", 0 0, L_0000000002815dc0;  1 drivers
v0000000002815aa0_0 .net "Q", 0 0, L_0000000002816360;  1 drivers
v0000000002815a00_0 .net "Y", 0 0, L_00000000001c6720;  alias, 1 drivers
S_00000000001ccdb0 .scope module, "f" "andgate" 3 6, 4 2 0, S_00000000001ccc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "y"
L_00000000001c6590 .functor AND 1, L_0000000002815dc0, L_0000000002816360, C4<1>, C4<1>;
L_00000000001c6720 .functor AND 1, L_00000000001c6590, v0000000002816540_0, C4<1>, C4<1>;
v00000000001ccf30_0 .net *"_s0", 0 0, L_00000000001c6590;  1 drivers
v00000000027c1220_0 .net "a", 0 0, L_0000000002815dc0;  alias, 1 drivers
v00000000027c12c0_0 .net "b", 0 0, L_0000000002816360;  alias, 1 drivers
v00000000027c1770_0 .net "c", 0 0, v0000000002816540_0;  alias, 1 drivers
v00000000027c1810_0 .net "y", 0 0, L_00000000001c6720;  alias, 1 drivers
S_00000000027b4c50 .scope module, "p" "nandgate" 3 4, 5 2 0, S_00000000001ccc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
L_00000000027b57c0 .functor AND 1, v0000000002815b40_0, v0000000002815d20_0, C4<1>, C4<1>;
v00000000027b4dd0_0 .net *"_s0", 0 0, L_00000000027b57c0;  1 drivers
v00000000027b4e70_0 .net "a", 0 0, v0000000002815b40_0;  alias, 1 drivers
v00000000027b4f10_0 .net "b", 0 0, v0000000002815d20_0;  alias, 1 drivers
v00000000027b4fb0_0 .net "y", 0 0, L_0000000002815dc0;  alias, 1 drivers
L_0000000002815dc0 .reduce/nor L_00000000027b57c0;
S_00000000027b55a0 .scope module, "q" "norgate" 3 5, 6 2 0, S_00000000001ccc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
L_00000000001c6520 .functor OR 1, v0000000002815b40_0, v0000000002815d20_0, C4<0>, C4<0>;
v00000000027b5720_0 .net *"_s0", 0 0, L_00000000001c6520;  1 drivers
v0000000002815c80_0 .net "a", 0 0, v0000000002815b40_0;  alias, 1 drivers
v0000000002815fa0_0 .net "b", 0 0, v0000000002815d20_0;  alias, 1 drivers
v0000000002816720_0 .net "y", 0 0, L_0000000002816360;  alias, 1 drivers
L_0000000002816360 .reduce/nor L_00000000001c6520;
    .scope S_00000000027c15f0;
T_0 ;
    %vpi_call 2 8 "$display", " | a | b | c | y | " {0 0 0};
    %vpi_call 2 9 "$monitor", " | %b | %b | %b | %b | ", v0000000002815b40_0, v0000000002815d20_0, v0000000002816540_0, v00000000028165e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002815d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002816540_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "q1_tb.v";
    "q1.v";
    "and_mod.v";
    "nand_mod.v";
    "nor_mod.v";
