entity instructionRegister is
  port (Load:in STD_LOGIC;
  inputCode:in STD_LOGIC_VECTOR(15 downto 0);
  clk:in STD_LOGIC;
  outputCode:out STD_LOGIC_VECTOR(15 downto 0)
  );
end entity;

architecture dataFlow of instructionRegister is

begin
  process(clk)
  begin
    if clk = '1' then
      if Load = '1' then
        outputCode <= inputCode;
      end if;
    end if;
  end process;
end architecture;

