# //  ModelSim SE-64 2020.4 Oct 13 2020 Linux 3.10.0-1160.81.1.el7.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc=rn" -L LIB_RTL LIB_BENCH.top_level_tb 
# Start time: 22:25:06 on Dec 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading LIB_RTL.ascon_pack(fast)
# Loading work.top_level_tb_sv_unit(fast)
# Loading work.top_level_tb(fast)
# Loading LIB_RTL.top_level(fast)
# Loading LIB_RTL.FSM(fast)
# Loading LIB_RTL.cpt_round(fast)
# Loading LIB_RTL.cpt_blocks(fast)
# Loading LIB_RTL.permutation_xor(fast)
# Loading LIB_RTL.constant_addition(fast)
# Loading LIB_RTL.substitution_layer(fast)
# Loading LIB_RTL.sbox(fast)
# Loading LIB_RTL.diffusion_layer(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'counter_block_o'. The port definition is at: ./SRC/RTL/cpt_blocks.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/DUT/cpt_blocks_1 File: ./SRC/RTL/top_level.sv Line: 74
add wave -position insertpoint  \
sim:/top_level_tb/cipher_s \
sim:/top_level_tb/cipher_valid_s \
sim:/top_level_tb/clock_s \
sim:/top_level_tb/data_s \
sim:/top_level_tb/data_valid_s \
sim:/top_level_tb/end_s \
sim:/top_level_tb/tag_s
run
add wave -position insertpoint  \
sim:/top_level_tb/DUT/permutation_xor_1/permutation_o \
sim:/top_level_tb/DUT/permutation_xor_1/round_i
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading LIB_RTL.ascon_pack(fast)
# Loading work.top_level_tb_sv_unit(fast)
# Loading work.top_level_tb(fast)
# Loading LIB_RTL.top_level(fast)
# Loading LIB_RTL.FSM(fast)
# Loading LIB_RTL.cpt_round(fast)
# Loading LIB_RTL.cpt_blocks(fast)
# Loading LIB_RTL.permutation_xor(fast)
# Loading LIB_RTL.constant_addition(fast)
# Loading LIB_RTL.substitution_layer(fast)
# Loading LIB_RTL.sbox(fast)
# Loading LIB_RTL.diffusion_layer(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'counter_block_o'. The port definition is at: ./SRC/RTL/cpt_blocks.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/DUT/cpt_blocks_1 File: ./SRC/RTL/top_level.sv Line: 74
run
# Causality operation skipped due to absence of debug database file
