/*
 * Copyright 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __DT_BINDINGS_RSCRC_IMX8DV_H
#define __DT_BINDINGS_RSCRC_IMX8DV_H

/*!
 * This type is used to indicate a resource. Resources include peripherals
 * and bus masters (but not memory regions). Note items from list should
 * never be changed or removed (only added to at the end of the list).
 */
#define    SC_R_A53                 0
#define    SC_R_A53_0               1
#define    SC_R_A53_1               2
#define    SC_R_A53_2               3
#define    SC_R_A53_3               4
#define    SC_R_A72                 5
#define    SC_R_A72_0               6
#define    SC_R_A72_1               7
#define    SC_R_A72_2               8
#define    SC_R_A72_3               9
#define    SC_R_CCI                 10
#define    SC_R_SSI_MST_LSIO        11
#define    SC_R_PG0_SSI_MST_DRC0    12
#define    SC_R_PG0_SSI_MST_DRC1    13
#define    SC_R_PG0_SSI_MST_DRC2    14
#define    SC_R_PG0_SSI_MST_DRC3    15
#define    SC_R_PG0_SSI_SLV_SS0     16
#define    SC_R_PG0_SSI_SLV_SS1     17
#define    SC_R_PG0_SSI_SLV_SS2     18
#define    SC_R_PG0_SSI_SLV_SS3     19
#define    SC_R_PG1_SSI_MST_DRC0    20
#define    SC_R_PG1_SSI_MST_DRC1    21
#define    SC_R_PG1_SSI_MST_DRC2    22
#define    SC_R_PG1_SSI_MST_DRC3    23
#define    SC_R_PG1_SSI_SLV_SS0     24
#define    SC_R_PG1_SSI_SLV_SS1     25
#define    SC_R_PG1_SSI_SLV_SS2     26
#define    SC_R_PG1_SSI_SLV_SS3     27
#define    SC_R_PG2_SSI_MST_DRC0    28
#define    SC_R_PG2_SSI_MST_DRC1    29
#define    SC_R_PG2_SSI_MST_DRC2    30
#define    SC_R_PG2_SSI_MST_DRC3    31
#define    SC_R_PG2_SSI_SLV_SS0     32
#define    SC_R_PG2_SSI_SLV_SS1     33
#define    SC_R_PG2_SSI_SLV_SS2     34
#define    SC_R_PG2_SSI_SLV_SS3     35
#define    SC_R_PG3_SSI_MST_DRC0    36
#define    SC_R_PG3_SSI_MST_DRC1    37
#define    SC_R_PG3_SSI_MST_DRC2    38
#define    SC_R_PG3_SSI_MST_DRC3    39
#define    SC_R_PG3_SSI_SLV_SS0     40
#define    SC_R_PG3_SSI_SLV_SS1     41
#define    SC_R_PG3_SSI_SLV_SS2     42
#define    SC_R_PG3_SSI_SLV_SS3     43
#define    SC_R_DRC_0               44
#define    SC_R_DRC_1               45
#define    SC_R_GIC_SMMU            46
#define    SC_R_SSI_MST_DVM         47
#define    SC_R_SSI_MST_DBLOG       48
#define    SC_R_IRQSTR_SCU          49
#define    SC_R_IRQSTR_M4_0         50
#define    SC_R_IRQSTR_M4_1         51
#define    SC_R_IRQSTR_CTI          52
#define    SC_R_SMMU_GR0            53
#define    SC_R_SMMU_GR1            54
#define    SC_R_SMMU_INT            55
#define    SC_R_SMMU_PM             56
#define    SC_R_SMMU_SSD0           57
#define    SC_R_SMMU_SSD1           58
#define    SC_R_SMMU_CB0            59
#define    SC_R_SMMU_CB1            60
#define    SC_R_SMMU_CB2            61
#define    SC_R_SMMU_CB3            62
#define    SC_R_SMMU_CB4            63
#define    SC_R_SMMU_CB5            64
#define    SC_R_SMMU_CB6            65
#define    SC_R_SMMU_CB7            66
#define    SC_R_SMMU_CB8            67
#define    SC_R_SMMU_CB9            68
#define    SC_R_SMMU_CB10           69
#define    SC_R_SMMU_CB11           70
#define    SC_R_SMMU_CB12           71
#define    SC_R_SMMU_CB13           72
#define    SC_R_SMMU_CB14           73
#define    SC_R_SMMU_CB15           74
#define    SC_R_SMMU_CB16           75
#define    SC_R_SMMU_CB17           76
#define    SC_R_SMMU_CB18           77
#define    SC_R_SMMU_CB19           78
#define    SC_R_SMMU_CB20           79
#define    SC_R_SMMU_CB21           80
#define    SC_R_SMMU_CB22           81
#define    SC_R_SMMU_CB23           82
#define    SC_R_SMMU_CB24           83
#define    SC_R_SMMU_CB25           84
#define    SC_R_SMMU_CB26           85
#define    SC_R_SMMU_CB27           86
#define    SC_R_SMMU_CB28           87
#define    SC_R_SMMU_CB29           88
#define    SC_R_SMMU_CB30           89
#define    SC_R_SMMU_CB31           90
#define    SC_R_GIC_DIST            91
#define    SC_R_GIC_DISTS           92
#define    SC_R_GIC_ITSC            93
#define    SC_R_GIC_ITST            94
#define    SC_R_GIC_RDCL0           95
#define    SC_R_GIC_RDSP0           96
#define    SC_R_GIC_RDCL1           97
#define    SC_R_GIC_RDSP1           98
#define    SC_R_GIC_RDCL2           99
#define    SC_R_GIC_RDSP2           100
#define    SC_R_GIC_RDCL3           101
#define    SC_R_GIC_RDSP3           102
#define    SC_R_GIC_RDCL4           103
#define    SC_R_GIC_RDSP4           104
#define    SC_R_GIC_RDCL5           105
#define    SC_R_GIC_RDSP5           106
#define    SC_R_SPI_0               107
#define    SC_R_SPI_1               108
#define    SC_R_SPI_2               109
#define    SC_R_SPI_3               110
#define    SC_R_SPI_4               111
#define    SC_R_SPI_5               112
#define    SC_R_UART_0              113
#define    SC_R_UART_1              114
#define    SC_R_UART_2              115
#define    SC_R_UART_3              116
#define    SC_R_UART_4              117
#define    SC_R_UART_5              118
#define    SC_R_UART_6              119
#define    SC_R_EMVSIM_0            120
#define    SC_R_EMVSIM_1            121
#define    SC_R_DMA_0               122
#define    SC_R_DMA_0_CH0           123
#define    SC_R_DMA_0_CH1           124
#define    SC_R_DMA_0_CH2           125
#define    SC_R_DMA_0_CH3           126
#define    SC_R_DMA_0_CH4           127
#define    SC_R_DMA_0_CH5           128
#define    SC_R_DMA_0_CH6           129
#define    SC_R_DMA_0_CH7           130
#define    SC_R_DMA_0_CH8           131
#define    SC_R_DMA_0_CH9           132
#define    SC_R_DMA_0_CH10          133
#define    SC_R_DMA_0_CH11          134
#define    SC_R_DMA_0_CH12          135
#define    SC_R_DMA_0_CH13          136
#define    SC_R_DMA_0_CH14          137
#define    SC_R_DMA_0_CH15          138
#define    SC_R_DMA_0_CH16          139
#define    SC_R_DMA_0_CH17          140
#define    SC_R_DMA_0_CH18          141
#define    SC_R_DMA_0_CH19          142
#define    SC_R_DMA_0_CH20          143
#define    SC_R_DMA_0_CH21          144
#define    SC_R_DMA_0_CH22          145
#define    SC_R_DMA_0_CH23          146
#define    SC_R_DMA_0_CH24          147
#define    SC_R_DMA_0_CH25          148
#define    SC_R_DMA_0_CH26          149
#define    SC_R_DMA_0_CH27          150
#define    SC_R_DMA_0_CH28          151
#define    SC_R_DMA_0_CH29          152
#define    SC_R_DMA_0_CH30          153
#define    SC_R_DMA_0_CH31          154
#define    SC_R_I2C_0               155
#define    SC_R_I2C_1               156
#define    SC_R_I2C_2               157
#define    SC_R_I2C_3               158
#define    SC_R_I2C_4               159
#define    SC_R_I2C_5               160
#define    SC_R_I2C_6               161
#define    SC_R_I2C_7               162
#define    SC_R_ADC_0               163
#define    SC_R_ADC_1               164
#define    SC_R_FTM_0               165
#define    SC_R_FTM_1               166
#define    SC_R_FTM_2               167
#define    SC_R_FTM_3               168
#define    SC_R_CAN_0               169
#define    SC_R_CAN_1               170
#define    SC_R_CAN_2               171
#define    SC_R_DMA_1               172
#define    SC_R_DMA_1_CH0           173
#define    SC_R_DMA_1_CH1           174
#define    SC_R_DMA_1_CH2           175
#define    SC_R_DMA_1_CH3           176
#define    SC_R_DMA_1_CH4           177
#define    SC_R_DMA_1_CH5           178
#define    SC_R_DMA_1_CH6           179
#define    SC_R_DMA_1_CH7           180
#define    SC_R_DMA_1_CH8           181
#define    SC_R_DMA_1_CH9           182
#define    SC_R_DMA_1_CH10          183
#define    SC_R_DMA_1_CH11          184
#define    SC_R_DMA_1_CH12          185
#define    SC_R_DMA_1_CH13          186
#define    SC_R_DMA_1_CH14          187
#define    SC_R_DMA_1_CH15          188
#define    SC_R_DMA_1_CH16          189
#define    SC_R_DMA_1_CH17          190
#define    SC_R_DMA_1_CH18          191
#define    SC_R_DMA_1_CH19          192
#define    SC_R_DMA_1_CH20          193
#define    SC_R_DMA_1_CH21          194
#define    SC_R_DMA_1_CH22          195
#define    SC_R_DMA_1_CH23          196
#define    SC_R_DMA_1_CH24          197
#define    SC_R_DMA_1_CH25          198
#define    SC_R_DMA_1_CH26          199
#define    SC_R_DMA_1_CH27          200
#define    SC_R_DMA_1_CH28          201
#define    SC_R_DMA_1_CH29          202
#define    SC_R_DMA_1_CH30          203
#define    SC_R_DMA_1_CH31          204
#define    SC_R_DRC_0_V             205
#define    SC_R_DRC_0_H             206
#define    SC_R_DRC_1_V             207
#define    SC_R_DRC_1_H             208
#define    SC_R_PWM_0               209
#define    SC_R_PWM_1               210
#define    SC_R_PWM_2               211
#define    SC_R_PWM_3               212
#define    SC_R_PWM_4               213
#define    SC_R_PWM_5               214
#define    SC_R_PWM_6               215
#define    SC_R_PWM_7               216
#define    SC_R_GPIO_0              217
#define    SC_R_GPIO_1              218
#define    SC_R_GPIO_2              219
#define    SC_R_GPIO_3              220
#define    SC_R_GPIO_4              221
#define    SC_R_GPIO_5              222
#define    SC_R_GPIO_6              223
#define    SC_R_GPIO_7              224
#define    SC_R_GPT_0               225
#define    SC_R_GPT_1               226
#define    SC_R_GPT_2               227
#define    SC_R_GPT_3               228
#define    SC_R_GPT_4               229
#define    SC_R_KPP                 230
#define    SC_R_MU_0A               231
#define    SC_R_MU_1A               232
#define    SC_R_MU_2A               233
#define    SC_R_MU_3A               234
#define    SC_R_MU_4A               235
#define    SC_R_MU_5A               236
#define    SC_R_MU_6A               237
#define    SC_R_MU_7A               238
#define    SC_R_MU_8A               239
#define    SC_R_MU_9A               240
#define    SC_R_MU_10A              241
#define    SC_R_MU_11A              242
#define    SC_R_MU_12A              243
#define    SC_R_MU_13A              244
#define    SC_R_MU_5B               245
#define    SC_R_MU_6B               246
#define    SC_R_MU_7B               247
#define    SC_R_MU_8B               248
#define    SC_R_MU_9B               249
#define    SC_R_MU_10B              250
#define    SC_R_MU_11B              251
#define    SC_R_MU_12B              252
#define    SC_R_MU_13B              253
#define    SC_R_M4_0_PID0           254
#define    SC_R_M4_0_PID1           255
#define    SC_R_M4_0_PID2           256
#define    SC_R_M4_0_PID3           257
#define    SC_R_M4_0_PID4           258
#define    SC_R_M4_0_RGPIO_P1       259
#define    SC_R_M4_0_SEMA42         260
#define    SC_R_M4_0_TPM            261
#define    SC_R_M4_0_PIT            262
#define    SC_R_M4_0_UART           263
#define    SC_R_M4_0_I2C            264
#define    SC_R_M4_0_INTMUX         265
#define    SC_R_M4_0_SIM            266
#define    SC_R_M4_0_WDOG           267
#define    SC_R_M4_0_MU_0B          268
#define    SC_R_M4_0_MU_0A0         269
#define    SC_R_M4_0_MU_0A1         270
#define    SC_R_M4_0_MU_0A2         271
#define    SC_R_M4_0_MU_0A3         272
#define    SC_R_M4_0_MU_1A          273
#define    SC_R_M4_0_RGPIO_P0       274
#define    SC_R_M4_1_PID0           275
#define    SC_R_M4_1_PID1           276
#define    SC_R_M4_1_PID2           277
#define    SC_R_M4_1_PID3           278
#define    SC_R_M4_1_PID4           279
#define    SC_R_M4_1_RGPIO_P1       280
#define    SC_R_M4_1_SEMA42         281
#define    SC_R_M4_1_TPM            282
#define    SC_R_M4_1_PIT            283
#define    SC_R_M4_1_UART           284
#define    SC_R_M4_1_I2C            285
#define    SC_R_M4_1_INTMUX         286
#define    SC_R_M4_1_SIM            287
#define    SC_R_M4_1_WDOG           288
#define    SC_R_M4_1_MU_0B          289
#define    SC_R_M4_1_MU_0A0         290
#define    SC_R_M4_1_MU_0A1         291
#define    SC_R_M4_1_MU_0A2         292
#define    SC_R_M4_1_MU_0A3         293
#define    SC_R_M4_1_MU_1A          294
#define    SC_R_M4_1_RGPIO_P0       295
#define    SC_R_SAI_0               296
#define    SC_R_SAI_1               297
#define    SC_R_SAI_2               298
#define    SC_R_SPBA                299
#define    SC_R_USB_NIC             300
#define    SC_R_USB_0               301
#define    SC_R_USB_1               302
#define    SC_R_USB_2               303
#define    SC_R_SDHC_0              304
#define    SC_R_SDHC_1              305
#define    SC_R_SDHC_2              306
#define    SC_R_QSPI_0              307
#define    SC_R_ENET_0              308
#define    SC_R_ENET_1              309
#define    SC_R_SDMA                310
#define    SC_R_SSI_MST_MW          311
#define    SC_R_IRQSTR_MW           312
#define    SC_R_SC_PID0             313
#define    SC_R_SC_PID1             314
#define    SC_R_SC_PID2             315
#define    SC_R_SC_PID3             316
#define    SC_R_SC_PID4             317
#define    SC_R_SC_RGPIO_P1         318
#define    SC_R_SC_SEMA42           319
#define    SC_R_SC_TPM              320
#define    SC_R_SC_PIT              321
#define    SC_R_SC_UART             322
#define    SC_R_SC_I2C              323
#define    SC_R_SC_INTMUX           324
#define    SC_R_SC_SIM              325
#define    SC_R_SC_WDOG             326
#define    SC_R_SC_MU_0B            327
#define    SC_R_SC_MU_0A0           328
#define    SC_R_SC_MU_0A1           329
#define    SC_R_SC_MU_0A2           330
#define    SC_R_SC_MU_0A3           331
#define    SC_R_SC_MU_1A            332
#define    SC_R_SYSCNT_CTRL         333
#define    SC_R_SYSCNT_RD           334
#define    SC_R_SYSCNT_CMP          335
#define    SC_R_FLEXBUS             336
#define    SC_R_SNVS                337
#define    SC_R_OTP                 338
#define    SC_R_ADM                 339
#define    SC_R_SC_RGPIO_P0         340
#define    SC_R_MSI                 341
#define    SC_R_DEBUG               342
#define    SC_R_DC_0_BLIT0          343
#define    SC_R_DC_0_BLIT1          344
#define    SC_R_DC_0_BLIT2          345
#define    SC_R_DC_0_BLIT_OUT       346
#define    SC_R_DC_0_CAPTURE0       347
#define    SC_R_DC_0_CAPTURE1       348
#define    SC_R_DC_0_WARP           349
#define    SC_R_DC_0_INTEGRAL0      350
#define    SC_R_DC_0_INTEGRAL1      351
#define    SC_R_DC_0_VIDEO0         352
#define    SC_R_DC_0_VIDEO1         353
#define    SC_R_DC_0_FRAC0          354
#define    SC_R_DC_0_FRAC1          355
#define    SC_R_DC_0                356
#define    SC_R_GPU_2_PID0          357
#define    SC_R_IRQSTR_DC_0         358
#define    SC_R_DC_0_CRR            359
#define    SC_R_DC_0_PXL_CMB        360
#define    SC_R_DC_0_LPCG           361
#define    SC_R_DC_1_BLIT0          362
#define    SC_R_DC_1_BLIT1          363
#define    SC_R_DC_1_BLIT2          364
#define    SC_R_DC_1_BLIT_OUT       365
#define    SC_R_DC_1_CAPTURE0       366
#define    SC_R_DC_1_CAPTURE1       367
#define    SC_R_DC_1_WARP           368
#define    SC_R_DC_1_INTEGRAL0      369
#define    SC_R_DC_1_INTEGRAL1      370
#define    SC_R_DC_1_VIDEO0         371
#define    SC_R_DC_1_VIDEO1         372
#define    SC_R_DC_1_FRAC0          373
#define    SC_R_DC_1_FRAC1          374
#define    SC_R_DC_1                375
#define    SC_R_GPU_3_PID0          376
#define    SC_R_IRQSTR_DC_1         377
#define    SC_R_DC_1_CRR            378
#define    SC_R_DC_1_PXL_CMB        379
#define    SC_R_DC_1_LPCG           380
#define    SC_R_PCIE_A              381
#define    SC_R_PCIE_PHY            382
#define    SC_R_PCIE_F0             383
#define    SC_R_PCIE_F1             384
#define    SC_R_PCIE_F2             385
#define    SC_R_PCIE_F3             386
#define    SC_R_PCIE_F4             387
#define    SC_R_PCIE_F5             388
#define    SC_R_PCIE_F6             389
#define    SC_R_PCIE_F7             390
#define    SC_R_PCIE_F8             391
#define    SC_R_PCIE_F9             392
#define    SC_R_PCIE_F10            393
#define    SC_R_PCIE_F11            394
#define    SC_R_PCIE_F12            395
#define    SC_R_PCIE_F13            396
#define    SC_R_PCIE_F14            397
#define    SC_R_PCIE_F15            398
#define    SC_R_LCD_0               399
#define    SC_R_LCD_0_PWM_0         400
#define    SC_R_LCD_0_I2C_0         401
#define    SC_R_LCD_0_I2C_1         402
#define    SC_R_LVDS_0              403
#define    SC_R_LVDS_0_PWM_0        404
#define    SC_R_LVDS_0_I2C_0        405
#define    SC_R_LVDS_0_I2C_1        406
#define    SC_R_LVDS_1              407
#define    SC_R_LVDS_1_PWM_0        408
#define    SC_R_LVDS_1_I2C_0        409
#define    SC_R_LVDS_1_I2C_1        410
#define    SC_R_LVDS_2              411
#define    SC_R_LVDS_2_PWM_0        412
#define    SC_R_LVDS_2_I2C_0        413
#define    SC_R_LVDS_2_I2C_1        414
#define    SC_R_PI_0                415
#define    SC_R_PI_0_PWM_0          416
#define    SC_R_PI_0_PWM_1          417
#define    SC_R_PI_0_I2C_0          418
#define    SC_R_PI_1                419
#define    SC_R_PI_1_PWM_0          420
#define    SC_R_PI_1_PWM_1          421
#define    SC_R_PI_1_I2C_0          422
#define    SC_R_GPU_0_PID0          423
#define    SC_R_GPU_0_PID1          424
#define    SC_R_GPU_0_PID2          425
#define    SC_R_GPU_0_PID3          426
#define    SC_R_GPU_1_PID0          427
#define    SC_R_GPU_1_PID1          428
#define    SC_R_GPU_1_PID2          429
#define    SC_R_GPU_1_PID3          430
#define    SC_R_VPUCORE             431
#define    SC_R_VPUCORE_0           432
#define    SC_R_VPUCORE_1           433
#define    SC_R_VPUCORE_2           434
#define    SC_R_VPUCORE_3           435
#define    SC_R_VPU_PID0            436
#define    SC_R_VPU_PID1            437
#define    SC_R_VPU_PID2            438
#define    SC_R_VPU_PID3            439
#define    SC_R_VPU_PID4            440
#define    SC_R_VPU_PID5            441
#define    SC_R_VPU_PID6            442
#define    SC_R_VPU_PID7            443
#define    SC_R_VPU_UART            444
#define    SC_R_ROM_0               445
#define    SC_R_OSPI_0              446
#define    SC_R_OSPI_1              447
#define    SC_R_IEE                 448
#define    SC_R_AUD_PLL_0           449
#define    SC_R_DC_0_PLL_0          450
#define    SC_R_DC_0_PLL_1          451
#define    SC_R_DC_1_PLL_0          452
#define    SC_R_DC_1_PLL_1          453
#define    SC_R_RTC                 454
#define    SC_R_LAST 		    455  			

#endif
