// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_DIT_RN_FFT_stage_spatial_unroll_6_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln413_fu_584_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg;
reg    ap_loop_exit_ready_delayed;
reg   [0:0] icmp_ln413_reg_1072;
reg   [0:0] icmp_ln413_reg_1072_pp0_iter1_reg;
wire   [4:0] trunc_ln416_fu_620_p1;
reg   [4:0] trunc_ln416_reg_1076;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter2_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter3_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter4_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter5_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter6_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter7_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter8_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter9_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter10_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter11_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter12_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter13_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter14_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter15_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter16_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter17_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter18_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter19_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter20_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter21_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter22_reg;
reg   [4:0] trunc_ln416_reg_1076_pp0_iter23_reg;
wire   [63:0] zext_ln426_fu_652_p1;
reg   [63:0] zext_ln426_reg_1084;
reg   [63:0] zext_ln426_reg_1084_pp0_iter2_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter3_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter4_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter5_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter6_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter7_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter8_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter9_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter10_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter11_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter12_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter13_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter14_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter15_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter16_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter17_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter18_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter19_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter20_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter21_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter22_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter23_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter24_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter25_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter26_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter27_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter28_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter29_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter30_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter31_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter32_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter33_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter34_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter35_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter36_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter37_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter38_reg;
reg   [63:0] zext_ln426_reg_1084_pp0_iter39_reg;
wire   [63:0] zext_ln8_fu_678_p1;
reg   [63:0] zext_ln8_reg_1092;
reg   [63:0] zext_ln8_reg_1092_pp0_iter2_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter3_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter4_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter5_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter6_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter7_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter8_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter9_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter10_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter11_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter12_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter13_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter14_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter15_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter16_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter17_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter18_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter19_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter20_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter21_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter22_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter23_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter24_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter25_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter26_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter27_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter28_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter29_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter30_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter31_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter32_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter33_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter34_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter35_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter36_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter37_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter38_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter39_reg;
reg   [63:0] zext_ln8_reg_1092_pp0_iter40_reg;
wire   [0:0] xor_ln416_fu_700_p2;
reg   [0:0] xor_ln416_reg_1140;
wire   [31:0] c_fu_727_p35;
reg   [31:0] c_reg_1145;
wire   [31:0] d_fu_798_p35;
reg   [31:0] d_reg_1151;
reg   [31:0] d0_real_reg_1157;
reg   [31:0] d0_real_reg_1157_pp0_iter4_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter5_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter6_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter7_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter8_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter9_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter10_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter11_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter12_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter13_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter14_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter15_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter16_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter17_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter18_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter19_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter20_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter21_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter22_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter23_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter24_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter25_reg;
reg   [31:0] d0_imag_reg_1163;
reg   [31:0] d0_imag_reg_1163_pp0_iter4_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter5_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter6_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter7_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter8_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter9_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter10_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter11_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter12_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter13_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter14_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter15_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter16_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter17_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter18_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter19_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter20_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter21_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter22_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter23_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter24_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter25_reg;
reg   [31:0] a_reg_1169;
reg   [31:0] a_reg_1169_pp0_iter4_reg;
reg   [31:0] a_reg_1169_pp0_iter5_reg;
reg   [31:0] a_reg_1169_pp0_iter6_reg;
reg   [31:0] a_reg_1169_pp0_iter7_reg;
reg   [31:0] a_reg_1169_pp0_iter8_reg;
reg   [31:0] a_reg_1169_pp0_iter9_reg;
reg   [31:0] a_reg_1169_pp0_iter10_reg;
reg   [31:0] a_reg_1169_pp0_iter11_reg;
reg   [31:0] a_reg_1169_pp0_iter12_reg;
reg   [31:0] a_reg_1169_pp0_iter13_reg;
reg   [31:0] a_reg_1169_pp0_iter14_reg;
reg   [31:0] a_reg_1169_pp0_iter15_reg;
reg   [31:0] a_reg_1169_pp0_iter16_reg;
reg   [31:0] a_reg_1169_pp0_iter17_reg;
reg   [31:0] a_reg_1169_pp0_iter18_reg;
reg   [31:0] a_reg_1169_pp0_iter19_reg;
reg   [31:0] a_reg_1169_pp0_iter20_reg;
reg   [31:0] a_reg_1169_pp0_iter21_reg;
reg   [31:0] a_reg_1169_pp0_iter22_reg;
reg   [31:0] a_reg_1169_pp0_iter23_reg;
reg   [31:0] a_reg_1169_pp0_iter24_reg;
reg   [31:0] d1_real_4_reg_1177;
reg   [31:0] d1_real_4_reg_1177_pp0_iter4_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter5_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter6_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter7_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter8_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter9_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter10_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter11_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter12_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter13_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter14_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter15_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter16_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter17_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter18_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter19_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter20_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter21_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter22_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter23_reg;
reg   [31:0] d1_real_4_reg_1177_pp0_iter24_reg;
wire   [31:0] tw_fu_869_p35;
reg   [31:0] tw_reg_1185;
wire   [31:0] tw_9_fu_940_p35;
reg   [31:0] tw_9_reg_1191;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter4_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter5_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter6_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter7_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter8_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter9_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter10_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter11_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter12_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter13_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter14_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter15_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter16_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter17_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter18_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter19_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter20_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter21_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter22_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter23_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter24_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter25_reg;
reg   [31:0] d1_reg_1203;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter4_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter5_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter6_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter7_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter8_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter9_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter10_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter11_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter12_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter13_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter14_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter15_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter16_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter17_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter18_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter19_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter20_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter21_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter22_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter23_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter24_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter25_reg;
reg   [31:0] d1_9_reg_1215;
wire   [31:0] d1_imag_4_fu_1040_p1;
wire   [31:0] grp_fu_475_p2;
reg   [31:0] d1_real_6_reg_1226;
wire   [31:0] grp_fu_479_p2;
reg   [31:0] d1_imag_6_reg_1232;
wire   [31:0] grp_fu_519_p2;
reg   [31:0] ac_reg_1238;
wire   [31:0] grp_fu_524_p2;
reg   [31:0] bd_reg_1243;
wire   [31:0] grp_fu_529_p2;
reg   [31:0] ad_reg_1248;
wire   [31:0] grp_fu_534_p2;
reg   [31:0] bc_reg_1253;
wire   [31:0] grp_fu_539_p2;
reg   [31:0] ac_2_reg_1258;
wire   [31:0] grp_fu_543_p2;
reg   [31:0] bd_2_reg_1263;
wire   [31:0] grp_fu_547_p2;
reg   [31:0] ad_2_reg_1268;
wire   [31:0] grp_fu_551_p2;
reg   [31:0] bc_2_reg_1273;
wire   [31:0] grp_fu_467_p2;
reg   [31:0] d1_real_reg_1278;
wire   [31:0] grp_fu_471_p2;
reg   [31:0] d1_imag_reg_1283;
wire   [31:0] grp_fu_483_p2;
reg   [31:0] d2_real_reg_1288;
wire   [31:0] grp_fu_488_p2;
reg   [31:0] d2_imag_reg_1293;
wire   [31:0] grp_fu_493_p2;
reg   [31:0] d3_real_reg_1298;
reg   [31:0] d3_real_reg_1298_pp0_iter40_reg;
wire   [31:0] grp_fu_498_p2;
reg   [31:0] d3_imag_reg_1303;
reg   [31:0] d3_imag_reg_1303_pp0_iter40_reg;
wire   [31:0] grp_fu_503_p2;
reg   [31:0] d2_real_2_reg_1308;
wire   [31:0] grp_fu_507_p2;
reg   [31:0] d2_imag_2_reg_1313;
wire   [31:0] grp_fu_511_p2;
reg   [31:0] d3_real_2_reg_1318;
reg   [31:0] d3_real_2_reg_1318_pp0_iter40_reg;
wire   [31:0] grp_fu_515_p2;
reg   [31:0] d3_imag_2_reg_1323;
reg   [31:0] d3_imag_2_reg_1323_pp0_iter40_reg;
reg   [0:0] ap_phi_mux_icmp_ln41697_phi_fu_436_p4;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
wire    ap_block_pp0_stage0;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_real_5_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter26_d1_real_5_reg_443;
reg    ap_predicate_pred1036_state6;
reg    ap_predicate_pred1046_state6;
reg    ap_predicate_pred1050_state5;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_imag_5_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter26_d1_imag_5_reg_455;
reg   [4:0] indvar_flatten94_fu_216;
wire   [4:0] add_ln413_1_fu_578_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten94_load;
reg   [7:0] m95_fu_220;
wire   [7:0] m_fu_612_p3;
reg   [5:0] k96_fu_224;
wire   [5:0] k_fu_686_p2;
reg   [7:0] add_ln41398_fu_228;
wire   [7:0] add_ln413_fu_706_p2;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce0_local;
wire   [5:0] select_ln413_fu_604_p3;
wire   [1:0] tmp_fu_624_p4;
wire   [3:0] tmp_4_fu_634_p4;
wire   [5:0] lshr_ln_fu_644_p3;
wire   [0:0] tmp_1_fu_660_p3;
wire   [5:0] or_ln8_fu_668_p4;
wire   [0:0] tmp_2_fu_692_p3;
wire   [31:0] c_fu_727_p33;
wire   [31:0] d_fu_798_p33;
wire   [31:0] tw_fu_869_p33;
wire   [31:0] tw_9_fu_940_p33;
wire   [31:0] bitcast_ln17_fu_1011_p1;
wire   [0:0] bit_sel_fu_1014_p3;
wire   [0:0] xor_ln17_fu_1022_p2;
wire   [30:0] trunc_ln17_fu_1028_p1;
wire   [31:0] xor_ln_fu_1032_p3;
reg    grp_fu_467_ce;
reg    grp_fu_471_ce;
reg    grp_fu_475_ce;
reg    grp_fu_479_ce;
reg    grp_fu_483_ce;
reg    grp_fu_488_ce;
reg    grp_fu_493_ce;
reg    grp_fu_498_ce;
reg    grp_fu_503_ce;
reg    grp_fu_507_ce;
reg    grp_fu_511_ce;
reg    grp_fu_515_ce;
reg    grp_fu_519_ce;
reg    grp_fu_524_ce;
reg    grp_fu_529_ce;
reg    grp_fu_534_ce;
reg    grp_fu_539_ce;
reg    grp_fu_543_ce;
reg    grp_fu_547_ce;
reg    grp_fu_551_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_965;
wire   [4:0] c_fu_727_p1;
wire   [4:0] c_fu_727_p3;
wire   [4:0] c_fu_727_p5;
wire   [4:0] c_fu_727_p7;
wire   [4:0] c_fu_727_p9;
wire   [4:0] c_fu_727_p11;
wire   [4:0] c_fu_727_p13;
wire   [4:0] c_fu_727_p15;
wire  signed [4:0] c_fu_727_p17;
wire  signed [4:0] c_fu_727_p19;
wire  signed [4:0] c_fu_727_p21;
wire  signed [4:0] c_fu_727_p23;
wire  signed [4:0] c_fu_727_p25;
wire  signed [4:0] c_fu_727_p27;
wire  signed [4:0] c_fu_727_p29;
wire  signed [4:0] c_fu_727_p31;
wire   [4:0] d_fu_798_p1;
wire   [4:0] d_fu_798_p3;
wire   [4:0] d_fu_798_p5;
wire   [4:0] d_fu_798_p7;
wire   [4:0] d_fu_798_p9;
wire   [4:0] d_fu_798_p11;
wire   [4:0] d_fu_798_p13;
wire   [4:0] d_fu_798_p15;
wire  signed [4:0] d_fu_798_p17;
wire  signed [4:0] d_fu_798_p19;
wire  signed [4:0] d_fu_798_p21;
wire  signed [4:0] d_fu_798_p23;
wire  signed [4:0] d_fu_798_p25;
wire  signed [4:0] d_fu_798_p27;
wire  signed [4:0] d_fu_798_p29;
wire  signed [4:0] d_fu_798_p31;
wire   [4:0] tw_fu_869_p1;
wire   [4:0] tw_fu_869_p3;
wire   [4:0] tw_fu_869_p5;
wire   [4:0] tw_fu_869_p7;
wire   [4:0] tw_fu_869_p9;
wire   [4:0] tw_fu_869_p11;
wire   [4:0] tw_fu_869_p13;
wire   [4:0] tw_fu_869_p15;
wire  signed [4:0] tw_fu_869_p17;
wire  signed [4:0] tw_fu_869_p19;
wire  signed [4:0] tw_fu_869_p21;
wire  signed [4:0] tw_fu_869_p23;
wire  signed [4:0] tw_fu_869_p25;
wire  signed [4:0] tw_fu_869_p27;
wire  signed [4:0] tw_fu_869_p29;
wire  signed [4:0] tw_fu_869_p31;
wire   [4:0] tw_9_fu_940_p1;
wire   [4:0] tw_9_fu_940_p3;
wire   [4:0] tw_9_fu_940_p5;
wire   [4:0] tw_9_fu_940_p7;
wire   [4:0] tw_9_fu_940_p9;
wire   [4:0] tw_9_fu_940_p11;
wire   [4:0] tw_9_fu_940_p13;
wire   [4:0] tw_9_fu_940_p15;
wire  signed [4:0] tw_9_fu_940_p17;
wire  signed [4:0] tw_9_fu_940_p19;
wire  signed [4:0] tw_9_fu_940_p21;
wire  signed [4:0] tw_9_fu_940_p23;
wire  signed [4:0] tw_9_fu_940_p25;
wire  signed [4:0] tw_9_fu_940_p27;
wire  signed [4:0] tw_9_fu_940_p29;
wire  signed [4:0] tw_9_fu_940_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 indvar_flatten94_fu_216 = 5'd0;
#0 m95_fu_220 = 8'd0;
#0 k96_fu_224 = 6'd0;
#0 add_ln41398_fu_228 = 8'd0;
end

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_reg_1238),
    .din1(bd_reg_1243),
    .ce(grp_fu_467_ce),
    .dout(grp_fu_467_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_reg_1248),
    .din1(bc_reg_1253),
    .ce(grp_fu_471_ce),
    .dout(grp_fu_471_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_2_reg_1258),
    .din1(bd_2_reg_1263),
    .ce(grp_fu_475_ce),
    .dout(grp_fu_475_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_2_reg_1268),
    .din1(bc_2_reg_1273),
    .ce(grp_fu_479_ce),
    .dout(grp_fu_479_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_real_reg_1157_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_real_5_reg_443),
    .ce(grp_fu_483_ce),
    .dout(grp_fu_483_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_imag_reg_1163_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_imag_5_reg_455),
    .ce(grp_fu_488_ce),
    .dout(grp_fu_488_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_real_reg_1157_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_real_5_reg_443),
    .ce(grp_fu_493_ce),
    .dout(grp_fu_493_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_imag_reg_1163_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_imag_5_reg_455),
    .ce(grp_fu_498_ce),
    .dout(grp_fu_498_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter25_reg),
    .din1(d1_real_6_reg_1226),
    .ce(grp_fu_503_ce),
    .dout(grp_fu_503_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter25_reg),
    .din1(d1_imag_6_reg_1232),
    .ce(grp_fu_507_ce),
    .dout(grp_fu_507_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter25_reg),
    .din1(d1_real_6_reg_1226),
    .ce(grp_fu_511_ce),
    .dout(grp_fu_511_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter25_reg),
    .din1(d1_imag_6_reg_1232),
    .ce(grp_fu_515_ce),
    .dout(grp_fu_515_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0),
    .din1(c_reg_1145),
    .ce(grp_fu_519_ce),
    .dout(grp_fu_519_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0),
    .din1(d_reg_1151),
    .ce(grp_fu_524_ce),
    .dout(grp_fu_524_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0),
    .din1(d_reg_1151),
    .ce(grp_fu_529_ce),
    .dout(grp_fu_529_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0),
    .din1(c_reg_1145),
    .ce(grp_fu_534_ce),
    .dout(grp_fu_534_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_reg_1203),
    .din1(tw_reg_1185),
    .ce(grp_fu_539_ce),
    .dout(grp_fu_539_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_9_reg_1215),
    .din1(tw_9_reg_1191),
    .ce(grp_fu_543_ce),
    .dout(grp_fu_543_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_reg_1203),
    .din1(tw_9_reg_1191),
    .ce(grp_fu_547_ce),
    .dout(grp_fu_547_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_9_reg_1215),
    .din1(tw_reg_1185),
    .ce(grp_fu_551_ce),
    .dout(grp_fu_551_p2)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_33_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'h1E ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_33_5_32_1_1_U197(
    .din0(32'd1065353216),
    .din1(32'd1065030846),
    .din2(32'd1064076126),
    .din3(32'd1062525745),
    .din4(32'd1060439283),
    .din5(32'd1057896922),
    .din6(32'd1053028117),
    .din7(32'd1044891074),
    .din8(32'd613232946),
    .din9(32'd3192374722),
    .din10(32'd3200511765),
    .din11(32'd3205380570),
    .din12(32'd3207922931),
    .din13(32'd3210009393),
    .din14(32'd3211559774),
    .din15(32'd3212514494),
    .def(c_fu_727_p33),
    .sel(trunc_ln416_reg_1076),
    .dout(c_fu_727_p35)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_33_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'h1E ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_33_5_32_1_1_U198(
    .din0(32'd2147483648),
    .din1(32'd3192374722),
    .din2(32'd3200511765),
    .din3(32'd3205380570),
    .din4(32'd3207922931),
    .din5(32'd3210009393),
    .din6(32'd3211559774),
    .din7(32'd3212514494),
    .din8(32'd3212836864),
    .din9(32'd3212514494),
    .din10(32'd3211559774),
    .din11(32'd3210009393),
    .din12(32'd3207922931),
    .din13(32'd3205380570),
    .din14(32'd3200511765),
    .din15(32'd3192374722),
    .def(d_fu_798_p33),
    .sel(trunc_ln416_reg_1076),
    .dout(d_fu_798_p35)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_33_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'h1E ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_33_5_32_1_1_U199(
    .din0(32'd1065272429),
    .din1(32'd1064630795),
    .din2(32'd1063372184),
    .din3(32'd1061544963),
    .din4(32'd1059219353),
    .din5(32'd1056004842),
    .din6(32'd1049927729),
    .din7(32'd1036565814),
    .din8(32'd3184049462),
    .din9(32'd3197411377),
    .din10(32'd3203488490),
    .din11(32'd3206703001),
    .din12(32'd3209028611),
    .din13(32'd3210855832),
    .din14(32'd3212114443),
    .din15(32'd3212756077),
    .def(tw_fu_869_p33),
    .sel(trunc_ln416_reg_1076_pp0_iter2_reg),
    .dout(tw_fu_869_p35)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_33_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'h1E ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_33_5_32_1_1_U200(
    .din0(32'd3184049462),
    .din1(32'd3197411377),
    .din2(32'd3203488490),
    .din3(32'd3206703001),
    .din4(32'd3209028611),
    .din5(32'd3210855832),
    .din6(32'd3212114443),
    .din7(32'd3212756077),
    .din8(32'd3212756077),
    .din9(32'd3212114443),
    .din10(32'd3210855832),
    .din11(32'd3209028611),
    .din12(32'd3206703001),
    .din13(32'd3203488490),
    .din14(32'd3197411377),
    .din15(32'd3184049462),
    .def(tw_9_fu_940_p33),
    .sel(trunc_ln416_reg_1076_pp0_iter2_reg),
    .dout(tw_9_fu_940_p35)
);

FFT_DIT_RN_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1))) begin
            add_ln41398_fu_228 <= 8'd64;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add_ln41398_fu_228 <= add_ln413_fu_706_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter40_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter41_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1046_state6 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_imag_5_reg_455 <= d1_imag_reg_1283;
        end else if ((ap_predicate_pred1036_state6 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_imag_5_reg_455 <= d1_imag_4_fu_1040_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter25_d1_imag_5_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1046_state6 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_real_5_reg_443 <= d1_real_reg_1278;
        end else if ((ap_predicate_pred1036_state6 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_real_5_reg_443 <= d1_real_4_reg_1177_pp0_iter24_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter25_d1_real_5_reg_443;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1050_state5 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_d1_imag_5_reg_455 <= d1_real_4_reg_1177;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter4_d1_imag_5_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1050_state5 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_d1_real_5_reg_443 <= a_reg_1169;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter4_d1_real_5_reg_443;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_965)) begin
        indvar_flatten94_fu_216 <= add_ln413_1_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1))) begin
        k96_fu_224 <= 6'd0;
    end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        k96_fu_224 <= k_fu_686_p2;
    end
end
end

always @ (posedge ap_clk) begin
if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1))) begin
        m95_fu_220 <= 8'd0;
    end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        m95_fu_220 <= m_fu_612_p3;
    end
end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q1;
        a_reg_1169 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0;
        ap_phi_reg_pp0_iter4_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter3_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter4_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter3_d1_real_5_reg_443;
        d0_imag_reg_1163 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q1;
        d0_real_reg_1157 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q1;
        d1_9_reg_1215 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q0;
        d1_real_4_reg_1177 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0;
        d1_reg_1203 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter9_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter10_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter11_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter12_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter13_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter14_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter15_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter16_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter17_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter18_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter19_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter20_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter21_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter22_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter23_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter25_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter24_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter4_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter5_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter6_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter7_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_1197_pp0_iter8_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter9_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter10_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter11_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter12_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter13_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter14_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter15_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter16_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter17_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter18_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter19_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter20_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter21_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter22_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter23_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter25_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter24_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter4_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter5_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter6_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter7_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_1209_pp0_iter8_reg;
        a_reg_1169_pp0_iter10_reg <= a_reg_1169_pp0_iter9_reg;
        a_reg_1169_pp0_iter11_reg <= a_reg_1169_pp0_iter10_reg;
        a_reg_1169_pp0_iter12_reg <= a_reg_1169_pp0_iter11_reg;
        a_reg_1169_pp0_iter13_reg <= a_reg_1169_pp0_iter12_reg;
        a_reg_1169_pp0_iter14_reg <= a_reg_1169_pp0_iter13_reg;
        a_reg_1169_pp0_iter15_reg <= a_reg_1169_pp0_iter14_reg;
        a_reg_1169_pp0_iter16_reg <= a_reg_1169_pp0_iter15_reg;
        a_reg_1169_pp0_iter17_reg <= a_reg_1169_pp0_iter16_reg;
        a_reg_1169_pp0_iter18_reg <= a_reg_1169_pp0_iter17_reg;
        a_reg_1169_pp0_iter19_reg <= a_reg_1169_pp0_iter18_reg;
        a_reg_1169_pp0_iter20_reg <= a_reg_1169_pp0_iter19_reg;
        a_reg_1169_pp0_iter21_reg <= a_reg_1169_pp0_iter20_reg;
        a_reg_1169_pp0_iter22_reg <= a_reg_1169_pp0_iter21_reg;
        a_reg_1169_pp0_iter23_reg <= a_reg_1169_pp0_iter22_reg;
        a_reg_1169_pp0_iter24_reg <= a_reg_1169_pp0_iter23_reg;
        a_reg_1169_pp0_iter4_reg <= a_reg_1169;
        a_reg_1169_pp0_iter5_reg <= a_reg_1169_pp0_iter4_reg;
        a_reg_1169_pp0_iter6_reg <= a_reg_1169_pp0_iter5_reg;
        a_reg_1169_pp0_iter7_reg <= a_reg_1169_pp0_iter6_reg;
        a_reg_1169_pp0_iter8_reg <= a_reg_1169_pp0_iter7_reg;
        a_reg_1169_pp0_iter9_reg <= a_reg_1169_pp0_iter8_reg;
        ac_2_reg_1258 <= grp_fu_539_p2;
        ac_reg_1238 <= grp_fu_519_p2;
        ad_2_reg_1268 <= grp_fu_547_p2;
        ad_reg_1248 <= grp_fu_529_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1036_state6 <= (trunc_ln416_reg_1076_pp0_iter23_reg == 5'd16);
        ap_predicate_pred1046_state6 <= (~(trunc_ln416_reg_1076_pp0_iter23_reg == 5'd0) & ~(trunc_ln416_reg_1076_pp0_iter23_reg == 5'd16));
        ap_predicate_pred1050_state5 <= (trunc_ln416_reg_1076_pp0_iter2_reg == 5'd0);
        bc_2_reg_1273 <= grp_fu_551_p2;
        bc_reg_1253 <= grp_fu_534_p2;
        bd_2_reg_1263 <= grp_fu_543_p2;
        bd_reg_1243 <= grp_fu_524_p2;
        c_reg_1145 <= c_fu_727_p35;
        d0_imag_reg_1163_pp0_iter10_reg <= d0_imag_reg_1163_pp0_iter9_reg;
        d0_imag_reg_1163_pp0_iter11_reg <= d0_imag_reg_1163_pp0_iter10_reg;
        d0_imag_reg_1163_pp0_iter12_reg <= d0_imag_reg_1163_pp0_iter11_reg;
        d0_imag_reg_1163_pp0_iter13_reg <= d0_imag_reg_1163_pp0_iter12_reg;
        d0_imag_reg_1163_pp0_iter14_reg <= d0_imag_reg_1163_pp0_iter13_reg;
        d0_imag_reg_1163_pp0_iter15_reg <= d0_imag_reg_1163_pp0_iter14_reg;
        d0_imag_reg_1163_pp0_iter16_reg <= d0_imag_reg_1163_pp0_iter15_reg;
        d0_imag_reg_1163_pp0_iter17_reg <= d0_imag_reg_1163_pp0_iter16_reg;
        d0_imag_reg_1163_pp0_iter18_reg <= d0_imag_reg_1163_pp0_iter17_reg;
        d0_imag_reg_1163_pp0_iter19_reg <= d0_imag_reg_1163_pp0_iter18_reg;
        d0_imag_reg_1163_pp0_iter20_reg <= d0_imag_reg_1163_pp0_iter19_reg;
        d0_imag_reg_1163_pp0_iter21_reg <= d0_imag_reg_1163_pp0_iter20_reg;
        d0_imag_reg_1163_pp0_iter22_reg <= d0_imag_reg_1163_pp0_iter21_reg;
        d0_imag_reg_1163_pp0_iter23_reg <= d0_imag_reg_1163_pp0_iter22_reg;
        d0_imag_reg_1163_pp0_iter24_reg <= d0_imag_reg_1163_pp0_iter23_reg;
        d0_imag_reg_1163_pp0_iter25_reg <= d0_imag_reg_1163_pp0_iter24_reg;
        d0_imag_reg_1163_pp0_iter4_reg <= d0_imag_reg_1163;
        d0_imag_reg_1163_pp0_iter5_reg <= d0_imag_reg_1163_pp0_iter4_reg;
        d0_imag_reg_1163_pp0_iter6_reg <= d0_imag_reg_1163_pp0_iter5_reg;
        d0_imag_reg_1163_pp0_iter7_reg <= d0_imag_reg_1163_pp0_iter6_reg;
        d0_imag_reg_1163_pp0_iter8_reg <= d0_imag_reg_1163_pp0_iter7_reg;
        d0_imag_reg_1163_pp0_iter9_reg <= d0_imag_reg_1163_pp0_iter8_reg;
        d0_real_reg_1157_pp0_iter10_reg <= d0_real_reg_1157_pp0_iter9_reg;
        d0_real_reg_1157_pp0_iter11_reg <= d0_real_reg_1157_pp0_iter10_reg;
        d0_real_reg_1157_pp0_iter12_reg <= d0_real_reg_1157_pp0_iter11_reg;
        d0_real_reg_1157_pp0_iter13_reg <= d0_real_reg_1157_pp0_iter12_reg;
        d0_real_reg_1157_pp0_iter14_reg <= d0_real_reg_1157_pp0_iter13_reg;
        d0_real_reg_1157_pp0_iter15_reg <= d0_real_reg_1157_pp0_iter14_reg;
        d0_real_reg_1157_pp0_iter16_reg <= d0_real_reg_1157_pp0_iter15_reg;
        d0_real_reg_1157_pp0_iter17_reg <= d0_real_reg_1157_pp0_iter16_reg;
        d0_real_reg_1157_pp0_iter18_reg <= d0_real_reg_1157_pp0_iter17_reg;
        d0_real_reg_1157_pp0_iter19_reg <= d0_real_reg_1157_pp0_iter18_reg;
        d0_real_reg_1157_pp0_iter20_reg <= d0_real_reg_1157_pp0_iter19_reg;
        d0_real_reg_1157_pp0_iter21_reg <= d0_real_reg_1157_pp0_iter20_reg;
        d0_real_reg_1157_pp0_iter22_reg <= d0_real_reg_1157_pp0_iter21_reg;
        d0_real_reg_1157_pp0_iter23_reg <= d0_real_reg_1157_pp0_iter22_reg;
        d0_real_reg_1157_pp0_iter24_reg <= d0_real_reg_1157_pp0_iter23_reg;
        d0_real_reg_1157_pp0_iter25_reg <= d0_real_reg_1157_pp0_iter24_reg;
        d0_real_reg_1157_pp0_iter4_reg <= d0_real_reg_1157;
        d0_real_reg_1157_pp0_iter5_reg <= d0_real_reg_1157_pp0_iter4_reg;
        d0_real_reg_1157_pp0_iter6_reg <= d0_real_reg_1157_pp0_iter5_reg;
        d0_real_reg_1157_pp0_iter7_reg <= d0_real_reg_1157_pp0_iter6_reg;
        d0_real_reg_1157_pp0_iter8_reg <= d0_real_reg_1157_pp0_iter7_reg;
        d0_real_reg_1157_pp0_iter9_reg <= d0_real_reg_1157_pp0_iter8_reg;
        d1_imag_6_reg_1232 <= grp_fu_479_p2;
        d1_imag_reg_1283 <= grp_fu_471_p2;
        d1_real_4_reg_1177_pp0_iter10_reg <= d1_real_4_reg_1177_pp0_iter9_reg;
        d1_real_4_reg_1177_pp0_iter11_reg <= d1_real_4_reg_1177_pp0_iter10_reg;
        d1_real_4_reg_1177_pp0_iter12_reg <= d1_real_4_reg_1177_pp0_iter11_reg;
        d1_real_4_reg_1177_pp0_iter13_reg <= d1_real_4_reg_1177_pp0_iter12_reg;
        d1_real_4_reg_1177_pp0_iter14_reg <= d1_real_4_reg_1177_pp0_iter13_reg;
        d1_real_4_reg_1177_pp0_iter15_reg <= d1_real_4_reg_1177_pp0_iter14_reg;
        d1_real_4_reg_1177_pp0_iter16_reg <= d1_real_4_reg_1177_pp0_iter15_reg;
        d1_real_4_reg_1177_pp0_iter17_reg <= d1_real_4_reg_1177_pp0_iter16_reg;
        d1_real_4_reg_1177_pp0_iter18_reg <= d1_real_4_reg_1177_pp0_iter17_reg;
        d1_real_4_reg_1177_pp0_iter19_reg <= d1_real_4_reg_1177_pp0_iter18_reg;
        d1_real_4_reg_1177_pp0_iter20_reg <= d1_real_4_reg_1177_pp0_iter19_reg;
        d1_real_4_reg_1177_pp0_iter21_reg <= d1_real_4_reg_1177_pp0_iter20_reg;
        d1_real_4_reg_1177_pp0_iter22_reg <= d1_real_4_reg_1177_pp0_iter21_reg;
        d1_real_4_reg_1177_pp0_iter23_reg <= d1_real_4_reg_1177_pp0_iter22_reg;
        d1_real_4_reg_1177_pp0_iter24_reg <= d1_real_4_reg_1177_pp0_iter23_reg;
        d1_real_4_reg_1177_pp0_iter4_reg <= d1_real_4_reg_1177;
        d1_real_4_reg_1177_pp0_iter5_reg <= d1_real_4_reg_1177_pp0_iter4_reg;
        d1_real_4_reg_1177_pp0_iter6_reg <= d1_real_4_reg_1177_pp0_iter5_reg;
        d1_real_4_reg_1177_pp0_iter7_reg <= d1_real_4_reg_1177_pp0_iter6_reg;
        d1_real_4_reg_1177_pp0_iter8_reg <= d1_real_4_reg_1177_pp0_iter7_reg;
        d1_real_4_reg_1177_pp0_iter9_reg <= d1_real_4_reg_1177_pp0_iter8_reg;
        d1_real_6_reg_1226 <= grp_fu_475_p2;
        d1_real_reg_1278 <= grp_fu_467_p2;
        d2_imag_2_reg_1313 <= grp_fu_507_p2;
        d2_imag_reg_1293 <= grp_fu_488_p2;
        d2_real_2_reg_1308 <= grp_fu_503_p2;
        d2_real_reg_1288 <= grp_fu_483_p2;
        d3_imag_2_reg_1323 <= grp_fu_515_p2;
        d3_imag_2_reg_1323_pp0_iter40_reg <= d3_imag_2_reg_1323;
        d3_imag_reg_1303 <= grp_fu_498_p2;
        d3_imag_reg_1303_pp0_iter40_reg <= d3_imag_reg_1303;
        d3_real_2_reg_1318 <= grp_fu_511_p2;
        d3_real_2_reg_1318_pp0_iter40_reg <= d3_real_2_reg_1318;
        d3_real_reg_1298 <= grp_fu_493_p2;
        d3_real_reg_1298_pp0_iter40_reg <= d3_real_reg_1298;
        d_reg_1151 <= d_fu_798_p35;
        trunc_ln416_reg_1076_pp0_iter10_reg <= trunc_ln416_reg_1076_pp0_iter9_reg;
        trunc_ln416_reg_1076_pp0_iter11_reg <= trunc_ln416_reg_1076_pp0_iter10_reg;
        trunc_ln416_reg_1076_pp0_iter12_reg <= trunc_ln416_reg_1076_pp0_iter11_reg;
        trunc_ln416_reg_1076_pp0_iter13_reg <= trunc_ln416_reg_1076_pp0_iter12_reg;
        trunc_ln416_reg_1076_pp0_iter14_reg <= trunc_ln416_reg_1076_pp0_iter13_reg;
        trunc_ln416_reg_1076_pp0_iter15_reg <= trunc_ln416_reg_1076_pp0_iter14_reg;
        trunc_ln416_reg_1076_pp0_iter16_reg <= trunc_ln416_reg_1076_pp0_iter15_reg;
        trunc_ln416_reg_1076_pp0_iter17_reg <= trunc_ln416_reg_1076_pp0_iter16_reg;
        trunc_ln416_reg_1076_pp0_iter18_reg <= trunc_ln416_reg_1076_pp0_iter17_reg;
        trunc_ln416_reg_1076_pp0_iter19_reg <= trunc_ln416_reg_1076_pp0_iter18_reg;
        trunc_ln416_reg_1076_pp0_iter20_reg <= trunc_ln416_reg_1076_pp0_iter19_reg;
        trunc_ln416_reg_1076_pp0_iter21_reg <= trunc_ln416_reg_1076_pp0_iter20_reg;
        trunc_ln416_reg_1076_pp0_iter22_reg <= trunc_ln416_reg_1076_pp0_iter21_reg;
        trunc_ln416_reg_1076_pp0_iter23_reg <= trunc_ln416_reg_1076_pp0_iter22_reg;
        trunc_ln416_reg_1076_pp0_iter2_reg <= trunc_ln416_reg_1076;
        trunc_ln416_reg_1076_pp0_iter3_reg <= trunc_ln416_reg_1076_pp0_iter2_reg;
        trunc_ln416_reg_1076_pp0_iter4_reg <= trunc_ln416_reg_1076_pp0_iter3_reg;
        trunc_ln416_reg_1076_pp0_iter5_reg <= trunc_ln416_reg_1076_pp0_iter4_reg;
        trunc_ln416_reg_1076_pp0_iter6_reg <= trunc_ln416_reg_1076_pp0_iter5_reg;
        trunc_ln416_reg_1076_pp0_iter7_reg <= trunc_ln416_reg_1076_pp0_iter6_reg;
        trunc_ln416_reg_1076_pp0_iter8_reg <= trunc_ln416_reg_1076_pp0_iter7_reg;
        trunc_ln416_reg_1076_pp0_iter9_reg <= trunc_ln416_reg_1076_pp0_iter8_reg;
        tw_9_reg_1191 <= tw_9_fu_940_p35;
        tw_reg_1185 <= tw_fu_869_p35;
        zext_ln426_reg_1084_pp0_iter10_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter9_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter11_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter10_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter12_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter11_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter13_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter12_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter14_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter13_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter15_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter14_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter16_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter15_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter17_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter16_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter18_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter17_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter19_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter18_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter20_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter19_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter21_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter20_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter22_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter21_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter23_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter22_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter24_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter23_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter25_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter24_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter26_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter25_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter27_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter26_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter28_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter27_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter29_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter28_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter2_reg[5 : 0] <= zext_ln426_reg_1084[5 : 0];
        zext_ln426_reg_1084_pp0_iter30_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter29_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter31_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter30_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter32_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter31_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter33_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter32_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter34_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter33_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter35_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter34_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter36_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter35_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter37_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter36_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter38_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter37_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter39_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter38_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter3_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter2_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter4_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter3_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter5_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter4_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter6_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter5_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter7_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter6_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter8_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter7_reg[5 : 0];
        zext_ln426_reg_1084_pp0_iter9_reg[5 : 0] <= zext_ln426_reg_1084_pp0_iter8_reg[5 : 0];
        zext_ln8_reg_1092_pp0_iter10_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter9_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter10_reg[5] <= zext_ln8_reg_1092_pp0_iter9_reg[5];
        zext_ln8_reg_1092_pp0_iter11_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter10_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter11_reg[5] <= zext_ln8_reg_1092_pp0_iter10_reg[5];
        zext_ln8_reg_1092_pp0_iter12_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter11_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter12_reg[5] <= zext_ln8_reg_1092_pp0_iter11_reg[5];
        zext_ln8_reg_1092_pp0_iter13_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter12_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter13_reg[5] <= zext_ln8_reg_1092_pp0_iter12_reg[5];
        zext_ln8_reg_1092_pp0_iter14_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter13_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter14_reg[5] <= zext_ln8_reg_1092_pp0_iter13_reg[5];
        zext_ln8_reg_1092_pp0_iter15_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter14_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter15_reg[5] <= zext_ln8_reg_1092_pp0_iter14_reg[5];
        zext_ln8_reg_1092_pp0_iter16_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter15_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter16_reg[5] <= zext_ln8_reg_1092_pp0_iter15_reg[5];
        zext_ln8_reg_1092_pp0_iter17_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter16_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter17_reg[5] <= zext_ln8_reg_1092_pp0_iter16_reg[5];
        zext_ln8_reg_1092_pp0_iter18_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter17_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter18_reg[5] <= zext_ln8_reg_1092_pp0_iter17_reg[5];
        zext_ln8_reg_1092_pp0_iter19_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter18_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter19_reg[5] <= zext_ln8_reg_1092_pp0_iter18_reg[5];
        zext_ln8_reg_1092_pp0_iter20_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter19_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter20_reg[5] <= zext_ln8_reg_1092_pp0_iter19_reg[5];
        zext_ln8_reg_1092_pp0_iter21_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter20_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter21_reg[5] <= zext_ln8_reg_1092_pp0_iter20_reg[5];
        zext_ln8_reg_1092_pp0_iter22_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter21_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter22_reg[5] <= zext_ln8_reg_1092_pp0_iter21_reg[5];
        zext_ln8_reg_1092_pp0_iter23_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter22_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter23_reg[5] <= zext_ln8_reg_1092_pp0_iter22_reg[5];
        zext_ln8_reg_1092_pp0_iter24_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter23_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter24_reg[5] <= zext_ln8_reg_1092_pp0_iter23_reg[5];
        zext_ln8_reg_1092_pp0_iter25_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter24_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter25_reg[5] <= zext_ln8_reg_1092_pp0_iter24_reg[5];
        zext_ln8_reg_1092_pp0_iter26_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter25_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter26_reg[5] <= zext_ln8_reg_1092_pp0_iter25_reg[5];
        zext_ln8_reg_1092_pp0_iter27_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter26_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter27_reg[5] <= zext_ln8_reg_1092_pp0_iter26_reg[5];
        zext_ln8_reg_1092_pp0_iter28_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter27_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter28_reg[5] <= zext_ln8_reg_1092_pp0_iter27_reg[5];
        zext_ln8_reg_1092_pp0_iter29_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter28_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter29_reg[5] <= zext_ln8_reg_1092_pp0_iter28_reg[5];
        zext_ln8_reg_1092_pp0_iter2_reg[3 : 0] <= zext_ln8_reg_1092[3 : 0];
zext_ln8_reg_1092_pp0_iter2_reg[5] <= zext_ln8_reg_1092[5];
        zext_ln8_reg_1092_pp0_iter30_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter29_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter30_reg[5] <= zext_ln8_reg_1092_pp0_iter29_reg[5];
        zext_ln8_reg_1092_pp0_iter31_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter30_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter31_reg[5] <= zext_ln8_reg_1092_pp0_iter30_reg[5];
        zext_ln8_reg_1092_pp0_iter32_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter31_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter32_reg[5] <= zext_ln8_reg_1092_pp0_iter31_reg[5];
        zext_ln8_reg_1092_pp0_iter33_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter32_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter33_reg[5] <= zext_ln8_reg_1092_pp0_iter32_reg[5];
        zext_ln8_reg_1092_pp0_iter34_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter33_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter34_reg[5] <= zext_ln8_reg_1092_pp0_iter33_reg[5];
        zext_ln8_reg_1092_pp0_iter35_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter34_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter35_reg[5] <= zext_ln8_reg_1092_pp0_iter34_reg[5];
        zext_ln8_reg_1092_pp0_iter36_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter35_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter36_reg[5] <= zext_ln8_reg_1092_pp0_iter35_reg[5];
        zext_ln8_reg_1092_pp0_iter37_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter36_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter37_reg[5] <= zext_ln8_reg_1092_pp0_iter36_reg[5];
        zext_ln8_reg_1092_pp0_iter38_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter37_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter38_reg[5] <= zext_ln8_reg_1092_pp0_iter37_reg[5];
        zext_ln8_reg_1092_pp0_iter39_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter38_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter39_reg[5] <= zext_ln8_reg_1092_pp0_iter38_reg[5];
        zext_ln8_reg_1092_pp0_iter3_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter2_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter3_reg[5] <= zext_ln8_reg_1092_pp0_iter2_reg[5];
        zext_ln8_reg_1092_pp0_iter40_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter39_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter40_reg[5] <= zext_ln8_reg_1092_pp0_iter39_reg[5];
        zext_ln8_reg_1092_pp0_iter4_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter3_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter4_reg[5] <= zext_ln8_reg_1092_pp0_iter3_reg[5];
        zext_ln8_reg_1092_pp0_iter5_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter4_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter5_reg[5] <= zext_ln8_reg_1092_pp0_iter4_reg[5];
        zext_ln8_reg_1092_pp0_iter6_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter5_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter6_reg[5] <= zext_ln8_reg_1092_pp0_iter5_reg[5];
        zext_ln8_reg_1092_pp0_iter7_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter6_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter7_reg[5] <= zext_ln8_reg_1092_pp0_iter6_reg[5];
        zext_ln8_reg_1092_pp0_iter8_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter7_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter8_reg[5] <= zext_ln8_reg_1092_pp0_iter7_reg[5];
        zext_ln8_reg_1092_pp0_iter9_reg[3 : 0] <= zext_ln8_reg_1092_pp0_iter8_reg[3 : 0];
zext_ln8_reg_1092_pp0_iter9_reg[5] <= zext_ln8_reg_1092_pp0_iter8_reg[5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln413_reg_1072 <= icmp_ln413_fu_584_p2;
        icmp_ln413_reg_1072_pp0_iter1_reg <= icmp_ln413_reg_1072;
        trunc_ln416_reg_1076 <= trunc_ln416_fu_620_p1;
        zext_ln426_reg_1084[5 : 0] <= zext_ln426_fu_652_p1[5 : 0];
        zext_ln8_reg_1092[3 : 0] <= zext_ln8_fu_678_p1[3 : 0];
zext_ln8_reg_1092[5] <= zext_ln8_fu_678_p1[5];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter9_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter10_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter9_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter10_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter11_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter10_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter11_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter12_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter11_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter12_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter13_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter12_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter13_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter14_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter13_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter14_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter15_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter14_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter15_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter16_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter15_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter16_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter17_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter16_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter17_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter18_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter17_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter18_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter19_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter18_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter0_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter1_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter0_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter19_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter20_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter19_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter20_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter21_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter20_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter21_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter22_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter21_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter22_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter23_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter22_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter23_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter24_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter23_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter24_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter25_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter24_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter1_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter2_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter1_d1_real_5_reg_443;
        xor_ln416_reg_1140 <= xor_ln416_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter2_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter3_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter2_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter5_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter6_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter5_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter6_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter7_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter6_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter7_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter8_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter7_d1_real_5_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_d1_imag_5_reg_455 <= ap_phi_reg_pp0_iter8_d1_imag_5_reg_455;
        ap_phi_reg_pp0_iter9_d1_real_5_reg_443 <= ap_phi_reg_pp0_iter8_d1_real_5_reg_443;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln413_fu_584_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) 
    & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln413_reg_1072_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_icmp_ln41697_phi_fu_436_p4 = xor_ln416_reg_1140;
    end else if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_icmp_ln41697_phi_fu_436_p4 = 1'd1;
    end else begin
        ap_phi_mux_icmp_ln41697_phi_fu_436_p4 = xor_ln416_reg_1140;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten94_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten94_load = indvar_flatten94_fu_216;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_467_ce = 1'b1;
    end else begin
        grp_fu_467_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_471_ce = 1'b1;
    end else begin
        grp_fu_471_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_475_ce = 1'b1;
    end else begin
        grp_fu_475_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_479_ce = 1'b1;
    end else begin
        grp_fu_479_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_483_ce = 1'b1;
    end else begin
        grp_fu_483_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_488_ce = 1'b1;
    end else begin
        grp_fu_488_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_493_ce = 1'b1;
    end else begin
        grp_fu_493_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_498_ce = 1'b1;
    end else begin
        grp_fu_498_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_503_ce = 1'b1;
    end else begin
        grp_fu_503_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_507_ce = 1'b1;
    end else begin
        grp_fu_507_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_511_ce = 1'b1;
    end else begin
        grp_fu_511_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_515_ce = 1'b1;
    end else begin
        grp_fu_515_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_519_ce = 1'b1;
    end else begin
        grp_fu_519_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_524_ce = 1'b1;
    end else begin
        grp_fu_524_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_529_ce = 1'b1;
    end else begin
        grp_fu_529_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_534_ce = 1'b1;
    end else begin
        grp_fu_534_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_539_ce = 1'b1;
    end else begin
        grp_fu_539_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_543_ce = 1'b1;
    end else begin
        grp_fu_543_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_547_ce = 1'b1;
    end else begin
        grp_fu_547_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_551_ce = 1'b1;
    end else begin
        grp_fu_551_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address0 = zext_ln8_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address1 = zext_ln426_fu_652_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address0 = zext_ln8_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address1 = zext_ln426_fu_652_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address0 = zext_ln8_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address1 = zext_ln426_fu_652_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address0 = zext_ln8_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address1 = zext_ln426_fu_652_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_address0 = zext_ln8_reg_1092_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_address1 = zext_ln426_reg_1084_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_d0 = d3_real_reg_1298_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_d1 = d2_real_reg_1288;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_address0 = zext_ln8_reg_1092_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_address1 = zext_ln426_reg_1084_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_d0 = d3_real_2_reg_1318_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_d1 = d2_real_2_reg_1308;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_address0 = zext_ln8_reg_1092_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_address1 = zext_ln426_reg_1084_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_d0 = d3_imag_reg_1303_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_d1 = d2_imag_reg_1293;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_address0 = zext_ln8_reg_1092_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_address1 = zext_ln426_reg_1084_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_d0 = d3_imag_2_reg_1323_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_d1 = d2_imag_2_reg_1313;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1_we1_local;

assign add_ln413_1_fu_578_p2 = (ap_sig_allocacmp_indvar_flatten94_load + 5'd1);

assign add_ln413_fu_706_p2 = (m_fu_612_p3 + 8'd64);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_965 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_d1_imag_5_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter0_d1_real_5_reg_443 = 'bx;

assign ap_ready = ap_ready_sig;

assign bit_sel_fu_1014_p3 = bitcast_ln17_fu_1011_p1[32'd31];

assign bitcast_ln17_fu_1011_p1 = a_reg_1169_pp0_iter24_reg;

assign c_fu_727_p33 = 'bx;

assign d1_imag_4_fu_1040_p1 = xor_ln_fu_1032_p3;

assign d_fu_798_p33 = 'bx;

assign icmp_ln413_fu_584_p2 = ((ap_sig_allocacmp_indvar_flatten94_load == 5'd31) ? 1'b1 : 1'b0);

assign k_fu_686_p2 = (select_ln413_fu_604_p3 + 6'd2);

assign lshr_ln_fu_644_p3 = {{tmp_fu_624_p4}, {tmp_4_fu_634_p4}};

assign m_fu_612_p3 = ((ap_phi_mux_icmp_ln41697_phi_fu_436_p4[0:0] == 1'b1) ? m95_fu_220 : add_ln41398_fu_228);

assign or_ln8_fu_668_p4 = {{{tmp_1_fu_660_p3}, {1'd1}}, {tmp_4_fu_634_p4}};

assign select_ln413_fu_604_p3 = ((ap_phi_mux_icmp_ln41697_phi_fu_436_p4[0:0] == 1'b1) ? k96_fu_224 : 6'd0);

assign tmp_1_fu_660_p3 = m_fu_612_p3[32'd6];

assign tmp_2_fu_692_p3 = k_fu_686_p2[32'd5];

assign tmp_4_fu_634_p4 = {{select_ln413_fu_604_p3[4:1]}};

assign tmp_fu_624_p4 = {{m_fu_612_p3[6:5]}};

assign trunc_ln17_fu_1028_p1 = bitcast_ln17_fu_1011_p1[30:0];

assign trunc_ln416_fu_620_p1 = select_ln413_fu_604_p3[4:0];

assign tw_9_fu_940_p33 = 'bx;

assign tw_fu_869_p33 = 'bx;

assign xor_ln17_fu_1022_p2 = (bit_sel_fu_1014_p3 ^ 1'd1);

assign xor_ln416_fu_700_p2 = (tmp_2_fu_692_p3 ^ 1'd1);

assign xor_ln_fu_1032_p3 = {{xor_ln17_fu_1022_p2}, {trunc_ln17_fu_1028_p1}};

assign zext_ln426_fu_652_p1 = lshr_ln_fu_644_p3;

assign zext_ln8_fu_678_p1 = or_ln8_fu_668_p4;

always @ (posedge ap_clk) begin
    zext_ln426_reg_1084[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter33_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter34_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter35_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter36_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter37_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter38_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_1084_pp0_iter39_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092[4] <= 1'b1;
    zext_ln8_reg_1092[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter2_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter3_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter4_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter5_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter6_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter7_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter8_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter9_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter10_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter11_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter12_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter13_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter14_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter15_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter16_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter17_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter18_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter19_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter20_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter21_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter22_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter23_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter24_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter25_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter26_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter27_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter28_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter29_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter30_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter31_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter32_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter33_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter33_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter34_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter34_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter35_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter35_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter36_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter36_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter37_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter37_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter38_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter38_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter39_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter39_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1092_pp0_iter40_reg[4] <= 1'b1;
    zext_ln8_reg_1092_pp0_iter40_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //FFT_DIT_RN_FFT_stage_spatial_unroll_6_s
