package com.cburch.logisim.verilog.std.wordlvl.registers;

public class SRType {
}
