
# Reading List
<table cellspacing="1" cellpadding="2" width="95%" border="1">
<tbody><tr>
    <td align="center" width="34%" bgcolor="#cccccc" height="19"><b>Description</b></td>
    <td align="center" width="14%" bgcolor="#cccccc" height="19"><b>Reading (H&amp;P6)</b></td>
    <td align="center" width="14%" bgcolor="#cccccc" height="19"><b>Reading (H&amp;P5)</b></td>
    <td align="center" width="14%" bgcolor="#cccccc" height="19"><b>Reading (H&amp;P4)</b></td>
    <td align="center" width="14%" bgcolor="#cccccc" height="19"><b>Reading (H&amp;P3)</b></td>
    <td align="center" width="14%" bgcolor="#cccccc" height="19"><b>Reading (H&amp;P2)</b></td>
</tr>
<tr>
    <td>(L01) History of Calculation and Computer Architecture</td>
    <td>App M</td>
    <td>App L</td>
    <td>App K</td>
    <td>Ch 1: p67-72</td>
    <td>Ch 1: p53-60</td>
</tr>
<tr>
    <td>(L02) Influence of Technology and Software on Instruction Sets: Up to the dawn of IBM 360</td>
    <td>Ch 1: p2-67</td>
    <td>Ch 1: p2-61</td>
    <td>Ch 1: p2-54<br>App J: p83-90</td>
    <td>Rest of Ch 1</td>
    <td>Rest of Ch 1</td>
</tr>
<tr>
    <td>(R01-02) From Non-Pipelined ISA Implementation to a Simple Pipeline</td>
    <td>App A: p2-33</td>
    <td>App A: p2-32</td>
    <td>App B: p2-32</td>
    <td>Ch 2: p90-129</td>
    <td>Ch 2: p69-96</td>
</tr>
<tr>
    <td>(L02-04) Caches</td>
    <td>Ch 2: p78-84<br>Ch 2: p94-118<br>App B: p2-40</td>
    <td>Ch 2: p72-96<br>App B: p2-40</td>
    <td>Ch 5: p288-310<br>App C: p1-38</td>
    <td>Ch 5: p413-460, p478-489</td>
    <td>Ch 5: p390-439, p457-474</td>
</tr>
<tr>
    <td>(L03-04) Absolute Addresses to Demand Paging</td>
    <td>Ch 2: p118-142; App B: p40-59</td>
    <td>Ch 2: p105-131; App B: p40-60</td>
    <td>Ch 5: p315-342; App C: p38-58</td>
    <td>Ch 5: p460-478</td>
    <td>Ch 5: p439-457</td>
</tr>
<tr>
    <td>(L05) Instruction Pipelining and Hazards</td>
    <td>App C: p2-10 (background: P&amp;H Ch 6)</td>
    <td>App C: p2-11 (background: P&amp;H Ch 6)</td>
    <td>App A: p2-11 (background: P&amp;H Ch 6)</td>
    <td>App A: p2-11 (background: P&amp;H Ch 6)</td>
    <td>Ch 3: p125-160 (background: P&amp;H Ch 6)</td>
</tr>
<tr>
    <td>(L06) Complex Pipelines: Superscalar/Scoreboarding</td>
    <td>App C: p37-70</td>
    <td>App C: p43-81</td>
    <td>App A: p37-77</td>
    <td>App A: p47-78</td>
    <td>Ch 3: p187-214</td>
</tr>
<tr>
    <td>(L07) Complex Pipelines: OOO &amp; Register Renaming</td>
    <td>Ch 3: 191-240</td>
    <td>Ch 3: 167-212</td>
    <td>Ch 2: 89-129</td>
    <td>Ch 3: p172-196</td>
    <td>Ch 4: p221-261</td>
</tr>
<tr>
    <td>(L08) Branch Prediction</td>
    <td>Ch 3: p182-191</td>
    <td>Ch 3: p162-167</td>
    <td>Ch 2: p80-89</td>
    <td>Ch 3: p196-259</td>
    <td>Ch 4: p262-289, p317-335</td>
</tr>
<tr>
    <td>(L09) Speculative Execution</td>
    <td>Ch 3: p228-240</td>
    <td>Ch 3: p202-213</td>
    <td>Ch 2: p121-141</td>
    <td></td>
    <td></td>
</tr>
<tr>
    <td>(L10) Advanced Memory Operations</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
</tr>
<tr>
    <td>(L11) Multithreading</td>
    <td>Ch 3: p242-247</td>
    <td>Ch 3: p223-247</td>
    <td>Ch 3: p172-185</td>
    <td>Ch 3: p272-273,<br>Ch 6: p608-615, 635-636</td>
    <td></td>
</tr>
<tr>
    <td>(L12-13) Cache Coherence</td>
    <td>Ch 5: p377-412</td>
    <td>Ch 5: p351-386</td>
    <td>Ch 4: p205-237</td>
    <td>Ch 6: p549-590, App I</td>
    <td>Ch 8: p654-693, App E</td>
</tr>
<tr>
    <td>(L12-13) Directory-Based Cache Coherence Protocols</td>
    <td>Ch 5: p404-412</td>
    <td>Ch 5: p351-386</td>
    <td>Ch 4: p230-237</td>
    <td>Ch 6: p549-590, App I</td>
    <td>Ch 8: p654-693, App E</td>
</tr>
<tr>
    <td>(L14) Synchronization and Sequential Consistency</td>
    <td>Ch 5: p417-422</td>
    <td>Ch 5: p392-400</td>
    <td>Ch 4: p243-249</td>
    <td>Ch 6: p590-607</td>
    <td>Ch 8: p694-713</td>
</tr>
<tr>
    <td>(L14) Relaxed Memory Models</td>
    <td>Ch 5: p419-422</td>
    <td>Ch 5: p394-400</td>
    <td>Ch 4: p245-249</td>
    <td>Ch 6: p607-608, 618-619</td>
    <td>Ch 8: p714-720</td>
</tr>
<tr>
    <td>(L15-16) On-Chip Networking</td>
    <td colspan="5">[Dally &amp; Towles] Topology: Ch3 p45-60 (3.1-3.3), Ch5 p89-98 (5.1-5.2); Flow control: Ch12 p221-230 (12.1-12.3), Ch13 p233-250 (13.1-13.3); Routing: Ch8 p159-168 (8.1-8.4), Ch9 p173-180 (9.1-9.3), Ch14 p258-270 (14.1-14.2); Router microarchitecture: Ch16 p305-319 (16.1-16.5)</td>
</tr>
<tr>
    <td>(L17) Microprogramming</td>
    <td>App C: p45</td>
    <td>App C: p50-51</td>
    <td>App A: p46-47</td>
    <td>Ch 2: p129-158</td>
    <td>Ch 2: p96-116</td>
</tr>
<tr>
    <td>(L17) VLIW/EPIC</td>
    <td>App H</td>
    <td>App H</td>
    <td>App G</td>
    <td>Ch 4: p304-362</td>
    <td>Ch 4: p223-240, p284-317</td>
</tr>
<tr>
    <td>(L18) Vector processors</td>
    <td>Ch 4: p282-310<br>App G</td>
    <td>Ch 4: p262-288<br>App G</td>
    <td></td>
    <td></td>
    <td></td>
</tr>
<tr>
    <td>(L19) GPUs</td>
    <td>Ch 4: p310-336</td>
    <td>Ch 4: p288-315</td>
    <td></td>
    <td></td>
    <td></td>
</tr>
<tr>
    <td>(L22-23) Hardware Accelerators</td>
    <td>Ch 7</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
</tr>
<tr>
    <td>(L24) Modern Virtual Memory</td>
    <td>App L</td>
    <td></td>
    <td></td>
    <td>App A: p37-47</td>
    <td>Ch 3: p178-187</td>
</tr>
</tbody></table>

# Syllabus

<table class="syllabus">
        <tbody><tr>
            <td class="day">Monday</td>
            <td class="day">Wednesday</td>
            <td class="day">Friday</td>
        </tr>
        <tr>
            <td class="holiday">
                <p class="date">Sep 02</p>
            </td>
            <td class="normal">
                <p class="date">Sep 04 - L01</p>
                <p class="topic">Introduction</p>
                <p class="note">Take Self-Assessment Test!</p>
            </td>
            <td class="tutorial">
                <p class="date">Sep 06 - Tutorial Session</p>
                <p class="topic">Hardwired, Single-cycle ISA Implementation</p>
                <p class="note">Self-Assessment Test DUE</p>
            </td>
        </tr>
        <tr>
            <td class="normal">
                <p class="date">Sep 9 - L02</p>
                <p class="topic">Instruction Set Architectures and Cache Organization</p>
            </td>
            <td class="normal">
                <p class="date">Sep 11 - L03</p>
                <p class="topic">Memory Management: From Absolute Addresses to Demand Paging</p>
            </td>
            <td class="tutorial">
                <p class="date">Sep 13 - Tutorial Session</p>
                <p class="topic">Instruction Pipelining</p>
                <p class="info">Lab 1 Out</p>
            </td>
        </tr>
        <tr>
            <td class="normal">
                <p class="date">Sep 16 - L04</p>
                <p class="topic">Modern Virtual Memory</p>
            </td>
            <td class="normal">
                <p class="date">Sep 18 - L05</p>
                <p class="topic">Instruction Pipelining: Hazard Resolution and Timing Constraints</p>
            </td>
            <td class="holiday">
                <p class="date">Sep 20 - Holiday</p>
            </td>
        </tr>
        <tr>
            <td class="normal">
              <p class="date">Sep 23 - L06</p>
              <p class="topic">Complex Pipelining: Superscalar and Scoreboarding</p>
            </td>
            <td class="normal">
              <p class="date">Sep 25 - L07</p>
              <p class="topic">Out of Order Execution and Register Renaming</p>
            </td>
            <td class="tutorial">
              <p class="date">Sep 27 - Tutorial Session</p>
              <p class="note">Lab 1 DUE</p>
            </td>
          </tr>
        <tr>
            <td class="normal">
              <p class="date">Sep 30 - L08</p>
              <p class="topic">Branch Prediction</p>
              <p class="info">Lab 2 Out</p>
            </td>
            <td class="normal">
              <p class="date">Oct 2  - L09</p>
              <p class="topic">Speculative Execution and Recovery</p>
            </td>
           <td class="tutorial">
              <p class="date">Oct 4 - Tutorial Session</p>
            </td>
        </tr>
        <tr>
          <td class="normal">
              <p class="date">Oct 7 - L10</p>
              <p class="topic">Advanced Memory Operations</p>
          </td> 
          <td class="normal">
              <p class="date">Oct 9 - L11</p>
              <p class="topic">Multithreading</p>
          </td>
          <td class="quiz">
              <p class="date">Oct 11 - Quiz 1</p>
              <p class="topic">Up to L09</p>
          </td>
        </tr>
        <tr>
          <td class="holiday">
            <p class="date">Oct 14 - Holiday</p>
          </td>
          <td class="normal">
            <p class="date">Oct 16 - L12</p>
            <p class="topic">Cache Coherence (I)</p>
          </td>
          <td class="tutorial">
            <p class="date">Oct 18 - Tutorial Session</p>
            <p class="note">Lab 2 DUE</p>
            <p class="info">Lab 3 Out</p>
          </td>
        </tr>
        <tr>
          <td class="normal">
            <p class="date">Oct 21 - L13</p>
            <p class="topic">Cache Coherence (II)</p>
          </td>
          <td class="normal">
            <p class="date">Oct 23 - L14</p>
            <p class="topic">Memory Consistency Models</p>
          </td>
          <td class="tutorial">
            <p class="date">Oct 25 - Tutorial Session</p>
          </td>
        </tr>
        <tr>

          <td class="normal">
            <p class="date">Oct 28 - L15</p>
            <p class="topic">On-chip Networking (I)</p>
          </td>
          <td class="normal">
            <p class="date">Oct 30 - L16</p>
            <p class="topic">On-chip Networking (II)</p>
          </td>
          <td class="tutorial">
            <p class="date">Nov 1 - Tutorial Session</p>
          </td>
        </tr>
        <tr>
          <td class="normal">
            <p class="date">Nov 4 - L17</p>
            <p class="topic">Transactional Memory</p>
          </td>
          <td class="normal">
            <p class="date">Nov 6 - L18</p>
            <p class="topic">VLIW</p>
          </td>
          <td class="quiz">
            <p class="date">Nov 8 - Quiz 2</p>
            <p class="topic">Up to L16</p>
          </td>
        </tr>
        <tr>
          <td class="holiday">
            <p class="date">Nov 11 - Holiday</p>
          </td>
          <td class="normal">
            <p class="date">Nov 13 - L19</p>
            <p class="topic">Reliability</p>
          </td>
          <td class="tutorial">
            <p class="date">Nov 15 - Tutorial Session</p>
            <p class="note">Lab 3 DUE</p>
            <p class="info">Lab 4 Out</p>
          </td>
        </tr>
        <tr>
          <td class="normal">
            <p class="date">Nov 18 - L20</p>
            <p class="topic">SIMD and Vector Processors</p>
          </td>
          <td class="normal">
            <p class="date">Nov 20 - L21</p>
            <p class="topic">GPU Architectures</p>
          </td>
          <td class="tutorial">
            <p class="date">Nov 22 - Tutorial Session</p>
          </td>
        </tr>
        <tr>
          <td class="normal">
            <p class="date">Nov 25 - L22</p>
            <p class="topic">Security</p>
          </td>
          <td class="holiday">
            <p class="date">Nov 27 - Holiday</p>
          </td>
          <td class="holiday">
            <p class="date">Nov 29 - Holiday</p>
          </td>
        </tr>
        <tr>
          <td class="normal">
            <p class="date">Dec 2 - L23</p>
            <p class="topic">Accelerators (I)</p>
          </td>
          <td class="normal">
            <p class="date">Dec 4 - L24</p>
            <p class="topic">Accelerators (II)</p>
          </td>
          <td class="tutorial">
            <p class="date">Dec 6 - Tutorial Session</p>
            <p class="note">Lab 4 DUE</p>
          </td>
        </tr>
        <tr>
          <td class="normal">
            <p class="date">Dec 9 - L25</p>
            <p class="topic">Future Trends</p>
          </td>
          <td class="quiz">
            <p class="date">Dec 11 - Quiz 3</p>
            <p class="topic">(In class) Up to L24</p>
          </td>
          <td class="invalid">
          </td>
        </tr>
    </tbody></table>

# 