// Auto-generated by OpenLane
module counter_8bit(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input rst,
  input clk,
  output[15:0] sine_out
);
endmodule
