

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'
================================================================
* Date:           Thu Dec 29 16:02:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      159|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      106|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      106|      204|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln352_fu_133_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln353_fu_161_p2   |         +|   0|  0|  71|          64|           2|
    |i_12_fu_150_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln351_fu_121_p2  |      icmp|   0|  0|  29|          64|           1|
    |or_ln351_fu_127_p2    |        or|   0|  0|   2|           1|           1|
    |t_d0                  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 159|         167|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_42                  |   9|          2|    4|          8|
    |idx_fu_38                |   9|          2|   32|         64|
    |mlen_assign_4_fu_46      |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  102|        204|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |i_fu_42                    |   4|   0|    4|          0|
    |idx_fu_38                  |  32|   0|   32|          0|
    |mlen_assign_4_fu_46        |  64|   0|   64|          0|
    |p_read2_cast_cast_reg_208  |   3|   0|    4|          1|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 106|   0|  107|          1|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|zext_ln349    |   in|    3|     ap_none|                              zext_ln349|        scalar|
|p_read2_cast  |   in|    3|     ap_none|                            p_read2_cast|        scalar|
|p_read1       |   in|    4|     ap_none|                                 p_read1|        scalar|
|t_address0    |  out|    3|   ap_memory|                                       t|         array|
|t_ce0         |  out|    1|   ap_memory|                                       t|         array|
|t_we0         |  out|    1|   ap_memory|                                       t|         array|
|t_d0          |  out|    4|   ap_memory|                                       t|         array|
+--------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mlen_assign_4 = alloca i32 1"   --->   Operation 6 'alloca' 'mlen_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read2_cast"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln349_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln349"   --->   Operation 9 'read' 'zext_ln349_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2_cast_cast = zext i3 %p_read_2"   --->   Operation 10 'zext' 'p_read2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln349_cast = zext i3 %zext_ln349_read"   --->   Operation 11 'zext' 'zext_ln349_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 2, i64 %mlen_assign_4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %zext_ln349_cast, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 16 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_11 = load i4 %i" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 17 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mlen_assign_4_load = load i64 %mlen_assign_4" [HLS_Final_vitis_src/spu.cpp:353]   --->   Operation 18 'load' 'mlen_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_11, i32 3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln351 = icmp_eq  i64 %mlen_assign_4_load, i64 0" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 21 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.14ns)   --->   "%or_ln351 = or i1 %tmp, i1 %icmp_ln351" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 22 'or' 'or_ln351' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.14ns)   --->   "%add_ln352 = add i32 %idx_load, i32 1" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 23 'add' 'add_ln352' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %or_ln351, void %while.body, void %for.inc.i.preheader.exitStub" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 24 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %idx_load" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 25 'trunc' 'trunc_ln342' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 26 'specloopname' 'specloopname_ln352' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.18ns)   --->   "%select_ln352 = select i1 %trunc_ln342, i4 %p_read2_cast_cast, i4 %p_read" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 27 'select' 'select_ln352' <Predicate = (!or_ln351)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.80ns)   --->   "%i_12 = add i4 %i_11, i4 1" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 28 'add' 'i_12' <Predicate = (!or_ln351)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i4 %i_11" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 29 'zext' 'zext_ln352' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i4 %t, i64 0, i64 %zext_ln352" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 30 'getelementptr' 't_addr' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.73ns)   --->   "%store_ln352 = store i4 %select_ln352, i3 %t_addr" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 31 'store' 'store_ln352' <Predicate = (!or_ln351)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%add_ln353 = add i64 %mlen_assign_4_load, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:353]   --->   Operation 32 'add' 'add_ln353' <Predicate = (!or_ln351)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln351 = store i64 %add_ln353, i64 %mlen_assign_4" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 33 'store' 'store_ln351' <Predicate = (!or_ln351)> <Delay = 0.46>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln351 = store i4 %i_12, i4 %i" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 34 'store' 'store_ln351' <Predicate = (!or_ln351)> <Delay = 0.46>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln351 = store i32 %add_ln352, i32 %idx" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 35 'store' 'store_ln351' <Predicate = (!or_ln351)> <Delay = 0.46>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln351 = br void %while.cond" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 36 'br' 'br_ln351' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (or_ln351)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln349]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca       ) [ 011]
i                  (alloca       ) [ 011]
mlen_assign_4      (alloca       ) [ 011]
p_read             (read         ) [ 011]
p_read_2           (read         ) [ 000]
zext_ln349_read    (read         ) [ 000]
p_read2_cast_cast  (zext         ) [ 011]
zext_ln349_cast    (zext         ) [ 000]
store_ln0          (store        ) [ 000]
store_ln0          (store        ) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
idx_load           (load         ) [ 000]
i_11               (load         ) [ 000]
mlen_assign_4_load (load         ) [ 000]
specpipeline_ln0   (specpipeline ) [ 000]
tmp                (bitselect    ) [ 000]
icmp_ln351         (icmp         ) [ 000]
or_ln351           (or           ) [ 011]
add_ln352          (add          ) [ 000]
br_ln351           (br           ) [ 000]
trunc_ln342        (trunc        ) [ 000]
specloopname_ln352 (specloopname ) [ 000]
select_ln352       (select       ) [ 000]
i_12               (add          ) [ 000]
zext_ln352         (zext         ) [ 000]
t_addr             (getelementptr) [ 000]
store_ln352        (store        ) [ 000]
add_ln353          (add          ) [ 000]
store_ln351        (store        ) [ 000]
store_ln351        (store        ) [ 000]
store_ln351        (store        ) [ 000]
br_ln351           (br           ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln349">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="idx_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mlen_assign_4_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlen_assign_4/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln349_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln349_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="t_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln352_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_read2_cast_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read2_cast_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln349_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="idx_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_11_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mlen_assign_4_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlen_assign_4_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln351_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln351/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="or_ln351_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln351/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln352_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln342_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln352_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="1"/>
<pin id="146" dir="0" index="2" bw="4" slack="1"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln352/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_12_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln352_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln353_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln353/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln351_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln351_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln351_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="idx_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="196" class="1005" name="mlen_assign_4_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="mlen_assign_4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="p_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_read2_cast_cast_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_read2_cast_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="56" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="62" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="107" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="110" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="113" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="121" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="104" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="104" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="143" pin="3"/><net_sink comp="75" pin=1"/></net>

<net id="154"><net_src comp="107" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="107" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="165"><net_src comp="110" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="150" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="133" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="38" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="192"><net_src comp="42" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="199"><net_src comp="46" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="206"><net_src comp="50" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="211"><net_src comp="81" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="143" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t | {2 }
 - Input state : 
	Port: shake_absorb_Pipeline_VITIS_LOOP_351_1 : zext_ln349 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_351_1 : p_read2_cast | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_351_1 : p_read1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		icmp_ln351 : 1
		or_ln351 : 2
		add_ln352 : 1
		br_ln351 : 2
		trunc_ln342 : 1
		select_ln352 : 2
		i_12 : 1
		zext_ln352 : 1
		t_addr : 2
		store_ln352 : 3
		add_ln353 : 1
		store_ln351 : 2
		store_ln351 : 2
		store_ln351 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln352_fu_133      |    0    |    39   |
|    add   |         i_12_fu_150        |    0    |    12   |
|          |      add_ln353_fu_161      |    0    |    71   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln351_fu_121     |    0    |    29   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln352_fu_143    |    0    |    4    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln351_fu_127      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      p_read_read_fu_50     |    0    |    0    |
|   read   |     p_read_2_read_fu_56    |    0    |    0    |
|          | zext_ln349_read_read_fu_62 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   p_read2_cast_cast_fu_81  |    0    |    0    |
|   zext   |    zext_ln349_cast_fu_85   |    0    |    0    |
|          |      zext_ln352_fu_156     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_113         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln342_fu_139     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   157   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_189        |    4   |
|       idx_reg_182       |   32   |
|  mlen_assign_4_reg_196  |   64   |
|p_read2_cast_cast_reg_208|    4   |
|      p_read_reg_203     |    4   |
+-------------------------+--------+
|          Total          |   108  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   157  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   108  |    -   |
+-----------+--------+--------+
|   Total   |   108  |   157  |
+-----------+--------+--------+
