// Seed: 1544268584
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input supply0 id_10
);
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    output tri1 id_12,
    input uwire id_13,
    input wand id_14,
    input tri1 id_15,
    output wor id_16,
    input tri1 id_17,
    output supply1 id_18
    , id_21,
    input tri1 id_19
);
  or (
      id_16,
      id_8,
      id_11,
      id_10,
      id_17,
      id_2,
      id_13,
      id_1,
      id_15,
      id_7,
      id_19,
      id_21,
      id_3,
      id_22,
      id_14,
      id_6
  );
  id_22(
      1
  ); module_0(
      id_0, id_10, id_2, id_18, id_9, id_0, id_4, id_11, id_17, id_13, id_9
  );
  assign id_5  = 1;
  assign id_12 = id_11;
  wire id_23;
endmodule
