 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fir
Version: R-2020.09-SP5
Date   : Mon Mar 17 01:55:21 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[31]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/CO (ADDFXL)                        0.18       7.34 f
  U2161/CO (ADDFXL)                        0.18       7.52 f
  U2155/CO (ADDFXL)                        0.18       7.70 f
  U2137/CO (ADDFXL)                        0.18       7.89 f
  U2133/CO (ADDFXL)                        0.18       8.07 f
  U2130/CO (ADDFXL)                        0.18       8.25 f
  U2376/CO (ADDFXL)                        0.17       8.41 f
  U1127/Y (XOR2XL)                         0.11       8.52 r
  U1125/Y (XOR2XL)                         0.13       8.65 r
  U1205/Y (XOR2XL)                         0.11       8.77 r
  U1204/Y (XOR2XL)                         0.11       8.88 r
  U1026/Y (XOR2X1)                         0.13       9.01 r
  U1242/Y (OAI21XL)                        0.09       9.10 f
  U1025/Y (OAI31X1)                        0.04       9.14 r
  U1024/Y (XNOR2X1)                        0.11       9.25 r
  U1023/Y (XNOR2X1)                        0.10       9.35 r
  U1022/Y (AND2XL)                         0.10       9.45 r
  x_mul_h_reg[31]/D (DFFSRXL)              0.00       9.45 r
  data arrival time                                   9.45

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[31]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.14      10.26
  data required time                                 10.26
  -----------------------------------------------------------
  data required time                                 10.26
  data arrival time                                  -9.45
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[30]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/CO (ADDFXL)                        0.18       7.34 f
  U2161/CO (ADDFXL)                        0.18       7.52 f
  U2155/CO (ADDFXL)                        0.18       7.70 f
  U2137/CO (ADDFXL)                        0.18       7.89 f
  U2133/CO (ADDFXL)                        0.18       8.07 f
  U2130/CO (ADDFXL)                        0.18       8.25 f
  U2376/S (ADDFXL)                         0.17       8.42 f
  U1027/Y (AND2XL)                         0.10       8.52 f
  x_mul_h_reg[30]/D (DFFSRXL)              0.00       8.52 f
  data arrival time                                   8.52

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[30]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -8.52
  -----------------------------------------------------------
  slack (MET)                                         1.75


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[29]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/CO (ADDFXL)                        0.18       7.34 f
  U2161/CO (ADDFXL)                        0.18       7.52 f
  U2155/CO (ADDFXL)                        0.18       7.70 f
  U2137/CO (ADDFXL)                        0.18       7.89 f
  U2133/CO (ADDFXL)                        0.18       8.07 f
  U2130/S (ADDFXL)                         0.17       8.24 f
  U1028/Y (AND2XL)                         0.10       8.34 f
  x_mul_h_reg[29]/D (DFFSRXL)              0.00       8.34 f
  data arrival time                                   8.34

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[29]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -8.34
  -----------------------------------------------------------
  slack (MET)                                         1.93


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[28]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/CO (ADDFXL)                        0.18       7.34 f
  U2161/CO (ADDFXL)                        0.18       7.52 f
  U2155/CO (ADDFXL)                        0.18       7.70 f
  U2137/CO (ADDFXL)                        0.18       7.89 f
  U2133/S (ADDFXL)                         0.17       8.06 f
  U2712/Y (AND2XL)                         0.10       8.16 f
  x_mul_h_reg[28]/D (DFFSRXL)              0.00       8.16 f
  data arrival time                                   8.16

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[28]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -8.16
  -----------------------------------------------------------
  slack (MET)                                         2.11


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[27]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/CO (ADDFXL)                        0.18       7.34 f
  U2161/CO (ADDFXL)                        0.18       7.52 f
  U2155/CO (ADDFXL)                        0.18       7.70 f
  U2137/S (ADDFXL)                         0.17       7.88 f
  U2711/Y (AND2XL)                         0.10       7.98 f
  x_mul_h_reg[27]/D (DFFSRXL)              0.00       7.98 f
  data arrival time                                   7.98

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[27]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -7.98
  -----------------------------------------------------------
  slack (MET)                                         2.29


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[26]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/CO (ADDFXL)                        0.18       7.34 f
  U2161/CO (ADDFXL)                        0.18       7.52 f
  U2155/S (ADDFXL)                         0.17       7.70 f
  U2709/Y (AND2XL)                         0.10       7.80 f
  x_mul_h_reg[26]/D (DFFSRXL)              0.00       7.80 f
  data arrival time                                   7.80

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[26]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -7.80
  -----------------------------------------------------------
  slack (MET)                                         2.47


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[25]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/CO (ADDFXL)                        0.18       7.34 f
  U2161/S (ADDFXL)                         0.17       7.52 f
  U2708/Y (AND2XL)                         0.10       7.62 f
  x_mul_h_reg[25]/D (DFFSRXL)              0.00       7.62 f
  data arrival time                                   7.62

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[25]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -7.62
  -----------------------------------------------------------
  slack (MET)                                         2.66


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[24]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/CO (ADDFXL)                        0.18       7.16 f
  U2143/S (ADDFXL)                         0.17       7.33 f
  U2707/Y (AND2XL)                         0.10       7.44 f
  x_mul_h_reg[24]/D (DFFSRXL)              0.00       7.44 f
  data arrival time                                   7.44

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[24]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -7.44
  -----------------------------------------------------------
  slack (MET)                                         2.84


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[23]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/CO (ADDFXL)                        0.18       6.98 f
  U2168/S (ADDFXL)                         0.17       7.15 f
  U2705/Y (AND2XL)                         0.10       7.25 f
  x_mul_h_reg[23]/D (DFFSRXL)              0.00       7.25 f
  data arrival time                                   7.25

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[23]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -7.25
  -----------------------------------------------------------
  slack (MET)                                         3.02


  Startpoint: data_Do[2] (input port clocked by axis_clk)
  Endpoint: x_mul_h_reg[22]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 r
  data_Do[2] (in)                          0.00       1.50 r
  U1925/Y (AND2X2)                         0.20       1.70 r
  U1065/Y (CLKINVX1)                       0.34       2.04 f
  U1929/Y (OAI2BB2XL)                      0.20       2.24 r
  U1930/Y (NAND2XL)                        0.28       2.53 f
  U1131/Y (INVXL)                          0.27       2.80 r
  U1994/Y (AOI222XL)                       0.17       2.97 f
  U1995/Y (XOR2XL)                         0.15       3.11 f
  U1159/CO (ADDHXL)                        0.14       3.25 f
  U1308/CO (ADDHXL)                        0.11       3.36 f
  U2146/CO (ADDFXL)                        0.17       3.53 f
  U2150/CO (ADDFXL)                        0.18       3.71 f
  U2153/CO (ADDFXL)                        0.18       3.89 f
  U2085/CO (ADDFXL)                        0.18       4.08 f
  U2128/CO (ADDFXL)                        0.18       4.26 f
  U2135/CO (ADDFXL)                        0.18       4.44 f
  U2160/CO (ADDFXL)                        0.18       4.62 f
  U2141/CO (ADDFXL)                        0.18       4.80 f
  U2144/CO (ADDFXL)                        0.18       4.98 f
  U2151/CO (ADDFXL)                        0.18       5.16 f
  U2158/CO (ADDFXL)                        0.18       5.35 f
  U2157/CO (ADDFXL)                        0.18       5.53 f
  U2131/CO (ADDFXL)                        0.18       5.71 f
  U2163/CO (ADDFXL)                        0.18       5.89 f
  U2126/CO (ADDFXL)                        0.18       6.07 f
  U2148/CO (ADDFXL)                        0.18       6.25 f
  U2165/CO (ADDFXL)                        0.18       6.43 f
  U2166/CO (ADDFXL)                        0.18       6.62 f
  U2170/CO (ADDFXL)                        0.18       6.80 f
  U2139/S (ADDFXL)                         0.17       6.97 f
  U2704/Y (AND2XL)                         0.10       7.07 f
  x_mul_h_reg[22]/D (DFFSRXL)              0.00       7.07 f
  data arrival time                                   7.07

  clock axis_clk (rise edge)              10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_mul_h_reg[22]/CK (DFFSRXL)             0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                         3.20


1
