Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov  3 17:08:08 2025
| Host         : LAPTOP-7VM7RQ1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   24          
TIMING-20  Warning   Non-clocked latch               25          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (12)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: Vending_Actual/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Vending_Actual/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Vending_Actual/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.738        0.000                      0                  852        0.031        0.000                      0                  852        4.500        0.000                       0                   356  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.738        0.000                      0                  816        0.031        0.000                      0                  816        4.500        0.000                       0                   356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.368        0.000                      0                   36        0.445        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 processing_chain[2].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.952ns (19.103%)  route 4.031ns (80.897%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  processing_chain[2].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  processing_chain[2].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           1.143     6.687    processing_chain[2].Debouncer_vend/vend_deb_2
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  processing_chain[2].Debouncer_vend/credit[4]_i_19/O
                         net (fo=7, routed)           1.261     8.072    Vending_Actual/credit_reg[4]_3
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  Vending_Actual/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.431     8.626    Debouncer_Ref/credit_reg[0]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  Debouncer_Ref/credit[4]_i_8/O
                         net (fo=1, routed)           0.658     9.408    Vending_Actual/credit_reg[0]_3
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  Vending_Actual/credit[4]_i_1/O
                         net (fo=5, routed)           0.538    10.071    Vending_Actual/next_credit
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X41Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.809    Vending_Actual/credit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 processing_chain[2].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.952ns (19.103%)  route 4.031ns (80.897%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  processing_chain[2].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  processing_chain[2].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           1.143     6.687    processing_chain[2].Debouncer_vend/vend_deb_2
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  processing_chain[2].Debouncer_vend/credit[4]_i_19/O
                         net (fo=7, routed)           1.261     8.072    Vending_Actual/credit_reg[4]_3
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  Vending_Actual/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.431     8.626    Debouncer_Ref/credit_reg[0]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  Debouncer_Ref/credit[4]_i_8/O
                         net (fo=1, routed)           0.658     9.408    Vending_Actual/credit_reg[0]_3
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  Vending_Actual/credit[4]_i_1/O
                         net (fo=5, routed)           0.538    10.071    Vending_Actual/next_credit
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X41Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.809    Vending_Actual/credit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 processing_chain[2].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.952ns (19.103%)  route 4.031ns (80.897%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  processing_chain[2].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  processing_chain[2].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           1.143     6.687    processing_chain[2].Debouncer_vend/vend_deb_2
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  processing_chain[2].Debouncer_vend/credit[4]_i_19/O
                         net (fo=7, routed)           1.261     8.072    Vending_Actual/credit_reg[4]_3
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  Vending_Actual/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.431     8.626    Debouncer_Ref/credit_reg[0]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  Debouncer_Ref/credit[4]_i_8/O
                         net (fo=1, routed)           0.658     9.408    Vending_Actual/credit_reg[0]_3
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  Vending_Actual/credit[4]_i_1/O
                         net (fo=5, routed)           0.538    10.071    Vending_Actual/next_credit
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X41Y1          FDCE (Setup_fdce_C_CE)      -0.205    14.809    Vending_Actual/credit_reg[4]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 processing_chain[2].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.952ns (19.315%)  route 3.977ns (80.685%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  processing_chain[2].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  processing_chain[2].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           1.143     6.687    processing_chain[2].Debouncer_vend/vend_deb_2
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  processing_chain[2].Debouncer_vend/credit[4]_i_19/O
                         net (fo=7, routed)           1.261     8.072    Vending_Actual/credit_reg[4]_3
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  Vending_Actual/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.431     8.626    Debouncer_Ref/credit_reg[0]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  Debouncer_Ref/credit[4]_i_8/O
                         net (fo=1, routed)           0.658     9.408    Vending_Actual/credit_reg[0]_3
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  Vending_Actual/credit[4]_i_1/O
                         net (fo=5, routed)           0.484    10.016    Vending_Actual/next_credit
    SLICE_X42Y0          FDCE                                         r  Vending_Actual/credit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y0          FDCE                                         r  Vending_Actual/credit_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y0          FDCE (Setup_fdce_C_CE)      -0.169    14.845    Vending_Actual/credit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 processing_chain[2].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.952ns (19.315%)  route 3.977ns (80.685%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  processing_chain[2].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  processing_chain[2].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           1.143     6.687    processing_chain[2].Debouncer_vend/vend_deb_2
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  processing_chain[2].Debouncer_vend/credit[4]_i_19/O
                         net (fo=7, routed)           1.261     8.072    Vending_Actual/credit_reg[4]_3
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  Vending_Actual/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.431     8.626    Debouncer_Ref/credit_reg[0]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  Debouncer_Ref/credit[4]_i_8/O
                         net (fo=1, routed)           0.658     9.408    Vending_Actual/credit_reg[0]_3
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  Vending_Actual/credit[4]_i_1/O
                         net (fo=5, routed)           0.484    10.016    Vending_Actual/next_credit
    SLICE_X42Y0          FDCE                                         r  Vending_Actual/credit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y0          FDCE                                         r  Vending_Actual/credit_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y0          FDCE (Setup_fdce_C_CE)      -0.169    14.845    Vending_Actual/credit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 processing_chain[2].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.952ns (19.400%)  route 3.955ns (80.600%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  processing_chain[2].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  processing_chain[2].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           1.143     6.687    processing_chain[2].Debouncer_vend/vend_deb_2
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  processing_chain[2].Debouncer_vend/credit[4]_i_19/O
                         net (fo=7, routed)           1.261     8.072    Vending_Actual/credit_reg[4]_3
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  Vending_Actual/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.736     8.931    Vending_Actual/credit_reg[1]_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.055 f  Vending_Actual/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.815     9.871    Vending_Actual/FSM_sequential_state[1]_i_2_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  Vending_Actual/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.995    Vending_Actual/FSM_sequential_state[1]_i_1_n_0
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.447    14.788    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y3          FDCE (Setup_fdce_C_D)        0.077    15.090    Vending_Actual/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 processing_chain[2].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.952ns (20.397%)  route 3.715ns (79.603%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  processing_chain[2].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  processing_chain[2].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           1.143     6.687    processing_chain[2].Debouncer_vend/vend_deb_2
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  processing_chain[2].Debouncer_vend/credit[4]_i_19/O
                         net (fo=7, routed)           1.261     8.072    Vending_Actual/credit_reg[4]_3
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.196 f  Vending_Actual/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.736     8.931    Vending_Actual/credit_reg[1]_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.055 f  Vending_Actual/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.575     9.631    Vending_Actual/FSM_sequential_state[1]_i_2_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  Vending_Actual/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.755    Vending_Actual/FSM_sequential_state[0]_i_1_n_0
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.447    14.788    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y3          FDCE (Setup_fdce_C_D)        0.079    15.092    Vending_Actual/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 processing_chain[0].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.014ns (23.416%)  route 3.316ns (76.584%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.564     5.085    processing_chain[0].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  processing_chain[0].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  processing_chain[0].Debouncer_vend/q_reg_reg/Q
                         net (fo=12, routed)          1.298     6.901    processing_chain[0].Debouncer_vend/vend_deb_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.025 r  processing_chain[0].Debouncer_vend/FSM_sequential_state[2]_i_13/O
                         net (fo=5, routed)           1.359     8.384    Vending_Actual/credit_reg[2]_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.508 f  Vending_Actual/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.339     8.847    Vending_Actual/FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.971 r  Vending_Actual/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.321     9.292    Vending_Actual/FSM_sequential_state[2]_i_3_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.124     9.416 r  Vending_Actual/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.416    Vending_Actual/FSM_sequential_state[2]_i_1_n_0
    SLICE_X41Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.447    14.788    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y3          FDCE (Setup_fdce_C_D)        0.029    15.042    Vending_Actual/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 processing_chain[6].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.014ns (24.478%)  route 3.129ns (75.522%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.565     5.086    processing_chain[6].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  processing_chain[6].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  processing_chain[6].Debouncer_vend/q_reg_reg/Q
                         net (fo=6, routed)           1.055     6.659    processing_chain[5].Pulser_vend/vend_deb_6
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.783 r  processing_chain[5].Pulser_vend/FSM_sequential_state[2]_i_19/O
                         net (fo=5, routed)           0.763     7.546    Vending_Actual/credit[2]_i_2_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  Vending_Actual/credit[4]_i_23/O
                         net (fo=3, routed)           0.662     8.332    Vending_Actual/credit[4]_i_23_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.456 r  Vending_Actual/credit[4]_i_11/O
                         net (fo=1, routed)           0.649     9.105    Vending_Actual/credit[4]_i_11_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.229 r  Vending_Actual/credit[4]_i_2/O
                         net (fo=1, routed)           0.000     9.229    Vending_Actual/credit[4]_i_2_n_0
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X41Y1          FDCE (Setup_fdce_C_D)        0.031    14.973    Vending_Actual/credit_reg[4]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 Debouncer_Qtr/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.056ns (25.304%)  route 3.117ns (74.696%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.568     5.089    Debouncer_Qtr/clk_IBUF_BUFG
    SLICE_X45Y1          FDRE                                         r  Debouncer_Qtr/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Debouncer_Qtr/q_reg_reg/Q
                         net (fo=8, routed)           1.263     6.808    Debouncer_Qtr/qrtr_deb
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.150     6.958 r  Debouncer_Qtr/credit[4]_i_4/O
                         net (fo=5, routed)           1.055     8.013    Vending_Actual/credit_reg[0]_2
    SLICE_X42Y1          LUT6 (Prop_lut6_I3_O)        0.326     8.339 f  Vending_Actual/credit[2]_i_3/O
                         net (fo=1, routed)           0.799     9.139    Vending_Actual/credit[2]_i_3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  Vending_Actual/credit[2]_i_1/O
                         net (fo=1, routed)           0.000     9.263    Vending_Actual/credit[2]_i_1_n_0
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X41Y1          FDCE (Setup_fdce_C_D)        0.029    15.043    Vending_Actual/credit_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processing_chain[5].Debouncer_vend/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[5].Debouncer_vend/s2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.969%)  route 0.167ns (53.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[5].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  processing_chain[5].Debouncer_vend/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.148     1.594 r  processing_chain[5].Debouncer_vend/s1_reg/Q
                         net (fo=3, routed)           0.167     1.761    processing_chain[5].Debouncer_vend/s1_reg_n_0
    SLICE_X37Y1          FDRE                                         r  processing_chain[5].Debouncer_vend/s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    processing_chain[5].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  processing_chain[5].Debouncer_vend/s2_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.019     1.730    processing_chain[5].Debouncer_vend/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 processing_chain[3].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[3].Pulser_vend/a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.706%)  route 0.271ns (62.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[3].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  processing_chain[3].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  processing_chain[3].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           0.271     1.881    processing_chain[3].Pulser_vend/vend_deb_3
    SLICE_X39Y1          FDRE                                         r  processing_chain[3].Pulser_vend/a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    processing_chain[3].Pulser_vend/clk_IBUF_BUFG
    SLICE_X39Y1          FDRE                                         r  processing_chain[3].Pulser_vend/a_reg_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.070     1.781    processing_chain[3].Pulser_vend/a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 processing_chain[7].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[7].Pulser_vend/a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.185%)  route 0.277ns (62.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[7].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  processing_chain[7].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  processing_chain[7].Debouncer_vend/q_reg_reg/Q
                         net (fo=4, routed)           0.277     1.887    processing_chain[7].Pulser_vend/vend_deb_7
    SLICE_X40Y2          FDRE                                         r  processing_chain[7].Pulser_vend/a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.834     1.961    processing_chain[7].Pulser_vend/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  processing_chain[7].Pulser_vend/a_reg_reg/C
                         clock pessimism             -0.249     1.712    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.070     1.782    processing_chain[7].Pulser_vend/a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 processing_chain[4].Debouncer_vend/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[4].Debouncer_vend/s2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.905%)  route 0.242ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[4].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  processing_chain[4].Debouncer_vend/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148     1.594 r  processing_chain[4].Debouncer_vend/s1_reg/Q
                         net (fo=3, routed)           0.242     1.837    processing_chain[4].Debouncer_vend/s1_reg_n_0
    SLICE_X37Y1          FDRE                                         r  processing_chain[4].Debouncer_vend/s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    processing_chain[4].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  processing_chain[4].Debouncer_vend/s2_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.013     1.724    processing_chain[4].Debouncer_vend/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processing_chain[3].Debouncer_vend/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[3].Debouncer_vend/q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[3].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  processing_chain[3].Debouncer_vend/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  processing_chain[3].Debouncer_vend/s2_reg/Q
                         net (fo=2, routed)           0.067     1.654    processing_chain[3].Debouncer_vend/s2_reg_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.699 r  processing_chain[3].Debouncer_vend/q_reg_i_1__6/O
                         net (fo=1, routed)           0.000     1.699    processing_chain[3].Debouncer_vend/q_reg_i_1__6_n_0
    SLICE_X34Y1          FDRE                                         r  processing_chain[3].Debouncer_vend/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    processing_chain[3].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  processing_chain[3].Debouncer_vend/q_reg_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.120     1.579    processing_chain[3].Debouncer_vend/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 processing_chain[6].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[6].Pulser_vend/a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.434%)  route 0.299ns (64.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[6].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  processing_chain[6].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  processing_chain[6].Debouncer_vend/q_reg_reg/Q
                         net (fo=6, routed)           0.299     1.909    processing_chain[6].Pulser_vend/vend_deb_6
    SLICE_X40Y1          FDRE                                         r  processing_chain[6].Pulser_vend/a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.834     1.961    processing_chain[6].Pulser_vend/clk_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  processing_chain[6].Pulser_vend/a_reg_reg/C
                         clock pessimism             -0.249     1.712    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.070     1.782    processing_chain[6].Pulser_vend/a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 processing_chain[4].Debouncer_vend/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[4].Debouncer_vend/q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.243ns (46.270%)  route 0.282ns (53.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[4].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  processing_chain[4].Debouncer_vend/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148     1.594 r  processing_chain[4].Debouncer_vend/s1_reg/Q
                         net (fo=3, routed)           0.282     1.876    processing_chain[4].Debouncer_vend/s1_reg_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.095     1.971 r  processing_chain[4].Debouncer_vend/q_reg_i_1__5/O
                         net (fo=1, routed)           0.000     1.971    processing_chain[4].Debouncer_vend/q_reg_i_1__5_n_0
    SLICE_X37Y1          FDRE                                         r  processing_chain[4].Debouncer_vend/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    processing_chain[4].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  processing_chain[4].Debouncer_vend/q_reg_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.105     1.816    processing_chain[4].Debouncer_vend/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 processing_chain[2].Debouncer_vend/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[2].Debouncer_vend/s2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.973%)  route 0.346ns (71.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  processing_chain[2].Debouncer_vend/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  processing_chain[2].Debouncer_vend/s1_reg/Q
                         net (fo=3, routed)           0.346     1.933    processing_chain[2].Debouncer_vend/s1_reg_n_0
    SLICE_X38Y1          FDRE                                         r  processing_chain[2].Debouncer_vend/s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    processing_chain[2].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  processing_chain[2].Debouncer_vend/s2_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.059     1.770    processing_chain[2].Debouncer_vend/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Synchronizer_Qrtr/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_Qtr/s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.565     1.448    Synchronizer_Qrtr/clk_IBUF_BUFG
    SLICE_X45Y1          FDRE                                         r  Synchronizer_Qrtr/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Synchronizer_Qrtr/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.705    Debouncer_Qtr/Q[0]
    SLICE_X45Y1          FDRE                                         r  Debouncer_Qtr/s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.835     1.962    Debouncer_Qtr/clk_IBUF_BUFG
    SLICE_X45Y1          FDRE                                         r  Debouncer_Qtr/s1_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y1          FDRE (Hold_fdre_C_D)         0.066     1.514    Debouncer_Qtr/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 processing_chain[4].Debouncer_vend/q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processing_chain[4].Pulser_vend/a_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.788%)  route 0.167ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.564     1.447    processing_chain[4].Debouncer_vend/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  processing_chain[4].Debouncer_vend/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  processing_chain[4].Debouncer_vend/q_reg_reg/Q
                         net (fo=8, routed)           0.167     1.755    processing_chain[4].Pulser_vend/vend_deb_4
    SLICE_X40Y1          FDRE                                         r  processing_chain[4].Pulser_vend/a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.834     1.961    processing_chain[4].Pulser_vend/clk_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  processing_chain[4].Pulser_vend/a_reg_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.070     1.553    processing_chain[4].Pulser_vend/a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y11   Debouncer_Dlr/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y13   Debouncer_Dlr/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y13   Debouncer_Dlr/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y14   Debouncer_Dlr/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y14   Debouncer_Dlr/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y14   Debouncer_Dlr/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y14   Debouncer_Dlr/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y15   Debouncer_Dlr/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y15   Debouncer_Dlr/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y11   Debouncer_Dlr/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y11   Debouncer_Dlr/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y11   Debouncer_Dlr/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y11   Debouncer_Dlr/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   Debouncer_Dlr/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   Debouncer_Dlr/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.000%)  route 1.715ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.715     7.255    Vending_Actual/Q[0]
    SLICE_X41Y1          FDCE                                         f  Vending_Actual/credit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.623    Vending_Actual/credit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.000%)  route 1.715ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.715     7.255    Vending_Actual/Q[0]
    SLICE_X41Y1          FDCE                                         f  Vending_Actual/credit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.623    Vending_Actual/credit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.000%)  route 1.715ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.715     7.255    Vending_Actual/Q[0]
    SLICE_X41Y1          FDCE                                         f  Vending_Actual/credit_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y1          FDCE                                         r  Vending_Actual/credit_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.623    Vending_Actual/credit_reg[4]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.456ns (20.554%)  route 1.763ns (79.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.763     7.302    Vending_Actual/Q[0]
    SLICE_X42Y0          FDCE                                         f  Vending_Actual/credit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y0          FDCE                                         r  Vending_Actual/credit_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y0          FDCE (Recov_fdce_C_CLR)     -0.319    14.709    Vending_Actual/credit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/credit_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.456ns (20.554%)  route 1.763ns (79.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.763     7.302    Vending_Actual/Q[0]
    SLICE_X42Y0          FDCE                                         f  Vending_Actual/credit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y0          FDCE                                         r  Vending_Actual/credit_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y0          FDCE (Recov_fdce_C_CLR)     -0.319    14.709    Vending_Actual/credit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.456ns (22.687%)  route 1.554ns (77.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.554     7.093    Vending_Actual/Q[0]
    SLICE_X41Y3          FDCE                                         f  Vending_Actual/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.447    14.788    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.622    Vending_Actual/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.435     6.974    Vending_Actual/Q[0]
    SLICE_X43Y2          FDCE                                         f  Vending_Actual/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y2          FDCE                                         r  Vending_Actual/cntr_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.623    Vending_Actual/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.435     6.974    Vending_Actual/Q[0]
    SLICE_X43Y2          FDCE                                         f  Vending_Actual/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y2          FDCE                                         r  Vending_Actual/cntr_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.623    Vending_Actual/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.435     6.974    Vending_Actual/Q[0]
    SLICE_X43Y2          FDCE                                         f  Vending_Actual/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y2          FDCE                                         r  Vending_Actual/cntr_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.623    Vending_Actual/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.562     5.083    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          1.435     6.974    Vending_Actual/Q[0]
    SLICE_X43Y2          FDCE                                         f  Vending_Actual/cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448    14.789    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y2          FDCE                                         r  Vending_Actual/cntr_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.623    Vending_Actual/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  7.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.018%)  route 0.230ns (61.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.230     1.814    Vending_Actual/Q[0]
    SLICE_X43Y8          FDCE                                         f  Vending_Actual/cntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  Vending_Actual/cntr_reg[25]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.369    Vending_Actual/cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.018%)  route 0.230ns (61.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.230     1.814    Vending_Actual/Q[0]
    SLICE_X43Y8          FDCE                                         f  Vending_Actual/cntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  Vending_Actual/cntr_reg[26]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.369    Vending_Actual/cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.018%)  route 0.230ns (61.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.230     1.814    Vending_Actual/Q[0]
    SLICE_X43Y8          FDCE                                         f  Vending_Actual/cntr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  Vending_Actual/cntr_reg[27]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.369    Vending_Actual/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.441%)  route 0.294ns (67.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.294     1.878    Vending_Actual/Q[0]
    SLICE_X43Y7          FDCE                                         f  Vending_Actual/cntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  Vending_Actual/cntr_reg[21]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.369    Vending_Actual/cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.441%)  route 0.294ns (67.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.294     1.878    Vending_Actual/Q[0]
    SLICE_X43Y7          FDCE                                         f  Vending_Actual/cntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  Vending_Actual/cntr_reg[22]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.369    Vending_Actual/cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.441%)  route 0.294ns (67.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.294     1.878    Vending_Actual/Q[0]
    SLICE_X43Y7          FDCE                                         f  Vending_Actual/cntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  Vending_Actual/cntr_reg[23]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.369    Vending_Actual/cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.441%)  route 0.294ns (67.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.294     1.878    Vending_Actual/Q[0]
    SLICE_X43Y7          FDCE                                         f  Vending_Actual/cntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.832     1.959    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  Vending_Actual/cntr_reg[24]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.369    Vending_Actual/cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.292%)  route 0.357ns (71.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.357     1.942    Vending_Actual/Q[0]
    SLICE_X43Y6          FDCE                                         f  Vending_Actual/cntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y6          FDCE                                         r  Vending_Actual/cntr_reg[17]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.370    Vending_Actual/cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.292%)  route 0.357ns (71.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.357     1.942    Vending_Actual/Q[0]
    SLICE_X43Y6          FDCE                                         f  Vending_Actual/cntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y6          FDCE                                         r  Vending_Actual/cntr_reg[18]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.370    Vending_Actual/cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 Sync_Rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/cntr_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.292%)  route 0.357ns (71.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.560     1.443    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Sync_Rst/shift_reg_reg[2]/Q
                         net (fo=36, routed)          0.357     1.942    Vending_Actual/Q[0]
    SLICE_X43Y6          FDCE                                         f  Vending_Actual/cntr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Vending_Actual/clk_IBUF_BUFG
    SLICE_X43Y6          FDCE                                         r  Vending_Actual/cntr_reg[19]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.370    Vending_Actual/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.571    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_Driver/anode_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 3.959ns (57.253%)  route 2.956ns (42.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.569     5.090    Display_Driver/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  Display_Driver/anode_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Display_Driver/anode_register_reg[0]/Q
                         net (fo=1, routed)           2.956     8.502    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.005 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.005    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/anode_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.093ns (59.541%)  route 2.781ns (40.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.569     5.090    Display_Driver/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  Display_Driver/anode_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.419     5.509 r  Display_Driver/anode_register_reg[1]/Q
                         net (fo=1, routed)           2.781     8.291    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674    11.965 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.965    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/sseg_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.047ns (58.891%)  route 2.825ns (41.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    Display_Driver/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Display_Driver/sseg_register_reg[1]/Q
                         net (fo=1, routed)           2.825     8.430    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.960 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.960    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/anode_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 4.101ns (59.726%)  route 2.766ns (40.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.569     5.090    Display_Driver/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  Display_Driver/anode_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.419     5.509 r  Display_Driver/anode_register_reg[3]/Q
                         net (fo=1, routed)           2.766     8.275    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682    11.957 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.957    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/sseg_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 3.991ns (58.679%)  route 2.811ns (41.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.567     5.088    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  Display_Driver/sseg_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Display_Driver/sseg_register_reg[2]/Q
                         net (fo=1, routed)           2.811     8.355    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.890 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.890    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/sseg_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 3.992ns (58.765%)  route 2.801ns (41.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Display_Driver/sseg_register_reg[3]/Q
                         net (fo=1, routed)           2.801     8.344    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.880 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.880    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/sseg_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 3.967ns (58.495%)  route 2.815ns (41.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Display_Driver/sseg_register_reg[0]/Q
                         net (fo=1, routed)           2.815     8.358    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.869 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.869    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/anode_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 3.979ns (58.968%)  route 2.769ns (41.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.569     5.090    Display_Driver/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  Display_Driver/anode_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Display_Driver/anode_register_reg[2]/Q
                         net (fo=1, routed)           2.769     8.315    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.838 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.838    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/sseg_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.694ns  (logic 3.960ns (59.165%)  route 2.733ns (40.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Display_Driver/sseg_register_reg[5]/Q
                         net (fo=1, routed)           2.733     8.277    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.781 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.781    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver/sseg_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.038ns (60.624%)  route 2.623ns (39.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.566     5.087    Display_Driver/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Display_Driver/sseg_register_reg[4]/Q
                         net (fo=1, routed)           2.623     8.228    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.748 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.748    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.212ns (43.071%)  route 0.280ns (56.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  Vending_Actual/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          0.280     1.890    Vending_Actual/state[1]
    SLICE_X46Y4          LUT3 (Prop_lut3_I1_O)        0.048     1.938 r  Vending_Actual/display_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.938    Vending_Actual/display_reg[18]_i_1_n_0
    SLICE_X46Y4          LDCE                                         r  Vending_Actual/display_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.209ns (33.338%)  route 0.418ns (66.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  Vending_Actual/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          0.418     2.028    Vending_Actual/state[1]
    SLICE_X46Y5          LUT4 (Prop_lut4_I1_O)        0.045     2.073 r  Vending_Actual/display_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.073    Vending_Actual/display_reg[1]_i_1_n_0
    SLICE_X46Y5          LDCE                                         r  Vending_Actual/display_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.186ns (28.525%)  route 0.466ns (71.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 f  Vending_Actual/FSM_sequential_state_reg[2]/Q
                         net (fo=32, routed)          0.466     2.053    Vending_Actual/FSM_sequential_state_reg[2]_0[0]
    SLICE_X47Y5          LUT4 (Prop_lut4_I0_O)        0.045     2.098 r  Vending_Actual/display_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.098    Vending_Actual/display_reg[14]_i_1_n_0
    SLICE_X47Y5          LDCE                                         r  Vending_Actual/display_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.184ns (28.051%)  route 0.472ns (71.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 f  Vending_Actual/FSM_sequential_state_reg[2]/Q
                         net (fo=32, routed)          0.358     1.945    Vending_Actual/FSM_sequential_state_reg[2]_0[0]
    SLICE_X45Y6          LUT4 (Prop_lut4_I3_O)        0.043     1.988 r  Vending_Actual/g0_b19/O
                         net (fo=1, routed)           0.114     2.102    Vending_Actual/g0_b19_n_0
    SLICE_X45Y7          LDCE                                         r  Vending_Actual/display_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.186ns (28.179%)  route 0.474ns (71.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X41Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 f  Vending_Actual/FSM_sequential_state_reg[2]/Q
                         net (fo=32, routed)          0.474     2.061    Vending_Actual/FSM_sequential_state_reg[2]_0[0]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.045     2.106 r  Vending_Actual/display_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.106    Vending_Actual/display_reg[19]_i_1_n_0
    SLICE_X46Y5          LDCE                                         r  Vending_Actual/display_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.210ns (30.788%)  route 0.472ns (69.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  Vending_Actual/FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.241     1.851    Vending_Actual/state[0]
    SLICE_X45Y3          LUT4 (Prop_lut4_I1_O)        0.046     1.897 r  Vending_Actual/display_reg[8]_i_1/O
                         net (fo=1, routed)           0.231     2.128    Vending_Actual/display_reg[8]_i_1_n_0
    SLICE_X45Y5          LDCE                                         r  Vending_Actual/display_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.209ns (30.640%)  route 0.473ns (69.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  Vending_Actual/FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.363     1.973    Vending_Actual/state[0]
    SLICE_X46Y6          LUT4 (Prop_lut4_I2_O)        0.045     2.018 r  Vending_Actual/display_reg[26]_i_1/O
                         net (fo=1, routed)           0.110     2.128    Vending_Actual/display_reg[26]_i_1_n_0
    SLICE_X46Y6          LDCE                                         r  Vending_Actual/display_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.207ns (30.309%)  route 0.476ns (69.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  Vending_Actual/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          0.356     1.966    Vending_Actual/state[1]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.043     2.009 r  Vending_Actual/display_reg[6]_i_1/O
                         net (fo=1, routed)           0.120     2.129    Vending_Actual/display_reg[6]_i_1_n_0
    SLICE_X46Y4          LDCE                                         r  Vending_Actual/display_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.209ns (30.267%)  route 0.482ns (69.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  Vending_Actual/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          0.280     1.890    Vending_Actual/state[1]
    SLICE_X46Y4          LUT3 (Prop_lut3_I1_O)        0.045     1.935 r  Vending_Actual/display_reg[27]_i_1/O
                         net (fo=1, routed)           0.201     2.137    Vending_Actual/display_reg[27]_i_1_n_0
    SLICE_X46Y4          LDCE                                         r  Vending_Actual/display_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vending_Actual/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vending_Actual/display_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.209ns (29.891%)  route 0.490ns (70.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.563     1.446    Vending_Actual/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  Vending_Actual/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  Vending_Actual/FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.241     1.851    Vending_Actual/state[0]
    SLICE_X45Y3          LUT4 (Prop_lut4_I1_O)        0.045     1.896 r  Vending_Actual/display_reg[17]_i_1/O
                         net (fo=1, routed)           0.250     2.145    Vending_Actual/display_reg[17]_i_1_n_0
    SLICE_X45Y7          LDCE                                         r  Vending_Actual/display_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Synchronizer_Qrtr/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.454ns (37.561%)  route 2.417ns (62.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.417     3.870    Synchronizer_Qrtr/D[0]
    SLICE_X45Y1          FDRE                                         r  Synchronizer_Qrtr/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.449     4.790    Synchronizer_Qrtr/clk_IBUF_BUFG
    SLICE_X45Y1          FDRE                                         r  Synchronizer_Qrtr/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            processing_chain[5].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.654ns  (logic 1.466ns (40.120%)  route 2.188ns (59.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.188     3.654    processing_chain[5].Synchronizer_vend/D[0]
    SLICE_X32Y2          FDRE                                         r  processing_chain[5].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.446     4.787    processing_chain[5].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X32Y2          FDRE                                         r  processing_chain[5].Synchronizer_vend/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Synchronizer_Dlr/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.537ns  (logic 1.452ns (41.069%)  route 2.084ns (58.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.084     3.537    Synchronizer_Dlr/D[0]
    SLICE_X38Y10         FDRE                                         r  Synchronizer_Dlr/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.443     4.784    Synchronizer_Dlr/clk_IBUF_BUFG
    SLICE_X38Y10         FDRE                                         r  Synchronizer_Dlr/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            processing_chain[1].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.461ns (42.451%)  route 1.981ns (57.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.981     3.442    processing_chain[1].Synchronizer_vend/D[0]
    SLICE_X41Y7          FDRE                                         r  processing_chain[1].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.446     4.787    processing_chain[1].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  processing_chain[1].Synchronizer_vend/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            processing_chain[4].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.409ns  (logic 1.451ns (42.552%)  route 1.959ns (57.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.959     3.409    processing_chain[4].Synchronizer_vend/D[0]
    SLICE_X34Y1          FDRE                                         r  processing_chain[4].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.445     4.786    processing_chain[4].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  processing_chain[4].Synchronizer_vend/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Sync_Rst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.441ns (42.429%)  route 1.956ns (57.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.956     3.397    Sync_Rst/D[0]
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.443     4.784    Sync_Rst/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Sync_Rst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            processing_chain[0].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 1.453ns (42.851%)  route 1.938ns (57.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.938     3.390    processing_chain[0].Synchronizer_vend/D[0]
    SLICE_X38Y8          FDRE                                         r  processing_chain[0].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.444     4.785    processing_chain[0].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  processing_chain[0].Synchronizer_vend/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            processing_chain[7].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.378ns  (logic 1.459ns (43.184%)  route 1.919ns (56.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.919     3.378    processing_chain[7].Synchronizer_vend/D[0]
    SLICE_X35Y8          FDRE                                         r  processing_chain[7].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.443     4.784    processing_chain[7].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  processing_chain[7].Synchronizer_vend/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            processing_chain[2].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 1.464ns (43.961%)  route 1.866ns (56.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.866     3.330    processing_chain[2].Synchronizer_vend/D[0]
    SLICE_X28Y1          FDRE                                         r  processing_chain[2].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448     4.789    processing_chain[2].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  processing_chain[2].Synchronizer_vend/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            processing_chain[3].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.448ns (43.806%)  route 1.858ns (56.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.858     3.307    processing_chain[3].Synchronizer_vend/D[0]
    SLICE_X28Y2          FDRE                                         r  processing_chain[3].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         1.448     4.789    processing_chain[3].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  processing_chain[3].Synchronizer_vend/shift_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vending_Actual/display_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/sseg_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.203ns (64.178%)  route 0.113ns (35.822%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[22]/G
    SLICE_X45Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Vending_Actual/display_reg[22]/Q
                         net (fo=2, routed)           0.113     0.271    Vending_Actual/sseg_disp[22]
    SLICE_X46Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.316 r  Vending_Actual/sseg_register[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    Display_Driver/D[1]
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Display_Driver/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[1]/C

Slack:                    inf
  Source:                 Vending_Actual/display_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/sseg_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.203ns (61.016%)  route 0.130ns (38.984%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[5]/G
    SLICE_X47Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Vending_Actual/display_reg[5]/Q
                         net (fo=4, routed)           0.130     0.288    Vending_Actual/sseg_disp[5]
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  Vending_Actual/sseg_register[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    Display_Driver/D[0]
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[0]/C

Slack:                    inf
  Source:                 Vending_Actual/display_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/sseg_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.223ns (65.741%)  route 0.116ns (34.259%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[23]/G
    SLICE_X46Y5          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Vending_Actual/display_reg[23]/Q
                         net (fo=2, routed)           0.116     0.294    Vending_Actual/sseg_disp[23]
    SLICE_X47Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.339 r  Vending_Actual/sseg_register[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Display_Driver/D[2]
    SLICE_X47Y6          FDRE                                         r  Display_Driver/sseg_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.834     1.961    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  Display_Driver/sseg_register_reg[2]/C

Slack:                    inf
  Source:                 Vending_Actual/display_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/sseg_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.203ns (58.154%)  route 0.146ns (41.846%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[20]/G
    SLICE_X45Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Vending_Actual/display_reg[20]/Q
                         net (fo=2, routed)           0.146     0.304    Vending_Actual/sseg_disp[20]
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.349 r  Vending_Actual/sseg_register[6]_i_1/O
                         net (fo=1, routed)           0.000     0.349    Display_Driver/D[6]
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Display_Driver/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[6]/C

Slack:                    inf
  Source:                 Vending_Actual/display_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/sseg_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.223ns (58.944%)  route 0.155ns (41.056%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[26]/G
    SLICE_X46Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Vending_Actual/display_reg[26]/Q
                         net (fo=6, routed)           0.155     0.333    Vending_Actual/sseg_disp[26]
    SLICE_X47Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.378 r  Vending_Actual/sseg_register[5]_i_1/O
                         net (fo=1, routed)           0.000     0.378    Display_Driver/D[5]
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[5]/C

Slack:                    inf
  Source:                 Vending_Actual/display_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/sseg_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.203ns (51.227%)  route 0.193ns (48.773%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[17]/G
    SLICE_X45Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Vending_Actual/display_reg[17]/Q
                         net (fo=2, routed)           0.193     0.351    Vending_Actual/sseg_disp[17]
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.396 r  Vending_Actual/sseg_register[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    Display_Driver/D[3]
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Display_Driver/sseg_register_reg[3]/C

Slack:                    inf
  Source:                 Vending_Actual/display_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/sseg_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.118%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[25]/G
    SLICE_X46Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Vending_Actual/display_reg[25]/Q
                         net (fo=3, routed)           0.191     0.369    Vending_Actual/sseg_disp[25]
    SLICE_X46Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  Vending_Actual/sseg_register[4]_i_1/O
                         net (fo=1, routed)           0.000     0.414    Display_Driver/D[4]
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Display_Driver/clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Display_Driver/sseg_register_reg[4]/C

Slack:                    inf
  Source:                 Vending_Actual/display_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Display_Driver/dp_register_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.268ns (55.868%)  route 0.212ns (44.132%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          LDCE                         0.000     0.000 r  Vending_Actual/display_reg[2]/G
    SLICE_X46Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Vending_Actual/display_reg[2]/Q
                         net (fo=3, routed)           0.104     0.282    Vending_Actual/sseg_disp[2]
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.045     0.327 r  Vending_Actual/dp_register_i_4/O
                         net (fo=1, routed)           0.107     0.435    Vending_Actual/dp_register_i_4_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.480 r  Vending_Actual/dp_register_i_1/O
                         net (fo=1, routed)           0.000     0.480    Display_Driver/dp_register0
    SLICE_X47Y7          FDRE                                         r  Display_Driver/dp_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.833     1.960    Display_Driver/clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Display_Driver/dp_register_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            processing_chain[6].Synchronizer_vend/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.218ns (20.978%)  route 0.821ns (79.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.821     1.039    processing_chain[6].Synchronizer_vend/D[0]
    SLICE_X34Y3          FDRE                                         r  processing_chain[6].Synchronizer_vend/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.831     1.958    processing_chain[6].Synchronizer_vend/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  processing_chain[6].Synchronizer_vend/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Synchronizer_Ref/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.219ns (21.003%)  route 0.825ns (78.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.825     1.044    Synchronizer_Ref/D[0]
    SLICE_X36Y16         FDRE                                         r  Synchronizer_Ref/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=355, routed)         0.825     1.952    Synchronizer_Ref/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  Synchronizer_Ref/shift_reg_reg[1]/C





