

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Mon Nov  9 14:27:44 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       without_optimization
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.660|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  23906|  23906|  23906|  23906|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1               |  21504|  21504|        84|          -|          -|   256|    no    |
        | + Reorder_fft_label0  |     76|     76|        19|          -|          -|     4|    no    |
        |- Loop 2               |   2400|   2400|         5|          -|          -|   480|    no    |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    233|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|     20|   1428|   2947|    -|
|Memory           |        2|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    426|    -|
|Register         |        -|      -|    898|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|     20|   2326|   3606|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     25|      6|     20|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Reorder_fft_AXILiteS_s_axi_U  |Reorder_fft_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |Reorder_fft_fadd_dEe_U1       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U2       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U3       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U4       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fmul_eOg_U5       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U6       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U7       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U8       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_mux_4fYi_U9       |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U10      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U11      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        0|     20| 1428| 2947|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_reorder_I_U  |Reorder_fft_lut_rbkb  |        1|  0|   0|    0|   480|   10|     1|         4800|
    |lut_reorder_J_U  |Reorder_fft_lut_rcud  |        1|  0|   0|    0|   480|   10|     1|         4800|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   20|     2|         9600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln86_fu_442_p2       |     +    |      0|  0|  13|          11|          11|
    |c_aux_fu_379_p2          |     +    |      0|  0|  12|           3|           1|
    |c_fu_448_p2              |     +    |      0|  0|  13|          11|           3|
    |i_fu_493_p2              |     +    |      0|  0|  15|           9|           1|
    |icmp_ln68_fu_373_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln93_fu_487_p2      |   icmp   |      0|  0|  13|           9|           7|
    |ind1_fu_335_p2           |    or    |      0|  0|  10|          10|           1|
    |ind2_fu_352_p2           |    or    |      0|  0|  10|          10|           2|
    |ind3_fu_357_p2           |    or    |      0|  0|  10|          10|           2|
    |grp_fu_286_p1            |  select  |      0|  0|  32|           1|          32|
    |select_ln77_1_fu_422_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln77_fu_415_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln83_1_fu_436_p3  |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 233|          80|         160|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |Imag_Addr_A_orig    |   53|         12|   32|        384|
    |Imag_Din_A          |   21|          4|   32|        128|
    |Imag_WEN_A          |    9|          2|    4|          8|
    |Real_r_Addr_A_orig  |   47|         10|   32|        320|
    |Real_r_Din_A        |   21|          4|   32|        128|
    |Real_r_WEN_A        |    9|          2|    4|          8|
    |ap_NS_fsm           |  149|         33|    1|         33|
    |c_0_reg_224         |    9|          2|   11|         22|
    |c_aux_0_reg_236     |    9|          2|    3|          6|
    |grp_fu_258_p1       |   15|          3|   32|         96|
    |grp_fu_262_p1       |   15|          3|   32|         96|
    |grp_fu_274_p0       |   15|          3|   32|         96|
    |grp_fu_274_p1       |   15|          3|   32|         96|
    |grp_fu_278_p0       |   15|          3|   32|         96|
    |grp_fu_278_p1       |   15|          3|   32|         96|
    |i_0_reg_247         |    9|          2|    9|         18|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  426|         91|  352|       1631|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |IM_vec_128_a_reg_585    |  32|   0|   32|          0|
    |IM_vec_128_b_reg_600    |  32|   0|   32|          0|
    |IM_vec_128_c_0_reg_605  |  32|   0|   32|          0|
    |IM_vec_128_c_1_reg_610  |  32|   0|   32|          0|
    |IM_vec_128_d_0_reg_615  |  32|   0|   32|          0|
    |IM_vec_128_d_1_reg_620  |  32|   0|   32|          0|
    |Imag_addr_1_reg_560     |   8|   0|   10|          2|
    |Imag_addr_4_reg_735     |  10|   0|   10|          0|
    |Imag_addr_5_reg_745     |  10|   0|   10|          0|
    |Imag_addr_reg_540       |   9|   0|   10|          1|
    |RE_vec_128_b_reg_565    |  32|   0|   32|          0|
    |RE_vec_128_c_0_reg_580  |  32|   0|   32|          0|
    |RE_vec_128_d_0_reg_595  |  32|   0|   32|          0|
    |RE_vec_128_d_1_reg_570  |  32|   0|   32|          0|
    |Real_addr_2_reg_535     |   9|   0|   10|          1|
    |Real_addr_3_reg_555     |   8|   0|   10|          2|
    |Real_addr_4_reg_730     |  10|   0|   10|          0|
    |Real_addr_5_reg_740     |  10|   0|   10|          0|
    |add_ln86_reg_667        |  11|   0|   11|          0|
    |ap_CS_fsm               |  32|   0|   32|          0|
    |c_0_reg_224             |  11|   0|   11|          0|
    |c_aux_0_reg_236         |   3|   0|    3|          0|
    |c_aux_reg_628           |   3|   0|    3|          0|
    |i_0_reg_247             |   9|   0|    9|          0|
    |i_reg_710               |   9|   0|    9|          0|
    |indexJ_reg_725          |  10|   0|   10|          0|
    |reg_290                 |  32|   0|   32|          0|
    |reg_296                 |  32|   0|   32|          0|
    |reg_301                 |  32|   0|   32|          0|
    |reg_306                 |  32|   0|   32|          0|
    |reg_311                 |  32|   0|   32|          0|
    |reg_317                 |  32|   0|   32|          0|
    |select_ln77_1_reg_652   |  32|   0|   32|          0|
    |select_ln83_1_reg_662   |  32|   0|   32|          0|
    |tmp_6_reg_677           |  32|   0|   32|          0|
    |tmp_7_reg_687           |  32|   0|   32|          0|
    |tmp_8_reg_682           |  32|   0|   32|          0|
    |tmp_9_reg_692           |  32|   0|   32|          0|
    |trunc_ln42_reg_519      |  10|   0|   10|          0|
    |trunc_ln76_reg_633      |   2|   0|    2|          0|
    |zext_ln50_reg_525       |  11|   0|   64|         53|
    |zext_ln51_reg_545       |   9|   0|   64|         55|
    +------------------------+----+----+-----+-----------+
    |Total                   | 898|   0| 1012|        114|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|Real_r_Addr_A           | out |   32|    bram    |    Real_r    |     array    |
|Real_r_EN_A             | out |    1|    bram    |    Real_r    |     array    |
|Real_r_WEN_A            | out |    4|    bram    |    Real_r    |     array    |
|Real_r_Din_A            | out |   32|    bram    |    Real_r    |     array    |
|Real_r_Dout_A           |  in |   32|    bram    |    Real_r    |     array    |
|Real_r_Clk_A            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Rst_A            | out |    1|    bram    |    Real_r    |     array    |
|Imag_Addr_A             | out |   32|    bram    |     Imag     |     array    |
|Imag_EN_A               | out |    1|    bram    |     Imag     |     array    |
|Imag_WEN_A              | out |    4|    bram    |     Imag     |     array    |
|Imag_Din_A              | out |   32|    bram    |     Imag     |     array    |
|Imag_Dout_A             |  in |   32|    bram    |     Imag     |     array    |
|Imag_Clk_A              | out |    1|    bram    |     Imag     |     array    |
|Imag_Rst_A              | out |    1|    bram    |     Imag     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

