<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/instance/instance_pioc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_9c4d88647ea30a902854cd0f3947a11e.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_pioc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="same70_2instance_2instance__pioc_8h__dep__incl.svg" width="643" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="same70_2instance_2instance__pioc_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5e03248d744f70fd258f5e400af8114f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a5e03248d744f70fd258f5e400af8114f">REG_PIOC_PER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1200U)</td></tr>
<tr class="memdesc:a5e03248d744f70fd258f5e400af8114f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) PIO Enable Register  <a href="#a5e03248d744f70fd258f5e400af8114f">More...</a><br /></td></tr>
<tr class="separator:a5e03248d744f70fd258f5e400af8114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106aa363d1502ea19fb52f783b37bc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a106aa363d1502ea19fb52f783b37bc2d">REG_PIOC_PDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1204U)</td></tr>
<tr class="memdesc:a106aa363d1502ea19fb52f783b37bc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) PIO Disable Register  <a href="#a106aa363d1502ea19fb52f783b37bc2d">More...</a><br /></td></tr>
<tr class="separator:a106aa363d1502ea19fb52f783b37bc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5353f1ef343fc23335ace86a5b40bfdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a5353f1ef343fc23335ace86a5b40bfdb">REG_PIOC_PSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1208U)</td></tr>
<tr class="memdesc:a5353f1ef343fc23335ace86a5b40bfdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) PIO Status Register  <a href="#a5353f1ef343fc23335ace86a5b40bfdb">More...</a><br /></td></tr>
<tr class="separator:a5353f1ef343fc23335ace86a5b40bfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15ce5a7b3a9bdb1fa2ce5e0c359a521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ab15ce5a7b3a9bdb1fa2ce5e0c359a521">REG_PIOC_OER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1210U)</td></tr>
<tr class="memdesc:ab15ce5a7b3a9bdb1fa2ce5e0c359a521"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Enable Register  <a href="#ab15ce5a7b3a9bdb1fa2ce5e0c359a521">More...</a><br /></td></tr>
<tr class="separator:ab15ce5a7b3a9bdb1fa2ce5e0c359a521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529953892e8a52f64349378ffc6ca14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a529953892e8a52f64349378ffc6ca14b">REG_PIOC_ODR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1214U)</td></tr>
<tr class="memdesc:a529953892e8a52f64349378ffc6ca14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Disable Register  <a href="#a529953892e8a52f64349378ffc6ca14b">More...</a><br /></td></tr>
<tr class="separator:a529953892e8a52f64349378ffc6ca14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0a7710746db02bf01e02a233d1f721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ada0a7710746db02bf01e02a233d1f721">REG_PIOC_OSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1218U)</td></tr>
<tr class="memdesc:ada0a7710746db02bf01e02a233d1f721"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Status Register  <a href="#ada0a7710746db02bf01e02a233d1f721">More...</a><br /></td></tr>
<tr class="separator:ada0a7710746db02bf01e02a233d1f721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5d14d56b5cb3e570ef5ee5fdab8137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#aee5d14d56b5cb3e570ef5ee5fdab8137">REG_PIOC_IFER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1220U)</td></tr>
<tr class="memdesc:aee5d14d56b5cb3e570ef5ee5fdab8137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Glitch Input Filter Enable Register  <a href="#aee5d14d56b5cb3e570ef5ee5fdab8137">More...</a><br /></td></tr>
<tr class="separator:aee5d14d56b5cb3e570ef5ee5fdab8137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9366f7110327f74031369b7e01c796c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a9366f7110327f74031369b7e01c796c8">REG_PIOC_IFDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1224U)</td></tr>
<tr class="memdesc:a9366f7110327f74031369b7e01c796c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Glitch Input Filter Disable Register  <a href="#a9366f7110327f74031369b7e01c796c8">More...</a><br /></td></tr>
<tr class="separator:a9366f7110327f74031369b7e01c796c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ab746dcd90461d9925d26a7a05ee80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#aa5ab746dcd90461d9925d26a7a05ee80">REG_PIOC_IFSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1228U)</td></tr>
<tr class="memdesc:aa5ab746dcd90461d9925d26a7a05ee80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Glitch Input Filter Status Register  <a href="#aa5ab746dcd90461d9925d26a7a05ee80">More...</a><br /></td></tr>
<tr class="separator:aa5ab746dcd90461d9925d26a7a05ee80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bcf64a297ea5a730c84a42e4ad1845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a82bcf64a297ea5a730c84a42e4ad1845">REG_PIOC_SODR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1230U)</td></tr>
<tr class="memdesc:a82bcf64a297ea5a730c84a42e4ad1845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Set Output Data Register  <a href="#a82bcf64a297ea5a730c84a42e4ad1845">More...</a><br /></td></tr>
<tr class="separator:a82bcf64a297ea5a730c84a42e4ad1845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd334123b5fee715e62344825356debf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#abd334123b5fee715e62344825356debf">REG_PIOC_CODR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1234U)</td></tr>
<tr class="memdesc:abd334123b5fee715e62344825356debf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Clear Output Data Register  <a href="#abd334123b5fee715e62344825356debf">More...</a><br /></td></tr>
<tr class="separator:abd334123b5fee715e62344825356debf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29ae65141df48fd5f5139c90c182640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#aa29ae65141df48fd5f5139c90c182640">REG_PIOC_ODSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1238U)</td></tr>
<tr class="memdesc:aa29ae65141df48fd5f5139c90c182640"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Data Status Register  <a href="#aa29ae65141df48fd5f5139c90c182640">More...</a><br /></td></tr>
<tr class="separator:aa29ae65141df48fd5f5139c90c182640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de1ff31f5c725b802821d4e557874f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a8de1ff31f5c725b802821d4e557874f2">REG_PIOC_PDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E123CU)</td></tr>
<tr class="memdesc:a8de1ff31f5c725b802821d4e557874f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pin Data Status Register  <a href="#a8de1ff31f5c725b802821d4e557874f2">More...</a><br /></td></tr>
<tr class="separator:a8de1ff31f5c725b802821d4e557874f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada50d93680fe7a784dbedd07cf5fea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ada50d93680fe7a784dbedd07cf5fea34">REG_PIOC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1240U)</td></tr>
<tr class="memdesc:ada50d93680fe7a784dbedd07cf5fea34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Enable Register  <a href="#ada50d93680fe7a784dbedd07cf5fea34">More...</a><br /></td></tr>
<tr class="separator:ada50d93680fe7a784dbedd07cf5fea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841265b1a13349be829a98482fde2b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a841265b1a13349be829a98482fde2b14">REG_PIOC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1244U)</td></tr>
<tr class="memdesc:a841265b1a13349be829a98482fde2b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Disable Register  <a href="#a841265b1a13349be829a98482fde2b14">More...</a><br /></td></tr>
<tr class="separator:a841265b1a13349be829a98482fde2b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9c06e66665886b1830ac33b7a67aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a4c9c06e66665886b1830ac33b7a67aa3">REG_PIOC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1248U)</td></tr>
<tr class="memdesc:a4c9c06e66665886b1830ac33b7a67aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Mask Register  <a href="#a4c9c06e66665886b1830ac33b7a67aa3">More...</a><br /></td></tr>
<tr class="separator:a4c9c06e66665886b1830ac33b7a67aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e4a6456fd77ef639ca3273ac2289cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a62e4a6456fd77ef639ca3273ac2289cb">REG_PIOC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E124CU)</td></tr>
<tr class="memdesc:a62e4a6456fd77ef639ca3273ac2289cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Interrupt Status Register  <a href="#a62e4a6456fd77ef639ca3273ac2289cb">More...</a><br /></td></tr>
<tr class="separator:a62e4a6456fd77ef639ca3273ac2289cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec442b232638fe54d6ee7df550e2e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a0ec442b232638fe54d6ee7df550e2e5c">REG_PIOC_MDER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1250U)</td></tr>
<tr class="memdesc:a0ec442b232638fe54d6ee7df550e2e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Multi-driver Enable Register  <a href="#a0ec442b232638fe54d6ee7df550e2e5c">More...</a><br /></td></tr>
<tr class="separator:a0ec442b232638fe54d6ee7df550e2e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa524ff4779d97e2f46ff4f2b4e295b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#aa524ff4779d97e2f46ff4f2b4e295b9b">REG_PIOC_MDDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1254U)</td></tr>
<tr class="memdesc:aa524ff4779d97e2f46ff4f2b4e295b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Multi-driver Disable Register  <a href="#aa524ff4779d97e2f46ff4f2b4e295b9b">More...</a><br /></td></tr>
<tr class="separator:aa524ff4779d97e2f46ff4f2b4e295b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e7f4860896acca839c46d96b1e84ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a31e7f4860896acca839c46d96b1e84ce">REG_PIOC_MDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1258U)</td></tr>
<tr class="memdesc:a31e7f4860896acca839c46d96b1e84ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Multi-driver Status Register  <a href="#a31e7f4860896acca839c46d96b1e84ce">More...</a><br /></td></tr>
<tr class="separator:a31e7f4860896acca839c46d96b1e84ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2652c1b03576a384c17724d7bd6bd2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a2652c1b03576a384c17724d7bd6bd2e3">REG_PIOC_PUDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1260U)</td></tr>
<tr class="memdesc:a2652c1b03576a384c17724d7bd6bd2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pull-up Disable Register  <a href="#a2652c1b03576a384c17724d7bd6bd2e3">More...</a><br /></td></tr>
<tr class="separator:a2652c1b03576a384c17724d7bd6bd2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61805699bea48dc7a58bc95143666a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ae61805699bea48dc7a58bc95143666a1">REG_PIOC_PUER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1264U)</td></tr>
<tr class="memdesc:ae61805699bea48dc7a58bc95143666a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pull-up Enable Register  <a href="#ae61805699bea48dc7a58bc95143666a1">More...</a><br /></td></tr>
<tr class="separator:ae61805699bea48dc7a58bc95143666a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3546151af6c2db8d4d39896dbf4278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a9e3546151af6c2db8d4d39896dbf4278">REG_PIOC_PUSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1268U)</td></tr>
<tr class="memdesc:a9e3546151af6c2db8d4d39896dbf4278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pad Pull-up Status Register  <a href="#a9e3546151af6c2db8d4d39896dbf4278">More...</a><br /></td></tr>
<tr class="separator:a9e3546151af6c2db8d4d39896dbf4278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341f89466de3b4fe90da9378374d77de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a341f89466de3b4fe90da9378374d77de">REG_PIOC_ABCDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1270U)</td></tr>
<tr class="memdesc:a341f89466de3b4fe90da9378374d77de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Peripheral Select Register  <a href="#a341f89466de3b4fe90da9378374d77de">More...</a><br /></td></tr>
<tr class="separator:a341f89466de3b4fe90da9378374d77de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a9b79f7dd015a1fe1ed487a1e86d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a24a9b79f7dd015a1fe1ed487a1e86d80">REG_PIOC_IFSCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1280U)</td></tr>
<tr class="memdesc:a24a9b79f7dd015a1fe1ed487a1e86d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Disable Register  <a href="#a24a9b79f7dd015a1fe1ed487a1e86d80">More...</a><br /></td></tr>
<tr class="separator:a24a9b79f7dd015a1fe1ed487a1e86d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abea903d5813bc2d05a91a64ce7159a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a5abea903d5813bc2d05a91a64ce7159a">REG_PIOC_IFSCER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1284U)</td></tr>
<tr class="memdesc:a5abea903d5813bc2d05a91a64ce7159a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Enable Register  <a href="#a5abea903d5813bc2d05a91a64ce7159a">More...</a><br /></td></tr>
<tr class="separator:a5abea903d5813bc2d05a91a64ce7159a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9821f5494169c5e56c7d4efc10c128ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a9821f5494169c5e56c7d4efc10c128ea">REG_PIOC_IFSCSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1288U)</td></tr>
<tr class="memdesc:a9821f5494169c5e56c7d4efc10c128ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Status Register  <a href="#a9821f5494169c5e56c7d4efc10c128ea">More...</a><br /></td></tr>
<tr class="separator:a9821f5494169c5e56c7d4efc10c128ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f215bd19a38b1cb9ce71e70885c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a59f215bd19a38b1cb9ce71e70885c0ba">REG_PIOC_SCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E128CU)</td></tr>
<tr class="memdesc:a59f215bd19a38b1cb9ce71e70885c0ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Slow Clock Divider Debouncing Register  <a href="#a59f215bd19a38b1cb9ce71e70885c0ba">More...</a><br /></td></tr>
<tr class="separator:a59f215bd19a38b1cb9ce71e70885c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456bdcb08bd8c71633aef630c89655af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a456bdcb08bd8c71633aef630c89655af">REG_PIOC_PPDDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1290U)</td></tr>
<tr class="memdesc:a456bdcb08bd8c71633aef630c89655af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pad Pull-down Disable Register  <a href="#a456bdcb08bd8c71633aef630c89655af">More...</a><br /></td></tr>
<tr class="separator:a456bdcb08bd8c71633aef630c89655af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49130cb2b0fd2e1e249ff72783d6438e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a49130cb2b0fd2e1e249ff72783d6438e">REG_PIOC_PPDER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1294U)</td></tr>
<tr class="memdesc:a49130cb2b0fd2e1e249ff72783d6438e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pad Pull-down Enable Register  <a href="#a49130cb2b0fd2e1e249ff72783d6438e">More...</a><br /></td></tr>
<tr class="separator:a49130cb2b0fd2e1e249ff72783d6438e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2143ad3cc140fc0bf5bca89f56182b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a2143ad3cc140fc0bf5bca89f56182b73">REG_PIOC_PPDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1298U)</td></tr>
<tr class="memdesc:a2143ad3cc140fc0bf5bca89f56182b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Pad Pull-down Status Register  <a href="#a2143ad3cc140fc0bf5bca89f56182b73">More...</a><br /></td></tr>
<tr class="separator:a2143ad3cc140fc0bf5bca89f56182b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee065eabe774ee640006db04cd17421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a4ee065eabe774ee640006db04cd17421">REG_PIOC_OWER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12A0U)</td></tr>
<tr class="memdesc:a4ee065eabe774ee640006db04cd17421"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Write Enable  <a href="#a4ee065eabe774ee640006db04cd17421">More...</a><br /></td></tr>
<tr class="separator:a4ee065eabe774ee640006db04cd17421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a0715d8034146c26be225c9c755bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a39a0715d8034146c26be225c9c755bac">REG_PIOC_OWDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12A4U)</td></tr>
<tr class="memdesc:a39a0715d8034146c26be225c9c755bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Write Disable  <a href="#a39a0715d8034146c26be225c9c755bac">More...</a><br /></td></tr>
<tr class="separator:a39a0715d8034146c26be225c9c755bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477aa0fc6c24d1d8d597eb8fa272245b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a477aa0fc6c24d1d8d597eb8fa272245b">REG_PIOC_OWSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12A8U)</td></tr>
<tr class="memdesc:a477aa0fc6c24d1d8d597eb8fa272245b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Output Write Status Register  <a href="#a477aa0fc6c24d1d8d597eb8fa272245b">More...</a><br /></td></tr>
<tr class="separator:a477aa0fc6c24d1d8d597eb8fa272245b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae516a4b22ffe262b01f5fc09f688aad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ae516a4b22ffe262b01f5fc09f688aad4">REG_PIOC_AIMER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12B0U)</td></tr>
<tr class="memdesc:ae516a4b22ffe262b01f5fc09f688aad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Enable Register  <a href="#ae516a4b22ffe262b01f5fc09f688aad4">More...</a><br /></td></tr>
<tr class="separator:ae516a4b22ffe262b01f5fc09f688aad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732d331101ed7852730002f350701f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a732d331101ed7852730002f350701f35">REG_PIOC_AIMDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12B4U)</td></tr>
<tr class="memdesc:a732d331101ed7852730002f350701f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Disable Register  <a href="#a732d331101ed7852730002f350701f35">More...</a><br /></td></tr>
<tr class="separator:a732d331101ed7852730002f350701f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac128989868cfefd6d7ca1ab4171584c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ac128989868cfefd6d7ca1ab4171584c1">REG_PIOC_AIMMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12B8U)</td></tr>
<tr class="memdesc:ac128989868cfefd6d7ca1ab4171584c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Mask Register  <a href="#ac128989868cfefd6d7ca1ab4171584c1">More...</a><br /></td></tr>
<tr class="separator:ac128989868cfefd6d7ca1ab4171584c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acf3d55e48631bdfac0b134cf7962cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a4acf3d55e48631bdfac0b134cf7962cf">REG_PIOC_ESR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12C0U)</td></tr>
<tr class="memdesc:a4acf3d55e48631bdfac0b134cf7962cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Edge Select Register  <a href="#a4acf3d55e48631bdfac0b134cf7962cf">More...</a><br /></td></tr>
<tr class="separator:a4acf3d55e48631bdfac0b134cf7962cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda8e08648e8d4791f6e29b3e9881c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#acda8e08648e8d4791f6e29b3e9881c81">REG_PIOC_LSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12C4U)</td></tr>
<tr class="memdesc:acda8e08648e8d4791f6e29b3e9881c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Level Select Register  <a href="#acda8e08648e8d4791f6e29b3e9881c81">More...</a><br /></td></tr>
<tr class="separator:acda8e08648e8d4791f6e29b3e9881c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f305243b60fe50604f22b22734c9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a5f305243b60fe50604f22b22734c9dab">REG_PIOC_ELSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12C8U)</td></tr>
<tr class="memdesc:a5f305243b60fe50604f22b22734c9dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Edge/Level Status Register  <a href="#a5f305243b60fe50604f22b22734c9dab">More...</a><br /></td></tr>
<tr class="separator:a5f305243b60fe50604f22b22734c9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82159dd9b522dcb883eb3b2c6f57a2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a82159dd9b522dcb883eb3b2c6f57a2b4">REG_PIOC_FELLSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12D0U)</td></tr>
<tr class="memdesc:a82159dd9b522dcb883eb3b2c6f57a2b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Falling Edge/Low-Level Select Register  <a href="#a82159dd9b522dcb883eb3b2c6f57a2b4">More...</a><br /></td></tr>
<tr class="separator:a82159dd9b522dcb883eb3b2c6f57a2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad255cdf0ec711823521b5b8199b93419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ad255cdf0ec711823521b5b8199b93419">REG_PIOC_REHLSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12D4U)</td></tr>
<tr class="memdesc:ad255cdf0ec711823521b5b8199b93419"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Rising Edge/High-Level Select Register  <a href="#ad255cdf0ec711823521b5b8199b93419">More...</a><br /></td></tr>
<tr class="separator:ad255cdf0ec711823521b5b8199b93419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45111f6ebfb1f4f149850019e8ea10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ab45111f6ebfb1f4f149850019e8ea10a">REG_PIOC_FRLHSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12D8U)</td></tr>
<tr class="memdesc:ab45111f6ebfb1f4f149850019e8ea10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Fall/Rise - Low/High Status Register  <a href="#ab45111f6ebfb1f4f149850019e8ea10a">More...</a><br /></td></tr>
<tr class="separator:ab45111f6ebfb1f4f149850019e8ea10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615d15e41a1153512c48fedae5daf010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a615d15e41a1153512c48fedae5daf010">REG_PIOC_LOCKSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12E0U)</td></tr>
<tr class="memdesc:a615d15e41a1153512c48fedae5daf010"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Lock Status  <a href="#a615d15e41a1153512c48fedae5daf010">More...</a><br /></td></tr>
<tr class="separator:a615d15e41a1153512c48fedae5daf010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f9196378642d70eb0cc11a2a44eff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a96f9196378642d70eb0cc11a2a44eff1">REG_PIOC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E12E4U)</td></tr>
<tr class="memdesc:a96f9196378642d70eb0cc11a2a44eff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Write Protection Mode Register  <a href="#a96f9196378642d70eb0cc11a2a44eff1">More...</a><br /></td></tr>
<tr class="separator:a96f9196378642d70eb0cc11a2a44eff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a16225380d6ccf758fab0d661ab577e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a4a16225380d6ccf758fab0d661ab577e">REG_PIOC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12E8U)</td></tr>
<tr class="memdesc:a4a16225380d6ccf758fab0d661ab577e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Write Protection Status Register  <a href="#a4a16225380d6ccf758fab0d661ab577e">More...</a><br /></td></tr>
<tr class="separator:a4a16225380d6ccf758fab0d661ab577e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c25038b7888cbf18865a2be9098db82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a4c25038b7888cbf18865a2be9098db82">REG_PIOC_SCHMITT</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1300U)</td></tr>
<tr class="memdesc:a4c25038b7888cbf18865a2be9098db82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Schmitt Trigger Register  <a href="#a4c25038b7888cbf18865a2be9098db82">More...</a><br /></td></tr>
<tr class="separator:a4c25038b7888cbf18865a2be9098db82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86833560f8ac3a8ba5ae56b83ba28ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a86833560f8ac3a8ba5ae56b83ba28ff7">REG_PIOC_DRIVER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1318U)</td></tr>
<tr class="memdesc:a86833560f8ac3a8ba5ae56b83ba28ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) I/O Drive Register  <a href="#a86833560f8ac3a8ba5ae56b83ba28ff7">More...</a><br /></td></tr>
<tr class="separator:a86833560f8ac3a8ba5ae56b83ba28ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1851d5407c70ec64eb7fce390ac10551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a1851d5407c70ec64eb7fce390ac10551">REG_PIOC_PCMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1350U)</td></tr>
<tr class="memdesc:a1851d5407c70ec64eb7fce390ac10551"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Parallel Capture Mode Register  <a href="#a1851d5407c70ec64eb7fce390ac10551">More...</a><br /></td></tr>
<tr class="separator:a1851d5407c70ec64eb7fce390ac10551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af897cf6aacf41a93cecd02a232bf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a4af897cf6aacf41a93cecd02a232bf1c">REG_PIOC_PCIER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1354U)</td></tr>
<tr class="memdesc:a4af897cf6aacf41a93cecd02a232bf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Enable Register  <a href="#a4af897cf6aacf41a93cecd02a232bf1c">More...</a><br /></td></tr>
<tr class="separator:a4af897cf6aacf41a93cecd02a232bf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0802cf1e3b0afeb41f7261720b0782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a5a0802cf1e3b0afeb41f7261720b0782">REG_PIOC_PCIDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1358U)</td></tr>
<tr class="memdesc:a5a0802cf1e3b0afeb41f7261720b0782"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Disable Register  <a href="#a5a0802cf1e3b0afeb41f7261720b0782">More...</a><br /></td></tr>
<tr class="separator:a5a0802cf1e3b0afeb41f7261720b0782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d2fa9450a0980807bde1fa3b409a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a88d2fa9450a0980807bde1fa3b409a1f">REG_PIOC_PCIMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E135CU)</td></tr>
<tr class="memdesc:a88d2fa9450a0980807bde1fa3b409a1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Mask Register  <a href="#a88d2fa9450a0980807bde1fa3b409a1f">More...</a><br /></td></tr>
<tr class="separator:a88d2fa9450a0980807bde1fa3b409a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade19294cd57e89739118f4c897b5c0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#ade19294cd57e89739118f4c897b5c0ed">REG_PIOC_PCISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1360U)</td></tr>
<tr class="memdesc:ade19294cd57e89739118f4c897b5c0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Status Register  <a href="#ade19294cd57e89739118f4c897b5c0ed">More...</a><br /></td></tr>
<tr class="separator:ade19294cd57e89739118f4c897b5c0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e6a03a1b5007b43c29bc3ef909b5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pioc_8h.xhtml#a25e6a03a1b5007b43c29bc3ef909b5b9">REG_PIOC_PCRHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1364U)</td></tr>
<tr class="memdesc:a25e6a03a1b5007b43c29bc3ef909b5b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOC) Parallel Capture Reception Holding Register  <a href="#a25e6a03a1b5007b43c29bc3ef909b5b9">More...</a><br /></td></tr>
<tr class="separator:a25e6a03a1b5007b43c29bc3ef909b5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a341f89466de3b4fe90da9378374d77de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a341f89466de3b4fe90da9378374d77de">&sect;&nbsp;</a></span>REG_PIOC_ABCDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ABCDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1270U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Peripheral Select Register </p>

</div>
</div>
<a id="a732d331101ed7852730002f350701f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732d331101ed7852730002f350701f35">&sect;&nbsp;</a></span>REG_PIOC_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_AIMDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Additional Interrupt Modes Disable Register </p>

</div>
</div>
<a id="ae516a4b22ffe262b01f5fc09f688aad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae516a4b22ffe262b01f5fc09f688aad4">&sect;&nbsp;</a></span>REG_PIOC_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_AIMER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Additional Interrupt Modes Enable Register </p>

</div>
</div>
<a id="ac128989868cfefd6d7ca1ab4171584c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac128989868cfefd6d7ca1ab4171584c1">&sect;&nbsp;</a></span>REG_PIOC_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_AIMMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Additional Interrupt Modes Mask Register </p>

</div>
</div>
<a id="abd334123b5fee715e62344825356debf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd334123b5fee715e62344825356debf">&sect;&nbsp;</a></span>REG_PIOC_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_CODR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1234U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Clear Output Data Register </p>

</div>
</div>
<a id="a86833560f8ac3a8ba5ae56b83ba28ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86833560f8ac3a8ba5ae56b83ba28ff7">&sect;&nbsp;</a></span>REG_PIOC_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_DRIVER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) I/O Drive Register </p>

</div>
</div>
<a id="a5f305243b60fe50604f22b22734c9dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f305243b60fe50604f22b22734c9dab">&sect;&nbsp;</a></span>REG_PIOC_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ELSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Edge/Level Status Register </p>

</div>
</div>
<a id="a4acf3d55e48631bdfac0b134cf7962cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4acf3d55e48631bdfac0b134cf7962cf">&sect;&nbsp;</a></span>REG_PIOC_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ESR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Edge Select Register </p>

</div>
</div>
<a id="a82159dd9b522dcb883eb3b2c6f57a2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82159dd9b522dcb883eb3b2c6f57a2b4">&sect;&nbsp;</a></span>REG_PIOC_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_FELLSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Falling Edge/Low-Level Select Register </p>

</div>
</div>
<a id="ab45111f6ebfb1f4f149850019e8ea10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45111f6ebfb1f4f149850019e8ea10a">&sect;&nbsp;</a></span>REG_PIOC_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_FRLHSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Fall/Rise - Low/High Status Register </p>

</div>
</div>
<a id="a841265b1a13349be829a98482fde2b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841265b1a13349be829a98482fde2b14">&sect;&nbsp;</a></span>REG_PIOC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Disable Register </p>

</div>
</div>
<a id="ada50d93680fe7a784dbedd07cf5fea34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada50d93680fe7a784dbedd07cf5fea34">&sect;&nbsp;</a></span>REG_PIOC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Enable Register </p>

</div>
</div>
<a id="a9366f7110327f74031369b7e01c796c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9366f7110327f74031369b7e01c796c8">&sect;&nbsp;</a></span>REG_PIOC_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Glitch Input Filter Disable Register </p>

</div>
</div>
<a id="aee5d14d56b5cb3e570ef5ee5fdab8137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5d14d56b5cb3e570ef5ee5fdab8137">&sect;&nbsp;</a></span>REG_PIOC_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Glitch Input Filter Enable Register </p>

</div>
</div>
<a id="a24a9b79f7dd015a1fe1ed487a1e86d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a9b79f7dd015a1fe1ed487a1e86d80">&sect;&nbsp;</a></span>REG_PIOC_IFSCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFSCDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1280U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Input Filter Slow Clock Disable Register </p>

</div>
</div>
<a id="a5abea903d5813bc2d05a91a64ce7159a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abea903d5813bc2d05a91a64ce7159a">&sect;&nbsp;</a></span>REG_PIOC_IFSCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFSCER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1284U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Input Filter Slow Clock Enable Register </p>

</div>
</div>
<a id="a9821f5494169c5e56c7d4efc10c128ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9821f5494169c5e56c7d4efc10c128ea">&sect;&nbsp;</a></span>REG_PIOC_IFSCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFSCSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1288U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Input Filter Slow Clock Status Register </p>

</div>
</div>
<a id="aa5ab746dcd90461d9925d26a7a05ee80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ab746dcd90461d9925d26a7a05ee80">&sect;&nbsp;</a></span>REG_PIOC_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IFSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Glitch Input Filter Status Register </p>

</div>
</div>
<a id="a4c9c06e66665886b1830ac33b7a67aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9c06e66665886b1830ac33b7a67aa3">&sect;&nbsp;</a></span>REG_PIOC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1248U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Mask Register </p>

</div>
</div>
<a id="a62e4a6456fd77ef639ca3273ac2289cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e4a6456fd77ef639ca3273ac2289cb">&sect;&nbsp;</a></span>REG_PIOC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E124CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Interrupt Status Register </p>

</div>
</div>
<a id="a615d15e41a1153512c48fedae5daf010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615d15e41a1153512c48fedae5daf010">&sect;&nbsp;</a></span>REG_PIOC_LOCKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_LOCKSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Lock Status </p>

</div>
</div>
<a id="acda8e08648e8d4791f6e29b3e9881c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda8e08648e8d4791f6e29b3e9881c81">&sect;&nbsp;</a></span>REG_PIOC_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_LSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Level Select Register </p>

</div>
</div>
<a id="aa524ff4779d97e2f46ff4f2b4e295b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa524ff4779d97e2f46ff4f2b4e295b9b">&sect;&nbsp;</a></span>REG_PIOC_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_MDDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Multi-driver Disable Register </p>

</div>
</div>
<a id="a0ec442b232638fe54d6ee7df550e2e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec442b232638fe54d6ee7df550e2e5c">&sect;&nbsp;</a></span>REG_PIOC_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_MDER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1250U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Multi-driver Enable Register </p>

</div>
</div>
<a id="a31e7f4860896acca839c46d96b1e84ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e7f4860896acca839c46d96b1e84ce">&sect;&nbsp;</a></span>REG_PIOC_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_MDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Multi-driver Status Register </p>

</div>
</div>
<a id="a529953892e8a52f64349378ffc6ca14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529953892e8a52f64349378ffc6ca14b">&sect;&nbsp;</a></span>REG_PIOC_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ODR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Disable Register </p>

</div>
</div>
<a id="aa29ae65141df48fd5f5139c90c182640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa29ae65141df48fd5f5139c90c182640">&sect;&nbsp;</a></span>REG_PIOC_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_ODSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1238U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Data Status Register </p>

</div>
</div>
<a id="ab15ce5a7b3a9bdb1fa2ce5e0c359a521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15ce5a7b3a9bdb1fa2ce5e0c359a521">&sect;&nbsp;</a></span>REG_PIOC_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Enable Register </p>

</div>
</div>
<a id="ada0a7710746db02bf01e02a233d1f721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0a7710746db02bf01e02a233d1f721">&sect;&nbsp;</a></span>REG_PIOC_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Status Register </p>

</div>
</div>
<a id="a39a0715d8034146c26be225c9c755bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a0715d8034146c26be225c9c755bac">&sect;&nbsp;</a></span>REG_PIOC_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OWDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Write Disable </p>

</div>
</div>
<a id="a4ee065eabe774ee640006db04cd17421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee065eabe774ee640006db04cd17421">&sect;&nbsp;</a></span>REG_PIOC_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OWER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Write Enable </p>

</div>
</div>
<a id="a477aa0fc6c24d1d8d597eb8fa272245b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477aa0fc6c24d1d8d597eb8fa272245b">&sect;&nbsp;</a></span>REG_PIOC_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_OWSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Output Write Status Register </p>

</div>
</div>
<a id="a5a0802cf1e3b0afeb41f7261720b0782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0802cf1e3b0afeb41f7261720b0782">&sect;&nbsp;</a></span>REG_PIOC_PCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PCIDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1358U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Parallel Capture Interrupt Disable Register </p>

</div>
</div>
<a id="a4af897cf6aacf41a93cecd02a232bf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af897cf6aacf41a93cecd02a232bf1c">&sect;&nbsp;</a></span>REG_PIOC_PCIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PCIER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1354U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Parallel Capture Interrupt Enable Register </p>

</div>
</div>
<a id="a88d2fa9450a0980807bde1fa3b409a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d2fa9450a0980807bde1fa3b409a1f">&sect;&nbsp;</a></span>REG_PIOC_PCIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PCIMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E135CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Parallel Capture Interrupt Mask Register </p>

</div>
</div>
<a id="ade19294cd57e89739118f4c897b5c0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade19294cd57e89739118f4c897b5c0ed">&sect;&nbsp;</a></span>REG_PIOC_PCISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PCISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1360U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Parallel Capture Interrupt Status Register </p>

</div>
</div>
<a id="a1851d5407c70ec64eb7fce390ac10551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1851d5407c70ec64eb7fce390ac10551">&sect;&nbsp;</a></span>REG_PIOC_PCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PCMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1350U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Parallel Capture Mode Register </p>

</div>
</div>
<a id="a25e6a03a1b5007b43c29bc3ef909b5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25e6a03a1b5007b43c29bc3ef909b5b9">&sect;&nbsp;</a></span>REG_PIOC_PCRHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PCRHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1364U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Parallel Capture Reception Holding Register </p>

</div>
</div>
<a id="a106aa363d1502ea19fb52f783b37bc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106aa363d1502ea19fb52f783b37bc2d">&sect;&nbsp;</a></span>REG_PIOC_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) PIO Disable Register </p>

</div>
</div>
<a id="a8de1ff31f5c725b802821d4e557874f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de1ff31f5c725b802821d4e557874f2">&sect;&nbsp;</a></span>REG_PIOC_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E123CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pin Data Status Register </p>

</div>
</div>
<a id="a5e03248d744f70fd258f5e400af8114f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e03248d744f70fd258f5e400af8114f">&sect;&nbsp;</a></span>REG_PIOC_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) PIO Enable Register </p>

</div>
</div>
<a id="a456bdcb08bd8c71633aef630c89655af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456bdcb08bd8c71633aef630c89655af">&sect;&nbsp;</a></span>REG_PIOC_PPDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PPDDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pad Pull-down Disable Register </p>

</div>
</div>
<a id="a49130cb2b0fd2e1e249ff72783d6438e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49130cb2b0fd2e1e249ff72783d6438e">&sect;&nbsp;</a></span>REG_PIOC_PPDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PPDER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1294U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pad Pull-down Enable Register </p>

</div>
</div>
<a id="a2143ad3cc140fc0bf5bca89f56182b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2143ad3cc140fc0bf5bca89f56182b73">&sect;&nbsp;</a></span>REG_PIOC_PPDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PPDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1298U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pad Pull-down Status Register </p>

</div>
</div>
<a id="a5353f1ef343fc23335ace86a5b40bfdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5353f1ef343fc23335ace86a5b40bfdb">&sect;&nbsp;</a></span>REG_PIOC_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) PIO Status Register </p>

</div>
</div>
<a id="a2652c1b03576a384c17724d7bd6bd2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2652c1b03576a384c17724d7bd6bd2e3">&sect;&nbsp;</a></span>REG_PIOC_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PUDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1260U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pull-up Disable Register </p>

</div>
</div>
<a id="ae61805699bea48dc7a58bc95143666a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61805699bea48dc7a58bc95143666a1">&sect;&nbsp;</a></span>REG_PIOC_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PUER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1264U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pull-up Enable Register </p>

</div>
</div>
<a id="a9e3546151af6c2db8d4d39896dbf4278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3546151af6c2db8d4d39896dbf4278">&sect;&nbsp;</a></span>REG_PIOC_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_PUSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E1268U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Pad Pull-up Status Register </p>

</div>
</div>
<a id="ad255cdf0ec711823521b5b8199b93419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad255cdf0ec711823521b5b8199b93419">&sect;&nbsp;</a></span>REG_PIOC_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_REHLSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E12D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Rising Edge/High-Level Select Register </p>

</div>
</div>
<a id="a59f215bd19a38b1cb9ce71e70885c0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f215bd19a38b1cb9ce71e70885c0ba">&sect;&nbsp;</a></span>REG_PIOC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_SCDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E128CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Slow Clock Divider Debouncing Register </p>

</div>
</div>
<a id="a4c25038b7888cbf18865a2be9098db82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c25038b7888cbf18865a2be9098db82">&sect;&nbsp;</a></span>REG_PIOC_SCHMITT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_SCHMITT&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E1300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Schmitt Trigger Register </p>

</div>
</div>
<a id="a82bcf64a297ea5a730c84a42e4ad1845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82bcf64a297ea5a730c84a42e4ad1845">&sect;&nbsp;</a></span>REG_PIOC_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_SODR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E1230U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Set Output Data Register </p>

</div>
</div>
<a id="a96f9196378642d70eb0cc11a2a44eff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f9196378642d70eb0cc11a2a44eff1">&sect;&nbsp;</a></span>REG_PIOC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E12E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Write Protection Mode Register </p>

</div>
</div>
<a id="a4a16225380d6ccf758fab0d661ab577e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a16225380d6ccf758fab0d661ab577e">&sect;&nbsp;</a></span>REG_PIOC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOC_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E12E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOC) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
