# P2 Feature Coverage Matrix

**Purpose**: Track knowledge ingestion completeness across all P2 special features
**Status Date**: 2025-09-02 (Updated with Chip Gracey clarifications + Extended Precision Math)

## âš ï¸ Source Trust Warning
**P2docs.github.io** (Ada's site) may contain Flexspin compiler features mixed with hardware documentation. All p2docs information requires verification against Silicon Doc/CSV.
**Coverage Scale**: 
- â¬› 0% - Not documented
- ğŸŸ¥ 1-25% - Minimal coverage
- ğŸŸ¨ 26-50% - Partial coverage  
- ğŸŸ¦ 51-75% - Good coverage
- ğŸŸ© 76-100% - Complete coverage

## Core Architecture Features

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| 8 COGs | ğŸŸ¦ 70% | Silicon Doc, CSV | Inter-COG communication details |
| Hub RAM | ğŸŸ¨ 40% | Silicon Doc | Access timing, boundaries |
| Egg Beater Interface | ğŸŸ¥ 20% | Silicon Doc mentioned | Detailed operation |
| 5-stage Pipeline | ğŸŸ¦ 60% | Silicon Doc diagram | Stall conditions |

## Memory Systems

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| COG RAM ($000-$1FF) | ğŸŸ© 90% | Silicon Doc COG RAM section | Special case behaviors |
| LUT RAM | ğŸŸ¨ 30% | Silicon Doc | Sharing mechanism details |
| FIFO Interface | ğŸŸ¨ 40% | Silicon Doc, GETPTR | RDFAST/WRFAST operations |
| Block Moves (SETQ) | ğŸŸ¦ 70% | Silicon Doc, KNOWN BUGS | Complete timing |

## Special Registers

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| PTRA/PTRB | ğŸŸ© 90% | Complete findings doc, addresses, encodings | Hub exec restrictions |
| PA/PB | ğŸŸ¦ 60% | COG RAM map, WW field | Usage patterns |
| DIRA/DIRB | ğŸŸ¨ 30% | COG RAM addresses | Configuration details |
| OUTA/OUTB | ğŸŸ¨ 30% | COG RAM addresses | Write patterns |
| INA/INB | ğŸŸ¨ 40% | COG RAM, Debug ISR | Read timing |

## Smart Pins

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| Smart Pin Modes (32) | ğŸŸ© 95% | Silicon Doc + Titus complete | USB mode implementation |
| ADC Operations | ğŸŸ¦ 70% | Silicon Doc + Titus examples | More PASM2 examples needed |
| DAC Operations | ğŸŸ¦ 70% | Silicon Doc + Titus examples | More PASM2 examples needed |
| Serial Modes | ğŸŸ¦ 60% | Silicon Doc + Titus UART/Sync | Protocol details |
| USB Host/Device | ğŸŸ¥ 15% | Mode %11011 defined | No implementation found |

## Math & Processing

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| CORDIC Solver | ğŸŸ¦ 70% | Silicon Doc, 8 operations | Usage examples |
| Multiply/Divide | ğŸŸ¥ 20% | Mentioned only | Instruction details |
| Extended Precision Math | ğŸŸ© 95% | Chip Gracey patterns 2025-09-02 | Edge cases only |
| Pixel Operations | ğŸŸ¡ 45% | P2docs detailed (UNVERIFIED) | Hardware verification needed |
| Streamer | ğŸŸ¨ 30% | Silicon Doc sections | Programming model |
| Colorspace Converter | ğŸŸ¡ 45% | P2docs HDMI claim (UNVERIFIED) | Hardware verification needed |

## Execution Modes

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| COG Execution | ğŸŸ© 95% | Silicon Doc + COMPLETE CSV (491 instructions) | Edge cases only |
| LUT Execution | ğŸŸ¨ 40% | Silicon Doc | Switching mechanism |
| Hub Execution | ğŸŸ¨ 50% | Silicon Doc | Long crossing details |
| XBYTE Bytecode | ğŸŸ¡ 50% | P2docs details (UNVERIFIED) | Performance verification |
| SKIP/SKIPF | ğŸŸ© 85% | CSV + Silicon Doc patterns | Complex sequences |

## Advanced Control

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| REP Instruction | ğŸŸ© 80% | CSV + Silicon Doc complete | Nesting verification |
| ALTx Instructions | ğŸŸ© 90% | CSV complete (22 ALTx variants) | Usage patterns |
| AUGS/AUGD | ğŸŸ© 85% | Silicon Doc, KNOWN BUGS documented | Edge cases |
| Events (16 types) | ğŸŸ© 85% | CSV complete (63 event instructions) | Programming patterns |
| Interrupts | ğŸŸ© 80% | CSV complete (14 interrupt instructions) | Priority details |

## Debug Features

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| Debug ISR | ğŸŸ© 80% | Silicon Doc, $1F8 ROM, COG RAM map | Complete ROM code |
| BRK/COGBRK | ğŸŸ© 80% | Silicon Doc, encodings, GETBRK forms | Usage patterns |
| GETBRK | ğŸŸ© 85% | All forms documented with encodings | Return value edge cases |
| Single-stepping | ğŸŸ¨ 40% | BRK enables mentioned | Implementation |

## I/O Features

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| DVI/HDMI Output | ğŸŸ¥ 10% | Mentioned only | Implementation |
| Synchronous Serial | ğŸŸ¥ 20% | Smart Pin modes | Protocols |
| Asynchronous Serial | ğŸŸ¥ 20% | Smart Pin modes | Baud rates |

## Synchronization

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| LOCKS (16) | ğŸŸ¥ 20% | Silicon Doc mentioned | Usage instructions |
| COG Attention | ğŸŸ¥ 10% | Title only | Mechanism |
| LUT Sharing | ğŸŸ¦ 60% | SETLUTS instruction, paired COGs | Timing details |

## Boot/Configuration

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| Boot Process | ğŸŸ¨ 30% | Silicon Doc section | Complete sequence |
| Clock/PLL Config | ğŸŸ¥ 20% | Silicon Doc mentioned | Settings |
| Hub RAM Protection | ğŸŸ¥ 20% | Last 16KB mentioned | Configuration |
| PRNG (Xoroshiro128**) | ğŸŸ¥ 10% | Name only | Seeding, usage |

## Known Issues

| Feature | Coverage | Sources Found | Key Gaps |
|---------|----------|---------------|----------|
| SETQ/PTRx Bug | ğŸŸ© 100% | KNOWN BUGS documented | - |
| AUGS/ALTx Bug | ğŸŸ© 100% | KNOWN BUGS documented | - |

---

## Major Discoveries (2025-09-02 Update)

### Chip Gracey Extended Precision Patterns
- **AUTHORITATIVE patterns** for 64-bit and 128-bit arithmetic
- **Critical discovery**: ADDSX/SUBSX usage for signed multi-word operations
- **Complete patterns** for unsigned and signed extended precision
- **INCMOD/DECMOD** circular buffer instructions documented
- **FRAC** fractional multiply operation clarified
- Resolves long-standing questions about multi-word arithmetic

## Previous Major Discoveries

### Smart Pins Revolution
- **From 60% â†’ 95% coverage** by combining Silicon Doc + Titus sources
- **Zero conflicts** between sources - perfect alignment
- Revealed as P2's defining feature: 64 independent hardware units
- Each Smart Pin eliminates 15-100% COG overhead for I/O operations

### Critical Silicon Bugs Documented
1. **SETQ/PTRx Bug**: ALTx/AUGS/AUGD between SETQ and block transfers breaks PTRx updates
2. **AUGS/ALTx Bug**: Unintended AUGS consumption by intervening ALTx instructions
- Both bugs now 100% documented with workarounds

### COG RAM Architecture Revealed
- Complete register map $000-$1FF documented
- PTRA/PTRB at $1F8/$1F9 confirmed
- Debug ISR ROM overlay at $1F8-$1FF understood
- WW field encoding for PA/PB/PTRA/PTRB decoded

### Instruction Pipeline Understanding
- 5-stage pipeline diagram captured
- 2-clock baseline timing confirmed
- GETPTR revealed as FIFO pointer, not PTRA/PTRB reader

### Complete CSV Extraction Success
- All 491 instructions with encodings
- Complete timing data (COG/LUT and Hub)
- All C/Z flag behaviors documented
- Interrupt shielding information
- Register/Hub/Stack access patterns

### P2docs.github.io Findings (REQUIRE VERIFICATION)
- Pixel operations hardware acceleration (ADDPIX, MULPIX, BLNPIX, MIXPIX)
- HDMI/DVI hardware support claims
- Bytecode engine performance metrics
- âš ï¸ WARNING: May include Flexspin compiler features, not hardware

---

## Summary Statistics

- **High Coverage (ğŸŸ© 76-100%)**: 20 items (36%) â¬†ï¸ from 19
- **Good Coverage (ğŸŸ¦ 51-75%)**: 12 items (22%) â¬‡ï¸ from 17
- **Partial Coverage (ğŸŸ¨ 26-50%)**: 9 items (16%) â¬‡ï¸ from 14
- **Minimal Coverage (ğŸŸ¥ 1-25%)**: 16 items (29%) â¬‡ï¸ from 20
- **Not Documented (â¬› 0%)**: 2 items (4%) unchanged

**Overall Coverage**: ~76% verified (continued improvement with Chip's clarifications)

## Priority Gaps (High-Impact Missing Knowledge)

1. **Complete Instruction Set** - Need to fully process CSV for all instructions
2. **USB Implementation** - Smart Pin mode exists but no details
3. **Hub Long Boundaries** - Critical for timing calculations
4. **FIFO Operations** - RDFAST/WRFAST not fully understood
5. **Streamer Programming** - Major feature poorly documented
6. **Lock Mechanism** - 16 locks available but usage unknown
7. **Event System** - 16 events listed but not explained

## Recommended Next Steps

1. **Mine CSV completely** - All instruction encodings and timing
2. **Find USB implementation** - Last major Smart Pin gap
3. **Extract Streamer details** - Major data movement feature
4. **Document Event system** - Foundation for interrupts/polling
5. **Map FIFO operations** - Key to fast hub access

---

*This matrix should be updated as new information is ingested from Silicon Doc, CSV, and other sources.*