Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 16 21:07:25 2021
| Host         : Dales-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 37 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.201        0.000                      0                   85        0.145        0.000                      0                   85        2.633        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_vga_pll    {0.000 3.365}        6.731           148.571         
  clkfbout_vga_pll    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_vga_pll_1  {0.000 3.365}        6.731           148.571         
  clkfbout_vga_pll_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_vga_pll          2.201        0.000                      0                   85        0.261        0.000                      0                   85        2.865        0.000                       0                    39  
  clkfbout_vga_pll                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_vga_pll_1        2.203        0.000                      0                   85        0.261        0.000                      0                   85        2.865        0.000                       0                    39  
  clkfbout_vga_pll_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_vga_pll_1  clk_out1_vga_pll          2.201        0.000                      0                   85        0.145        0.000                      0                   85  
clk_out1_vga_pll    clk_out1_vga_pll_1        2.201        0.000                      0                   85        0.145        0.000                      0                   85  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vga_pll
  To Clock:  clk_out1_vga_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.116     4.206    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.116     4.206    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[13]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u1/vPos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.278    u1/vPos_reg[15]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  u1/vPos_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    u1/vPos_reg[12]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.431    u1/vPos_reg[15]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/hPos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/RED_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.231ns (62.809%)  route 0.137ns (37.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X0Y35          FDRE                                         r  u1/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/hPos_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.336    u1/hPos_reg[9]
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.045    -0.291 r  u1/RED_i_6/O
                         net (fo=4, routed)           0.075    -0.216    u1/RED_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.045    -0.171 r  u1/RED_i_1/O
                         net (fo=3, routed)           0.000    -0.171    u1/isOnScreen0
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.434    u1/RED_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/vPos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.277    u1/vPos_reg[7]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  u1/vPos_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    u1/vPos_reg[4]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.433    u1/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/vPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.276    u1/vPos_reg[11]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  u1/vPos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    u1/vPos_reg[8]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/vPos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.279    u1/vPos_reg[12]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.164 r  u1/vPos_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_7
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.431    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/vPos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.280    u1/vPos_reg[8]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.165 r  u1/vPos_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    u1/vPos_reg[8]_i_1_n_7
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/vPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.275    u1/vPos_reg[14]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_5
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.431    u1/vPos_reg[14]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u1/vPos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.275    u1/vPos_reg[10]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[8]_i_1_n_5
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u1/vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.265    u1/vPos_reg[3]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.157 r  u1/vPos_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    u1/vPos_reg[0]_i_2_n_4
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105    -0.433    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u1/vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.774%)  route 0.127ns (33.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[4]/Q
                         net (fo=4, routed)           0.127    -0.270    u1/vPos_reg[4]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  u1/vPos_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    u1/vPos_reg[4]_i_1_n_7
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.433    u1/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vga_pll
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { VGA_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.731       4.576      BUFGCTRL_X0Y0   VGA_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y34     u1/HSYNC_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y34     u1/RED_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y35     u1/RED_reg_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y35     u1/RED_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y35     u1/VSYNC_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X0Y33     u1/hPos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X0Y35     u1/hPos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X0Y35     u1/hPos_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.731       153.269    PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y34     u1/HSYNC_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y34     u1/RED_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y35     u1/RED_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y35     u1/RED_reg_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X2Y35     u1/VSYNC_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y33     u1/hPos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y35     u1/hPos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y35     u1/hPos_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pll
  To Clock:  clkfbout_vga_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   VGA_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vga_pll_1
  To Clock:  clk_out1_vga_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.114     4.206    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.114     4.206    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.114     4.206    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.114     4.206    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.114     4.207    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.778    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.114     4.207    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.778    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.114     4.207    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.778    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.114     4.207    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.778    u1/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.114     4.208    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.779    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.114     4.208    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.779    u1/vPos_reg[13]
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u1/vPos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.278    u1/vPos_reg[15]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  u1/vPos_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    u1/vPos_reg[12]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.431    u1/vPos_reg[15]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/hPos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/RED_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.231ns (62.809%)  route 0.137ns (37.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X0Y35          FDRE                                         r  u1/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/hPos_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.336    u1/hPos_reg[9]
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.045    -0.291 r  u1/RED_i_6/O
                         net (fo=4, routed)           0.075    -0.216    u1/RED_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.045    -0.171 r  u1/RED_i_1/O
                         net (fo=3, routed)           0.000    -0.171    u1/isOnScreen0
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.434    u1/RED_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/vPos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.277    u1/vPos_reg[7]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  u1/vPos_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    u1/vPos_reg[4]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.433    u1/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/vPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.276    u1/vPos_reg[11]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  u1/vPos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    u1/vPos_reg[8]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/vPos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.279    u1/vPos_reg[12]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.164 r  u1/vPos_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_7
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.431    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/vPos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.280    u1/vPos_reg[8]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.165 r  u1/vPos_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    u1/vPos_reg[8]_i_1_n_7
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/vPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.275    u1/vPos_reg[14]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_5
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.431    u1/vPos_reg[14]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u1/vPos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.275    u1/vPos_reg[10]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[8]_i_1_n_5
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u1/vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.265    u1/vPos_reg[3]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.157 r  u1/vPos_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    u1/vPos_reg[0]_i_2_n_4
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105    -0.433    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u1/vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.774%)  route 0.127ns (33.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[4]/Q
                         net (fo=4, routed)           0.127    -0.270    u1/vPos_reg[4]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  u1/vPos_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    u1/vPos_reg[4]_i_1_n_7
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.433    u1/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vga_pll_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { VGA_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.731       4.576      BUFGCTRL_X0Y0   VGA_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y34     u1/HSYNC_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y34     u1/RED_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y35     u1/RED_reg_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X1Y35     u1/RED_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y35     u1/VSYNC_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X0Y33     u1/hPos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X0Y35     u1/hPos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X0Y35     u1/hPos_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.731       153.269    PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y34     u1/HSYNC_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y34     u1/RED_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y34     u1/hPos_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y38     u1/vPos_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y37     u1/vPos_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y35     u1/RED_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X1Y35     u1/RED_reg_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X2Y35     u1/VSYNC_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y33     u1/hPos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y35     u1/hPos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X0Y35     u1/hPos_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pll_1
  To Clock:  clkfbout_vga_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pll_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   VGA_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  VGA_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vga_pll_1
  To Clock:  clk_out1_vga_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.116     4.206    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll rise@6.731ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.116     4.206    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[13]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u1/vPos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.278    u1/vPos_reg[15]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  u1/vPos_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    u1/vPos_reg[12]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
                         clock pessimism             -0.232    -0.536    
                         clock uncertainty            0.116    -0.420    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.315    u1/vPos_reg[15]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1/hPos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/RED_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.231ns (62.809%)  route 0.137ns (37.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X0Y35          FDRE                                         r  u1/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/hPos_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.336    u1/hPos_reg[9]
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.045    -0.291 r  u1/RED_i_6/O
                         net (fo=4, routed)           0.075    -0.216    u1/RED_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.045    -0.171 r  u1/RED_i_1/O
                         net (fo=3, routed)           0.000    -0.171    u1/isOnScreen0
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.116    -0.409    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.318    u1/RED_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1/vPos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.277    u1/vPos_reg[7]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  u1/vPos_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    u1/vPos_reg[4]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.317    u1/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1/vPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.276    u1/vPos_reg[11]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  u1/vPos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    u1/vPos_reg[8]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.116    -0.421    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.316    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1/vPos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.279    u1/vPos_reg[12]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.164 r  u1/vPos_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_7
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.232    -0.536    
                         clock uncertainty            0.116    -0.420    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.315    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1/vPos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.280    u1/vPos_reg[8]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.165 r  u1/vPos_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    u1/vPos_reg[8]_i_1_n_7
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.116    -0.421    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.316    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1/vPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.275    u1/vPos_reg[14]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_5
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
                         clock pessimism             -0.232    -0.536    
                         clock uncertainty            0.116    -0.420    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.315    u1/vPos_reg[14]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u1/vPos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.275    u1/vPos_reg[10]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[8]_i_1_n_5
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.116    -0.421    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.316    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u1/vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.265    u1/vPos_reg[3]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.157 r  u1/vPos_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    u1/vPos_reg[0]_i_2_n_4
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105    -0.317    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u1/vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll rise@0.000ns - clk_out1_vga_pll_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.774%)  route 0.127ns (33.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[4]/Q
                         net (fo=4, routed)           0.127    -0.270    u1/vPos_reg[4]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  u1/vPos_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    u1/vPos_reg[4]_i_1_n_7
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.317    u1/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vga_pll
  To Clock:  clk_out1_vga_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[0]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[1]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[2]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.058ns (26.719%)  route 2.902ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 4.732 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.645     1.574    u1/vPos
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.514     4.732    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.411     4.320    
                         clock uncertainty           -0.116     4.204    
    SLICE_X3Y35          FDRE (Setup_fdre_C_R)       -0.429     3.775    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.058ns (27.653%)  route 2.768ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.733 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.512     1.440    u1/vPos
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.515     4.733    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[9]/C
                         clock pessimism             -0.411     4.321    
                         clock uncertainty           -0.116     4.205    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429     3.776    u1/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.116     4.206    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 u1/hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_vga_pll_1 rise@6.731ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.058ns (27.691%)  route 2.763ns (72.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 4.734 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.633    -2.386    u1/clk_out1
    SLICE_X0Y36          FDRE                                         r  u1/hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  u1/hPos_reg[14]/Q
                         net (fo=3, routed)           0.860    -1.070    u1/hPos_reg[14]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.152    -0.918 r  u1/HSYNC_i_2/O
                         net (fo=3, routed)           0.803    -0.115    u1/HSYNC_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.326     0.211 r  u1/hPos[0]_i_1/O
                         net (fo=33, routed)          0.594     0.805    u1/hPos[0]_i_1_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.929 r  u1/vPos[0]_i_1/O
                         net (fo=16, routed)          0.506     1.435    u1/vPos
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          1.516     4.734    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[13]/C
                         clock pessimism             -0.411     4.322    
                         clock uncertainty           -0.116     4.206    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429     3.777    u1/vPos_reg[13]
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u1/vPos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.278    u1/vPos_reg[15]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  u1/vPos_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    u1/vPos_reg[12]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[15]/C
                         clock pessimism             -0.232    -0.536    
                         clock uncertainty            0.116    -0.420    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.315    u1/vPos_reg[15]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1/hPos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/RED_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.231ns (62.809%)  route 0.137ns (37.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X0Y35          FDRE                                         r  u1/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/hPos_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.336    u1/hPos_reg[9]
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.045    -0.291 r  u1/RED_i_6/O
                         net (fo=4, routed)           0.075    -0.216    u1/RED_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.045    -0.171 r  u1/RED_i_1/O
                         net (fo=3, routed)           0.000    -0.171    u1/isOnScreen0
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X1Y35          FDRE                                         r  u1/RED_reg_lopt_replica/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.116    -0.409    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.318    u1/RED_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1/vPos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.277    u1/vPos_reg[7]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  u1/vPos_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    u1/vPos_reg[4]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[7]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.317    u1/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1/vPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.276    u1/vPos_reg[11]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  u1/vPos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    u1/vPos_reg[8]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[11]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.116    -0.421    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.316    u1/vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1/vPos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.279    u1/vPos_reg[12]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.164 r  u1/vPos_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_7
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[12]/C
                         clock pessimism             -0.232    -0.536    
                         clock uncertainty            0.116    -0.420    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.315    u1/vPos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1/vPos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.280    u1/vPos_reg[8]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.165 r  u1/vPos_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    u1/vPos_reg[8]_i_1_n_7
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.116    -0.421    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.316    u1/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1/vPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.593    -0.536    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u1/vPos_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.275    u1/vPos_reg[14]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[12]_i_1_n_5
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.305    u1/clk_out1
    SLICE_X3Y38          FDRE                                         r  u1/vPos_reg[14]/C
                         clock pessimism             -0.232    -0.536    
                         clock uncertainty            0.116    -0.420    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105    -0.315    u1/vPos_reg[14]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u1/vPos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.537    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/vPos_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.275    u1/vPos_reg[10]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  u1/vPos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    u1/vPos_reg[8]_i_1_n_5
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -0.307    u1/clk_out1
    SLICE_X3Y37          FDRE                                         r  u1/vPos_reg[10]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.116    -0.421    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.316    u1/vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u1/vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.265    u1/vPos_reg[3]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.157 r  u1/vPos_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    u1/vPos_reg[0]_i_2_n_4
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y35          FDRE                                         r  u1/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105    -0.317    u1/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u1/vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            u1/vPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_pll_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_vga_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_pll_1 rise@0.000ns - clk_out1_vga_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.774%)  route 0.127ns (33.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.538    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u1/vPos_reg[4]/Q
                         net (fo=4, routed)           0.127    -0.270    u1/vPos_reg[4]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  u1/vPos_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    u1/vPos_reg[4]_i_1_n_7
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_pll_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    VGA_PLL/inst/clk_in1_vga_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  VGA_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    VGA_PLL/inst/clk_out1_vga_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  VGA_PLL/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.308    u1/clk_out1
    SLICE_X3Y36          FDRE                                         r  u1/vPos_reg[4]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105    -0.317    u1/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.162    





