<h1>5StageRISCProcessor</h1>
<h3>Creators</h3>
Trevor Broady & Nikita Popel

<i>Creation Date - January 4th, 2021</i>

<h3>Description</h3>
<p>
5 Stage Pipelined RISC Processor Implementation
</p>

<h3>Short-term Goals</h3>
<ul>
<li>Editing our VHDL code to implement buffers, hazard unit, and forwarding unit</li>
<li>Update the port and signal connections on already existing components</li>
<li>Redo simulations and error testing for individual components</li>
<li>Bring everything together and make it work</li>
</ul>

<h3>Long-term Goals</h3>
<ul>
<li>Implement factorial instruction</li>
<li>Implement modulus</li>
<li>Implement exponent</li>
<li>Implement branch if is a divisor and branch if is a multiple</li>
</ul>

<h2>Update Log</h2>
<table>
<tr><th>Date</th><th>Log</th></tr>
<tr><td>2021/01/04</td><td>Trevor Broady, Nikita Popel - Created Repository and pushed previous Single Stage implementation</td></tr>
<tr><td>2021/01/05</td><td>Trevor Broady, Nikita Popel - Updated new schematic and updated design sheet with additional instruction set: nor, nori, inv, xori, mul, div, and nop</td></tr>
<tr><td>2021/01/07</td><td>Nikita Popel - Continued editing schematic</td></tr>
<tr><td>2021/02/06</td><td>Nikita Popel, Trevor Broady - Finished re-designing schematic, updated short term goals</td></tr>
</table>
