<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>nanofip: produced_rom Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>produced_rom Entity Reference</h1><!-- doxytag: class="produced_rom" --><!-- doxytag: inherits="produced_rom::rtl" -->ROM that stores the fixed parts of Produced variables.  
<a href="#_details">More...</a>
<p>
<div class="dynheader">
Inheritance diagram for produced_rom:</div>
<div class="dynsection">

<p><center><img src="classproduced__rom.png" usemap="#produced_rom_map" border="0" alt=""></center>
<map name="produced_rom_map">
<area href="classproduced__rom_1_1rtl.html" alt="rtl" shape="rect" coords="0,0,94,24">
</map>
</div>

<p>
<a href="classproduced__rom-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classproduced__rom_1_1rtl.html">rtl</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ARCHITECTURE OF PRODUCED_ROM.  <a href="classproduced__rom_1_1rtl.html#_details">More...</a><br></td></tr>
<br>
<br>
<tr><td colspan="2"><br><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="dc40931273a8420e6fb52edf643d8434"></a><!-- doxytag: member="produced_rom::IEEE" ref="dc40931273a8420e6fb52edf643d8434" args="" -->
<a class="el" href="classproduced__rom.html#dc40931273a8420e6fb52edf643d8434">IEEE</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard library. <br></td></tr>
<tr><td colspan="2"><br><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6e6dbf4edd4b5ccd41b622bf4fb719b1"></a><!-- doxytag: member="produced_rom::STD_LOGIC_1164" ref="6e6dbf4edd4b5ccd41b622bf4fb719b1" args="" -->
<a class="el" href="classproduced__rom.html#6e6dbf4edd4b5ccd41b622bf4fb719b1">STD_LOGIC_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard packages std_logic definitions. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1e61bc47f00cd334923e39274a78319b"></a><!-- doxytag: member="produced_rom::NUMERIC_STD" ref="1e61bc47f00cd334923e39274a78319b" args="" -->
<a class="el" href="classproduced__rom.html#1e61bc47f00cd334923e39274a78319b">NUMERIC_STD</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">conversion functions <br></td></tr>
<tr><td colspan="2"><br><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d130bb858b009be204d568baf36ddb48"></a><!-- doxytag: member="produced_rom::du1_i" ref="d130bb858b009be204d568baf36ddb48" args="std_logic;" -->
<a class="el" href="classproduced__rom.html#d130bb858b009be204d568baf36ddb48">du1_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Strobe. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7b695a74ea9460c40db2e7fd8a773f0f"></a><!-- doxytag: member="produced_rom::du2_o" ref="7b695a74ea9460c40db2e7fd8a773f0f" args="std_logic;" -->
<a class="el" href="classproduced__rom.html#7b695a74ea9460c40db2e7fd8a773f0f">du2_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acknowledge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4ea3cbf999af6ca6cb5da32985d9a17"></a><!-- doxytag: member="produced_rom::du3_i" ref="a4ea3cbf999af6ca6cb5da32985d9a17" args="std_logic;" -->
<a class="el" href="classproduced__rom.html#a4ea3cbf999af6ca6cb5da32985d9a17">du3_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write enable. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
ROM that stores the fixed parts of Produced variables. 
<p>
Used in the NanoFIP design. <br>
 This ROM stores the fixed parts of Produced variables, including the full contents of the Presence variable.<br>
 Reading is controlled by the <a class="el" href="classtx__engine.html" title="Sends RP_DAT frames.">tx_engine</a>.<p>
SEE mitigation techniques used: The ROM will not need any SEE mitigation techniques as the FlashROM used in the Actel is supposedly not upsettable. Of course it may also be implemented as logic generating the 15 or so constants.<p>
<dl class="attention" compact><dt><b>Attention:</b></dt><dd>The FlashROM of a ProASIC3 has a maximum clock frequency of 15 MHz and a Tcko of up to 29 ns!</dd></dl>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Erik van der Bij (<a href="mailto:Erik.van.der.Bij@cern.ch">Erik.van.der.Bij@cern.ch</a>)</dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>06/07/2009</dd></dl>
<dl class="version" compact><dt><b>Version:</b></dt><dd>v0.01</dd></dl>
<b>Dependencies:</b><ul>
<li><a class="el" href="classtx__engine.html" title="Sends RP_DAT frames.">tx_engine</a></li><li><a class="el" href="classdata__if.html" title="Data Interface to the User. Wishbone and stand-alone.">data_if</a></li></ul>
<p>
<b>References:</b><br>
<p>
<b>Modified by:</b><br>
 Author: Erik van der Bij <br>
<br>
<b>Last changes:</b><br>
 07/07/2009 v0.01 EB First version <br>
 <dl class="todo" compact><dt><b><a class="el" href="todo.html#_todo000006">Todo:</a></b></dt><dd>Define I/O signals <br>
 </dd></dl>
Entity declaration for consumed_rom 
<p>Definition at line <a class="el" href="produced__rom_8vhd_source.html#l00070">70</a> of file <a class="el" href="produced__rom_8vhd_source.html">produced_rom.vhd</a>.</p>
<hr>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="produced__rom_8vhd_source.html">produced_rom.vhd</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jul 10 10:46:28 2009 for nanofip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
