---
type: "manual"
title: "RR Rotate bits right with Carry"
linkTitle: "RR"
description: "Rotate bits right with carry"
tags:
  - z80 instruction
weight: 10
cpu: z80
flags:
  s: set if result negative
  z: set if result is 0
  h: reset
  "p/v": set if parity even, reset if parity odd
  n: reset
  c: data from bit 0 of source register
code_format: "%[2]s%[3]s"
code_source: ""
code_destination: ""
code_includeop: true
code_axis:
  - A
  - B
  - C
  - D
  - E
  - H
  - L
  - "(HL)"
  - "(IX+d)"
  - "(IY+d)"
code_dest:
  - "RL"
  - "RL "
  - "RLC"
  - "RLC "
  - "RLD "
  - "RR"
  - "RR "
  - "RRC"
  - "RRC "
  - "RRD "
  - "SLA "
  - "SRA "
  - "SRL "
codes:

  - op: "RRA"
    code: "1F"
    colour: green
    size: 1
    cycles: 4

  - op: "RR A"
    code: "CB1F"
    colour: green
    size: 2
    cycles: 4,4
  - op: "RR B"
    code: "CB18"
    colour: green
    size: 2
    cycles: 4,4
  - op: "RR C"
    code: "CB19"
    colour: green
    size: 2
    cycles: 4,4
  - op: "RR D"
    code: "CB1A"
    colour: green
    size: 2
    cycles: 4,4
  - op: "RR E"
    code: "CB1B"
    colour: green
    size: 2
    cycles: 4,4
  - op: "RR H"
    code: "CB1C"
    colour: green
    size: 2
    cycles: 4,4
  - op: "RR L"
    code: "CB1D"
    colour: green
    size: 2
    cycles: 4,4

  - op: "RR (HL)"
    code: "CB1E"
    colour: yellow
    size: 2
    cycles: 4,4,4,3
  - op: "RR (IX+d)"
    code: "DDCBnn1E"
    colour: yellow
    size: 4
    cycles: 4,4,3,5,4,3
  - op: "RR (IY+d)"
    code: "FDCBnn1E"
    colour: yellow
    size: 4
    cycles: 4,4,3,5,4,3

---
<div class="ml-5">
  <img src="/asm/z80/opcodes/rotate/rr/rr.svg" alt="Visualisation of the RRA instruction"/>
</div>

{{< z80/instruction
    def="/l RRA/00011111 1F//l RR r/11001011 CB/00011r//l RR (HL)/11001011 CB/00011110 1E//l RR(IX+d)/11011101 DD/11001011 CB/d/00011110 1E//l RR (IY+d)/11111101 FD/11001011 CB/d/00011110 1E"
>}}
{{< /z80/instruction >}}
