// Seed: 3058571101
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output tri id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    output tri id_6,
    input wire id_7,
    input supply0 id_8,
    input wire id_9,
    output uwire id_10,
    input tri1 id_11
);
  wire id_13;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60
);
  inout wire id_60;
  output wire id_59;
  input wire id_58;
  input wire id_57;
  output wire id_56;
  output wire id_55;
  inout wire id_54;
  inout wire id_53;
  output wire id_52;
  output wire id_51;
  output wire id_50;
  inout wire id_49;
  input wire id_48;
  inout wire id_47;
  input wire id_46;
  output wire id_45;
  output wire id_44;
  inout wire id_43;
  input wire id_42;
  output wire id_41;
  output wire id_40;
  inout wire id_39;
  input wire id_38;
  input wire id_37;
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_27[1] = 1'b0;
  wire id_61;
  wire id_62;
  wire id_63, id_64, id_65;
  module_0();
  tri0 id_66 = 1 == id_10;
  and (
      id_1,
      id_10,
      id_11,
      id_12,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_21,
      id_23,
      id_24,
      id_25,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_42,
      id_43,
      id_46,
      id_47,
      id_48,
      id_49,
      id_53,
      id_54,
      id_57,
      id_58,
      id_6,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_8
  );
endmodule
