{
  "bin": {
    "simd_i32x4_extadd_pairwise_i16x8.0.wasm": "AGFzbQEAAAABBgFgAXsBewMDAgAAB0ECHWkzMng0LmV4dGFkZF9wYWlyd2lzZV9pMTZ4OF9zAAAdaTMyeDQuZXh0YWRkX3BhaXJ3aXNlX2kxNng4X3UAAQoPAgYAIAD9fgsGACAA/X8L",
    "simd_i32x4_extadd_pairwise_i16x8.1.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAoIAQYAQQD9fgs=",
    "simd_i32x4_extadd_pairwise_i16x8.2.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAoIAQYAQQD9fws=",
    "simd_i32x4_extadd_pairwise_i16x8.3.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAoGAQQA/X4L",
    "simd_i32x4_extadd_pairwise_i16x8.4.wasm": "AGFzbQEAAAABBQFgAAF7AwIBAAoGAQQA/X8L"
  },
  "spec": {"source_filename": "/workspace/webassembly-spec/test/core/simd/simd_i32x4_extadd_pairwise_i16x8.wast",
 "commands": [
  {"type": "module", "line": 4, "filename": "simd_i32x4_extadd_pairwise_i16x8.0.wasm"}, 
  {"type": "assert_return", "line": 11, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["0", "0", "0", "0", "0", "0", "0", "0"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["0", "0", "0", "0"]}]}, 
  {"type": "assert_return", "line": 13, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["1", "1", "1", "1", "1", "1", "1", "1"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["2", "2", "2", "2"]}]}, 
  {"type": "assert_return", "line": 15, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["65535", "65535", "65535", "65535", "65535", "65535", "65535", "65535"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["4294967294", "4294967294", "4294967294", "4294967294"]}]}, 
  {"type": "assert_return", "line": 17, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["32766", "32766", "32766", "32766", "32766", "32766", "32766", "32766"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["65532", "65532", "65532", "65532"]}]}, 
  {"type": "assert_return", "line": 19, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["32769", "32769", "32769", "32769", "32769", "32769", "32769", "32769"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["4294901762", "4294901762", "4294901762", "4294901762"]}]}, 
  {"type": "assert_return", "line": 21, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["32768", "32768", "32768", "32768", "32768", "32768", "32768", "32768"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["4294901760", "4294901760", "4294901760", "4294901760"]}]}, 
  {"type": "assert_return", "line": 23, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["32767", "32767", "32767", "32767", "32767", "32767", "32767", "32767"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["65534", "65534", "65534", "65534"]}]}, 
  {"type": "assert_return", "line": 25, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_s", "args": [{"type": "v128", "lane_type": "i16", "value": ["65535", "65535", "65535", "65535", "65535", "65535", "65535", "65535"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["4294967294", "4294967294", "4294967294", "4294967294"]}]}, 
  {"type": "assert_return", "line": 29, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["0", "0", "0", "0", "0", "0", "0", "0"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["0", "0", "0", "0"]}]}, 
  {"type": "assert_return", "line": 31, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["1", "1", "1", "1", "1", "1", "1", "1"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["2", "2", "2", "2"]}]}, 
  {"type": "assert_return", "line": 33, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["65535", "65535", "65535", "65535", "65535", "65535", "65535", "65535"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["131070", "131070", "131070", "131070"]}]}, 
  {"type": "assert_return", "line": 35, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["32766", "32766", "32766", "32766", "32766", "32766", "32766", "32766"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["65532", "65532", "65532", "65532"]}]}, 
  {"type": "assert_return", "line": 37, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["32769", "32769", "32769", "32769", "32769", "32769", "32769", "32769"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["65538", "65538", "65538", "65538"]}]}, 
  {"type": "assert_return", "line": 39, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["32768", "32768", "32768", "32768", "32768", "32768", "32768", "32768"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["65536", "65536", "65536", "65536"]}]}, 
  {"type": "assert_return", "line": 41, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["32767", "32767", "32767", "32767", "32767", "32767", "32767", "32767"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["65534", "65534", "65534", "65534"]}]}, 
  {"type": "assert_return", "line": 43, "action": {"type": "invoke", "field": "i32x4.extadd_pairwise_i16x8_u", "args": [{"type": "v128", "lane_type": "i16", "value": ["65535", "65535", "65535", "65535", "65535", "65535", "65535", "65535"]}]}, "expected": [{"type": "v128", "lane_type": "i32", "value": ["131070", "131070", "131070", "131070"]}]}, 
  {"type": "assert_invalid", "line": 47, "filename": "simd_i32x4_extadd_pairwise_i16x8.1.wasm", "text": "type mismatch", "module_type": "binary"}, 
  {"type": "assert_invalid", "line": 48, "filename": "simd_i32x4_extadd_pairwise_i16x8.2.wasm", "text": "type mismatch", "module_type": "binary"}, 
  {"type": "assert_invalid", "line": 53, "filename": "simd_i32x4_extadd_pairwise_i16x8.3.wasm", "text": "type mismatch", "module_type": "binary"}, 
  {"type": "assert_invalid", "line": 61, "filename": "simd_i32x4_extadd_pairwise_i16x8.4.wasm", "text": "type mismatch", "module_type": "binary"}]},
  "code": [
    "(module \n  (func (export \"i32x4.extadd_pairwise_i16x8_s\") (param v128) (result v128) (i32x4.extadd_pairwise_i16x8_s (local.get 0)))\n  (func (export \"i32x4.extadd_pairwise_i16x8_u\") (param v128) (result v128) (i32x4.extadd_pairwise_i16x8_u (local.get 0))))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 0 0 0 0 0 0 0 0)) (v128.const i32x4 0 0 0 0))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 1 1 1 1 1 1 1 1)) (v128.const i32x4 2 2 2 2))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 -1 -1 -1 -1 -1 -1 -1 -1)) (v128.const i32x4 -2 -2 -2 -2))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 32766 32766 32766 32766 32766 32766 32766 32766)) (v128.const i32x4 65532 65532 65532 65532))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 -32767 -32767 -32767 -32767 -32767 -32767 -32767 -32767)) (v128.const i32x4 -65534 -65534 -65534 -65534))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 -32768 -32768 -32768 -32768 -32768 -32768 -32768 -32768)) (v128.const i32x4 -65536 -65536 -65536 -65536))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 32767 32767 32767 32767 32767 32767 32767 32767)) (v128.const i32x4 65534 65534 65534 65534))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_s\" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)) (v128.const i32x4 -2 -2 -2 -2))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 0 0 0 0 0 0 0 0)) (v128.const i32x4 0 0 0 0))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 1 1 1 1 1 1 1 1)) (v128.const i32x4 2 2 2 2))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 -1 -1 -1 -1 -1 -1 -1 -1)) (v128.const i32x4 131070 131070 131070 131070))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 32766 32766 32766 32766 32766 32766 32766 32766)) (v128.const i32x4 65532 65532 65532 65532))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 -32767 -32767 -32767 -32767 -32767 -32767 -32767 -32767)) (v128.const i32x4 65538 65538 65538 65538))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 -32768 -32768 -32768 -32768 -32768 -32768 -32768 -32768)) (v128.const i32x4 65536 65536 65536 65536))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 32767 32767 32767 32767 32767 32767 32767 32767)) (v128.const i32x4 65534 65534 65534 65534))",
    "(assert_return (invoke \"i32x4.extadd_pairwise_i16x8_u\" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)) (v128.const i32x4 131070 131070 131070 131070))",
    "(assert_invalid (module (func (result v128) (i32x4.extadd_pairwise_i16x8_s (i32.const 0)))) \"type mismatch\")",
    "(assert_invalid (module (func (result v128) (i32x4.extadd_pairwise_i16x8_u (i32.const 0)))) \"type mismatch\")",
    "(assert_invalid (module (func $i32x4.extadd_pairwise_i16x8_s-arg-empty (result v128) (i32x4.extadd_pairwise_i16x8_s) ) ) \"type mismatch\")",
    "(assert_invalid (module (func $i32x4.extadd_pairwise_i16x8_u-arg-empty (result v128) (i32x4.extadd_pairwise_i16x8_u) ) ) \"type mismatch\")"
  ],
  "dump": {
    "simd_i32x4_extadd_pairwise_i16x8.0.wasm": {
      "header": "\nsimd_i32x4_extadd_pairwise_i16x8.0.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x00000010 (size=0x00000006) count: 1\n Function start=0x00000012 end=0x00000015 (size=0x00000003) count: 2\n   Export start=0x00000017 end=0x00000058 (size=0x00000041) count: 2\n     Code start=0x0000005a end=0x00000069 (size=0x0000000f) count: 2\n",
      "details": "\nsimd_i32x4_extadd_pairwise_i16x8.0.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] (v128) -> v128\nFunction[2]:\n - func[0] sig=0 <i32x4.extadd_pairwise_i16x8_s>\n - func[1] sig=0 <i32x4.extadd_pairwise_i16x8_u>\nExport[2]:\n - func[0] <i32x4.extadd_pairwise_i16x8_s> -> \"i32x4.extadd_pairwise_i16x8_s\"\n - func[1] <i32x4.extadd_pairwise_i16x8_u> -> \"i32x4.extadd_pairwise_i16x8_u\"\nCode[2]:\n - func[0] size=6 <i32x4.extadd_pairwise_i16x8_s>\n - func[1] size=6 <i32x4.extadd_pairwise_i16x8_u>\n",
      "disassemble": "\nsimd_i32x4_extadd_pairwise_i16x8.0.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00005c func[0] <i32x4.extadd_pairwise_i16x8_s>:\n 00005d: 20 00                      | local.get 0\n 00005f: fd 7e                      | i32x4.extadd_pairwise_i16x8_s\n 000061: 0b                         | end\n000063 func[1] <i32x4.extadd_pairwise_i16x8_u>:\n 000064: 20 00                      | local.get 0\n 000066: fd 7f                      | i32x4.extadd_pairwise_i16x8_u\n 000068: 0b                         | end\n"
    }
  }
}
