 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TPA
Version: Q-2019.12
Date   : Sat Mar 16 00:57:21 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: reset_n (input port clocked by clk)
  Endpoint: Register_Spaces_reg[130][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TPA                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    5.00       5.50 f
  reset_n (in)                                            0.05       5.55 f
  U9194/Y (INVX6)                                         0.09       5.65 r
  U11169/Y (NOR3X4)                                       0.11       5.76 f
  U9320/Y (NAND2X2)                                       0.21       5.97 r
  U9340/Y (NOR2X2)                                        0.15       6.12 f
  U17820/Y (NAND2X1)                                      0.49       6.61 r
  U9307/Y (NOR2X1)                                        0.21       6.82 f
  U9180/Y (BUFX3)                                         0.45       7.27 f
  U10629/Y (NAND2XL)                                      0.38       7.65 r
  U9153/Y (BUFX3)                                         0.59       8.23 r
  U20467/Y (OAI21XL)                                      0.45       8.68 f
  U20468/Y (AOI2BB2X1)                                    0.41       9.09 f
  Register_Spaces_reg[130][11]/D (DFFQX1)                 0.00       9.09 f
  data arrival time                                                  9.09

  clock clk (rise edge)                                   9.00       9.00
  clock network delay (ideal)                             0.50       9.50
  clock uncertainty                                      -0.10       9.40
  Register_Spaces_reg[130][11]/CK (DFFQX1)                0.00       9.40 r
  library setup time                                     -0.31       9.09
  data required time                                                 9.09
  --------------------------------------------------------------------------
  data required time                                                 9.09
  data arrival time                                                 -9.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
