{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606461451161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606461451164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 18:17:31 2020 " "Processing started: Fri Nov 27 18:17:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606461451164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606461451164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off src -c src " "Command: quartus_map --read_settings_files=on --write_settings_files=off src -c src" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606461451164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606461452983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606461452983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S src.sv(177) " "Verilog HDL Declaration information at src.sv(177): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606461461279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B src.sv(178) " "Verilog HDL Declaration information at src.sv(178): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 178 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606461461279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b src.sv(196) " "Verilog HDL Declaration information at src.sv(196): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 196 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606461461279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B src.sv(244) " "Verilog HDL Declaration information at src.sv(244): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606461461280 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "src.sv(506) " "Verilog HDL warning at src.sv(506): extended using \"x\" or \"z\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 506 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606461461281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src.sv 24 24 " "Found 24 design units, including 24 entities, in source file src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 src " "Found entity 1: src" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter32 " "Found entity 2: counter32" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU " "Found entity 3: CPU" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "4 ROM " "Found entity 4: ROM" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "5 regfile " "Found entity 5: regfile" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "7 adderOV " "Found entity 7: adderOV" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder " "Found entity 8: adder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "9 SLT " "Found entity 9: SLT" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "10 shifter " "Found entity 10: shifter" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "11 multiDiv " "Found entity 11: multiDiv" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "12 BranchControl " "Found entity 12: BranchControl" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "13 OpPrioDecoder " "Found entity 13: OpPrioDecoder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "14 RTypePrioDecoder " "Found entity 14: RTypePrioDecoder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "15 parameterized_decoder " "Found entity 15: parameterized_decoder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "16 EnabledReg " "Found entity 16: EnabledReg" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "17 MemoryIn " "Found entity 17: MemoryIn" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "18 RAM " "Found entity 18: RAM" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "19 MemoryAccess " "Found entity 19: MemoryAccess" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "20 ssd " "Found entity 20: ssd" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "21 immExtend " "Found entity 21: immExtend" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "22 tristate_active_hi " "Found entity 22: tristate_active_hi" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux4to1 " "Found entity 23: mux4to1" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""} { "Info" "ISGN_ENTITY_NAME" "24 mux2to1 " "Found entity 24: mux2to1" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606461461287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606461461287 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main.sv " "Can't analyze file -- file main.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606461461302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout src.sv(165) " "Verilog HDL Implicit Net warning at src.sv(165): created implicit net for \"Cout\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461461302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OV src.sv(165) " "Verilog HDL Implicit Net warning at src.sv(165): created implicit net for \"OV\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461461302 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "parameterized_decoder src.sv(353) " "Verilog HDL Parameter Declaration warning at src.sv(353): Parameter Declaration in module \"parameterized_decoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 353 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1606461461304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "src " "Elaborating entity \"src\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606461461556 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] src.sv(7) " "Output port \"LEDG\[7..1\]\" at src.sv(7) has no driver" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606461461558 "|src"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 counter32:myclock " "Elaborating entity \"counter32\" for hierarchy \"counter32:myclock\"" {  } { { "src.sv" "myclock" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461461629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:mycpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:mycpu\"" {  } { { "src.sv" "mycpu" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461461698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_carry src.sv(46) " "Verilog HDL or VHDL warning at src.sv(46): object \"pc_carry\" assigned a value but never read" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606461461698 "|src|CPU:mycpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 src.sv(65) " "Verilog HDL assignment warning at src.sv(65): truncated value with size 32 to match size of target (17)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606461461699 "|src|CPU:mycpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:mycpu\|ROM:myrom " "Elaborating entity \"ROM\" for hierarchy \"CPU:mycpu\|ROM:myrom\"" {  } { { "src.sv" "myrom" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461461962 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 65535 src.sv(129) " "Verilog HDL warning at src.sv(129): number of words (6) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 129 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1606461462197 "|src|CPU:mycpu|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 src.sv(125) " "Net \"mem.data_a\" at src.sv(125) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606461530973 "|src|CPU:mycpu|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 src.sv(125) " "Net \"mem.waddr_a\" at src.sv(125) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606461530973 "|src|CPU:mycpu|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 src.sv(125) " "Net \"mem.we_a\" at src.sv(125) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606461530974 "|src|CPU:mycpu|ROM:myrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 CPU:mycpu\|mux2to1:branchmux0 " "Elaborating entity \"mux2to1\" for hierarchy \"CPU:mycpu\|mux2to1:branchmux0\"" {  } { { "src.sv" "branchmux0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpPrioDecoder CPU:mycpu\|OpPrioDecoder:myopdecoder " "Elaborating entity \"OpPrioDecoder\" for hierarchy \"CPU:mycpu\|OpPrioDecoder:myopdecoder\"" {  } { { "src.sv" "myopdecoder" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTypePrioDecoder CPU:mycpu\|RTypePrioDecoder:myrtypedecoder " "Elaborating entity \"RTypePrioDecoder\" for hierarchy \"CPU:mycpu\|RTypePrioDecoder:myrtypedecoder\"" {  } { { "src.sv" "myrtypedecoder" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile CPU:mycpu\|regfile:myreg " "Elaborating entity \"regfile\" for hierarchy \"CPU:mycpu\|regfile:myreg\"" {  } { { "src.sv" "myreg" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parameterized_decoder CPU:mycpu\|regfile:myreg\|parameterized_decoder:decw " "Elaborating entity \"parameterized_decoder\" for hierarchy \"CPU:mycpu\|regfile:myreg\|parameterized_decoder:decw\"" {  } { { "src.sv" "decw" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnabledReg CPU:mycpu\|regfile:myreg\|EnabledReg:bloop\[0\].itk " "Elaborating entity \"EnabledReg\" for hierarchy \"CPU:mycpu\|regfile:myreg\|EnabledReg:bloop\[0\].itk\"" {  } { { "src.sv" "bloop\[0\].itk" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immExtend CPU:mycpu\|immExtend:myimm " "Elaborating entity \"immExtend\" for hierarchy \"CPU:mycpu\|immExtend:myimm\"" {  } { { "src.sv" "myimm" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 CPU:mycpu\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"CPU:mycpu\|mux2to1:mux0\"" {  } { { "src.sv" "mux0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:mycpu\|ALU:myalu " "Elaborating entity \"ALU\" for hierarchy \"CPU:mycpu\|ALU:myalu\"" {  } { { "src.sv" "myalu" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderOV CPU:mycpu\|ALU:myalu\|adderOV:add0 " "Elaborating entity \"adderOV\" for hierarchy \"CPU:mycpu\|ALU:myalu\|adderOV:add0\"" {  } { { "src.sv" "add0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:mycpu\|ALU:myalu\|adderOV:add0\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"CPU:mycpu\|ALU:myalu\|adderOV:add0\|adder:add0\"" {  } { { "src.sv" "add0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT CPU:mycpu\|ALU:myalu\|SLT:slt0 " "Elaborating entity \"SLT\" for hierarchy \"CPU:mycpu\|ALU:myalu\|SLT:slt0\"" {  } { { "src.sv" "slt0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 CPU:mycpu\|ALU:myalu\|SLT:slt0\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"CPU:mycpu\|ALU:myalu\|SLT:slt0\|mux2to1:mux0\"" {  } { { "src.sv" "mux0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461531978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 CPU:mycpu\|ALU:myalu\|mux4to1:mux0 " "Elaborating entity \"mux4to1\" for hierarchy \"CPU:mycpu\|ALU:myalu\|mux4to1:mux0\"" {  } { { "src.sv" "mux0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461532052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter CPU:mycpu\|shifter:myshift " "Elaborating entity \"shifter\" for hierarchy \"CPU:mycpu\|shifter:myshift\"" {  } { { "src.sv" "myshift" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461532123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiDiv CPU:mycpu\|multiDiv:mymult " "Elaborating entity \"multiDiv\" for hierarchy \"CPU:mycpu\|multiDiv:mymult\"" {  } { { "src.sv" "mymult" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461537338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_active_hi CPU:mycpu\|tristate_active_hi:ALUTest " "Elaborating entity \"tristate_active_hi\" for hierarchy \"CPU:mycpu\|tristate_active_hi:ALUTest\"" {  } { { "src.sv" "ALUTest" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461537420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchControl CPU:mycpu\|BranchControl:mybranchctrl " "Elaborating entity \"BranchControl\" for hierarchy \"CPU:mycpu\|BranchControl:mybranchctrl\"" {  } { { "src.sv" "mybranchctrl" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461537492 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "y\[2\]\[0\] src.sv(290) " "Verilog HDL warning at src.sv(290): assignments to y\[2\]\[0\] create a combinational loop" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 290 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1606461537492 "|src|CPU:mycpu|BranchControl:mybranchctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 src.sv(304) " "Verilog HDL assignment warning at src.sv(304): truncated value with size 16 to match size of target (1)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606461537493 "|src|CPU:mycpu|BranchControl:mybranchctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAccess CPU:mycpu\|MemoryAccess:mem1 " "Elaborating entity \"MemoryAccess\" for hierarchy \"CPU:mycpu\|MemoryAccess:mem1\"" {  } { { "src.sv" "mem1" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461537574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryIn CPU:mycpu\|MemoryAccess:mem1\|MemoryIn:mymem " "Elaborating entity \"MemoryIn\" for hierarchy \"CPU:mycpu\|MemoryAccess:mem1\|MemoryIn:mymem\"" {  } { { "src.sv" "mymem" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461537651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:mycpu\|RAM:mem2 " "Elaborating entity \"RAM\" for hierarchy \"CPU:mycpu\|RAM:mem2\"" {  } { { "src.sv" "mem2" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461537734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssd ssd:ins0 " "Elaborating entity \"ssd\" for hierarchy \"ssd:ins0\"" {  } { { "src.sv" "ins0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606461537809 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:mycpu\|RAM:mem2\|array " "RAM logic \"CPU:mycpu\|RAM:mem2\|array\" is uninferred due to asynchronous read logic" {  } { { "src.sv" "array" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 389 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606461565977 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606461565977 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "U:/ELEC4720/simple-microprocessor/db/src.ram0_ROM_53a6a87d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"U:/ELEC4720/simple-microprocessor/db/src.ram0_ROM_53a6a87d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606461566563 ""}
