/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\test_dmlc_g.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_test_dmlc_g.h"
#include "T_test_dmlc_g-protos.c"
const int _dml_gdb_marker_test UNUSED = 0;

static set_error_t set_int_attr(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v6__ret_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_int_attr__set_attribute(_dev, *_val, &v6__ret_err))
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v6__ret_err;
        #line 98 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 303 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw1:
    #line 303 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_attribute_error("Uncaught DML exception");
        _status = 3;
    }
    #line 107 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    return _status;
}

static attr_value_t get_int_attr(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v9_value UNUSED ;
    memset((void *)&v9_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v12__ret_value UNUSED ;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v12__ret_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_int_attr__get_attribute(_dev, &v12__ret_value))
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v9_value = v12__ret_value;
        #line 129 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 312 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw2:
    #line 312 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_attribute_error("Uncaught DML exception");
        v9_value = SIM_make_attr_invalid();
    }
    #line 138 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    _val0 = v9_value;
    return _val0;
}

static set_error_t set_pic(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v18__ret_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_pic__set_attribute(_dev, *_val, &v18__ret_err))
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v18__ret_err;
        #line 157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 303 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw3:
    #line 303 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_attribute_error("Uncaught DML exception");
        _status = 3;
    }
    #line 166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    return _status;
}

static attr_value_t get_pic(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v21_value UNUSED ;
    memset((void *)&v21_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v24__ret_value UNUSED ;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v24__ret_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_pic__get_attribute(_dev, &v24__ret_value))
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v21_value = v24__ret_value;
        #line 188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 312 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw4:
    #line 312 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_attribute_error("Uncaught DML exception");
        v21_value = SIM_make_attr_invalid();
    }
    #line 197 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    _val0 = v21_value;
    return _val0;
}

static set_error_t set_reg_r(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v30__ret_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__set_attribute(_dev, (_portobj->indices)[0], *_val, &v30__ret_err))
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v30__ret_err;
        #line 217 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 303 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw5:
    #line 303 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_attribute_error("Uncaught DML exception");
        _status = 3;
    }
    #line 226 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    return _status;
}

static attr_value_t get_reg_r(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v33_value UNUSED ;
    memset((void *)&v33_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v36__ret_value UNUSED ;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v36__ret_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__get_attribute(_dev, (_portobj->indices)[0], &v36__ret_value))
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw6;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v33_value = v36__ret_value;
        #line 249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 312 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw6:
    #line 312 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_attribute_error("Uncaught DML exception");
        v33_value = SIM_make_attr_invalid();
    }
    #line 258 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    _val0 = v33_value;
    return _val0;
}

static void  _DML_PIFACE_reg__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_reg__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_reg__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_reg__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_reg__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v40__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v40__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v40__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_reg__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v41__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v41__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v41__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_reg__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v42__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v42__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v42__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_reg__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v43__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v43__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v43__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_reg__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_reg__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_reg__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_reg__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v48__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v48__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        handle = v48__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v49__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v49__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        handle = v49__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v50__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v50__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        handle = v50__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v51__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v51__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        handle = v51__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v56__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v56__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        handle = v56__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v57__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v57__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        handle = v57__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v58__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v58__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        handle = v58__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_reg__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v59__ret_handle UNUSED  = 0;
        if (_DML_M_reg__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v59__ret_handle))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        handle = v59__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_reg__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_reg__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v62__ret_connections UNUSED ;
        memset((void *)&v62__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v62__ret_connections))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v62__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_reg__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v63__ret_success UNUSED  = 0;
        if (_DML_M_reg__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v63__ret_success))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v63__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_reg__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v64__ret_connections UNUSED ;
        memset((void *)&v64__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__instrumentation_order__get_connections(_dev, 0, &v64__ret_connections))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        connections = v64__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_reg__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v65__ret_success UNUSED  = 0;
        if (_DML_M_reg__instrumentation_order__move_before(_dev, 0, connection, before, &v65__ret_success))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        success = v65__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_reg__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v66__ret_connections UNUSED ;
        memset((void *)&v66__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__instrumentation_order__get_connections(_dev, 1, &v66__ret_connections))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        connections = v66__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_reg__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v67__ret_success UNUSED  = 0;
        if (_DML_M_reg__instrumentation_order__move_before(_dev, 1, connection, before, &v67__ret_success))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        success = v67__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_reg__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v68__ret_vals UNUSED ;
        memset((void *)&v68__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__int_register__all_registers(_dev, (_portobj->indices)[0], &v68__ret_vals))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v68__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_reg__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v69__ret_name UNUSED  = NULL;
        if (_DML_M_reg__int_register__get_name(_dev, (_portobj->indices)[0], num, &v69__ret_name))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v69__ret_name;
    }
    return name;
}

static int _DML_PIFACE_reg__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v70__ret_num UNUSED  = 0;
        if (_DML_M_reg__int_register__get_number(_dev, (_portobj->indices)[0], name, &v70__ret_num))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v70__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_reg__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v71__ret_val UNUSED  = 0;
        if (_DML_M_reg__int_register__read(_dev, (_portobj->indices)[0], num, &v71__ret_val))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v71__ret_val;
    }
    return val;
}

static int _DML_PIFACE_reg__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v72__ret_info UNUSED  = 0;
        if (_DML_M_reg__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v72__ret_info))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v72__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_reg__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_reg__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_reg__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v74__ret_vals UNUSED ;
        memset((void *)&v74__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__int_register__all_registers(_dev, 0, &v74__ret_vals))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        vals = v74__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_reg__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v75__ret_name UNUSED  = NULL;
        if (_DML_M_reg__int_register__get_name(_dev, 0, num, &v75__ret_name))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        name = v75__ret_name;
    }
    return name;
}

static int _DML_IFACE_reg__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v76__ret_num UNUSED  = 0;
        if (_DML_M_reg__int_register__get_number(_dev, 0, name, &v76__ret_num))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        num = v76__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_reg__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v77__ret_val UNUSED  = 0;
        if (_DML_M_reg__int_register__read(_dev, 0, num, &v77__ret_val))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        val = v77__ret_val;
    }
    return val;
}

static int _DML_IFACE_reg__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v78__ret_info UNUSED  = 0;
        if (_DML_M_reg__int_register__register_info(_dev, 0, reg, reqinfo, &v78__ret_info))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        info = v78__ret_info;
    }
    return info;
}

static void  _DML_IFACE_reg__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_reg__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v80__ret_vals UNUSED ;
        memset((void *)&v80__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__int_register__all_registers(_dev, 1, &v80__ret_vals))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        vals = v80__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_reg__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v81__ret_name UNUSED  = NULL;
        if (_DML_M_reg__int_register__get_name(_dev, 1, num, &v81__ret_name))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        name = v81__ret_name;
    }
    return name;
}

static int _DML_IFACE_reg__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v82__ret_num UNUSED  = 0;
        if (_DML_M_reg__int_register__get_number(_dev, 1, name, &v82__ret_num))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        num = v82__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_reg__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v83__ret_val UNUSED  = 0;
        if (_DML_M_reg__int_register__read(_dev, 1, num, &v83__ret_val))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        val = v83__ret_val;
    }
    return val;
}

static int _DML_IFACE_reg__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v84__ret_info UNUSED  = 0;
        if (_DML_M_reg__int_register__register_info(_dev, 1, reg, reqinfo, &v84__ret_info))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        info = v84__ret_info;
    }
    return info;
}

static void  _DML_IFACE_reg__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_reg__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v86__ret_ex UNUSED  = 0;
        if (_DML_M_reg__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v86__ret_ex))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v86__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_reg__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v87__ret_ex UNUSED  = 0;
        if (_DML_M_reg__io_memory__operation(_dev, 0, mem_op, map_info, &v87__ret_ex))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        ex = v87__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_reg__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v88__ret_ex UNUSED  = 0;
        if (_DML_M_reg__io_memory__operation(_dev, 1, mem_op, map_info, &v88__ret_ex))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        ex = v88__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_reg__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v89__ret_big_endian UNUSED  = 0;
        if (_DML_M_reg__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v89__ret_big_endian))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v89__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_reg__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v90__ret_desc UNUSED  = NULL;
        if (_DML_M_reg__register_view__description(_dev, (_portobj->indices)[0], &v90__ret_desc))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v90__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_reg__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v91__ret_val UNUSED  = 0;
        if (_DML_M_reg__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v91__ret_val))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v91__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_reg__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v92__ret_num UNUSED  = 0;
        if (_DML_M_reg__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v92__ret_num))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v92__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_reg__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v93__ret_info UNUSED ;
        memset((void *)&v93__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v93__ret_info))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v93__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_reg__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_reg__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_reg__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v95__ret_big_endian UNUSED  = 0;
        if (_DML_M_reg__register_view__big_endian_bitorder(_dev, 0, &v95__ret_big_endian))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        big_endian = v95__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_reg__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v96__ret_desc UNUSED  = NULL;
        if (_DML_M_reg__register_view__description(_dev, 0, &v96__ret_desc))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        desc = v96__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_reg__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v97__ret_val UNUSED  = 0;
        if (_DML_M_reg__register_view__get_register_value(_dev, 0, reg, &v97__ret_val))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        val = v97__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_reg__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v98__ret_num UNUSED  = 0;
        if (_DML_M_reg__register_view__number_of_registers(_dev, 0, &v98__ret_num))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        num = v98__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_reg__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v99__ret_info UNUSED ;
        memset((void *)&v99__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view__register_info(_dev, 0, reg, &v99__ret_info))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        info = v99__ret_info;
    }
    return info;
}

static void  _DML_IFACE_reg__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_reg__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v101__ret_big_endian UNUSED  = 0;
        if (_DML_M_reg__register_view__big_endian_bitorder(_dev, 1, &v101__ret_big_endian))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        big_endian = v101__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_reg__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v102__ret_desc UNUSED  = NULL;
        if (_DML_M_reg__register_view__description(_dev, 1, &v102__ret_desc))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        desc = v102__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_reg__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v103__ret_val UNUSED  = 0;
        if (_DML_M_reg__register_view__get_register_value(_dev, 1, reg, &v103__ret_val))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        val = v103__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_reg__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v104__ret_num UNUSED  = 0;
        if (_DML_M_reg__register_view__number_of_registers(_dev, 1, &v104__ret_num))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        num = v104__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_reg__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v105__ret_info UNUSED ;
        memset((void *)&v105__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view__register_info(_dev, 1, reg, &v105__ret_info))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        info = v105__ret_info;
    }
    return info;
}

static void  _DML_IFACE_reg__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_reg__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_reg__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v107__ret_ret UNUSED ;
        memset((void *)&v107__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v107__ret_ret))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v107__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_reg__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v108__ret_ret UNUSED ;
        memset((void *)&v108__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v108__ret_ret))
        SIM_LOG_ERROR(_dev->reg._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v108__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_reg__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v109__ret_ret UNUSED ;
        memset((void *)&v109__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view_catalog__register_names(_dev, 0, &v109__ret_ret))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        ret = v109__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_reg__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v110__ret_ret UNUSED ;
        memset((void *)&v110__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view_catalog__register_offsets(_dev, 0, &v110__ret_ret))
        SIM_LOG_ERROR(_dev->reg._obj[0], 0, "Uncaught DML exception");
        ret = v110__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_reg__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v111__ret_ret UNUSED ;
        memset((void *)&v111__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view_catalog__register_names(_dev, 1, &v111__ret_ret))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        ret = v111__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_reg__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v112__ret_ret UNUSED ;
        memset((void *)&v112__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_reg__register_view_catalog__register_offsets(_dev, 1, &v112__ret_ret))
        SIM_LOG_ERROR(_dev->reg._obj[1], 0, "Uncaught DML exception");
        ret = v112__ret_ret;
    }
    return ret;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_2, &_dev->obj, NULL, NULL);
    #line 1236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 256 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_destroy(_dev))
    #line 256 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw7;
    #line 258 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw7:
    #line 258 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
    #line 1255 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static void  _DML_EV_ev_cycles__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ev_cycles__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_ev_cycles__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ev_cycles__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_ev_cycles__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v127__ret_info UNUSED ;
        memset((void *)&v127__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_ev_cycles__get_event_info(_dev, data, &v127__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v127__ret_info;
    }
    return info;
}

static void  *_DML_EV_ev_cycles__set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v128__ret_data UNUSED  = NULL;
        if (_DML_M_ev_cycles__set_event_info(_dev, info, &v128__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v128__ret_data;
    }
    return data;
}

static char *_DML_EV_ev_cycles__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v129__ret_description UNUSED  = NULL;
        if (_DML_M_ev_cycles__describe_event(_dev, data, &v129__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v129__ret_description;
    }
    return description;
}

static const _id_info_t _id_infos[17] UNUSED = {
    {"dev", NULL, 0, 1},
    {"ev_cycles", NULL, 0, 2},
    {"int_attr", NULL, 0, 3},
    {"p_irq.sample", NULL, 0, 4},
    {"p_irq", NULL, 0, 5},
    {"pic.sample", NULL, 0, 6},
    {"pic", NULL, 0, 7},
    {"reg[%u].bank_instrumentation_subscribe", (const uint32 []) {2}, 1, 8},
    {"reg[%u].instrumentation_order", (const uint32 []) {2}, 1, 9},
    {"reg[%u].int_register", (const uint32 []) {2}, 1, 10},
    {"reg[%u].io_memory", (const uint32 []) {2}, 1, 11},
    {"reg[%u].r.EN", (const uint32 []) {2}, 1, 12},
    {"reg[%u].r", (const uint32 []) {2}, 1, 13},
    {"reg[%u].register_view", (const uint32 []) {2}, 1, 14},
    {"reg[%u].register_view_catalog", (const uint32 []) {2}, 1, 15},
    {"reg[%u].x", (const uint32 []) {2}, 1, 16},
    {"reg[%u]", (const uint32 []) {2}, 1, 17}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[17] UNUSED = {(&_tr__dev__object), (&_tr_ev_cycles__object), (&_tr_int_attr__object), (&_tr_p_irq_sample__object), (&_tr_p_irq__object), (&_tr_pic_sample__object), (&_tr_pic__object), (&_tr_reg_bank_instrumentation_subscribe__object), (&_tr_reg_instrumentation_order__object), (&_tr_reg_int_register__object), (&_tr_reg_io_memory__object), (&_tr_reg_r_EN__object), (&_tr_reg_r__object), (&_tr_reg_register_view__object), (&_tr_reg_register_view_catalog__object), (&_tr_reg_x__object), (&_tr_reg__object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 1354 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 1357 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\test_dmlc_g.dml"
    _dev->d = 0x1.91eb851eb851fp+1;
    #line 1360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* destroy */
static bool _DML_M_destroy(test_t *_dev)
#line 253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1389 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* init */
static bool _DML_M_init(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai0_0;
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai0_0 = 0; (_ai0_0) < 2; ({
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai0_0;
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_reg__init(_dev, _ai0_0))
        #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].init */
static bool _DML_M_reg__init(test_t *_dev, uint32 _idx0)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1424 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view_catalog.register_offsets */
static bool _DML_M_reg__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v140_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v140_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v142__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__register_view__number_of_registers(_dev, _idx0, &v142__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            table_size = v142__ret_num;
            #line 1446 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v140_ret = SIM_alloc_attr_list(table_size);
        int i UNUSED  = 0;
        for (i = 0; i < table_size; (i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v144__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v144__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_reg__register_view__register_info(_dev, _idx0, i, &v144__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                full_info = v144__ret_info;
                #line 1467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v140_ret, i, SIM_attr_copy(SIM_attr_list_item(full_info, 3)));
            SIM_attr_free(&full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v140_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1480 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view_catalog.register_names */
static bool _DML_M_reg__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v145_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v145_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v147__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__register_view__number_of_registers(_dev, _idx0, &v147__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            table_size = v147__ret_num;
            #line 1502 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v145_ret = SIM_alloc_attr_list(table_size);
        int i UNUSED  = 0;
        for (i = 0; i < table_size; (i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v149__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v149__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_reg__register_view__register_info(_dev, _idx0, i, &v149__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                full_info = v149__ret_info;
                #line 1523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v145_ret, i, SIM_attr_copy(SIM_attr_list_item(full_info, 0)));
            SIM_attr_free(&full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v145_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1536 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view.set_register_value */
static bool _DML_M_reg__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("reg"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view.register_info */
static bool _DML_M_reg__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v152_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v152_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v152_info = VT_call_python_module_function("register_view", "register_info", &args);
        SIM_attr_free(&args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v152_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1585 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view.number_of_registers */
static bool _DML_M_reg__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v154_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        ret = VT_call_python_module_function("register_view", "number_of_registers", &args);
        SIM_attr_free(&args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v154_num = SIM_attr_integer(ret);
        SIM_attr_free(&ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v154_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1617 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view.get_register_value */
static bool _DML_M_reg__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v156_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("reg"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        ret = VT_call_python_module_function("register_view", "get_register_value", &args);
        SIM_attr_free(&args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v156_val = SIM_attr_integer(ret);
        SIM_attr_free(&ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v156_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1649 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view.description */
static bool _DML_M_reg__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v158_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        ret = VT_call_python_module_function("register_view", "description", &args);
        SIM_attr_free(&args);
        v158_desc = SIM_attr_string(ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v158_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].register_view.big_endian_bitorder */
static bool _DML_M_reg__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v160_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &args);
        SIM_attr_free(&args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v160_big_endian = SIM_attr_boolean(ret);
        SIM_attr_free(&ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v160_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1711 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].io_memory.operation */
static bool _DML_M_reg__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v162_ex UNUSED  = 0;
    v162_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw8;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw8:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v162_ex = 0x407;
    *ex = v162_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1733 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].access */
static bool _DML_M_reg__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->reg._obj[_idx0], 0, "Oversized access to %s", "reg");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__read_access_memop(_dev, _idx0, memop, offset, size))
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v171__ret_writeval UNUSED  = 0;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__get_write_value(_dev, _idx0, memop, &v171__ret_writeval))
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            writeval = v171__ret_writeval;
            #line 1766 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__write_access_memop(_dev, _idx0, memop, offset, size, writeval))
        #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1776 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].write_access_memop */
static bool _DML_M_reg__write_access_memop(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 value)
#line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        bool success UNUSED  = 0;
        {
            #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            bool v175__ret_success UNUSED  = 0;
            #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__write_access(_dev, _idx0, memop, offset, size, value, &v175__ret_success))
            #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            success = v175__ret_success;
            #line 1794 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (!success)
        {
            #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            bool v177__ret_success UNUSED  = 0;
            #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__miss_write_access(_dev, _idx0, offset, size, value, &v177__ret_success))
            #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            success = v177__ret_success;
            #line 1807 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (!success)
        {
            #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__miss_access__0(_dev, _idx0, memop, offset, size))
            #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        else
        if (_DML_M_reg__finalize_write_access(_dev, _idx0, memop, value))
        #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1828 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].finalize_write_access */
static bool _DML_M_reg__finalize_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 val)
#line 637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].miss_access (specialized) */
static bool _DML_M_reg__miss_access__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 760 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_LOG_INFO(4, _dev->reg._obj[_idx0], 0, "Missed in bank %s", "reg");
    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _DML_M_reg__log_miss(_dev, _idx0, memop, offset, size);
    return 1;
    #line 771 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 771 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1853 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].log_miss */
static void  _DML_M_reg__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit26;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->reg._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in reg", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->reg._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in reg", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit26: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1872 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].miss_write_access */
static bool _DML_M_reg__miss_write_access(test_t *_dev, uint32 _idx0, physical_address_t offset, physical_address_t size, uint64 value, bool *success)
#line 726 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 726 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v190_success UNUSED  = 0;
    v190_success = 0;
    *success = v190_success;
    #line 728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].write_access */
static bool _DML_M_reg__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v192_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *bank_obj UNUSED  = NULL;
        bank_obj = _DML_M_reg___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool suppress UNUSED  = 0;
        conf_object_t *ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(bank_obj, ini, &offset, size, &writevalue, &suppress, &_dev->reg._connections[_idx0], &_dev->reg._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v192_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(bank_obj, ini, &offset, size, &v192_success, &_dev->reg._connections[_idx0], &_dev->reg._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit28;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v199__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_reg___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v199__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                accessed_size = v199__ret_access_size;
                #line 1927 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v192_success = accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(bank_obj, ini, &offset, size, &v192_success, &_dev->reg._connections[_idx0], &_dev->reg._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit28: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v192_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i]._write_one_reg */
static bool _DML_M_reg___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1952 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, uint32, generic_transaction_t *, uint64);} regs0[1] = {
        {0ull, 4, _DML_M_reg__r___write_access_nopartial},
    };
    for (int first = 0, last = 0; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs0[last].fun(_dev, _idx0, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v202_success UNUSED  = 0;
        v202_success = _DML_M_reg___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
        *access_size = (uint8 )(v202_success ? (size) : 0LL);
        return 0;
    }
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 1989 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i]._unmapped_write_access */
static bool _DML_M_reg___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2002 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._write_access_nopartial */
static bool _DML_M_reg__r___write_access_nopartial(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r__write_access__0(_dev, _idx0, memop, value))
    #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2014 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.write_access (specialized)
     msb1 = undefined
     lsb = undefined
*/
static bool _DML_M_reg__r__write_access__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 value)
#line 1475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        if (_DML_M_reg__r__before_set(_dev, _idx0))
        #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r___set64(_dev, _idx0, value))
        #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__after_set(_dev, _idx0))
        #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
    }
    #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        if (_DML_M_reg__r__before_write__0(_dev, _idx0, memop, value))
        #line 1488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        if (_DML_M_reg__r__write_access_main__0(_dev, _idx0, memop, value))
        #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        if (_DML_M_reg__r__after_write__0(_dev, _idx0, memop))
        #line 1490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
    }
    return 0;
    #line 1492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2055 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.after_write (specialized) */
static bool _DML_M_reg__r__after_write__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop)
#line 1571 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1573 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1573 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2065 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.write_access_main (specialized)
     msb1 = undefined
     lsb = undefined
*/
static bool _DML_M_reg__r__write_access_main__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint32 value)
#line 1494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_LOG_INFO(4, _dev->reg._obj[_idx0], Register_Write, "%s to register reg[%u].r (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(memop) ? "Inquiry write" : "Write", (uint32 )(_idx0), (uint64 )SIM_get_mem_op_physical_address(memop), 8, (uint64 )value);
    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__EN__write_access__0(_dev, _idx0, (uint8 )((uint8 )(value & 1))))
    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2084 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.write_access (specialized) */
static bool _DML_M_reg__r__EN__write_access__0(test_t *_dev, uint32 _idx0, uint8 value)
#line 1660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r__EN__write__0(_dev, _idx0, value))
    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2096 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.write (specialized) */
static bool _DML_M_reg__r__EN__write__0(test_t *_dev, uint32 _idx0, uint8 value)
#line 1192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r__EN___default_write__0(_dev, _idx0, value))
    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN._default_write (specialized) */
static bool _DML_M_reg__r__EN___default_write__0(test_t *_dev, uint32 _idx0, uint8 value)
#line 1632 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->reg.r.EN[_idx0] = value;
    #line 1637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.before_write (specialized)
     msb1 = undefined
     lsb = undefined
*/
static bool _DML_M_reg__r__before_write__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 value)
#line 1567 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2133 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.after_set */
static bool _DML_M_reg__r__after_set(test_t *_dev, uint32 _idx0)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._set64 */
static bool _DML_M_reg__r___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r__set__0(_dev, _idx0, value))
    #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2154 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.set (specialized) */
static bool _DML_M_reg__r__set__0(test_t *_dev, uint32 _idx0, uint64 value)
#line 1204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r___default_set__0(_dev, _idx0, value))
    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._default_set (specialized) */
static bool _DML_M_reg__r___default_set__0(test_t *_dev, uint32 _idx0, uint64 value)
#line 1341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__EN__set__0(_dev, _idx0, (uint8 )((uint8 )(value & 1))))
    #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2180 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.set (specialized) */
static bool _DML_M_reg__r__EN__set__0(test_t *_dev, uint32 _idx0, uint8 value)
#line 1204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r__EN___default_set__0(_dev, _idx0, value))
    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2192 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN._default_set (specialized) */
static bool _DML_M_reg__r__EN___default_set__0(test_t *_dev, uint32 _idx0, uint8 value)
#line 1639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->reg.r.EN[_idx0] = value;
    #line 1645 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1645 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2204 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.before_set */
static bool _DML_M_reg__r__before_set(test_t *_dev, uint32 _idx0)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_reg___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->reg._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(name, "bank.");
        _dml_strcpy(name + 5, __qname(&_dev->_qname_cache, "reg[%u]", (int)_idx0));
        _dev->reg._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, name);
    }
    bank_obj = _dev->reg._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2237 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].get_write_value */
static bool _DML_M_reg__get_write_value(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 *writeval)
#line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v264_writeval UNUSED  = 0;
    #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v264_writeval = SIM_get_mem_op_value_le(memop);
    #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *writeval = v264_writeval;
    #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].read_access_memop */
static bool _DML_M_reg__read_access_memop(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        bool success UNUSED  = 0;
        uint64 val UNUSED  = 0;
        {
            #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            bool v268__ret_success UNUSED  = 0;
            #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v268__ret_readvalue UNUSED  = 0;
            #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__read_access(_dev, _idx0, memop, offset, size, &v268__ret_success, &v268__ret_readvalue))
            #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            success = v268__ret_success;
            #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            val = v268__ret_readvalue;
            #line 2276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (!success)
        {
            #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            bool v270__ret_success UNUSED  = 0;
            #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v270__ret_value UNUSED  = 0;
            #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__miss_read_access(_dev, _idx0, offset, size, &v270__ret_success, &v270__ret_value))
            #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            success = v270__ret_success;
            #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            val = v270__ret_value;
            #line 2293 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (!success)
        {
            #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__miss_access__0(_dev, _idx0, memop, offset, size))
            #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        else
        if (_DML_M_reg__finalize_read_access(_dev, _idx0, memop, val))
        #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2314 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].finalize_read_access */
static bool _DML_M_reg__finalize_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 val)
#line 501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__set_read_value(_dev, _idx0, memop, val))
    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 503 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].set_read_value */
static bool _DML_M_reg__set_read_value(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 value)
#line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_set_mem_op_value_le(memop, value);
    #line 483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2338 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].miss_read_access */
static bool _DML_M_reg__miss_read_access(test_t *_dev, uint32 _idx0, physical_address_t offset, physical_address_t size, bool *success, uint64 *value)
#line 618 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 618 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v280_success UNUSED  = 0;
    #line 618 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v280_value UNUSED  = 0;
    v280_success = 0;
    *success = v280_success;
    #line 620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v280_value;
    #line 620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2356 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].read_access */
static bool _DML_M_reg__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v282_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v282_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *bank_obj UNUSED  = NULL;
        bank_obj = _DML_M_reg___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool inquiry_override UNUSED  = 0;
        conf_object_t *ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(bank_obj, ini, &inquiry_override, &offset, size, &_dev->reg._connections[_idx0], &_dev->reg._before_read_callbacks[_idx0]);
            if (inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                inquiry = 1;
            }
        }
        {
            uint8 accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v288__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v288__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_reg___read_one_reg(_dev, _idx0, memop, offset, size, &v288__ret_consumed_size, &v288__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                accessed_size = v288__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v282_readvalue = v288__ret_readvalue;
                #line 2402 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v282_success = accessed_size == size;
            if (!inquiry || inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(bank_obj, ini, &offset, size, &v282_readvalue, &v282_success, &_dev->reg._connections[_idx0], &_dev->reg._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit51;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit51: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v282_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v282_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2427 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i]._read_one_reg */
static bool _DML_M_reg___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 2433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, uint32, generic_transaction_t *, uint64 *);} regs0[1] = {
        {0ull, 4, _DML_M_reg__r___read_access_nopartial},
    };
    for (int first = 0, last = 0; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs0[last].fun(_dev, _idx0, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v292_success UNUSED  = 0;
        {
            uint64 v293__ret_readvalue UNUSED  = 0LL;
            v292_success = _DML_M_reg___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v293__ret_readvalue);
            *readvalue = v293__ret_readvalue;
        }
        *consumed_size = (uint8 )(v292_success ? (access_size) : 0LL);
        return 0;
    }
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2478 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i]._unmapped_read_access */
static bool _DML_M_reg___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2498 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._read_access_nopartial */
static bool _DML_M_reg__r___read_access_nopartial(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v297_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v299__ret_value UNUSED  = 0;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__read_access__0(_dev, _idx0, memop, &v299__ret_value))
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v297_value = v299__ret_value;
        #line 2515 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v297_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.read_access (specialized)
     msb1 = undefined
     lsb = undefined
*/
static bool _DML_M_reg__r__read_access__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 *value)
#line 1409 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1409 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v300_value UNUSED  = 0;
    if (SIM_get_mem_op_inquiry(memop))
    #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 full_value UNUSED  = 0;
        {
            #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v303__ret_value UNUSED  = 0;
            #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__r___get64(_dev, _idx0, &v303__ret_value))
            #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            full_value = v303__ret_value;
            #line 2547 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v300_value = full_value;
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        if (_DML_M_reg__r__before_read__0(_dev, _idx0, memop))
        #line 1419 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v307__ret_value UNUSED  = 0;
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__r__read_access_main__0(_dev, _idx0, memop, &v307__ret_value))
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v300_value = v307__ret_value;
            #line 2569 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__after_read__0(_dev, _idx0, memop))
        #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
    }
    *value = v300_value;
    #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2581 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.after_read (specialized) */
static bool _DML_M_reg__r__after_read__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop)
#line 1563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2591 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.read_access_main (specialized)
     msb1 = undefined
     lsb = undefined
*/
static bool _DML_M_reg__r__read_access_main__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint32 *value)
#line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v311_value UNUSED  = 0;
    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v317__ret_value UNUSED  = 0;
        #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__EN__read_access(_dev, _idx0, &v317__ret_value))
        #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v311_value = DML_combine_bits(v311_value, v317__ret_value, 1);
        #line 2612 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_LOG_INFO(4, _dev->reg._obj[_idx0], Register_Read, "%s from register reg[%u].r (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(memop) ? "Inquiry read" : "Read", (uint32 )(_idx0), (uint64 )SIM_get_mem_op_physical_address(memop), 8, (uint64 )v311_value);
    #line 1463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v311_value;
    #line 1463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2622 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.read_access */
static bool _DML_M_reg__r__EN__read_access(test_t *_dev, uint32 _idx0, uint8 *value)
#line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint8 v318_value UNUSED  = 0;
    {
        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v320__ret_value UNUSED  = 0;
        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__EN__read(_dev, _idx0, &v320__ret_value))
        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v318_value = v320__ret_value;
        #line 2639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 1658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v318_value;
    #line 1658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2647 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.read */
static bool _DML_M_reg__r__EN__read(test_t *_dev, uint32 _idx0, uint8 *value)
#line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint8 v321_value UNUSED  = 0;
    {
        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v323__ret_value UNUSED  = 0;
        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__EN___default_read(_dev, _idx0, &v323__ret_value))
        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v321_value = v323__ret_value;
        #line 2664 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v321_value;
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2672 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN._default_read */
static bool _DML_M_reg__r__EN___default_read(test_t *_dev, uint32 _idx0, uint8 *value)
#line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint8 v324_value UNUSED  = 0;
    #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v324_value = _dev->reg.r.EN[_idx0];
    #line 1630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v324_value;
    #line 1630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.before_read (specialized) */
static bool _DML_M_reg__r__before_read__0(test_t *_dev, uint32 _idx0, generic_transaction_t *memop)
#line 1559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2698 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._get64 */
static bool _DML_M_reg__r___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v328_value UNUSED  = 0;
    {
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint32 v330__ret_value UNUSED  = 0;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__get(_dev, _idx0, &v330__ret_value))
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v328_value = v330__ret_value;
        #line 2715 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v328_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.get */
static bool _DML_M_reg__r__get(test_t *_dev, uint32 _idx0, uint32 *value)
#line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v331_value UNUSED  = 0;
    {
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint32 v333__ret_value UNUSED  = 0;
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r___default_get(_dev, _idx0, &v333__ret_value))
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v331_value = v333__ret_value;
        #line 2740 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v331_value;
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2748 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._default_get */
static bool _DML_M_reg__r___default_get(test_t *_dev, uint32 _idx0, uint32 *value)
#line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v334_value UNUSED  = 0;
    v334_value = 0;
    {
        uint32 fieldval UNUSED  = 0;
        #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v340__ret_value UNUSED  = 0;
            #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__r__EN__get(_dev, _idx0, &v340__ret_value))
            #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            fieldval = DML_combine_bits(fieldval, v340__ret_value, 1);
            #line 2769 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v334_value = fieldval;
    }
    #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v334_value;
    #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2780 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.get */
static bool _DML_M_reg__r__EN__get(test_t *_dev, uint32 _idx0, uint8 *value)
#line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint8 v341_value UNUSED  = 0;
    {
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v343__ret_value UNUSED  = 0;
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_reg__r__EN___default_get(_dev, _idx0, &v343__ret_value))
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v341_value = v343__ret_value;
        #line 2797 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v341_value;
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN._default_get */
static bool _DML_M_reg__r__EN___default_get(test_t *_dev, uint32 _idx0, uint8 *value)
#line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint8 v344_value UNUSED  = 0;
    #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v344_value = _dev->reg.r.EN[_idx0];
    #line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v344_value;
    #line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2821 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].int_register.write */
static bool _DML_M_reg__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 2827 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2831 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].int_register.register_info */
static bool _DML_M_reg__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v346_info UNUSED  = 0;
    v346_info = 0;
    *info = v346_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2845 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].int_register.read */
static bool _DML_M_reg__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 2851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2856 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].int_register.get_number */
static bool _DML_M_reg__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 2862 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2867 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].int_register.get_name */
static bool _DML_M_reg__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 2873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].int_register.all_registers */
static bool _DML_M_reg__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v348_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v348_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v348_vals = SIM_alloc_attr_list(count);
        count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v348_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2903 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].instrumentation_order.move_before */
static bool _DML_M_reg__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v350_success UNUSED  = 0;
    v350_success = _move_before(connection, before, &_dev->reg._connections[_idx0]);
    *success = v350_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].instrumentation_order.get_connections */
static bool _DML_M_reg__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v352_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v352_connections, 0, sizeof(attr_value_t ));
    v352_connections = _get_connections(&_dev->reg._connections[_idx0]);
    *connections = v352_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2933 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_reg__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_reg___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->reg._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2944 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_reg__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->reg._connections[_idx0], &_dev->reg._before_read_callbacks[_idx0], &_dev->reg._after_read_callbacks[_idx0], &_dev->reg._before_write_callbacks[_idx0], &_dev->reg._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2955 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_reg__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v358_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v358_handle = _register_before_write(_DML_M_reg___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->reg._connections[_idx0], &_dev->reg._before_write_callbacks[_idx0]);
    *handle = v358_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2970 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_reg__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v360_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v360_handle = _register_before_read(_DML_M_reg___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->reg._connections[_idx0], &_dev->reg._before_read_callbacks[_idx0]);
    *handle = v360_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2985 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_reg__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v362_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v362_handle = _register_after_write(_DML_M_reg___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->reg._connections[_idx0], &_dev->reg._after_write_callbacks[_idx0]);
    *handle = v362_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3000 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_reg__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v364_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v364_handle = _register_after_read(_DML_M_reg___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->reg._connections[_idx0], &_dev->reg._after_read_callbacks[_idx0]);
    *handle = v364_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3015 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_reg__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->reg._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3025 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_reg__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->reg._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3035 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.get_attribute */
static bool _DML_M_reg__r__get_attribute(test_t *_dev, uint32 _idx0, attr_value_t *value)
#line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v370_value UNUSED ;
    #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v370_value, 0, sizeof(attr_value_t ));
    v370_value = SIM_make_attr_uint64(0);
    {
        int64 i UNUSED  = 0;
        {
            #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v373__ret_value UNUSED  = 0;
            #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_reg__r___get64(_dev, _idx0, &v373__ret_value))
            #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw9;
            #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            i = v373__ret_value;
            #line 3057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
        }
        #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v370_value = SIM_make_attr_uint64(i);
    }
    if (false) throw9:
    #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v370_value = SIM_make_attr_invalid();
    *value = v370_value;
    #line 1339 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1339 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3070 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.set_attribute */
static bool _DML_M_reg__r__set_attribute(test_t *_dev, uint32 _idx0, attr_value_t value, set_error_t *err)
#line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    set_error_t v374_err UNUSED  = 0;
    #line 1322 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__before_set(_dev, _idx0))
    #line 1322 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw10;
    if (_DML_M_reg__r___set64(_dev, _idx0, SIM_attr_integer(value)))
    #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw10;
    if (_DML_M_reg__r__after_set(_dev, _idx0))
    #line 1324 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw10;
    v374_err = 0;
    #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw10:
    #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v374_err = 3;
    #line 1329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *err = v374_err;
    #line 1329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3099 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.get_attribute */
static bool _DML_M_pic__get_attribute(test_t *_dev, attr_value_t *value)
#line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v381_value UNUSED ;
    #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v381_value, 0, sizeof(attr_value_t ));
    if (_dev->pic.port != NULL)
    #line 1749 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        v381_value = SIM_alloc_attr_list(2);
        SIM_attr_list_set_item(&v381_value, 0, SIM_make_attr_object(_dev->pic.obj));
        SIM_attr_list_set_item(&v381_value, 1, SIM_make_attr_string(_dev->pic.port));
    }
    #line 1753 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    v381_value = SIM_make_attr_object(_dev->pic.obj);
    *value = v381_value;
    #line 1755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3124 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.set_attribute */
static bool _DML_M_pic__set_attribute(test_t *_dev, attr_value_t value, set_error_t *err)
#line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    set_error_t v384_err UNUSED  = 0;
    #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *obj UNUSED  = NULL;
        char const *port UNUSED  = NULL;
        #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v384_err = 0;
        #line 1693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_attr_is_object(value))
        obj = SIM_attr_object(value);
        else
        #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            obj = SIM_attr_object(SIM_attr_list_item(value, 0));
            port = SIM_attr_string(SIM_attr_list_item(value, 1));
        }
        #line 1702 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (obj == _dev->pic.obj && ((port == (NULL) && _dev->pic.port == (NULL)) || ((port != (NULL) && _dev->pic.port != (NULL)) && strcmp(port, _dev->pic.port) == 0)))
        #line 1705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto exit81;
        #line 1707 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        char *old_port UNUSED  = _dev->pic.port;
        char *new_port UNUSED  = port ? MM_STRDUP(port) : (NULL);
        #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (obj != NULL)
        #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool valid UNUSED  = 0;
            #line 1715 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->pic.port = new_port;
            {
                #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v389__ret_valid UNUSED  = 0;
                #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_pic__validate(_dev, obj, &v389__ret_valid))
                #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw11;
                #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                valid = v389__ret_valid;
                #line 3172 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
            }
            #line 1717 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->pic.port = old_port;
            if (!valid)
            goto throw11;
            #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v391__ret_valid UNUSED  = 0;
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_pic__validate_port(_dev, obj, port, &v391__ret_valid))
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw11;
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                valid = v391__ret_valid;
                #line 3188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
            }
            #line 1722 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!valid)
            goto throw11;
            #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_pic__sample__verify(_dev, obj, port))
            #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw11;
            #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw11:
            #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                MM_FREE(new_port);
                _dev->pic.port = old_port;
                #line 1733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v384_err = valid ? 2 : 3;
                goto exit81;
            }
        }
        #line 1739 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_pic__before_set(_dev))
        #line 1739 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        _dev->pic.obj = obj;
        _dev->pic.port = new_port;
        MM_FREE(old_port);
        #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_pic__sample__connect(_dev, obj, port))
        #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        if (_DML_M_pic__after_set(_dev))
        #line 1745 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
    }
    #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit81: ;
    #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *err = v384_err;
    #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.after_set */
static bool _DML_M_pic__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.sample.connect */
static bool _DML_M_pic__sample__connect(test_t *_dev, conf_object_t *obj, char const *port)
#line 1792 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (obj != NULL)
    {
        #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (port != NULL)
        _dev->pic.sample = SIM_c_get_port_interface(obj, "sample", port);
        else
        _dev->pic.sample = SIM_c_get_interface(obj, "sample");
        #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1798 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    _dev->pic.sample = NULL;
    return 0;
    #line 1800 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3261 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.before_set */
static bool _DML_M_pic__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3270 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.sample.verify */
static bool _DML_M_pic__sample__verify(test_t *_dev, conf_object_t *obj, char const *port)
#line 1769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        void const  *iface UNUSED  = NULL;
        if (port != NULL)
        iface = SIM_c_get_port_interface(obj, "sample", port);
        else
        iface = SIM_c_get_interface(obj, "sample");
        #line 1777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (iface == (NULL))
        #line 1777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (port != NULL)
            SIM_LOG_ERROR(&_dev->obj, 0, "Interface '%s' not found for port '%s' in object '%s'", "sample", port, SIM_object_name(obj));
            #line 1782 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            else
            SIM_LOG_ERROR(&_dev->obj, 0, "The %s object does not implement the required %s interface", SIM_object_name(obj), "sample");
            #line 1786 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
    }
    return 0;
    #line 1789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3298 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.validate_port */
static bool _DML_M_pic__validate_port(test_t *_dev, conf_object_t *obj, char const *port, bool *valid)
#line 1682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v412_valid UNUSED  = 0;
    v412_valid = 1;
    *valid = v412_valid;
    #line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* pic.validate */
static bool _DML_M_pic__validate(test_t *_dev, conf_object_t *obj, bool *valid)
#line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v414_valid UNUSED  = 0;
    v414_valid = 1;
    *valid = v414_valid;
    #line 1679 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1679 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* int_attr.get_attribute */
static bool _DML_M_int_attr__get_attribute(test_t *_dev, attr_value_t *value)
#line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v416_value UNUSED ;
    #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v416_value, 0, sizeof(attr_value_t ));
    {
        #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v418__ret_value UNUSED ;
        #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v418__ret_value, 0, sizeof(attr_value_t ));
        #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_int_attr__get(_dev, &v418__ret_value))
        #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v416_value = v418__ret_value;
        #line 3347 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v416_value;
    #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3355 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* int_attr.get */
static bool _DML_M_int_attr__get(test_t *_dev, attr_value_t *value)
#line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v419_value UNUSED ;
    #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v419_value, 0, sizeof(attr_value_t ));
    #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v419_value = SIM_make_attr_uint64(_dev->int_attr);
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *value = v419_value;
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3373 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* int_attr.set_attribute */
static bool _DML_M_int_attr__set_attribute(test_t *_dev, attr_value_t value, set_error_t *err)
#line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    set_error_t v421_err UNUSED  = 0;
    v421_err = 0;
    #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_int_attr__before_set(_dev))
    #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw12;
    if (_DML_M_int_attr__set(_dev, value))
    #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw12;
    if (_DML_M_int_attr__after_set(_dev))
    #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw12;
    #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw12:
    #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v421_err = 3;
    #line 385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *err = v421_err;
    #line 385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3402 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* int_attr.after_set */
static bool _DML_M_int_attr__after_set(test_t *_dev)
#line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\test_dmlc_g.dml"
{
    #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\test_dmlc_g.dml"
    return 0;
    #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\test_dmlc_g.dml"
}
#line 3412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* int_attr.set */
static bool _DML_M_int_attr__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->int_attr = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3424 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* int_attr.before_set */
static bool _DML_M_int_attr__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* ev_cycles.set_event_info */
static bool _DML_M_ev_cycles__set_event_info(test_t *_dev, attr_value_t info, void  **data)
#line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    void  *v434_data UNUSED  = NULL;
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0, "Strange event info");
    #line 1834 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v434_data = NULL;
    *data = v434_data;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3450 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* ev_cycles.get_event_info */
static bool _DML_M_ev_cycles__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
#line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v437_info UNUSED ;
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v437_info, 0, sizeof(attr_value_t ));
    if (data != (NULL))
    SIM_LOG_ERROR(&_dev->obj, 0, "ev_cycles.get_event_info(): Don't know how to handle non-NULL event data");
    #line 1827 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v437_info = SIM_make_attr_nil();
    *info = v437_info;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3469 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* ev_cycles.destroy */
static bool _DML_M_ev_cycles__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3478 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* ev_cycles.describe_event */
static bool _DML_M_ev_cycles__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v441_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v441_description = MM_STRDUP("ev_cycles");
    *description = v441_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3493 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* ev_cycles.callback */
static bool _DML_M_ev_cycles__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_ev_cycles__event(_dev, param))
    #line 1978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw13;
    #line 1981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw13:
    #line 1981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0, "Error in ev_cycles event");
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3510 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* ev_cycles.event */
static bool _DML_M_ev_cycles__event(test_t *_dev, void  *param)
#line 1904 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    SIM_LOG_INFO(1, &_dev->obj, 0, "Event %s triggered", "ev_cycles");
    return 0;
    #line 1906 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3520 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M__default_soft_reset(_dev))
    #line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3532 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* _default_soft_reset */
static bool _DML_M__default_soft_reset(test_t *_dev)
#line 266 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai9_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai9_0 = 0; (_ai9_0) < 2; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai9_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_reg__soft_reset(_dev, _ai9_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 3550 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].soft_reset */
static bool _DML_M_reg__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg___default_soft_reset(_dev, _idx0))
    #line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i]._default_soft_reset */
static bool _DML_M_reg___default_soft_reset(test_t *_dev, uint32 _idx0)
#line 441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__soft_reset(_dev, _idx0))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3582 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.soft_reset */
static bool _DML_M_reg__r__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r___default_soft_reset(_dev, _idx0))
    #line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3594 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._default_soft_reset */
static bool _DML_M_reg__r___default_soft_reset(test_t *_dev, uint32 _idx0)
#line 1285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__EN__soft_reset(_dev, _idx0))
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1292 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__after_soft_reset(_dev, _idx0))
    #line 1292 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3611 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.after_soft_reset */
static bool _DML_M_reg__r__after_soft_reset(test_t *_dev, uint32 _idx0)
#line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3620 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.soft_reset */
static bool _DML_M_reg__r__EN__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r__EN___default_soft_reset(_dev, _idx0))
    #line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3632 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN._default_soft_reset */
static bool _DML_M_reg__r__EN___default_soft_reset(test_t *_dev, uint32 _idx0)
#line 1617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->reg.r.EN[_idx0] = 0;
    return 0;
    #line 1623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3643 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M__default_hard_reset(_dev))
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3655 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* _default_hard_reset */
static bool _DML_M__default_hard_reset(test_t *_dev)
#line 262 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai13_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai13_0 = 0; (_ai13_0) < 2; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai13_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_reg__hard_reset(_dev, _ai13_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 3673 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"
    }
    #line 265 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 265 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].hard_reset */
static bool _DML_M_reg__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg___default_hard_reset(_dev, _idx0))
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i]._default_hard_reset */
static bool _DML_M_reg___default_hard_reset(test_t *_dev, uint32 _idx0)
#line 434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__hard_reset(_dev, _idx0))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3705 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.hard_reset */
static bool _DML_M_reg__r__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r___default_hard_reset(_dev, _idx0))
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3717 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r._default_hard_reset */
static bool _DML_M_reg__r___default_hard_reset(test_t *_dev, uint32 _idx0)
#line 1272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__EN__hard_reset(_dev, _idx0))
    #line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1279 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_reg__r__after_hard_reset(_dev, _idx0))
    #line 1279 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1280 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3734 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.after_hard_reset */
static bool _DML_M_reg__r__after_hard_reset(test_t *_dev, uint32 _idx0)
#line 1282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3743 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN.hard_reset */
static bool _DML_M_reg__r__EN__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (_DML_M_reg__r__EN___default_hard_reset(_dev, _idx0))
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3755 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

/* reg[$i].r.EN._default_hard_reset */
static bool _DML_M_reg__r__EN___default_hard_reset(test_t *_dev, uint32 _idx0)
#line 1609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->reg.r.EN[_idx0] = 0;
    return 0;
    #line 1615 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3766 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\test_dmlc_g\\T_test_dmlc_g.c"

conf_class_t *
_initialize_T_test_dmlc_g(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test dmlc -g option",
        .short_desc = "test dmlc -g option",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_p_irq = _register_port_class("test.p_irq", NULL, NULL);
    SIM_register_port(class, "port.p_irq", _port_class_p_irq, NULL);
    _port_class_reg = _register_port_class("test.reg", NULL, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.reg[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_reg, NULL);
        sb_free(&portname);
    }
    _DML_register_attribute(class, "int_attr", get_int_attr, NULL, set_int_attr, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Undocumented");
    _DML_register_attribute(class, "pic", get_pic, NULL, set_pic, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "o|[os]|n", "Undocumented\012\012Required interfaces: <iface>sample</iface>.");
    _register_port_array_attr(class, _port_class_reg, offsetof(test_t, reg._obj[0]), 2, true, "reg", "r", get_reg_r, set_reg_r, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register reg[$i].r");
    {
        static const sample_interface_t sample_interface = { 0 };
        SIM_register_interface(_port_class_p_irq, "sample", &sample_interface);
        static const sample_interface_t port_iface = { 0 };
        SIM_register_port_interface(class, "sample", &port_iface, "p_irq", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_reg__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_reg__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_reg__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_reg__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_reg__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_reg__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_reg__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_reg__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_reg, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[2] = {{
        .disable_connection_callbacks = &_DML_IFACE_reg__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_reg__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_reg__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_reg__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_reg__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_reg__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_reg__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_reg__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_reg__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "reg", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_reg__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_reg__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_reg, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[2] = {{
        .get_connections = &_DML_IFACE_reg__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_reg__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_reg__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_reg__instrumentation_order__move_before__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "reg", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_reg__int_register__all_registers,
        .get_name = &_DML_PIFACE_reg__int_register__get_name,
        .get_number = &_DML_PIFACE_reg__int_register__get_number,
        .read = &_DML_PIFACE_reg__int_register__read,
        .register_info = &_DML_PIFACE_reg__int_register__register_info,
        .write = &_DML_PIFACE_reg__int_register__write,
    };
        SIM_register_interface(_port_class_reg, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[2] = {{
        .all_registers = &_DML_IFACE_reg__int_register__all_registers__0,
        .get_name = &_DML_IFACE_reg__int_register__get_name__0,
        .get_number = &_DML_IFACE_reg__int_register__get_number__0,
        .read = &_DML_IFACE_reg__int_register__read__0,
        .register_info = &_DML_IFACE_reg__int_register__register_info__0,
        .write = &_DML_IFACE_reg__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_reg__int_register__all_registers__1,
        .get_name = &_DML_IFACE_reg__int_register__get_name__1,
        .get_number = &_DML_IFACE_reg__int_register__get_number__1,
        .read = &_DML_IFACE_reg__int_register__read__1,
        .register_info = &_DML_IFACE_reg__int_register__register_info__1,
        .write = &_DML_IFACE_reg__int_register__write__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "reg", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_reg__io_memory__operation,
    };
        SIM_register_interface(_port_class_reg, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[2] = {{
        .operation = &_DML_IFACE_reg__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_reg__io_memory__operation__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "reg", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_reg__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_reg__register_view__description,
        .get_register_value = &_DML_PIFACE_reg__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_reg__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_reg__register_view__register_info,
        .set_register_value = &_DML_PIFACE_reg__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_reg, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[2] = {{
        .big_endian_bitorder = &_DML_IFACE_reg__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_reg__register_view__description__0,
        .get_register_value = &_DML_IFACE_reg__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_reg__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_reg__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_reg__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_reg__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_reg__register_view__description__1,
        .get_register_value = &_DML_IFACE_reg__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_reg__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_reg__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_reg__register_view__set_register_value__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "reg", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_reg__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_reg__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_reg, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[2] = {{
        .register_names = &_DML_IFACE_reg__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_reg__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_reg__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_reg__register_view_catalog__register_offsets__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "reg", NULL);
        VFREE(iface_vect);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_p_irq, log_groups);
    SIM_log_register_groups(_port_class_reg, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_ev_cycles__object);
    _tinit_object(&_tr_int_attr__object);
    _tinit_object(&_tr_p_irq__object);
    _tinit_object(&_tr_p_irq_sample__object);
    _tinit_object(&_tr_pic__object);
    _tinit_object(&_tr_pic_sample__object);
    _tinit_object(&_tr_reg__object);
    _tinit_object(&_tr_reg_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_reg_instrumentation_order__object);
    _tinit_object(&_tr_reg_int_register__object);
    _tinit_object(&_tr_reg_io_memory__object);
    _tinit_object(&_tr_reg_r__object);
    _tinit_object(&_tr_reg_r_EN__object);
    _tinit_object(&_tr_reg_register_view__object);
    _tinit_object(&_tr_reg_register_view_catalog__object);
    _tinit_object(&_tr_reg_x__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 17; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _send_now_evclass_2 = SIM_register_event("ev_cycles", class, 0, _DML_EV_ev_cycles__callback, _DML_EV_ev_cycles__destroy, _DML_EV_ev_cycles__get_event_info, _DML_EV_ev_cycles__set_event_info, _DML_EV_ev_cycles__describe_event);
}

static void _init_port_objs(test_t *_dev)
{
    _dev->p_irq._obj = _init_port_object(&_dev->obj, "port.p_irq", 0, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.reg[%d]", _i0);
        _dev->reg._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}
static UNUSED bool ev_cycles__callback(test_t *_dev, void  *param)
{
    return _DML_M_ev_cycles__callback(_dev, param);
}
static UNUSED bool ev_cycles__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_ev_cycles__describe_event(_dev, data, description);
}
static UNUSED bool ev_cycles__destroy(test_t *_dev, void  *data)
{
    return _DML_M_ev_cycles__destroy(_dev, data);
}
static UNUSED bool ev_cycles__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
{
    return _DML_M_ev_cycles__get_event_info(_dev, data, info);
}
static UNUSED bool ev_cycles__set_event_info(test_t *_dev, attr_value_t info, void  **data)
{
    return _DML_M_ev_cycles__set_event_info(_dev, info, data);
}
static const uint32 _indices_[2][1] UNUSED = {{0},
    {1}};

