Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 19:43:02 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fwrisc_uart_wraper_control_sets_placed.rpt
| Design       : fwrisc_uart_wraper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            3 |
|      5 |            1 |
|      8 |            6 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             125 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           36 |
| Yes          | No                    | No                     |              21 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             194 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                       Enable Signal                                      |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/u_UART_baudrate_gen/cs_reg[2]                     | reset_IBUF                                                                       |                1 |              1 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/tick_o_reg_0[0]                      | u_fwrisc_fpga_top/u_UART_rx_fsm/tick_counter[3]_i_1__0_n_0                       |                1 |              4 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/u_UART_baudrate_gen/tick_o_reg_0[0]               | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/tick_counter[3]_i_1_n_0                   |                2 |              4 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/u_UART_baudrate_gen/E[0]                          | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/bit_cnt[3]_i_1_n_0                        |                1 |              4 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/shift_amt[4]_i_1_n_0                                            |                                                                                  |                4 |              5 |
|  u_clock_gen/inst/clk_out1 |                                                                                          | u_fwrisc_fpga_top/u_core/cycle_counter0                                          |                3 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/E[0]                                 | reset_IBUF                                                                       |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/doutb[7]_i_1__0_n_0        |                                                                                  |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/u_regfile/state_reg[2][0]                                       | u_fwrisc_fpga_top/u_core/instr_counter0                                          |                3 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/u_UART_baudrate_gen/E[0]                          | reset_IBUF                                                                       |                1 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/E[0]                                              |                                                                                  |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/state_reg[13]_i_1_n_0                                           | reset_IBUF                                                                       |               11 |             14 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/rom_wr_en                                                              | reset_IBUF                                                                       |                4 |             15 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5_i_1__0_n_0 |                                                                                  |                2 |             16 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/p_0_in                                            |                                                                                  |                2 |             16 |
|  u_clock_gen/inst/clk_out1 |                                                                                          | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1__1_n_0        |                5 |             20 |
|  u_clock_gen/inst/clk_out1 |                                                                                          | u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[0]_2                  |                5 |             20 |
|  u_clock_gen/inst/clk_out1 |                                                                                          | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1__0_n_0 |                5 |             20 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/u_regfile/E[0]                                                  | reset_IBUF                                                                       |               23 |             30 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/instr                                                           | reset_IBUF                                                                       |               12 |             32 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/E[0]                                                            | reset_IBUF                                                                       |               19 |             32 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/E[0]                                                     | reset_IBUF                                                                       |               12 |             34 |
|  u_clock_gen/inst/clk_out1 |                                                                                          | reset_IBUF                                                                       |               18 |             35 |
|  u_clock_gen/inst/clk_out1 |                                                                                          |                                                                                  |               67 |            125 |
+----------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+


