
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.0.18.0

// backanno -o matrix_driver_ms_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui matrix_driver_ms_impl_1.udb 
// Netlist created on Mon Nov 20 15:53:23 2023
// Netlist written on Mon Nov 20 15:53:29 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module displaydriver ( done, csclk, data, wr, cs, led, clk, reset, sck, sdi, 
                       cen );
  input  clk, reset, sck, sdi, cen;
  output done, csclk, data, wr, cs;
  output [3:0] led;
  wire   \dc.n2050 , \msg[2] , \dc.n1220 , \msg[1] , \dc.chp2_13__N_162[2] , 
         \dc.chp2_13__N_162[3] , \dc.n1222 , \dc.n2038 , \dc.chp3_13__N_118 , 
         \msg[0] , \dc.chp4_13__N_141[1] , \dc.n1213 , \dc.n2035 , 
         \dc.chp3_13__N_97[1] , \dc.n1206 , \dc.n2044 , \dc.chp3_13__N_97[2] , 
         \dc.chp3_13__N_97[3] , \dc.n1208 , \dc.n2041 , \msg[6] , 
         \dc.chp2_13__N_162[1] , \dc.n2068 , \dc.n1224 , \dc.chp1_13__N_53 , 
         \dc.chp2_13__N_162[6] , \dc.n2062 , \dc.n1217 , 
         \dc.chp4_13__N_141[6] , \dc.n2053 , \dc.n1215 , \msg[3] , 
         \dc.chp4_13__N_141[4] , \dc.chp4_13__N_141[5] , \dc.n2047 , 
         \dc.chp4_13__N_141[2] , \dc.chp4_13__N_141[3] , \dc.n2059 , 
         \dc.chp2_13__N_162[4] , \dc.chp2_13__N_162[5] , \dc.n2065 , 
         \dc.n1210 , \dc.chp3_13__N_97[6] , \dc.n2056 , \msg[4] , 
         \dc.chp3_13__N_97[4] , \dc.chp3_13__N_97[5] , \dcnt.n49[3] , 
         \dcnt.n2071 , \dcnt.shftcnt[3] , VCC_net, \dcnt.n1227 , 
         \dcnt.shftcnt[2] , shftset, dclk, \dcnt.n49[2] , \dcnt.n1229 , 
         \dcnt.n49[10] , \dcnt.n2083 , \dcnt.n1235 , \dcnt.shftcnt[10] , 
         \dcnt.n49[9] , \dcnt.n49[8] , \dcnt.n2080 , \dcnt.shftcnt[9] , 
         \dcnt.n1233 , \dcnt.shftcnt[8] , \dcnt.n49[0] , \dcnt.n2032 , 
         \dcnt.shftcnt[1] , \dcnt.shftcnt[0] , \dcnt.n4 , \dcnt.n49[1] , 
         \dcnt.n49[7] , \dcnt.n49[6] , \dcnt.n2077 , \dcnt.shftcnt[7] , 
         \dcnt.n1231 , \dcnt.shftcnt[6] , \dcnt.n49[5] , \dcnt.n49[4] , 
         \dcnt.n2074 , \dcnt.shftcnt[5] , \dcnt.shftcnt[4] , 
         \chpdata_13__N_185.sig_003.FeedThruLUT , 
         \ucnt.n110[7].sig_000.FeedThruLUT , chpdata_13__N_185, \ucnt.n110[7] , 
         \ucnt.n929 , cnt_FSM_illegal, \ucnt.n110[0] , \ucnt.n110[5] , 
         \ucnt.n110[5].sig_002.FeedThruLUT , 
         \ucnt.n110[6].sig_001.FeedThruLUT , \ucnt.n110[6] , 
         \ucnt.chpdata_13__N_182.sig_006.FeedThruLUT , 
         \chpdata_13__N_183.sig_005.FeedThruLUT , \ucnt.chpdata_13__N_182 , 
         chpdata_13__N_183, chpdata_13__N_184, 
         \ucnt.n110[0].sig_007.FeedThruLUT , n922, done_c, n163, 
         \cn.nextstate_4__N_253 , n602, \msg[1].sig_009.FeedThruLUT , 
         \msg[0].sig_008.FeedThruLUT , cen_c, sck_c, 
         \msg[3].sig_011.FeedThruLUT , \msg[2].sig_010.FeedThruLUT , 
         \msg[5].sig_013.FeedThruLUT , \msg[4].sig_012.FeedThruLUT , \msg[5] , 
         \msg[7].sig_015.FeedThruLUT , \msg[6].sig_014.FeedThruLUT , \msg[7] , 
         \msg[8] , \msg[9].sig_017.FeedThruLUT , \msg[8].sig_016.FeedThruLUT , 
         \msg[9] , \msg[10] , \msg[11].sig_019.FeedThruLUT , 
         \msg[10].sig_018.FeedThruLUT , \msg[11] , \msg[12] , 
         \msg[13].sig_021.FeedThruLUT , \msg[12].sig_020.FeedThruLUT , 
         \msg[13] , \msg[14] , \cn.n283 , \cn.n785 , nextstate_4__N_260, 
         \nextstate_4__N_266[2] , nextstate_4__N_262, nextstate_4__N_261, 
         \cn.state_FSM_illegal , \cn.n783 , 
         \cn.nextstate_4__N_259.sig_023.FeedThruLUT , nextstate_4__N_257, 
         nextstate_4__N_256, \cn.nextstate_4__N_259 , \cn.n779 , 
         \cn.nextstate_4__N_258.sig_024.FeedThruLUT , \cn.nextstate_4__N_258 , 
         \cn.n273 , \nextstate_4__N_255.sig_025.FeedThruLUT , 
         \cn.nextstate_4__N_254 , nextstate_4__N_255, \cn.n776 , \cn.n799 , 
         \dcnt.n62[2] , \dcnt.n62[1] , \msg[15] , \wd.n797 , \wd.cnt[1] , 
         \state[0] , \wd.state[1] , \wd.state_FSM_illegal , \wd.n191 , 
         \wd.n795 , \wd.nextstate_2__N_192 , 
         \wd.sr.d1[13].sig_027.FeedThruLUT , 
         \wd.sr.d1[12].sig_026.FeedThruLUT , \wd.sr.d1[13] , \wd.sr.d1[12] , 
         \wd.sr.n892 , init, data_c, \wd.sr.n803 , \wd.sr.state[1] , 
         \wd.sr.enpulse , \wd.sr.state_FSM_illegal , \wd.sr.d1_13__N_206[2] , 
         \wd.sr.d1_13__N_206[1] , \wd.sr.n18_adj_322 , \wd.sr.d1[1] , 
         \wd.sr.n1698 , \wd.sr.d1[0] , \wd.sr.n21 , \wd.sr.d1[2] , 
         \wd.sr.d1_13__N_206[4] , \wd.sr.d1_13__N_206[3] , \wd.sr.n18 , 
         \wd.sr.d1[3] , \wd.sr.n18_adj_321 , \wd.sr.d1[4] , 
         \wd.sr.d1_13__N_206[6] , \wd.sr.d1_13__N_206[5] , \chpdata[6] , 
         \wd.sr.d1[5] , \chpdata[5] , \wd.sr.d1[6] , \wd.sr.d1_13__N_206[8] , 
         \wd.sr.d1_13__N_206[7] , \chpdata[8] , \wd.sr.d1[7] , \chpdata[7] , 
         \wd.sr.d1[8] , \d1_13__N_206[11] , \wd.sr.d1_13__N_206[9] , n1549, 
         \d1[10] , \chpdata[9] , \wd.sr.d1[9] , \wd.sr.d1[11] , 
         \wd.sr.d1_13__N_206[10] , \chpdata[10] , \wd.sr.n801 , \wd.sr.n340 , 
         \wd.sr.nextstate_2__N_224 , n920, reset_c, clk_c, \ucnt.n155 , 
         \ucnt.n156 , \ucnt.n159 , \ucnt.n1939 , \ucnt.n161 , 
         \chpdata_13__N_23[0] , n1531, n1538, n9_2, \wd.sr.n917 , 
         \dc.chp3_13__N_99 , \dc.n1541 , \cn.n300 , \cn.n299 , \cn.n303 , 
         \cn.n1956 , \cn.n305 , \cn.n1961 , \cn.n307 , \cn.n1949 , \cn.n309 , 
         \cn.n1946 , \cn.n311 , \cn.n1944 , n313, n1607, \dc.n1532 , \dc.n749 , 
         \dc.n1669 , n2, \dc.n6_adj_325 , \dc.n1674 , n1527, \dc.n1675 , 
         \ucnt.n1937 , n6, n2_adj_329, n72, \wd.sr.n1690 , \cn.n885 , led_c_0, 
         \cn.n6 , led_c_1, \dc.n652 , \dc.n1540 , \dc.n6_c , \dc.n742 , 
         \dc.n6_adj_326 , \dc.n1533 , \dc.n1679 , \dc.n1694 , \dc.n1693 , 
         \dc.n1684 , \dc.n4 , \dc.n1702 , \dc.n1704 , \dc.n1701 , \dc.n1686 , 
         \dc.n4_adj_327 , \dc.n1703 , \dc.n1688 , \dc.n4_adj_328 , \dcnt.n18 , 
         \dcnt.n20 , \dcnt.n16 , led_c_2, n576, 
         \chpdata_13__N_184.sig_004.FeedThruLUT , \wd.wrcnt.n9[0] , 
         \wd.wrcnt.cnt[0] , wrreset, csclk_c, cs_c, n923, \cn.n610 , \cn.n787 , 
         led_c_3, n919, \wd.n604 , \wd.wrcnt.n5[1] , wr_c_1, 
         \wd.sr.d1_13__N_206[12] , n924, \wd.sr.n608 , 
         \msg[14].sig_022.FeedThruLUT , sdi_c;

  dc_SLICE_0 \dc.SLICE_0 ( .D1(\dc.n2050 ), .B1(\msg[2] ), .D0(\dc.n1220 ), 
    .B0(\msg[1] ), .CIN0(\dc.n1220 ), .CIN1(\dc.n2050 ), 
    .F0(\dc.chp2_13__N_162[2] ), .F1(\dc.chp2_13__N_162[3] ), 
    .COUT1(\dc.n1222 ), .COUT0(\dc.n2050 ));
  dc_SLICE_1 \dc.SLICE_1 ( .D1(\dc.n2038 ), .C1(\dc.chp3_13__N_118 ), 
    .B1(\msg[0] ), .CIN1(\dc.n2038 ), .F1(\dc.chp4_13__N_141[1] ), 
    .COUT1(\dc.n1213 ), .COUT0(\dc.n2038 ));
  dc_SLICE_2 \dc.SLICE_2 ( .D1(\dc.n2035 ), .C1(\dc.chp3_13__N_118 ), 
    .B1(\msg[0] ), .CIN1(\dc.n2035 ), .F1(\dc.chp3_13__N_97[1] ), 
    .COUT1(\dc.n1206 ), .COUT0(\dc.n2035 ));
  dc_SLICE_3 \dc.SLICE_3 ( .D1(\dc.n2044 ), .C1(\dc.chp3_13__N_118 ), 
    .B1(\msg[2] ), .D0(\dc.n1206 ), .C0(\dc.chp3_13__N_118 ), .B0(\msg[1] ), 
    .CIN0(\dc.n1206 ), .CIN1(\dc.n2044 ), .F0(\dc.chp3_13__N_97[2] ), 
    .F1(\dc.chp3_13__N_97[3] ), .COUT1(\dc.n1208 ), .COUT0(\dc.n2044 ));
  dc_SLICE_4 \dc.SLICE_4 ( .D1(\dc.n2041 ), .C1(\msg[6] ), .B1(\msg[0] ), 
    .CIN1(\dc.n2041 ), .F1(\dc.chp2_13__N_162[1] ), .COUT1(\dc.n1220 ), 
    .COUT0(\dc.n2041 ));
  dc_SLICE_5 \dc.SLICE_5 ( .D1(\dc.n2068 ), .D0(\dc.n1224 ), 
    .B0(\dc.chp1_13__N_53 ), .CIN0(\dc.n1224 ), .CIN1(\dc.n2068 ), 
    .F0(\dc.chp2_13__N_162[6] ), .COUT0(\dc.n2068 ));
  dc_SLICE_6 \dc.SLICE_6 ( .D1(\dc.n2062 ), .D0(\dc.n1217 ), 
    .C0(\dc.chp3_13__N_118 ), .B0(\dc.chp1_13__N_53 ), .CIN0(\dc.n1217 ), 
    .CIN1(\dc.n2062 ), .F0(\dc.chp4_13__N_141[6] ), .COUT0(\dc.n2062 ));
  dc_SLICE_7 \dc.SLICE_7 ( .D1(\dc.n2053 ), .C1(\dc.chp3_13__N_118 ), 
    .B1(\dc.chp1_13__N_53 ), .D0(\dc.n1215 ), .C0(\dc.chp3_13__N_118 ), 
    .B0(\msg[3] ), .CIN0(\dc.n1215 ), .CIN1(\dc.n2053 ), 
    .F0(\dc.chp4_13__N_141[4] ), .F1(\dc.chp4_13__N_141[5] ), 
    .COUT1(\dc.n1217 ), .COUT0(\dc.n2053 ));
  dc_SLICE_8 \dc.SLICE_8 ( .D1(\dc.n2047 ), .C1(\dc.chp3_13__N_118 ), 
    .B1(\msg[2] ), .D0(\dc.n1213 ), .C0(\dc.chp3_13__N_118 ), .B0(\msg[1] ), 
    .CIN0(\dc.n1213 ), .CIN1(\dc.n2047 ), .F0(\dc.chp4_13__N_141[2] ), 
    .F1(\dc.chp4_13__N_141[3] ), .COUT1(\dc.n1215 ), .COUT0(\dc.n2047 ));
  dc_SLICE_9 \dc.SLICE_9 ( .D1(\dc.n2059 ), .B1(\dc.chp1_13__N_53 ), 
    .D0(\dc.n1222 ), .B0(\msg[3] ), .CIN0(\dc.n1222 ), .CIN1(\dc.n2059 ), 
    .F0(\dc.chp2_13__N_162[4] ), .F1(\dc.chp2_13__N_162[5] ), 
    .COUT1(\dc.n1224 ), .COUT0(\dc.n2059 ));
  dc_SLICE_10 \dc.SLICE_10 ( .D1(\dc.n2065 ), .D0(\dc.n1210 ), 
    .C0(\dc.chp3_13__N_118 ), .CIN0(\dc.n1210 ), .CIN1(\dc.n2065 ), 
    .F0(\dc.chp3_13__N_97[6] ), .COUT0(\dc.n2065 ));
  dc_SLICE_11 \dc.SLICE_11 ( .D1(\dc.n2056 ), .C1(\dc.chp3_13__N_118 ), 
    .B1(\msg[4] ), .D0(\dc.n1208 ), .C0(\dc.chp3_13__N_118 ), .B0(\msg[3] ), 
    .CIN0(\dc.n1208 ), .CIN1(\dc.n2056 ), .F0(\dc.chp3_13__N_97[4] ), 
    .F1(\dc.chp3_13__N_97[5] ), .COUT1(\dc.n1210 ), .COUT0(\dc.n2056 ));
  dcnt_SLICE_12 \dcnt.SLICE_12 ( .DI1(\dcnt.n49[3] ), .D1(\dcnt.n2071 ), 
    .C1(\dcnt.shftcnt[3] ), .B1(VCC_net), .D0(\dcnt.n1227 ), 
    .C0(\dcnt.shftcnt[2] ), .B0(VCC_net), .LSR(shftset), .CLK(dclk), 
    .CIN0(\dcnt.n1227 ), .CIN1(\dcnt.n2071 ), .Q1(\dcnt.shftcnt[3] ), 
    .F0(\dcnt.n49[2] ), .F1(\dcnt.n49[3] ), .COUT1(\dcnt.n1229 ), 
    .COUT0(\dcnt.n2071 ));
  dcnt_SLICE_13 \dcnt.SLICE_13 ( .DI0(\dcnt.n49[10] ), .D1(\dcnt.n2083 ), 
    .D0(\dcnt.n1235 ), .C0(\dcnt.shftcnt[10] ), .B0(VCC_net), .LSR(shftset), 
    .CLK(dclk), .CIN0(\dcnt.n1235 ), .CIN1(\dcnt.n2083 ), 
    .Q0(\dcnt.shftcnt[10] ), .F0(\dcnt.n49[10] ), .COUT0(\dcnt.n2083 ));
  dcnt_SLICE_14 \dcnt.SLICE_14 ( .DI1(\dcnt.n49[9] ), .DI0(\dcnt.n49[8] ), 
    .D1(\dcnt.n2080 ), .C1(\dcnt.shftcnt[9] ), .B1(VCC_net), .D0(\dcnt.n1233 ), 
    .C0(\dcnt.shftcnt[8] ), .B0(VCC_net), .LSR(shftset), .CLK(dclk), 
    .CIN0(\dcnt.n1233 ), .CIN1(\dcnt.n2080 ), .Q0(\dcnt.shftcnt[8] ), 
    .Q1(\dcnt.shftcnt[9] ), .F0(\dcnt.n49[8] ), .F1(\dcnt.n49[9] ), 
    .COUT1(\dcnt.n1235 ), .COUT0(\dcnt.n2080 ));
  dcnt_SLICE_15 \dcnt.SLICE_15 ( .DI0(\dcnt.n49[0] ), .D1(\dcnt.n2032 ), 
    .C1(\dcnt.shftcnt[1] ), .B1(VCC_net), .D0(VCC_net), .C0(\dcnt.shftcnt[0] ), 
    .B0(\dcnt.n4 ), .LSR(shftset), .CLK(dclk), .CIN1(\dcnt.n2032 ), 
    .Q0(\dcnt.shftcnt[0] ), .F0(\dcnt.n49[0] ), .F1(\dcnt.n49[1] ), 
    .COUT1(\dcnt.n1227 ), .COUT0(\dcnt.n2032 ));
  dcnt_SLICE_16 \dcnt.SLICE_16 ( .DI1(\dcnt.n49[7] ), .DI0(\dcnt.n49[6] ), 
    .D1(\dcnt.n2077 ), .C1(\dcnt.shftcnt[7] ), .B1(VCC_net), .D0(\dcnt.n1231 ), 
    .C0(\dcnt.shftcnt[6] ), .B0(VCC_net), .LSR(shftset), .CLK(dclk), 
    .CIN0(\dcnt.n1231 ), .CIN1(\dcnt.n2077 ), .Q0(\dcnt.shftcnt[6] ), 
    .Q1(\dcnt.shftcnt[7] ), .F0(\dcnt.n49[6] ), .F1(\dcnt.n49[7] ), 
    .COUT1(\dcnt.n1233 ), .COUT0(\dcnt.n2077 ));
  dcnt_SLICE_17 \dcnt.SLICE_17 ( .DI1(\dcnt.n49[5] ), .DI0(\dcnt.n49[4] ), 
    .D1(\dcnt.n2074 ), .C1(\dcnt.shftcnt[5] ), .B1(VCC_net), .D0(\dcnt.n1229 ), 
    .C0(\dcnt.shftcnt[4] ), .B0(VCC_net), .LSR(shftset), .CLK(dclk), 
    .CIN0(\dcnt.n1229 ), .CIN1(\dcnt.n2074 ), .Q0(\dcnt.shftcnt[4] ), 
    .Q1(\dcnt.shftcnt[5] ), .F0(\dcnt.n49[4] ), .F1(\dcnt.n49[5] ), 
    .COUT1(\dcnt.n1231 ), .COUT0(\dcnt.n2074 ));
  ucnt_SLICE_18 \ucnt.SLICE_18 ( .DI1(\chpdata_13__N_185.sig_003.FeedThruLUT ), 
    .DI0(\ucnt.n110[7].sig_000.FeedThruLUT ), .A1(chpdata_13__N_185), 
    .B0(\ucnt.n110[7] ), .CE(\ucnt.n929 ), .LSR(cnt_FSM_illegal), .CLK(dclk), 
    .Q0(\ucnt.n110[0] ), .Q1(\ucnt.n110[5] ), 
    .F0(\ucnt.n110[7].sig_000.FeedThruLUT ), 
    .F1(\chpdata_13__N_185.sig_003.FeedThruLUT ));
  ucnt_SLICE_19 \ucnt.SLICE_19 ( .DI1(\ucnt.n110[5].sig_002.FeedThruLUT ), 
    .DI0(\ucnt.n110[6].sig_001.FeedThruLUT ), .D1(\ucnt.n110[5] ), 
    .A0(\ucnt.n110[6] ), .CE(\ucnt.n929 ), .LSR(cnt_FSM_illegal), .CLK(dclk), 
    .Q0(\ucnt.n110[7] ), .Q1(\ucnt.n110[6] ), 
    .F0(\ucnt.n110[6].sig_001.FeedThruLUT ), 
    .F1(\ucnt.n110[5].sig_002.FeedThruLUT ));
  SLICE_23 SLICE_23( .DI1(\ucnt.chpdata_13__N_182.sig_006.FeedThruLUT ), 
    .DI0(\chpdata_13__N_183.sig_005.FeedThruLUT ), 
    .D1(\ucnt.chpdata_13__N_182 ), .C0(chpdata_13__N_183), .CE(\ucnt.n929 ), 
    .LSR(cnt_FSM_illegal), .CLK(dclk), .Q0(chpdata_13__N_184), 
    .Q1(chpdata_13__N_183), .F0(\chpdata_13__N_183.sig_005.FeedThruLUT ), 
    .F1(\ucnt.chpdata_13__N_182.sig_006.FeedThruLUT ));
  ucnt_SLICE_25 \ucnt.SLICE_25 ( .DI0(\ucnt.n110[0].sig_007.FeedThruLUT ), 
    .A0(\ucnt.n110[0] ), .CE(\ucnt.n929 ), .LSR(cnt_FSM_illegal), .CLK(dclk), 
    .Q0(\ucnt.chpdata_13__N_182 ), .F0(\ucnt.n110[0].sig_007.FeedThruLUT ));
  SLICE_26 SLICE_26( .DI0(n922), .C0(done_c), .B0(n163), 
    .A0(\cn.nextstate_4__N_253 ), .CLK(dclk), .Q0(n602), .F0(n922));
  SLICE_27 SLICE_27( .DI1(\msg[1].sig_009.FeedThruLUT ), 
    .DI0(\msg[0].sig_008.FeedThruLUT ), .C1(\msg[1] ), .C0(\msg[0] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\msg[1] ), .Q1(\msg[2] ), 
    .F0(\msg[0].sig_008.FeedThruLUT ), .F1(\msg[1].sig_009.FeedThruLUT ));
  SLICE_29 SLICE_29( .DI1(\msg[3].sig_011.FeedThruLUT ), 
    .DI0(\msg[2].sig_010.FeedThruLUT ), .C1(\msg[3] ), .C0(\msg[2] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\msg[3] ), .Q1(\msg[4] ), 
    .F0(\msg[2].sig_010.FeedThruLUT ), .F1(\msg[3].sig_011.FeedThruLUT ));
  SLICE_31 SLICE_31( .DI1(\msg[5].sig_013.FeedThruLUT ), 
    .DI0(\msg[4].sig_012.FeedThruLUT ), .A1(\msg[5] ), .C0(\msg[4] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\msg[5] ), .Q1(\msg[6] ), 
    .F0(\msg[4].sig_012.FeedThruLUT ), .F1(\msg[5].sig_013.FeedThruLUT ));
  SLICE_33 SLICE_33( .DI1(\msg[7].sig_015.FeedThruLUT ), 
    .DI0(\msg[6].sig_014.FeedThruLUT ), .C1(\msg[7] ), .D0(\msg[6] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\msg[7] ), .Q1(\msg[8] ), 
    .F0(\msg[6].sig_014.FeedThruLUT ), .F1(\msg[7].sig_015.FeedThruLUT ));
  SLICE_35 SLICE_35( .DI1(\msg[9].sig_017.FeedThruLUT ), 
    .DI0(\msg[8].sig_016.FeedThruLUT ), .C1(\msg[9] ), .B0(\msg[8] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\msg[9] ), .Q1(\msg[10] ), 
    .F0(\msg[8].sig_016.FeedThruLUT ), .F1(\msg[9].sig_017.FeedThruLUT ));
  SLICE_37 SLICE_37( .DI1(\msg[11].sig_019.FeedThruLUT ), 
    .DI0(\msg[10].sig_018.FeedThruLUT ), .A1(\msg[11] ), .A0(\msg[10] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\msg[11] ), .Q1(\msg[12] ), 
    .F0(\msg[10].sig_018.FeedThruLUT ), .F1(\msg[11].sig_019.FeedThruLUT ));
  SLICE_39 SLICE_39( .DI1(\msg[13].sig_021.FeedThruLUT ), 
    .DI0(\msg[12].sig_020.FeedThruLUT ), .C1(\msg[13] ), .A0(\msg[12] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\msg[13] ), .Q1(\msg[14] ), 
    .F0(\msg[12].sig_020.FeedThruLUT ), .F1(\msg[13].sig_021.FeedThruLUT ));
  cn_SLICE_44 \cn.SLICE_44 ( .DI1(\cn.n283 ), .DI0(\cn.n785 ), 
    .D1(chpdata_13__N_185), .A1(nextstate_4__N_260), 
    .D0(\nextstate_4__N_266[2] ), .B0(nextstate_4__N_262), 
    .A0(nextstate_4__N_261), .LSR(\cn.state_FSM_illegal ), .CLK(dclk), 
    .Q0(nextstate_4__N_262), .Q1(nextstate_4__N_261), .F0(\cn.n785 ), 
    .F1(\cn.n283 ));
  cn_SLICE_46 \cn.SLICE_46 ( .DI1(\cn.n783 ), 
    .DI0(\cn.nextstate_4__N_259.sig_023.FeedThruLUT ), 
    .C1(\nextstate_4__N_266[2] ), .B1(nextstate_4__N_257), 
    .A1(nextstate_4__N_256), .B0(\cn.nextstate_4__N_259 ), 
    .LSR(\cn.state_FSM_illegal ), .CLK(dclk), .Q0(nextstate_4__N_260), 
    .Q1(nextstate_4__N_257), .F0(\cn.nextstate_4__N_259.sig_023.FeedThruLUT ), 
    .F1(\cn.n783 ));
  cn_SLICE_47 \cn.SLICE_47 ( .DI1(\cn.n779 ), 
    .DI0(\cn.nextstate_4__N_258.sig_024.FeedThruLUT ), .C1(nextstate_4__N_262), 
    .B1(nextstate_4__N_257), .A1(\nextstate_4__N_266[2] ), 
    .C0(\cn.nextstate_4__N_258 ), .LSR(\cn.state_FSM_illegal ), .CLK(dclk), 
    .Q0(\cn.nextstate_4__N_259 ), .Q1(\cn.nextstate_4__N_258 ), 
    .F0(\cn.nextstate_4__N_258.sig_024.FeedThruLUT ), .F1(\cn.n779 ));
  SLICE_50 SLICE_50( .DI1(\cn.n273 ), 
    .DI0(\nextstate_4__N_255.sig_025.FeedThruLUT ), .C1(cen_c), 
    .B1(\cn.nextstate_4__N_254 ), .C0(nextstate_4__N_255), 
    .LSR(\cn.state_FSM_illegal ), .CLK(dclk), .Q0(nextstate_4__N_256), 
    .Q1(nextstate_4__N_255), .F0(\nextstate_4__N_255.sig_025.FeedThruLUT ), 
    .F1(\cn.n273 ));
  cn_SLICE_52 \cn.SLICE_52 ( .DI1(\cn.n776 ), .DI0(\cn.n799 ), .D1(cen_c), 
    .B1(\cn.nextstate_4__N_253 ), .D0(\cn.nextstate_4__N_254 ), 
    .C0(\cn.nextstate_4__N_253 ), .B0(done_c), .A0(cen_c), 
    .LSR(\cn.state_FSM_illegal ), .CLK(dclk), .Q0(\cn.nextstate_4__N_254 ), 
    .Q1(\cn.nextstate_4__N_253 ), .F0(\cn.n799 ), .F1(\cn.n776 ));
  dcnt_SLICE_54 \dcnt.SLICE_54 ( .DI1(\dcnt.n62[2] ), .DI0(\dcnt.n62[1] ), 
    .D1(nextstate_4__N_256), .C1(\dcnt.n49[2] ), .B1(\msg[15] ), 
    .A1(nextstate_4__N_261), .D0(\msg[15] ), .C0(nextstate_4__N_256), 
    .B0(nextstate_4__N_261), .A0(\dcnt.n49[1] ), .CLK(dclk), 
    .Q0(\dcnt.shftcnt[1] ), .Q1(\dcnt.shftcnt[2] ), .F0(\dcnt.n62[1] ), 
    .F1(\dcnt.n62[2] ));
  wd_SLICE_56 \wd.SLICE_56 ( .DI0(\wd.n797 ), .D0(\wd.cnt[1] ), 
    .C0(\state[0] ), .B0(\wd.state[1] ), .LSR(\wd.state_FSM_illegal ), 
    .CLK(dclk), .Q0(\wd.state[1] ), .F0(\wd.n797 ));
  wd_SLICE_57 \wd.SLICE_57 ( .DI1(\wd.n191 ), .DI0(\wd.n795 ), 
    .C1(\wd.nextstate_2__N_192 ), .A1(\wd.cnt[1] ), 
    .D0(\wd.nextstate_2__N_192 ), .C0(\state[0] ), .B0(\wd.state[1] ), 
    .A0(\wd.cnt[1] ), .LSR(\wd.state_FSM_illegal ), .CLK(dclk), 
    .Q0(\wd.nextstate_2__N_192 ), .Q1(\state[0] ), .F0(\wd.n795 ), 
    .F1(\wd.n191 ));
  wd_sr_SLICE_62 \wd.sr.SLICE_62 ( .DI1(\wd.sr.d1[13].sig_027.FeedThruLUT ), 
    .DI0(\wd.sr.d1[12].sig_026.FeedThruLUT ), .A1(\wd.sr.d1[13] ), 
    .C0(\wd.sr.d1[12] ), .CE(\wd.sr.n892 ), .LSR(init), .CLK(dclk), 
    .Q0(\wd.sr.d1[13] ), .Q1(data_c), .F0(\wd.sr.d1[12].sig_026.FeedThruLUT ), 
    .F1(\wd.sr.d1[13].sig_027.FeedThruLUT ));
  wd_sr_SLICE_66 \wd.sr.SLICE_66 ( .DI0(\wd.sr.n803 ), .D0(\wd.sr.state[1] ), 
    .C0(\wd.sr.enpulse ), .B0(\wd.cnt[1] ), .LSR(\wd.sr.state_FSM_illegal ), 
    .CLK(dclk), .Q0(\wd.sr.state[1] ), .F0(\wd.sr.n803 ));
  wd_sr_SLICE_67 \wd.sr.SLICE_67 ( .DI1(\wd.sr.d1_13__N_206[2] ), 
    .DI0(\wd.sr.d1_13__N_206[1] ), .C1(\wd.sr.n18_adj_322 ), .B1(init), 
    .A1(\wd.sr.d1[1] ), .D0(\wd.sr.n1698 ), .C0(\wd.sr.d1[0] ), 
    .B0(\wd.sr.n21 ), .A0(init), .CE(\wd.sr.n892 ), .CLK(dclk), 
    .Q0(\wd.sr.d1[1] ), .Q1(\wd.sr.d1[2] ), .F0(\wd.sr.d1_13__N_206[1] ), 
    .F1(\wd.sr.d1_13__N_206[2] ));
  wd_sr_SLICE_69 \wd.sr.SLICE_69 ( .DI1(\wd.sr.d1_13__N_206[4] ), 
    .DI0(\wd.sr.d1_13__N_206[3] ), .D1(init), .B1(\wd.sr.n18 ), 
    .A1(\wd.sr.d1[3] ), .C0(init), .B0(\wd.sr.n18_adj_321 ), 
    .A0(\wd.sr.d1[2] ), .CE(\wd.sr.n892 ), .CLK(dclk), .Q0(\wd.sr.d1[3] ), 
    .Q1(\wd.sr.d1[4] ), .F0(\wd.sr.d1_13__N_206[3] ), 
    .F1(\wd.sr.d1_13__N_206[4] ));
  wd_sr_SLICE_71 \wd.sr.SLICE_71 ( .DI1(\wd.sr.d1_13__N_206[6] ), 
    .DI0(\wd.sr.d1_13__N_206[5] ), .C1(init), .B1(\chpdata[6] ), 
    .A1(\wd.sr.d1[5] ), .D0(init), .C0(\chpdata[5] ), .B0(\wd.sr.d1[4] ), 
    .CE(\wd.sr.n892 ), .CLK(dclk), .Q0(\wd.sr.d1[5] ), .Q1(\wd.sr.d1[6] ), 
    .F0(\wd.sr.d1_13__N_206[5] ), .F1(\wd.sr.d1_13__N_206[6] ));
  wd_sr_SLICE_73 \wd.sr.SLICE_73 ( .DI1(\wd.sr.d1_13__N_206[8] ), 
    .DI0(\wd.sr.d1_13__N_206[7] ), .D1(\chpdata[8] ), .C1(init), 
    .A1(\wd.sr.d1[7] ), .D0(init), .B0(\chpdata[7] ), .A0(\wd.sr.d1[6] ), 
    .CE(\wd.sr.n892 ), .CLK(dclk), .Q0(\wd.sr.d1[7] ), .Q1(\wd.sr.d1[8] ), 
    .F0(\wd.sr.d1_13__N_206[7] ), .F1(\wd.sr.d1_13__N_206[8] ));
  wd_sr_SLICE_75 \wd.sr.SLICE_75 ( .DI1(\d1_13__N_206[11] ), 
    .DI0(\wd.sr.d1_13__N_206[9] ), .D1(\msg[15] ), .C1(n1549), .B1(init), 
    .A1(\d1[10] ), .C0(\chpdata[9] ), .B0(init), .A0(\wd.sr.d1[8] ), 
    .CE(\wd.sr.n892 ), .CLK(dclk), .Q0(\wd.sr.d1[9] ), .Q1(\wd.sr.d1[11] ), 
    .F0(\wd.sr.d1_13__N_206[9] ), .F1(\d1_13__N_206[11] ));
  wd_sr_SLICE_76 \wd.sr.SLICE_76 ( .DI0(\wd.sr.d1_13__N_206[10] ), 
    .D0(\chpdata[10] ), .C0(init), .B0(\wd.sr.d1[9] ), .CE(\wd.sr.n892 ), 
    .CLK(dclk), .Q0(\d1[10] ), .F0(\wd.sr.d1_13__N_206[10] ));
  wd_sr_SLICE_79 \wd.sr.SLICE_79 ( .DI1(\wd.sr.n801 ), .DI0(\wd.sr.n340 ), 
    .D1(\wd.sr.nextstate_2__N_224 ), .C1(\wd.sr.state[1] ), 
    .B1(\wd.sr.enpulse ), .A1(\wd.cnt[1] ), .D0(\wd.cnt[1] ), 
    .A0(\wd.sr.nextstate_2__N_224 ), .LSR(\wd.sr.state_FSM_illegal ), 
    .CLK(dclk), .Q0(\wd.sr.enpulse ), .Q1(\wd.sr.nextstate_2__N_224 ), 
    .F0(\wd.sr.n340 ), .F1(\wd.sr.n801 ));
  SLICE_81 SLICE_81( .DI0(n920), .D0(dclk), .A0(reset_c), .CLK(clk_c), 
    .Q0(dclk), .F0(n920));
  ucnt_SLICE_82 \ucnt.SLICE_82 ( .D1(chpdata_13__N_185), .C1(\ucnt.n155 ), 
    .B1(\ucnt.n110[5] ), .A1(\ucnt.n156 ), .D0(\ucnt.n110[0] ), 
    .C0(chpdata_13__N_184), .B0(\ucnt.chpdata_13__N_182 ), 
    .A0(chpdata_13__N_183), .F0(\ucnt.n155 ), .F1(\ucnt.n159 ));
  ucnt_SLICE_83 \ucnt.SLICE_83 ( .D0(\ucnt.n110[5] ), .C0(\ucnt.n1939 ), 
    .B0(\ucnt.n110[6] ), .A0(\ucnt.n159 ), .F0(\ucnt.n161 ));
  spi_SLICE_84 \spi.SLICE_84 ( .DI1(\chpdata_13__N_23[0] ), .C1(n1549), 
    .A1(\msg[7] ), .D0(n1531), .C0(n1538), .B0(n9_2), .A0(\msg[4] ), .CE(init), 
    .LSR(\wd.sr.n917 ), .CLK(dclk), .Q1(\wd.sr.d1[0] ), .F0(n1549), 
    .F1(\chpdata_13__N_23[0] ));
  dc_SLICE_85 \dc.SLICE_85 ( .C1(n1538), .B1(\dc.chp2_13__N_162[5] ), 
    .A1(\dc.chp3_13__N_99 ), .D0(\msg[6] ), .C0(\msg[4] ), 
    .A0(chpdata_13__N_183), .F0(n1538), .F1(\dc.n1541 ));
  cn_SLICE_86 \cn.SLICE_86 ( .D1(\cn.n300 ), .C1(\cn.n299 ), 
    .B1(\cn.nextstate_4__N_258 ), .A1(\cn.nextstate_4__N_259 ), 
    .D0(nextstate_4__N_260), .C0(nextstate_4__N_262), .B0(done_c), 
    .A0(nextstate_4__N_261), .F0(\cn.n299 ), .F1(\cn.n303 ));
  cn_SLICE_87 \cn.SLICE_87 ( .D1(\cn.n1956 ), .C1(\cn.n305 ), 
    .B1(nextstate_4__N_256), .A1(nextstate_4__N_257), 
    .D0(\cn.nextstate_4__N_258 ), .C0(\cn.n303 ), .B0(nextstate_4__N_257), 
    .A0(\cn.n1961 ), .F0(\cn.n305 ), .F1(\cn.n307 ));
  cn_SLICE_89 \cn.SLICE_89 ( .D1(\cn.n307 ), .C1(\cn.n1949 ), 
    .B1(nextstate_4__N_255), .A1(nextstate_4__N_256), 
    .D0(\cn.nextstate_4__N_259 ), .C0(nextstate_4__N_257), .B0(\cn.n300 ), 
    .A0(\cn.nextstate_4__N_258 ), .F0(\cn.n1949 ), .F1(\cn.n309 ));
  cn_SLICE_90 \cn.SLICE_90 ( .D1(nextstate_4__N_255), .C1(\cn.n1946 ), 
    .B1(\cn.nextstate_4__N_254 ), .A1(\cn.n309 ), .D0(nextstate_4__N_257), 
    .C0(\cn.n1961 ), .B0(nextstate_4__N_256), .A0(\cn.nextstate_4__N_258 ), 
    .F0(\cn.n1946 ), .F1(\cn.n311 ));
  cn_SLICE_91 \cn.SLICE_91 ( .D0(\cn.nextstate_4__N_253 ), .C0(\cn.n1944 ), 
    .B0(\cn.n311 ), .A0(\cn.nextstate_4__N_254 ), .F0(n313));
  dc_SLICE_92 \dc.SLICE_92 ( .C1(\msg[4] ), .D0(n1607), .C0(\dc.n1532 ), 
    .B0(\msg[4] ), .A0(\dc.n749 ), .F0(\dc.n1669 ), .F1(\dc.chp1_13__N_53 ));
  dc_SLICE_93 \dc.SLICE_93 ( .D1(\msg[6] ), .C1(n2), .B1(\msg[4] ), 
    .D0(chpdata_13__N_184), .C0(chpdata_13__N_185), .B0(chpdata_13__N_183), 
    .F0(n2), .F1(n1607));
  dc_SLICE_95 \dc.SLICE_95 ( .D1(\msg[15] ), .C1(\dc.n6_adj_325 ), 
    .B1(\msg[13] ), .A1(\dc.n1674 ), .D0(\dc.chp3_13__N_99 ), .C0(\dc.n1541 ), 
    .B0(n1527), .A0(\dc.chp3_13__N_97[5] ), .F0(\dc.n6_adj_325 ), 
    .F1(\chpdata[9] ));
  dc_SLICE_96 \dc.SLICE_96 ( .D1(n1531), .C1(\dc.n1675 ), 
    .B1(\dc.chp3_13__N_99 ), .A1(\dc.chp4_13__N_141[5] ), .D0(n1607), 
    .C0(\dc.n749 ), .B0(\msg[4] ), .A0(\dc.chp3_13__N_99 ), .F0(\dc.n1675 ), 
    .F1(\dc.n1674 ));
  ucnt_SLICE_98 \ucnt.SLICE_98 ( .C1(\ucnt.n156 ), .B1(chpdata_13__N_185), 
    .D0(\ucnt.n110[0] ), .C0(chpdata_13__N_183), .B0(\ucnt.chpdata_13__N_182 ), 
    .A0(chpdata_13__N_184), .F0(\ucnt.n156 ), .F1(\ucnt.n1939 ));
  ucnt_SLICE_99 \ucnt.SLICE_99 ( .D1(\ucnt.n161 ), .C1(\ucnt.n1937 ), 
    .B1(\ucnt.n110[6] ), .A1(\ucnt.n110[7] ), .D0(chpdata_13__N_185), 
    .C0(\ucnt.n156 ), .A0(\ucnt.n110[5] ), .F0(\ucnt.n1937 ), .F1(n163));
  ucnt_SLICE_100 \ucnt.SLICE_100 ( .D1(nextstate_4__N_260), 
    .C1(cnt_FSM_illegal), .B1(nextstate_4__N_255), .D0(done_c), .C0(n602), 
    .A0(\cn.nextstate_4__N_253 ), .F0(cnt_FSM_illegal), .F1(\ucnt.n929 ));
  spi_SLICE_102 \spi.SLICE_102 ( .D1(n6), .C1(n2), .B1(n2_adj_329), .A1(n72), 
    .D0(\msg[6] ), .B0(\msg[4] ), .F0(n72), .F1(\wd.sr.n1690 ));
  spi_SLICE_104 \spi.SLICE_104 ( .D1(\dc.chp4_13__N_141[6] ), 
    .C1(\dc.chp3_13__N_99 ), .B1(\dc.chp4_13__N_141[5] ), .A1(n1531), 
    .D0(\msg[4] ), .C0(\msg[6] ), .B0(chpdata_13__N_185), .F0(n1531), 
    .F1(\dc.n1532 ));
  wd_sr_SLICE_105 \wd.sr.SLICE_105 ( .D1(\msg[5] ), .C1(\wd.sr.n21 ), 
    .B1(\msg[15] ), .A1(\msg[8] ), .D0(n1527), .C0(n1607), .B0(n1531), 
    .A0(n1538), .F0(\wd.sr.n21 ), .F1(\wd.sr.n18 ));
  cn_SLICE_106 \cn.SLICE_106 ( .D1(\cn.nextstate_4__N_259 ), .C1(\cn.n300 ), 
    .D0(nextstate_4__N_260), .C0(done_c), .B0(nextstate_4__N_261), 
    .A0(nextstate_4__N_262), .F0(\cn.n300 ), .F1(\cn.n1961 ));
  cn_SLICE_110 \cn.SLICE_110 ( .D1(nextstate_4__N_257), .C1(\cn.n1956 ), 
    .B1(nextstate_4__N_255), .A1(nextstate_4__N_256), 
    .D0(\cn.nextstate_4__N_259 ), .B0(\cn.n300 ), .A0(\cn.nextstate_4__N_258 ), 
    .F0(\cn.n1956 ), .F1(\cn.n1944 ));
  cn_SLICE_112 \cn.SLICE_112 ( .D1(\cn.nextstate_4__N_254 ), .C1(\cn.n885 ), 
    .B1(nextstate_4__N_256), .A1(\cn.nextstate_4__N_258 ), 
    .D0(nextstate_4__N_262), .B0(nextstate_4__N_260), .F0(\cn.n885 ), 
    .F1(led_c_0));
  cn_SLICE_114 \cn.SLICE_114 ( .D1(nextstate_4__N_261), .C1(\cn.n6 ), 
    .B1(nextstate_4__N_256), .A1(\cn.nextstate_4__N_259 ), 
    .D0(nextstate_4__N_262), .B0(nextstate_4__N_255), .F0(\cn.n6 ), 
    .F1(led_c_1));
  cn_SLICE_116 \cn.SLICE_116 ( .D1(\wd.sr.enpulse ), .C1(init), 
    .D0(\cn.nextstate_4__N_259 ), .C0(nextstate_4__N_257), 
    .B0(nextstate_4__N_262), .A0(\cn.nextstate_4__N_258 ), .F0(init), 
    .F1(\wd.sr.n892 ));
  dc_SLICE_118 \dc.SLICE_118 ( .D1(\dc.chp3_13__N_97[5] ), 
    .C1(\dc.chp3_13__N_99 ), .D0(\msg[11] ), .C0(\msg[12] ), .B0(\msg[13] ), 
    .A0(\msg[14] ), .F0(\dc.chp3_13__N_99 ), .F1(\dc.n652 ));
  dc_SLICE_120 \dc.SLICE_120 ( .D0(\dc.chp2_13__N_162[5] ), 
    .C0(\dc.chp3_13__N_99 ), .B0(\dc.chp2_13__N_162[6] ), .A0(n1538), 
    .F0(\dc.n1540 ));
  dc_SLICE_121 \dc.SLICE_121 ( .D1(\msg[14] ), .C1(\dc.n6_c ), .B1(\msg[15] ), 
    .A1(\dc.n1669 ), .D0(\dc.n1540 ), .C0(n1527), .B0(\dc.n652 ), 
    .A0(\dc.chp3_13__N_97[6] ), .F0(\dc.n6_c ), .F1(\chpdata[10] ));
  dc_SLICE_122 \dc.SLICE_122 ( .D1(\msg[3] ), .C1(\dc.n742 ), .D0(\msg[0] ), 
    .C0(\msg[2] ), .B0(\msg[1] ), .A0(\msg[6] ), .F0(\dc.n742 ), 
    .F1(\dc.n749 ));
  dc_SLICE_124 \dc.SLICE_124 ( .D1(n1538), .C1(\dc.chp3_13__N_97[4] ), 
    .B1(n1527), .A1(\dc.chp2_13__N_162[4] ), .C0(chpdata_13__N_184), 
    .B0(\msg[6] ), .A0(\msg[4] ), .F0(n1527), .F1(\dc.n6_adj_326 ));
  dc_SLICE_126 \dc.SLICE_126 ( .D1(\msg[3] ), .C1(\dc.n1533 ), .B1(\dc.n742 ), 
    .A1(n1607), .D0(\dc.chp4_13__N_141[4] ), .C0(\msg[6] ), .B0(\msg[4] ), 
    .A0(chpdata_13__N_185), .F0(\dc.n1533 ), .F1(\dc.n1679 ));
  dc_SLICE_128 \dc.SLICE_128 ( .B1(\msg[6] ), .C0(\dc.chp3_13__N_97[3] ), 
    .A0(\msg[6] ), .F0(\dc.n1694 ), .F1(\dc.chp3_13__N_118 ));
  dc_SLICE_129 \dc.SLICE_129 ( .D1(chpdata_13__N_184), .C1(\dc.n1693 ), 
    .B1(\msg[4] ), .A1(\dc.n1694 ), .D0(chpdata_13__N_185), .C0(\msg[2] ), 
    .B0(chpdata_13__N_183), .A0(\msg[6] ), .F0(\dc.n1693 ), .F1(\dc.n1684 ));
  dc_SLICE_130 \dc.SLICE_130 ( .D1(\msg[15] ), .C1(\dc.n4 ), .B1(\msg[11] ), 
    .A1(\dc.n1684 ), .D0(n1531), .C0(n1538), .B0(\dc.chp4_13__N_141[3] ), 
    .A0(\dc.chp2_13__N_162[3] ), .F0(\dc.n4 ), .F1(\chpdata[7] ));
  dc_SLICE_132 \dc.SLICE_132 ( .D1(chpdata_13__N_184), 
    .B1(\dc.chp3_13__N_97[1] ), .D0(\dc.chp3_13__N_97[2] ), 
    .A0(chpdata_13__N_184), .F0(\dc.n1702 ), .F1(\dc.n1704 ));
  dc_SLICE_133 \dc.SLICE_133 ( .D1(\msg[6] ), .C1(\dc.n1701 ), .B1(\msg[4] ), 
    .A1(\dc.n1702 ), .D0(chpdata_13__N_185), .C0(chpdata_13__N_184), 
    .B0(chpdata_13__N_183), .A0(\msg[1] ), .F0(\dc.n1701 ), .F1(\dc.n1686 ));
  dc_SLICE_134 \dc.SLICE_134 ( .D1(\dc.n1686 ), .C1(\dc.n4_adj_327 ), 
    .B1(\msg[10] ), .A1(\msg[15] ), .D0(\dc.chp2_13__N_162[2] ), 
    .C0(\dc.chp4_13__N_141[2] ), .B0(n1538), .A0(n1531), .F0(\dc.n4_adj_327 ), 
    .F1(\chpdata[6] ));
  dc_SLICE_137 \dc.SLICE_137 ( .D1(\dc.n1704 ), .C1(\dc.n1703 ), .B1(\msg[6] ), 
    .A1(\msg[4] ), .D0(\msg[0] ), .C0(chpdata_13__N_183), 
    .B0(chpdata_13__N_185), .A0(chpdata_13__N_184), .F0(\dc.n1703 ), 
    .F1(\dc.n1688 ));
  dc_SLICE_138 \dc.SLICE_138 ( .D1(\dc.n4_adj_328 ), .C1(\msg[15] ), 
    .B1(\msg[9] ), .A1(\dc.n1688 ), .D0(n1538), .C0(n1531), 
    .B0(\dc.chp2_13__N_162[1] ), .A0(\dc.chp4_13__N_141[1] ), 
    .F0(\dc.n4_adj_328 ), .F1(\chpdata[5] ));
  dcnt_SLICE_140 \dcnt.SLICE_140 ( .D1(\dcnt.shftcnt[6] ), .C1(\dcnt.n18 ), 
    .B1(\dcnt.shftcnt[3] ), .A1(\dcnt.shftcnt[10] ), .D0(\dcnt.shftcnt[9] ), 
    .C0(\dcnt.shftcnt[2] ), .B0(\dcnt.shftcnt[7] ), .A0(\dcnt.shftcnt[0] ), 
    .F0(\dcnt.n18 ), .F1(\dcnt.n20 ));
  dcnt_SLICE_142 \dcnt.SLICE_142 ( .D1(nextstate_4__N_256), 
    .A1(nextstate_4__N_261), .B0(\dcnt.shftcnt[1] ), .A0(\dcnt.shftcnt[5] ), 
    .F0(\dcnt.n16 ), .F1(shftset));
  dcnt_SLICE_143 \dcnt.SLICE_143 ( .C1(\nextstate_4__N_266[2] ), 
    .B1(\state[0] ), .D0(\dcnt.shftcnt[4] ), .C0(\dcnt.n20 ), 
    .B0(\dcnt.shftcnt[8] ), .A0(\dcnt.n16 ), .F0(\nextstate_4__N_266[2] ), 
    .F1(\dcnt.n4 ));
  cn_SLICE_145 \cn.SLICE_145 ( .D1(\cn.nextstate_4__N_258 ), 
    .C1(nextstate_4__N_257), .B1(nextstate_4__N_262), .A1(nextstate_4__N_255), 
    .D0(nextstate_4__N_261), .C0(nextstate_4__N_262), .B0(nextstate_4__N_257), 
    .A0(nextstate_4__N_260), .F0(led_c_2), .F1(n576));
  dc_SLICE_146 \dc.SLICE_146 ( .C1(\msg[4] ), .B1(chpdata_13__N_185), 
    .A1(\msg[6] ), .D0(\msg[4] ), .C0(chpdata_13__N_184), .B0(\msg[6] ), 
    .A0(chpdata_13__N_183), .F0(n6), .F1(n2_adj_329));
  dc_SLICE_147 \dc.SLICE_147 ( .DI1(\chpdata_13__N_184.sig_004.FeedThruLUT ), 
    .C1(chpdata_13__N_184), .D0(\msg[6] ), .C0(chpdata_13__N_183), 
    .B0(chpdata_13__N_184), .A0(chpdata_13__N_185), .CE(\ucnt.n929 ), 
    .LSR(cnt_FSM_illegal), .CLK(dclk), .Q1(chpdata_13__N_185), .F0(n9_2), 
    .F1(\chpdata_13__N_184.sig_004.FeedThruLUT ));
  SLICE_154 SLICE_154( .F0(VCC_net));
  cn_SLICE_156 \cn.SLICE_156 ( .DI1(\wd.wrcnt.n9[0] ), .D1(\wd.wrcnt.cnt[0] ), 
    .C1(nextstate_4__N_262), .B1(nextstate_4__N_257), .A1(wrreset), 
    .D0(nextstate_4__N_255), .B0(\cn.nextstate_4__N_258 ), .LSR(wrreset), 
    .CLK(dclk), .Q1(\wd.wrcnt.cnt[0] ), .F0(wrreset), .F1(\wd.wrcnt.n9[0] ));
  cn_SLICE_158 \cn.SLICE_158 ( .D1(nextstate_4__N_255), 
    .D0(nextstate_4__N_260), .A0(nextstate_4__N_255), .F0(csclk_c), .F1(cs_c));
  cn_SLICE_160 \cn.SLICE_160 ( .DI1(n923), .D1(reset_c), .C1(n313), 
    .C0(reset_c), .A0(\cn.n610 ), .CLK(dclk), .Q1(\cn.n610 ), 
    .F0(\cn.state_FSM_illegal ), .F1(n923));
  cn_SLICE_162 \cn.SLICE_162 ( .DI1(\cn.n787 ), .D1(chpdata_13__N_185), 
    .C1(cen_c), .B1(nextstate_4__N_260), .A1(done_c), .D0(done_c), 
    .C0(\cn.nextstate_4__N_258 ), .B0(\cn.nextstate_4__N_259 ), 
    .LSR(\cn.state_FSM_illegal ), .CLK(dclk), .Q1(done_c), .F0(led_c_3), 
    .F1(\cn.n787 ));
  dc_SLICE_166 \dc.SLICE_166 ( .D0(\msg[12] ), .C0(\dc.n6_adj_326 ), 
    .B0(\msg[15] ), .A0(\dc.n1679 ), .F0(\chpdata[8] ));
  wd_SLICE_170 \wd.SLICE_170 ( .DI1(n919), .D1(\wd.nextstate_2__N_192 ), 
    .C1(reset_c), .B1(\wd.state[1] ), .A1(\state[0] ), .B0(reset_c), 
    .A0(\wd.n604 ), .CLK(dclk), .Q1(\wd.n604 ), .F0(\wd.state_FSM_illegal ), 
    .F1(n919));
  wd_SLICE_171 \wd.SLICE_171 ( .DI1(\wd.wrcnt.n5[1] ), .D1(\wd.cnt[1] ), 
    .A1(\wd.wrcnt.cnt[0] ), .C0(\wd.cnt[1] ), .CE(n576), .LSR(wrreset), 
    .CLK(dclk), .Q1(\wd.cnt[1] ), .F0(wr_c_1), .F1(\wd.wrcnt.n5[1] ));
  wd_sr_SLICE_172 \wd.sr.SLICE_172 ( .DI1(\wd.sr.d1_13__N_206[12] ), .D1(init), 
    .C1(\wd.sr.d1[11] ), .B1(\wd.sr.n1690 ), .A1(\msg[15] ), .C0(init), 
    .B0(\msg[15] ), .CE(\wd.sr.n892 ), .CLK(dclk), .Q1(\wd.sr.d1[12] ), 
    .F0(\wd.sr.n917 ), .F1(\wd.sr.d1_13__N_206[12] ));
  wd_sr_SLICE_173 \wd.sr.SLICE_173 ( .DI1(n924), .D1(\wd.sr.enpulse ), 
    .C1(\wd.sr.state[1] ), .B1(\wd.sr.nextstate_2__N_224 ), .A1(reset_c), 
    .D0(reset_c), .C0(\wd.sr.n608 ), .CLK(dclk), .Q1(\wd.sr.n608 ), 
    .F0(\wd.sr.state_FSM_illegal ), .F1(n924));
  wd_sr_SLICE_175 \wd.sr.SLICE_175 ( .D1(\msg[15] ), .C1(\msg[9] ), 
    .B1(\wd.sr.n21 ), .A1(\msg[6] ), .D0(\msg[10] ), .C0(\msg[7] ), 
    .B0(\msg[15] ), .A0(\wd.sr.n21 ), .F0(\wd.sr.n18_adj_321 ), 
    .F1(\wd.sr.n18_adj_322 ));
  wd_sr_SLICE_177 \wd.sr.SLICE_177 ( .DI1(\msg[14].sig_022.FeedThruLUT ), 
    .A1(\msg[14] ), .B0(\msg[8] ), .A0(\msg[15] ), .CE(cen_c), .CLK(sck_c), 
    .Q1(\msg[15] ), .F0(\wd.sr.n1698 ), .F1(\msg[14].sig_022.FeedThruLUT ));
  spi_msg_i0_i0 \spi.msg_i0_i0 ( .PADDI(sdi_c), .CE(cen_c), .INCLK(sck_c), 
    .DI0(\msg[0] ));
  done done_I( .PADDO(done_c), .done(done));
  csclk csclk_I( .PADDO(csclk_c), .csclk(csclk));
  data data_I( .PADDO(data_c), .data(data));
  wr wr_I( .PADDO(wr_c_1), .wr(wr));
  cs cs_I( .PADDO(cs_c), .cs(cs));
  led_3_ \led[3]_I ( .PADDO(led_c_3), .led3(led[3]));
  led_2_ \led[2]_I ( .PADDO(led_c_2), .led2(led[2]));
  led_1_ \led[1]_I ( .PADDO(led_c_1), .led1(led[1]));
  led_0_ \led[0]_I ( .PADDO(led_c_0), .led0(led[0]));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  reset reset_I( .PADDI(reset_c), .reset(reset));
  sck sck_I( .PADDI(sck_c), .sck(sck));
  sdi sdi_I( .PADDI(sdi_c), .sdi(sdi));
  cen cen_I( .PADDI(cen_c), .cen(cen));
endmodule

module dc_SLICE_0 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dc/add_317_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module dc_SLICE_1 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dc/add_318_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module dc_SLICE_2 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dc/add_316_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dc/add_316_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_4 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dc/add_317_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_5 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dc/add_317_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_6 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dc/add_318_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dc/add_318_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dc/add_318_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_9 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dc/add_317_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_10 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dc/add_316_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dc/add_316_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dcnt_SLICE_12 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \dcnt/cnt_325_add_4_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dcnt/cnt_325__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module dcnt_SLICE_13 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \dcnt/cnt_325_add_4_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \dcnt/cnt_325__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module dcnt_SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dcnt/cnt_325_add_4_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \dcnt/cnt_325__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \dcnt/cnt_325__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dcnt_SLICE_15 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \dcnt/cnt_325_add_4_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dcnt/cnt_325__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dcnt_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dcnt/cnt_325_add_4_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \dcnt/cnt_325__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \dcnt/cnt_325__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dcnt_SLICE_17 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dcnt/cnt_325_add_4_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \dcnt/cnt_325__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \dcnt/cnt_325__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ucnt_SLICE_18 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ucnt.SLICE_18_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ucnt.SLICE_18_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \ucnt/cnt_FSM_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ucnt/cnt_FSM_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ucnt_SLICE_19 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ucnt.SLICE_19_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ucnt.SLICE_19_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \ucnt/cnt_FSM_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \ucnt/cnt_FSM_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_23 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 SLICE_23_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_23_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \ucnt/cnt_FSM_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \ucnt/cnt_FSM_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ucnt_SLICE_25 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \ucnt.SLICE_25_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \ucnt/cnt_FSM_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input DI0, C0, B0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40006 \cn/i659_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \ucnt/i65 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_27 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 SLICE_27_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_27_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \spi/msg_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \spi/msg_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_29 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 SLICE_29_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_29_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \spi/msg_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \spi/msg_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_31_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_31_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \spi/msg_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \spi/msg_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 SLICE_33_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_33_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \spi/msg_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \spi/msg_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_35 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 SLICE_35_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_35_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \spi/msg_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \spi/msg_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_37 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_37_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_37_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \spi/msg_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \spi/msg_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 SLICE_39_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_39_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \spi/msg_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \spi/msg_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module cn_SLICE_44 ( input DI1, DI0, D1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \cn/i150_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \cn/i528_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \cn/state_FSM_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \cn/state_FSM_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_46 ( input DI1, DI0, C1, B1, A1, B0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 \cn/i526_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \cn.SLICE_46_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \cn/state_FSM_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \cn/state_FSM_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_47 ( input DI1, DI0, C1, B1, A1, C0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \cn/i522_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \cn.SLICE_47_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \cn/state_FSM_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \cn/state_FSM_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x5454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_50 ( input DI1, DI0, C1, B1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \cn/i140_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_50_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \cn/state_FSM_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \cn/state_FSM_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_52 ( input DI1, DI0, D1, B1, D0, C0, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \cn/i520_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \cn/i538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \cn/state_FSM_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \cn/state_FSM_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dcnt_SLICE_54 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \dcnt/cnt_325_mux_6_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \dcnt/cnt_325_mux_6_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \dcnt/cnt_325__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \dcnt/cnt_325__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3372") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_SLICE_56 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40018 \wd/i537_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/state_FSM_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x00FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_SLICE_57 ( input DI1, DI0, C1, A1, D0, C0, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \wd/i82_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \wd/i536_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \wd/state_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \wd/state_FSM_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_62 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \wd.sr.SLICE_62_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \wd.sr.SLICE_62_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \wd/sr/sdo ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \wd/sr/d1_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module wd_sr_SLICE_66 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40020 \wd/sr/i540_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/sr/state_FSM_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_67 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40021 \wd/sr/i37_3_lut_adj_41 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \wd/sr/i27_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \wd/sr/d1_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \wd/sr/d1_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_69 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \wd/sr/i37_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \wd/sr/i37_3_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \wd/sr/d1_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \wd/sr/d1_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_71 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \wd/sr/d1_13__I_0_2_i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \wd/sr/d1_13__I_0_2_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \wd/sr/d1_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \wd/sr/d1_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_73 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \wd/sr/d1_13__I_0_2_i9_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \wd/sr/d1_13__I_0_2_i8_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \wd/sr/d1_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \wd/sr/d1_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_75 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \spi/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \wd/sr/d1_13__I_0_2_i10_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/sr/d1_i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \wd/sr/d1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_76 ( input DI0, D0, C0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40031 \wd/sr/d1_13__I_0_2_i11_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/sr/d1_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_79 ( input DI1, DI0, D1, C1, B1, A1, D0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40032 \wd/sr/i539_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \wd/sr/i199_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \wd/sr/state_FSM_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \wd/sr/state_FSM_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_81 ( input DI0, D0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40034 i657_2_lut_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 counter( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ucnt_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 \ucnt/i58_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \ucnt/i54_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xEEB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFEE9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ucnt_SLICE_83 ( input D0, C0, B0, A0, output F0 );

  lut40037 \ucnt/i60_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_84 ( input DI1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 \dc/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \spi/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \wd/sr/d1_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_85 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \dc/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \dc/i1_2_lut_3_lut_adj_49 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x6060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 \cn/i170_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \cn/i166_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFE98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFEE9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \cn/i174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \cn/i172_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \cn/i176_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \cn/i173_rep_25_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \cn/i178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \cn/i175_rep_22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_91 ( input D0, C0, B0, A0, output F0 );

  lut40050 \cn/i180_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_92 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \dc/i2_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \dc/i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_93 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40053 \dc/i1260_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \dc/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \dc/rg_3__I_0_2_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \dc/i2_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \dc/i1365_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \dc/i1344_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF6F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x0096") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ucnt_SLICE_98 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \ucnt/i57_rep_15_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \ucnt/i55_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ucnt_SLICE_99 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \ucnt/i62_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \ucnt/i59_rep_13_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ucnt_SLICE_100 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \ucnt/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \cn/i66_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_102 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40065 \wd/sr/i1353_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \spi/i85_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \dc/i1_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \spi/i80_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x2A80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \wd/sr/i38_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \wd/sr/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_106 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \cn/i169_rep_37_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \cn/i167_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_110 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \cn/i177_rep_20_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \cn/i171_rep_32_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_112 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40075 \cn/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \cn/i1_2_lut_adj_50 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_114 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40075 \cn/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \cn/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_116 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \wd/sr/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \cn/i1428_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_118 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \dc/i404_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \dc/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_120 ( input D0, C0, B0, A0, output F0 );

  lut40081 \dc/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x2888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \dc/rg_3__I_0_2_i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \dc/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFF60") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_122 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \dc/i501_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \dc/i494_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_124 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \dc/i2_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \dc/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \dc/i1366_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \dc.i1_2_lut_adj_44 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_128 ( input B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \dc/i453_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \dc/i1345_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \dc/i1341_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \dc/i1377_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \dc/rg_3__I_0_2_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \dc/i1_4_lut_adj_46 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_132 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40094 \dc/i1374_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \dc/i1373_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \dc/i1362_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \dc.i1369_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \dc/rg_3__I_0_2_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \dc/i1_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 \dc/i1357_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \dc.i1370_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \dc/rg_3__I_0_2_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \dc/i1_4_lut_adj_48 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dcnt_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40102 \dcnt/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \dcnt/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dcnt_SLICE_142 ( input D1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \cn/nextstate_4__N_256_I_0_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \dcnt/i5_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dcnt_SLICE_143 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \dcnt/i1431_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \dcnt/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 \cn/i330_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \cn/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dc_SLICE_146 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \spi/select_267_Select_12_i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \dc/i2_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x4C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF8BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_147 ( input DI1, C1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \dc.SLICE_147_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \dc/i26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \ucnt/cnt_FSM_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xCC01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( output F0 );
  wire   GNDI;

  lut40111 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_156 ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40112 \wd/wrcnt/i512_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \cn/nextstate_4__N_255_I_0_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/wrcnt/cnt__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_158 ( input D1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \cn/nextstate_4__N_255_I_0_3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \cn/nextstate_4__N_255_I_0_2_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_160 ( input DI1, D1, C1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40079 i660_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \cn/i183_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \cn/i182 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cn_SLICE_162 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40116 \cn/i530_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \cn/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \cn/state_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xCE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dc_SLICE_166 ( input D0, C0, B0, A0, output F0 );

  lut40118 \dc/rg_3__I_0_2_i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_SLICE_170 ( input DI1, D1, C1, B1, A1, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40119 i656_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \wd/i92_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/i91 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xE090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_SLICE_171 ( input DI1, D1, A1, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40121 \wd/wrcnt/i471_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \wd/cnt_1__I_0_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \wd/wrcnt/cnt__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_172 ( input DI1, D1, C1, B1, A1, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, CE_dly;

  lut40123 \wd/sr/d1_13__I_0_2_i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \wd/sr/i654_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/sr/d1_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_173 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40125 i661_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \wd/sr/i209_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \wd/sr/i208 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xA882") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40127 \wd/sr/i38_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \wd/sr/i38_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module wd_sr_SLICE_177 ( input DI1, A1, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \wd.sr.SLICE_177_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \wd/sr/i1363_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \spi/msg_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_msg_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \spi/msg_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module csclk ( input PADDO, output csclk );
  wire   VCCI;

  BB_B_B \csclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(csclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => csclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( input PADDO, output data );
  wire   VCCI;

  BB_B_B \data_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(data));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => data) = (0:0:0,0:0:0);
  endspecify

endmodule

module wr ( input PADDO, output wr );
  wire   VCCI;

  BB_B_B \wr_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(wr));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => wr) = (0:0:0,0:0:0);
  endspecify

endmodule

module cs ( input PADDO, output cs );
  wire   VCCI;

  BB_B_B \cs_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(cs));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => cs) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_3_ ( input PADDO, output led3 );
  wire   VCCI;

  BB_B_B \led_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_2_ ( input PADDO, output led2 );
  wire   VCCI;

  BB_B_B \led_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led2) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_1_ ( input PADDO, output led1 );
  wire   VCCI;

  BB_B_B \led_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led1) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_0_ ( input PADDO, output led0 );
  wire   VCCI;

  BB_B_B \led_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module reset ( output PADDI, input reset );
  wire   GNDI;

  BB_B_B \reset_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(reset));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module sck ( output PADDI, input sck );
  wire   GNDI;

  BB_B_B \sck_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(sck));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (sck => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module sdi ( output PADDI, input sdi );
  wire   GNDI;

  BB_B_B \sdi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(sdi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (sdi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module cen ( output PADDI, input cen );
  wire   GNDI;

  BB_B_B \cen_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(cen));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (cen => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
