{"top":"global.nlmeans_simple",
"namespaces":{
  "global":{
    "modules":{
      "blur_d_stencil_clkwrk_dsa6_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_d_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_d_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_blur_d_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_d_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_blur_d_stencil_write.0","self.op_hcompute_blur_d_stencil_1_read.0"]
        ]
      },
      "blur_d_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_d_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_d_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_div_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_div_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_non_local_means_div_stencil_1_read.0","self.op_hcompute_blur_d_stencil_1_write.0"],
          ["self.op_hcompute_non_local_means_sum_stencil_3_read.0","self.op_hcompute_blur_d_stencil_1_write.0"],
          ["self.op_hcompute_non_local_means_sum_stencil_4_read.0","self.op_hcompute_blur_d_stencil_1_write.0"],
          ["self.op_hcompute_non_local_means_sum_stencil_5_read.0","self.op_hcompute_blur_d_stencil_1_write.0"]
        ]
      },
      "blur_d_y_stencil_clkwrk_dsa7_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_d_y_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_d_y_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_blur_d_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_d_y_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_blur_d_y_stencil_write.0","self.op_hcompute_blur_d_y_stencil_1_read.0"]
        ]
      },
      "blur_d_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_d_stencil_1_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_blur_d_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_blur_d_y_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_d_y_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U42":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U46":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U0.clk"],
          ["self.op_hcompute_blur_d_y_stencil_1_write.0","d_reg__U0.in"],
          ["d_reg__U1.in","d_reg__U0.out"],
          ["self.clk","d_reg__U1.clk"],
          ["d_reg__U2.in","d_reg__U1.out"],
          ["self.clk","d_reg__U10.clk"],
          ["d_reg__U9.out","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["d_reg__U12.in","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["d_reg__U14.in","d_reg__U13.out"],
          ["self.clk","d_reg__U14.clk"],
          ["d_reg__U15.in","d_reg__U14.out"],
          ["self.clk","d_reg__U15.clk"],
          ["d_reg__U16.in","d_reg__U15.out"],
          ["self.op_hcompute_blur_d_stencil_1_read.3","d_reg__U15.out"],
          ["self.clk","d_reg__U16.clk"],
          ["d_reg__U17.in","d_reg__U16.out"],
          ["self.clk","d_reg__U17.clk"],
          ["d_reg__U18.in","d_reg__U17.out"],
          ["self.clk","d_reg__U18.clk"],
          ["d_reg__U19.in","d_reg__U18.out"],
          ["self.clk","d_reg__U19.clk"],
          ["d_reg__U20.in","d_reg__U19.out"],
          ["self.clk","d_reg__U2.clk"],
          ["d_reg__U3.in","d_reg__U2.out"],
          ["self.clk","d_reg__U20.clk"],
          ["d_reg__U21.in","d_reg__U20.out"],
          ["self.clk","d_reg__U21.clk"],
          ["d_reg__U22.in","d_reg__U21.out"],
          ["self.clk","d_reg__U22.clk"],
          ["d_reg__U23.in","d_reg__U22.out"],
          ["self.clk","d_reg__U23.clk"],
          ["d_reg__U24.in","d_reg__U23.out"],
          ["self.clk","d_reg__U24.clk"],
          ["d_reg__U25.in","d_reg__U24.out"],
          ["self.clk","d_reg__U25.clk"],
          ["d_reg__U26.in","d_reg__U25.out"],
          ["self.clk","d_reg__U26.clk"],
          ["d_reg__U27.in","d_reg__U26.out"],
          ["self.clk","d_reg__U27.clk"],
          ["d_reg__U28.in","d_reg__U27.out"],
          ["self.clk","d_reg__U28.clk"],
          ["d_reg__U29.in","d_reg__U28.out"],
          ["self.clk","d_reg__U29.clk"],
          ["d_reg__U30.in","d_reg__U29.out"],
          ["self.clk","d_reg__U3.clk"],
          ["d_reg__U4.in","d_reg__U3.out"],
          ["self.clk","d_reg__U30.clk"],
          ["d_reg__U31.in","d_reg__U30.out"],
          ["self.clk","d_reg__U31.clk"],
          ["d_reg__U32.in","d_reg__U31.out"],
          ["self.op_hcompute_blur_d_stencil_1_read.1","d_reg__U31.out"],
          ["self.clk","d_reg__U32.clk"],
          ["d_reg__U33.in","d_reg__U32.out"],
          ["self.clk","d_reg__U33.clk"],
          ["d_reg__U34.in","d_reg__U33.out"],
          ["self.clk","d_reg__U34.clk"],
          ["d_reg__U35.in","d_reg__U34.out"],
          ["self.clk","d_reg__U35.clk"],
          ["d_reg__U36.in","d_reg__U35.out"],
          ["self.clk","d_reg__U36.clk"],
          ["d_reg__U37.in","d_reg__U36.out"],
          ["self.clk","d_reg__U37.clk"],
          ["d_reg__U38.in","d_reg__U37.out"],
          ["self.clk","d_reg__U38.clk"],
          ["d_reg__U39.in","d_reg__U38.out"],
          ["self.clk","d_reg__U39.clk"],
          ["d_reg__U40.in","d_reg__U39.out"],
          ["self.clk","d_reg__U4.clk"],
          ["d_reg__U5.in","d_reg__U4.out"],
          ["self.clk","d_reg__U40.clk"],
          ["d_reg__U41.in","d_reg__U40.out"],
          ["self.clk","d_reg__U41.clk"],
          ["d_reg__U42.in","d_reg__U41.out"],
          ["self.clk","d_reg__U42.clk"],
          ["d_reg__U43.in","d_reg__U42.out"],
          ["self.clk","d_reg__U43.clk"],
          ["d_reg__U44.in","d_reg__U43.out"],
          ["self.clk","d_reg__U44.clk"],
          ["d_reg__U45.in","d_reg__U44.out"],
          ["self.clk","d_reg__U45.clk"],
          ["d_reg__U46.in","d_reg__U45.out"],
          ["self.clk","d_reg__U46.clk"],
          ["d_reg__U47.in","d_reg__U46.out"],
          ["self.clk","d_reg__U47.clk"],
          ["self.op_hcompute_blur_d_stencil_1_read.0","d_reg__U47.out"],
          ["self.clk","d_reg__U5.clk"],
          ["d_reg__U6.in","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["d_reg__U7.in","d_reg__U6.out"],
          ["self.clk","d_reg__U7.clk"],
          ["d_reg__U8.in","d_reg__U7.out"],
          ["self.clk","d_reg__U8.clk"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"],
          ["self.op_hcompute_blur_d_y_stencil_1_write.0","self.op_hcompute_blur_d_stencil_1_read.2"]
        ]
      },
      "cu_op_hcompute_blur_d_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_stencil_clkwrk_dsa6_op_hcompute_blur_d_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_d_stencil"
          }
        },
        "connections":[
          ["self.blur_d_stencil_clkwrk_dsa6_op_hcompute_blur_d_stencil_write.0","inner_compute.out_blur_d_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_blur_d_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_stencil_clkwrk_dsa6_op_hcompute_blur_d_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["blur_d_y_stencil_op_hcompute_blur_d_stencil_1_read",["Array",4,["Array",16,"BitIn"]]],
          ["blur_d_stencil_op_hcompute_blur_d_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_d_stencil_1"
          }
        },
        "connections":[
          ["self.blur_d_stencil_clkwrk_dsa6_op_hcompute_blur_d_stencil_1_read.0","inner_compute.in0_blur_d_stencil.0"],
          ["self.blur_d_y_stencil_op_hcompute_blur_d_stencil_1_read.0","inner_compute.in1_blur_d_y_stencil.0"],
          ["self.blur_d_y_stencil_op_hcompute_blur_d_stencil_1_read.1","inner_compute.in1_blur_d_y_stencil.1"],
          ["self.blur_d_y_stencil_op_hcompute_blur_d_stencil_1_read.2","inner_compute.in1_blur_d_y_stencil.2"],
          ["self.blur_d_y_stencil_op_hcompute_blur_d_stencil_1_read.3","inner_compute.in1_blur_d_y_stencil.3"],
          ["self.blur_d_stencil_op_hcompute_blur_d_stencil_1_write.0","inner_compute.out_blur_d_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_blur_d_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_y_stencil_clkwrk_dsa7_op_hcompute_blur_d_y_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_d_y_stencil"
          }
        },
        "connections":[
          ["self.blur_d_y_stencil_clkwrk_dsa7_op_hcompute_blur_d_y_stencil_write.0","inner_compute.out_blur_d_y_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_blur_d_y_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_y_stencil_clkwrk_dsa7_op_hcompute_blur_d_y_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["d_stencil_op_hcompute_blur_d_y_stencil_1_read",["Array",4,["Array",16,"BitIn"]]],
          ["blur_d_y_stencil_op_hcompute_blur_d_y_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_d_y_stencil_1"
          }
        },
        "connections":[
          ["self.blur_d_y_stencil_clkwrk_dsa7_op_hcompute_blur_d_y_stencil_1_read.0","inner_compute.in0_blur_d_y_stencil.0"],
          ["self.d_stencil_op_hcompute_blur_d_y_stencil_1_read.0","inner_compute.in1_d_stencil.0"],
          ["self.d_stencil_op_hcompute_blur_d_y_stencil_1_read.1","inner_compute.in1_d_stencil.1"],
          ["self.d_stencil_op_hcompute_blur_d_y_stencil_1_read.2","inner_compute.in1_d_stencil.2"],
          ["self.d_stencil_op_hcompute_blur_d_y_stencil_1_read.3","inner_compute.in1_d_stencil.3"],
          ["self.blur_d_y_stencil_op_hcompute_blur_d_y_stencil_1_write.0","inner_compute.out_blur_d_y_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_d_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["d_stencil_clkwrk_dsa8_op_hcompute_d_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_d_stencil"
          }
        },
        "connections":[
          ["self.d_stencil_clkwrk_dsa8_op_hcompute_d_stencil_write.0","inner_compute.out_d_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_d_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["d_stencil_clkwrk_dsa8_op_hcompute_d_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read",["Array",6,["Array",16,"BitIn"]]],
          ["d_stencil_op_hcompute_d_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_d_stencil_1"
          }
        },
        "connections":[
          ["self.d_stencil_clkwrk_dsa8_op_hcompute_d_stencil_1_read.0","inner_compute.in0_d_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.d_stencil_op_hcompute_d_stencil_1_write.0","inner_compute.out_d_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["non_local_means_div_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.non_local_means_div_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_non_local_means_div_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in1_non_local_means_sum_stencil.0"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["non_local_means_div_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.non_local_means_div_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_non_local_means_div_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in1_non_local_means_sum_stencil.0"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["non_local_means_div_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.non_local_means_div_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_non_local_means_div_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in1_non_local_means_sum_stencil.0"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_div_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_div_stencil"
          }
        },
        "connections":[
          ["self.non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_write.0","inner_compute.out_non_local_means_div_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_div_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_stencil_op_hcompute_non_local_means_div_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_div_stencil_1"
          }
        },
        "connections":[
          ["self.blur_d_stencil_op_hcompute_non_local_means_div_stencil_1_read.0","inner_compute.in0_blur_d_stencil.0"],
          ["self.non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_1_read.0","inner_compute.in1_non_local_means_div_stencil.0"],
          ["self.non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_1_write.0","inner_compute.out_non_local_means_div_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_sum_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_sum_stencil"
          }
        },
        "connections":[
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_write.0","inner_compute.out_non_local_means_sum_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_sum_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_sum_stencil_1"
          }
        },
        "connections":[
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_1_write.0","inner_compute.out_non_local_means_sum_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_sum_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_sum_stencil_2"
          }
        },
        "connections":[
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_2_write.0","inner_compute.out_non_local_means_sum_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_sum_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_stencil_op_hcompute_non_local_means_sum_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_sum_stencil_3"
          }
        },
        "connections":[
          ["self.blur_d_stencil_op_hcompute_non_local_means_sum_stencil_3_read.0","inner_compute.in0_blur_d_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_3_read.0","inner_compute.in2_non_local_means_sum_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_3_write.0","inner_compute.out_non_local_means_sum_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_sum_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_stencil_op_hcompute_non_local_means_sum_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_sum_stencil_4"
          }
        },
        "connections":[
          ["self.blur_d_stencil_op_hcompute_non_local_means_sum_stencil_4_read.0","inner_compute.in0_blur_d_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_4_read.0","inner_compute.in2_non_local_means_sum_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_4_write.0","inner_compute.out_non_local_means_sum_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_non_local_means_sum_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_d_stencil_op_hcompute_non_local_means_sum_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_non_local_means_sum_stencil_5"
          }
        },
        "connections":[
          ["self.blur_d_stencil_op_hcompute_non_local_means_sum_stencil_5_read.0","inner_compute.in0_blur_d_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_5_read.0","inner_compute.in2_non_local_means_sum_stencil.0"],
          ["self.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_5_write.0","inner_compute.out_non_local_means_sum_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "d_stencil_clkwrk_dsa8_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_d_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_d_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_d_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_d_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_d_stencil_write.0","self.op_hcompute_d_stencil_1_read.0"]
        ]
      },
      "d_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_d_y_stencil_1_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_blur_d_y_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_d_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_d_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_d_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U48"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2100],"cycle_stride":[4,16,640],"dimensionality":3,"extent":[4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,144]},"in2agg_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,640],"dimensionality":4,"extent":[4,4,36,35],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0]},"sram2tb_0":{"cycle_starting_addr":[2734],"cycle_stride":[4,16,640],"dimensionality":3,"extent":[4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,4,144],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2736],"cycle_stride":[1,4,16,640],"dimensionality":4,"extent":[4,4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}},"mode":"lake"}
          },
          "ub_d_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_d_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U49"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2100],"cycle_stride":[4,16,640],"dimensionality":3,"extent":[4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,144]},"in2agg_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,640],"dimensionality":4,"extent":[4,4,36,35],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0]},"sram2tb_0":{"cycle_starting_addr":[3374],"cycle_stride":[4,16,640],"dimensionality":3,"extent":[4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,4,144],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[3376],"cycle_stride":[1,4,16,640],"dimensionality":4,"extent":[4,4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}},"mode":"lake"}
          },
          "ub_d_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_d_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U50"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2100],"cycle_stride":[4,16,640],"dimensionality":3,"extent":[4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,144]},"in2agg_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,640],"dimensionality":4,"extent":[4,4,36,35],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0]},"sram2tb_0":{"cycle_starting_addr":[4014],"cycle_stride":[4,16,640],"dimensionality":3,"extent":[4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,4,144],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[4016],"cycle_stride":[1,4,16,640],"dimensionality":4,"extent":[4,4,36,35],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}},"mode":"lake"}
          },
          "ub_d_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_d_stencil_BANK_0.clk","self.clk"],
          ["ub_d_stencil_BANK_1.clk","self.clk"],
          ["ub_d_stencil_BANK_2.clk","self.clk"],
          ["ub_d_stencil_BANK_2.data_out_0","self.op_hcompute_blur_d_y_stencil_1_read.0"],
          ["ub_d_stencil_BANK_1.data_out_0","self.op_hcompute_blur_d_y_stencil_1_read.1"],
          ["self.op_hcompute_d_stencil_1_write.0","self.op_hcompute_blur_d_y_stencil_1_read.2"],
          ["ub_d_stencil_BANK_0.data_out_0","self.op_hcompute_blur_d_y_stencil_1_read.3"],
          ["ub_d_stencil_BANK_0.data_in_0","self.op_hcompute_d_stencil_1_write.0"],
          ["ub_d_stencil_BANK_1.data_in_0","self.op_hcompute_d_stencil_1_write.0"],
          ["ub_d_stencil_BANK_2.data_in_0","self.op_hcompute_d_stencil_1_write.0"],
          ["ub_d_stencil_BANK_0.flush","self.reset"],
          ["ub_d_stencil_BANK_1.flush","self.reset"],
          ["ub_d_stencil_BANK_2.flush","self.reset"],
          ["ub_d_stencil_BANK_0_clk_en_const.out","ub_d_stencil_BANK_0.clk_en"],
          ["ub_d_stencil_BANK_0_clk_en_const.out","ub_d_stencil_BANK_0.rst_n"],
          ["ub_d_stencil_BANK_1_clk_en_const.out","ub_d_stencil_BANK_1.clk_en"],
          ["ub_d_stencil_BANK_1_clk_en_const.out","ub_d_stencil_BANK_1.rst_n"],
          ["ub_d_stencil_BANK_2_clk_en_const.out","ub_d_stencil_BANK_2.clk_en"],
          ["ub_d_stencil_BANK_2_clk_en_const.out","ub_d_stencil_BANK_2.rst_n"]
        ]
      },
      "hcompute_blur_d_stencil":{
        "type":["Record",[
          ["out_blur_d_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_blur_d_stencil","const_p0__760.out"]
        ]
      },
      "hcompute_blur_d_stencil_1":{
        "type":["Record",[
          ["out_blur_d_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_blur_d_y_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_blur_d_stencil_1_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_d_y_stencil_2_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_d_y_stencil_3_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_d_y_stencil_4_blur_d_y_stencil_5_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_blur_d_stencil.0","add_blur_d_stencil_1_769_770.in0"],
          ["add_blur_d_y_stencil_3_768_769.out","add_blur_d_stencil_1_769_770.in1"],
          ["add_blur_d_y_stencil_2_770_771.in1","add_blur_d_stencil_1_769_770.out"],
          ["self.in1_blur_d_y_stencil.0","add_blur_d_y_stencil_2_770_771.in0"],
          ["self.out_blur_d_stencil","add_blur_d_y_stencil_2_770_771.out"],
          ["self.in1_blur_d_y_stencil.1","add_blur_d_y_stencil_3_768_769.in0"],
          ["add_blur_d_y_stencil_4_blur_d_y_stencil_5_768.out","add_blur_d_y_stencil_3_768_769.in1"],
          ["self.in1_blur_d_y_stencil.2","add_blur_d_y_stencil_4_blur_d_y_stencil_5_768.in0"],
          ["self.in1_blur_d_y_stencil.3","add_blur_d_y_stencil_4_blur_d_y_stencil_5_768.in1"]
        ]
      },
      "hcompute_blur_d_y_stencil":{
        "type":["Record",[
          ["out_blur_d_y_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_blur_d_y_stencil","const_p0__731.out"]
        ]
      },
      "hcompute_blur_d_y_stencil_1":{
        "type":["Record",[
          ["out_blur_d_y_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_y_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_d_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_blur_d_y_stencil_1_741_742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_2_742_743":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_3_740_741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_4_d_stencil_5_740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_blur_d_y_stencil.0","add_blur_d_y_stencil_1_741_742.in0"],
          ["add_d_stencil_3_740_741.out","add_blur_d_y_stencil_1_741_742.in1"],
          ["add_d_stencil_2_742_743.in1","add_blur_d_y_stencil_1_741_742.out"],
          ["self.in1_d_stencil.0","add_d_stencil_2_742_743.in0"],
          ["self.out_blur_d_y_stencil","add_d_stencil_2_742_743.out"],
          ["self.in1_d_stencil.1","add_d_stencil_3_740_741.in0"],
          ["add_d_stencil_4_d_stencil_5_740.out","add_d_stencil_3_740_741.in1"],
          ["self.in1_d_stencil.2","add_d_stencil_4_d_stencil_5_740.in0"],
          ["self.in1_d_stencil.3","add_d_stencil_4_d_stencil_5_740.in1"]
        ]
      },
      "hcompute_d_stencil":{
        "type":["Record",[
          ["out_d_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_d_stencil","const_p0__680.out"]
        ]
      },
      "hcompute_d_stencil_1":{
        "type":["Record",[
          ["out_d_stencil",["Array",16,"Bit"]],
          ["in0_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_696_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_698_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_1_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_695_695_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_697_697_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_699_699_700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_695_695_696.out","add_696_702_703.in0"],
          ["add_d_stencil_1_701_702.out","add_696_702_703.in1"],
          ["self.out_d_stencil","add_696_702_703.out"],
          ["mul_697_697_698.out","add_698_700_701.in0"],
          ["mul_699_699_700.out","add_698_700_701.in1"],
          ["add_d_stencil_1_701_702.in1","add_698_700_701.out"],
          ["self.in0_d_stencil.0","add_d_stencil_1_701_702.in0"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.out","mul_695_695_696.in0"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.out","mul_695_695_696.in1"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.out","mul_697_697_698.in0"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.out","mul_697_697_698.in1"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.out","mul_699_699_700.in0"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.out","mul_699_699_700.in1"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.in0","self.in1_hw_input_global_wrapper_stencil.0"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.in1","self.in1_hw_input_global_wrapper_stencil.1"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.in0","self.in1_hw_input_global_wrapper_stencil.2"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.in1","self.in1_hw_input_global_wrapper_stencil.3"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.in0","self.in1_hw_input_global_wrapper_stencil.4"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.in1","self.in1_hw_input_global_wrapper_stencil.5"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p255__880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "smax_881_882_883":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_879_880_881":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_881_882_883.in1","const_p0__882.out"],
          ["smin_879_880_881.in1","const_p255__880.out"],
          ["self.in1_non_local_means_sum_stencil.0","mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879.in0"],
          ["self.in0_non_local_means_div_stencil.0","mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879.in1"],
          ["smin_879_880_881.in0","mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879.out"],
          ["smax_881_882_883.out","self.out_hw_output_stencil"],
          ["smin_879_880_881.out","smax_881_882_883.in0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p255__897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "smax_898_899_900":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_896_897_898":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_898_899_900.in1","const_p0__899.out"],
          ["smin_896_897_898.in1","const_p255__897.out"],
          ["self.in1_non_local_means_sum_stencil.0","mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896.in0"],
          ["self.in0_non_local_means_div_stencil.0","mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896.in1"],
          ["smin_896_897_898.in0","mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896.out"],
          ["smax_898_899_900.out","self.out_hw_output_stencil"],
          ["smin_896_897_898.out","smax_898_899_900.in0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p255__914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "smax_915_916_917":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_913_914_915":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_915_916_917.in1","const_p0__916.out"],
          ["smin_913_914_915.in1","const_p255__914.out"],
          ["self.in1_non_local_means_sum_stencil.0","mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913.in0"],
          ["self.in0_non_local_means_div_stencil.0","mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913.in1"],
          ["smin_913_914_915.in0","mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913.out"],
          ["smax_915_916_917.out","self.out_hw_output_stencil"],
          ["smin_913_914_915.out","smax_915_916_917.in0"]
        ]
      },
      "hcompute_non_local_means_div_stencil":{
        "type":["Record",[
          ["out_non_local_means_div_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_div_stencil","const_p0__787.out"]
        ]
      },
      "hcompute_non_local_means_div_stencil_1":{
        "type":["Record",[
          ["out_non_local_means_div_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_div_stencil_1_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_2_792_793":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          }
        },
        "connections":[
          ["self.in1_non_local_means_div_stencil.0","add_non_local_means_div_stencil_1_793_794.in0"],
          ["ashr_blur_d_stencil_2_792_793.out","add_non_local_means_div_stencil_1_793_794.in1"],
          ["self.out_non_local_means_div_stencil","add_non_local_means_div_stencil_1_793_794.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_2_792_793.in0"],
          ["const_p4__792.out","ashr_blur_d_stencil_2_792_793.in1"]
        ]
      },
      "hcompute_non_local_means_sum_stencil":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_sum_stencil","const_p0__803.out"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_1":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_sum_stencil","const_p0__806.out"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_2":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_sum_stencil","const_p0__809.out"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_3":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_sum_stencil_1_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_3_815_816":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_7_816_817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_non_local_means_sum_stencil.0","add_non_local_means_sum_stencil_1_817_818.in0"],
          ["mul_hw_input_global_wrapper_stencil_7_816_817.out","add_non_local_means_sum_stencil_1_817_818.in1"],
          ["self.out_non_local_means_sum_stencil","add_non_local_means_sum_stencil_1_817_818.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_3_815_816.in0"],
          ["const_p4__815.out","ashr_blur_d_stencil_3_815_816.in1"],
          ["mul_hw_input_global_wrapper_stencil_7_816_817.in1","ashr_blur_d_stencil_3_815_816.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_7_816_817.in0"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_4":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_sum_stencil_2_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_4_836_837":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_8_837_838":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_non_local_means_sum_stencil.0","add_non_local_means_sum_stencil_2_838_839.in0"],
          ["mul_hw_input_global_wrapper_stencil_8_837_838.out","add_non_local_means_sum_stencil_2_838_839.in1"],
          ["self.out_non_local_means_sum_stencil","add_non_local_means_sum_stencil_2_838_839.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_4_836_837.in0"],
          ["const_p4__836.out","ashr_blur_d_stencil_4_836_837.in1"],
          ["mul_hw_input_global_wrapper_stencil_8_837_838.in1","ashr_blur_d_stencil_4_836_837.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_8_837_838.in0"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_5":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_sum_stencil_3_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_5_857_858":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__857":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_9_858_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_non_local_means_sum_stencil.0","add_non_local_means_sum_stencil_3_859_860.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_858_859.out","add_non_local_means_sum_stencil_3_859_860.in1"],
          ["self.out_non_local_means_sum_stencil","add_non_local_means_sum_stencil_3_859_860.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_5_857_858.in0"],
          ["const_p4__857.out","ashr_blur_d_stencil_5_857_858.in1"],
          ["mul_hw_input_global_wrapper_stencil_9_858_859.in1","ashr_blur_d_stencil_5_857_858.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_9_858_859.in0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_d_stencil_1_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_d_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_sum_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U51"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2062],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,35],"read_data_starting_addr":[20],"read_data_stride":[1,10],"write_data_starting_addr":[20],"write_data_stride":[1,2]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[82],"read_data_stride":[0,0,1,4,8]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U52"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2092],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U53"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2062],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,35],"read_data_starting_addr":[20],"read_data_stride":[1,10],"write_data_starting_addr":[20],"write_data_stride":[1,2]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[82],"read_data_stride":[0,0,1,4,8]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U54"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2092],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U55"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2062],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,35],"read_data_starting_addr":[20],"read_data_stride":[1,10],"write_data_starting_addr":[20],"write_data_stride":[1,2]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[82],"read_data_stride":[0,0,1,4,8]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U56"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2092],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U57"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[4060],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,8,32],"read_data_starting_addr":[20],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[116],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,8,32],"read_data_starting_addr":[464],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U58"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[4060],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,8,32],"read_data_starting_addr":[20],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[116],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,8,32],"read_data_starting_addr":[464],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U59"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[4060],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,8,32],"read_data_starting_addr":[20],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[116],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,8,32],"read_data_starting_addr":[464],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_d_stencil_1_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_d_stencil_1_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_d_stencil_1_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_d_stencil_1_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_d_stencil_1_read.4"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_d_stencil_1_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_non_local_means_sum_stencil_3_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_non_local_means_sum_stencil_4_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_non_local_means_sum_stencil_5_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_8.rst_n"]
        ]
      },
      "nlmeans_simple":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "blur_d_stencil":{
            "modref":"global.blur_d_stencil_ub"
          },
          "blur_d_stencil_clkwrk_dsa6":{
            "modref":"global.blur_d_stencil_clkwrk_dsa6_ub"
          },
          "blur_d_y_stencil":{
            "modref":"global.blur_d_y_stencil_ub"
          },
          "blur_d_y_stencil_clkwrk_dsa7":{
            "modref":"global.blur_d_y_stencil_clkwrk_dsa7_ub"
          },
          "d_stencil":{
            "modref":"global.d_stencil_ub"
          },
          "d_stencil_clkwrk_dsa8":{
            "modref":"global.d_stencil_clkwrk_dsa8_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "non_local_means_div_stencil":{
            "modref":"global.non_local_means_div_stencil_ub"
          },
          "non_local_means_sum_stencil":{
            "modref":"global.non_local_means_sum_stencil_ub"
          },
          "op_hcompute_blur_d_stencil":{
            "modref":"global.cu_op_hcompute_blur_d_stencil"
          },
          "op_hcompute_blur_d_stencil_1":{
            "modref":"global.cu_op_hcompute_blur_d_stencil_1"
          },
          "op_hcompute_blur_d_y_stencil":{
            "modref":"global.cu_op_hcompute_blur_d_y_stencil"
          },
          "op_hcompute_blur_d_y_stencil_1":{
            "modref":"global.cu_op_hcompute_blur_d_y_stencil_1"
          },
          "op_hcompute_d_stencil":{
            "modref":"global.cu_op_hcompute_d_stencil"
          },
          "op_hcompute_d_stencil_1":{
            "modref":"global.cu_op_hcompute_d_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U87"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U85"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U86"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U88"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U82"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U80"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U81"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U83"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U92"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U90"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U91"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U93"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U74"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U72"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[4207],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U73"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U75"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U70"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U68"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[4207],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U69"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U71"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U78"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U76"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[4207],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U77"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U79"
          },
          "op_hcompute_non_local_means_div_stencil":{
            "modref":"global.cu_op_hcompute_non_local_means_div_stencil"
          },
          "op_hcompute_non_local_means_div_stencil_1":{
            "modref":"global.cu_op_hcompute_non_local_means_div_stencil_1"
          },
          "op_hcompute_non_local_means_sum_stencil":{
            "modref":"global.cu_op_hcompute_non_local_means_sum_stencil"
          },
          "op_hcompute_non_local_means_sum_stencil_1":{
            "modref":"global.cu_op_hcompute_non_local_means_sum_stencil_1"
          },
          "op_hcompute_non_local_means_sum_stencil_2":{
            "modref":"global.cu_op_hcompute_non_local_means_sum_stencil_2"
          },
          "op_hcompute_non_local_means_sum_stencil_3":{
            "modref":"global.cu_op_hcompute_non_local_means_sum_stencil_3"
          },
          "op_hcompute_non_local_means_sum_stencil_4":{
            "modref":"global.cu_op_hcompute_non_local_means_sum_stencil_4"
          },
          "op_hcompute_non_local_means_sum_stencil_5":{
            "modref":"global.cu_op_hcompute_non_local_means_sum_stencil_5"
          }
        },
        "connections":[
          ["self.clk","_U84.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U84.in"],
          ["self.clk","_U89.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U89.in"],
          ["self.clk","_U94.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U94.in"],
          ["self.clk","blur_d_stencil.clk"],
          ["op_hcompute_blur_d_stencil_1.blur_d_stencil_op_hcompute_blur_d_stencil_1_write","blur_d_stencil.op_hcompute_blur_d_stencil_1_write"],
          ["op_hcompute_non_local_means_div_stencil_1.blur_d_stencil_op_hcompute_non_local_means_div_stencil_1_read","blur_d_stencil.op_hcompute_non_local_means_div_stencil_1_read"],
          ["op_hcompute_non_local_means_sum_stencil_3.blur_d_stencil_op_hcompute_non_local_means_sum_stencil_3_read","blur_d_stencil.op_hcompute_non_local_means_sum_stencil_3_read"],
          ["op_hcompute_non_local_means_sum_stencil_4.blur_d_stencil_op_hcompute_non_local_means_sum_stencil_4_read","blur_d_stencil.op_hcompute_non_local_means_sum_stencil_4_read"],
          ["op_hcompute_non_local_means_sum_stencil_5.blur_d_stencil_op_hcompute_non_local_means_sum_stencil_5_read","blur_d_stencil.op_hcompute_non_local_means_sum_stencil_5_read"],
          ["self.reset","blur_d_stencil.reset"],
          ["self.clk","blur_d_stencil_clkwrk_dsa6.clk"],
          ["op_hcompute_blur_d_stencil_1.blur_d_stencil_clkwrk_dsa6_op_hcompute_blur_d_stencil_1_read","blur_d_stencil_clkwrk_dsa6.op_hcompute_blur_d_stencil_1_read"],
          ["op_hcompute_blur_d_stencil.blur_d_stencil_clkwrk_dsa6_op_hcompute_blur_d_stencil_write","blur_d_stencil_clkwrk_dsa6.op_hcompute_blur_d_stencil_write"],
          ["self.reset","blur_d_stencil_clkwrk_dsa6.reset"],
          ["self.clk","blur_d_y_stencil.clk"],
          ["op_hcompute_blur_d_stencil_1.blur_d_y_stencil_op_hcompute_blur_d_stencil_1_read","blur_d_y_stencil.op_hcompute_blur_d_stencil_1_read"],
          ["op_hcompute_blur_d_y_stencil_1.blur_d_y_stencil_op_hcompute_blur_d_y_stencil_1_write","blur_d_y_stencil.op_hcompute_blur_d_y_stencil_1_write"],
          ["self.reset","blur_d_y_stencil.reset"],
          ["self.clk","blur_d_y_stencil_clkwrk_dsa7.clk"],
          ["op_hcompute_blur_d_y_stencil_1.blur_d_y_stencil_clkwrk_dsa7_op_hcompute_blur_d_y_stencil_1_read","blur_d_y_stencil_clkwrk_dsa7.op_hcompute_blur_d_y_stencil_1_read"],
          ["op_hcompute_blur_d_y_stencil.blur_d_y_stencil_clkwrk_dsa7_op_hcompute_blur_d_y_stencil_write","blur_d_y_stencil_clkwrk_dsa7.op_hcompute_blur_d_y_stencil_write"],
          ["self.reset","blur_d_y_stencil_clkwrk_dsa7.reset"],
          ["self.clk","d_stencil.clk"],
          ["op_hcompute_blur_d_y_stencil_1.d_stencil_op_hcompute_blur_d_y_stencil_1_read","d_stencil.op_hcompute_blur_d_y_stencil_1_read"],
          ["op_hcompute_d_stencil_1.d_stencil_op_hcompute_d_stencil_1_write","d_stencil.op_hcompute_d_stencil_1_write"],
          ["self.reset","d_stencil.reset"],
          ["self.clk","d_stencil_clkwrk_dsa8.clk"],
          ["op_hcompute_d_stencil_1.d_stencil_clkwrk_dsa8_op_hcompute_d_stencil_1_read","d_stencil_clkwrk_dsa8.op_hcompute_d_stencil_1_read"],
          ["op_hcompute_d_stencil.d_stencil_clkwrk_dsa8_op_hcompute_d_stencil_write","d_stencil_clkwrk_dsa8.op_hcompute_d_stencil_write"],
          ["self.reset","d_stencil_clkwrk_dsa8.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_d_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_d_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_non_local_means_sum_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_non_local_means_sum_stencil_3_read"],
          ["op_hcompute_non_local_means_sum_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_non_local_means_sum_stencil_4_read"],
          ["op_hcompute_non_local_means_sum_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_non_local_means_sum_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_non_local_means_sum_stencil_5_read"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","non_local_means_div_stencil.clk"],
          ["op_hcompute_hw_output_stencil_1.non_local_means_div_stencil_op_hcompute_hw_output_stencil_1_read","non_local_means_div_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_2.non_local_means_div_stencil_op_hcompute_hw_output_stencil_2_read","non_local_means_div_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil.non_local_means_div_stencil_op_hcompute_hw_output_stencil_read","non_local_means_div_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_non_local_means_div_stencil_1.non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_1_read","non_local_means_div_stencil.op_hcompute_non_local_means_div_stencil_1_read"],
          ["op_hcompute_non_local_means_div_stencil_1.non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_1_write","non_local_means_div_stencil.op_hcompute_non_local_means_div_stencil_1_write"],
          ["op_hcompute_non_local_means_div_stencil.non_local_means_div_stencil_op_hcompute_non_local_means_div_stencil_write","non_local_means_div_stencil.op_hcompute_non_local_means_div_stencil_write"],
          ["self.reset","non_local_means_div_stencil.reset"],
          ["self.clk","non_local_means_sum_stencil.clk"],
          ["op_hcompute_hw_output_stencil_1.non_local_means_sum_stencil_op_hcompute_hw_output_stencil_1_read","non_local_means_sum_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_2.non_local_means_sum_stencil_op_hcompute_hw_output_stencil_2_read","non_local_means_sum_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil.non_local_means_sum_stencil_op_hcompute_hw_output_stencil_read","non_local_means_sum_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_non_local_means_sum_stencil_1.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_1_write","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_1_write"],
          ["op_hcompute_non_local_means_sum_stencil_2.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_2_write","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_2_write"],
          ["op_hcompute_non_local_means_sum_stencil_3.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_3_read","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_3_read"],
          ["op_hcompute_non_local_means_sum_stencil_3.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_3_write","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_3_write"],
          ["op_hcompute_non_local_means_sum_stencil_4.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_4_read","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_4_read"],
          ["op_hcompute_non_local_means_sum_stencil_4.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_4_write","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_4_write"],
          ["op_hcompute_non_local_means_sum_stencil_5.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_5_read","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_5_read"],
          ["op_hcompute_non_local_means_sum_stencil_5.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_5_write","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_5_write"],
          ["op_hcompute_non_local_means_sum_stencil.non_local_means_sum_stencil_op_hcompute_non_local_means_sum_stencil_write","non_local_means_sum_stencil.op_hcompute_non_local_means_sum_stencil_write"],
          ["self.reset","non_local_means_sum_stencil.reset"],
          ["self.clk","op_hcompute_blur_d_stencil.clk"],
          ["self.clk","op_hcompute_blur_d_stencil_1.clk"],
          ["self.clk","op_hcompute_blur_d_y_stencil.clk"],
          ["self.clk","op_hcompute_blur_d_y_stencil_1.clk"],
          ["self.clk","op_hcompute_d_stencil.clk"],
          ["self.clk","op_hcompute_d_stencil_1.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_non_local_means_div_stencil.clk"],
          ["self.clk","op_hcompute_non_local_means_div_stencil_1.clk"],
          ["self.clk","op_hcompute_non_local_means_sum_stencil.clk"],
          ["self.clk","op_hcompute_non_local_means_sum_stencil_1.clk"],
          ["self.clk","op_hcompute_non_local_means_sum_stencil_2.clk"],
          ["self.clk","op_hcompute_non_local_means_sum_stencil_3.clk"],
          ["self.clk","op_hcompute_non_local_means_sum_stencil_4.clk"],
          ["self.clk","op_hcompute_non_local_means_sum_stencil_5.clk"]
        ]
      },
      "non_local_means_div_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_div_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_div_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_div_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_div_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_div_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_div_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_non_local_means_div_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U61"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3985],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"agg2sram_1":{"cycle_starting_addr":[4128],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3936],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[4079],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4205],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[4061],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4207],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[4063],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_non_local_means_div_stencil_BANK_0_accum_reg":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U60"], "num_inputs":["Int",2], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[4063],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2regfile_1":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"write_data_starting_addr":[0],"write_data_stride":[0,1,0]},"regfile2out_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_non_local_means_div_stencil_BANK_0_accum_reg_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_non_local_means_div_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_non_local_means_div_stencil_BANK_0.clk","self.clk"],
          ["ub_non_local_means_div_stencil_BANK_0_accum_reg.clk","self.clk"],
          ["ub_non_local_means_div_stencil_BANK_0.data_out_0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["ub_non_local_means_div_stencil_BANK_0.data_out_0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["ub_non_local_means_div_stencil_BANK_0.data_out_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_non_local_means_div_stencil_BANK_0_accum_reg.data_out_pond_0","self.op_hcompute_non_local_means_div_stencil_1_read.0"],
          ["ub_non_local_means_div_stencil_BANK_0.data_in_1","self.op_hcompute_non_local_means_div_stencil_1_write.0"],
          ["ub_non_local_means_div_stencil_BANK_0_accum_reg.data_in_pond_1","self.op_hcompute_non_local_means_div_stencil_1_write.0"],
          ["ub_non_local_means_div_stencil_BANK_0.data_in_0","self.op_hcompute_non_local_means_div_stencil_write.0"],
          ["ub_non_local_means_div_stencil_BANK_0.flush","self.reset"],
          ["ub_non_local_means_div_stencil_BANK_0_accum_reg.flush","self.reset"],
          ["ub_non_local_means_div_stencil_BANK_0_clk_en_const.out","ub_non_local_means_div_stencil_BANK_0.clk_en"],
          ["ub_non_local_means_div_stencil_BANK_0_accum_reg.data_in_pond_0","ub_non_local_means_div_stencil_BANK_0.data_out_1"],
          ["ub_non_local_means_div_stencil_BANK_0_clk_en_const.out","ub_non_local_means_div_stencil_BANK_0.rst_n"],
          ["ub_non_local_means_div_stencil_BANK_0_accum_reg_clk_en_const.out","ub_non_local_means_div_stencil_BANK_0_accum_reg.clk_en"],
          ["ub_non_local_means_div_stencil_BANK_0_accum_reg_clk_en_const.out","ub_non_local_means_div_stencil_BANK_0_accum_reg.rst_n"]
        ]
      },
      "non_local_means_sum_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_sum_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_sum_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_sum_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_sum_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_sum_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_sum_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_sum_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_sum_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_non_local_means_sum_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_non_local_means_sum_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_sum_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_non_local_means_sum_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_non_local_means_sum_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_non_local_means_sum_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U63"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3985],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"agg2sram_1":{"cycle_starting_addr":[4128],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3936],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[4079],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4205],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[4061],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4207],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[4063],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_non_local_means_sum_stencil_BANK_0_accum_reg":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",2], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[4063],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2regfile_1":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"write_data_starting_addr":[0],"write_data_stride":[0,1,0]},"regfile2out_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_non_local_means_sum_stencil_BANK_0_accum_reg_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_non_local_means_sum_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_non_local_means_sum_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U65"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3985],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"agg2sram_1":{"cycle_starting_addr":[4128],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3936],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[4079],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4205],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[4061],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4207],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[4063],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_non_local_means_sum_stencil_BANK_1_accum_reg":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",2], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[4063],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2regfile_1":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"write_data_starting_addr":[0],"write_data_stride":[0,1,0]},"regfile2out_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_non_local_means_sum_stencil_BANK_1_accum_reg_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_non_local_means_sum_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_non_local_means_sum_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U67"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3985],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"agg2sram_1":{"cycle_starting_addr":[4128],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3936],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[4079],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4205],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[4061],"cycle_stride":[64,640],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4207],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[4063],"cycle_stride":[16,64,640],"dimensionality":3,"extent":[4,8,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_non_local_means_sum_stencil_BANK_2_accum_reg":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U66"], "num_inputs":["Int",2], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[4063],"cycle_stride":[16,640],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2regfile_1":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"write_data_starting_addr":[0],"write_data_stride":[0,1,0]},"regfile2out_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,16,640],"dimensionality":3,"extent":[16,32,32],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_non_local_means_sum_stencil_BANK_2_accum_reg_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_non_local_means_sum_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_non_local_means_sum_stencil_BANK_0.clk","self.clk"],
          ["ub_non_local_means_sum_stencil_BANK_0_accum_reg.clk","self.clk"],
          ["ub_non_local_means_sum_stencil_BANK_1.clk","self.clk"],
          ["ub_non_local_means_sum_stencil_BANK_1_accum_reg.clk","self.clk"],
          ["ub_non_local_means_sum_stencil_BANK_2.clk","self.clk"],
          ["ub_non_local_means_sum_stencil_BANK_2_accum_reg.clk","self.clk"],
          ["ub_non_local_means_sum_stencil_BANK_1.data_out_0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["ub_non_local_means_sum_stencil_BANK_2.data_out_0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["ub_non_local_means_sum_stencil_BANK_0.data_out_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_non_local_means_sum_stencil_BANK_1.data_in_0","self.op_hcompute_non_local_means_sum_stencil_1_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_2.data_in_0","self.op_hcompute_non_local_means_sum_stencil_2_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_0_accum_reg.data_out_pond_0","self.op_hcompute_non_local_means_sum_stencil_3_read.0"],
          ["ub_non_local_means_sum_stencil_BANK_0.data_in_1","self.op_hcompute_non_local_means_sum_stencil_3_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_0_accum_reg.data_in_pond_1","self.op_hcompute_non_local_means_sum_stencil_3_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_1_accum_reg.data_out_pond_0","self.op_hcompute_non_local_means_sum_stencil_4_read.0"],
          ["ub_non_local_means_sum_stencil_BANK_1.data_in_1","self.op_hcompute_non_local_means_sum_stencil_4_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_1_accum_reg.data_in_pond_1","self.op_hcompute_non_local_means_sum_stencil_4_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_2_accum_reg.data_out_pond_0","self.op_hcompute_non_local_means_sum_stencil_5_read.0"],
          ["ub_non_local_means_sum_stencil_BANK_2.data_in_1","self.op_hcompute_non_local_means_sum_stencil_5_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_2_accum_reg.data_in_pond_1","self.op_hcompute_non_local_means_sum_stencil_5_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_0.data_in_0","self.op_hcompute_non_local_means_sum_stencil_write.0"],
          ["ub_non_local_means_sum_stencil_BANK_0.flush","self.reset"],
          ["ub_non_local_means_sum_stencil_BANK_0_accum_reg.flush","self.reset"],
          ["ub_non_local_means_sum_stencil_BANK_1.flush","self.reset"],
          ["ub_non_local_means_sum_stencil_BANK_1_accum_reg.flush","self.reset"],
          ["ub_non_local_means_sum_stencil_BANK_2.flush","self.reset"],
          ["ub_non_local_means_sum_stencil_BANK_2_accum_reg.flush","self.reset"],
          ["ub_non_local_means_sum_stencil_BANK_0_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_0.clk_en"],
          ["ub_non_local_means_sum_stencil_BANK_0_accum_reg.data_in_pond_0","ub_non_local_means_sum_stencil_BANK_0.data_out_1"],
          ["ub_non_local_means_sum_stencil_BANK_0_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_0.rst_n"],
          ["ub_non_local_means_sum_stencil_BANK_0_accum_reg_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_0_accum_reg.clk_en"],
          ["ub_non_local_means_sum_stencil_BANK_0_accum_reg_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_0_accum_reg.rst_n"],
          ["ub_non_local_means_sum_stencil_BANK_1_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_1.clk_en"],
          ["ub_non_local_means_sum_stencil_BANK_1_accum_reg.data_in_pond_0","ub_non_local_means_sum_stencil_BANK_1.data_out_1"],
          ["ub_non_local_means_sum_stencil_BANK_1_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_1.rst_n"],
          ["ub_non_local_means_sum_stencil_BANK_1_accum_reg_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_1_accum_reg.clk_en"],
          ["ub_non_local_means_sum_stencil_BANK_1_accum_reg_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_1_accum_reg.rst_n"],
          ["ub_non_local_means_sum_stencil_BANK_2_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_2.clk_en"],
          ["ub_non_local_means_sum_stencil_BANK_2_accum_reg.data_in_pond_0","ub_non_local_means_sum_stencil_BANK_2.data_out_1"],
          ["ub_non_local_means_sum_stencil_BANK_2_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_2.rst_n"],
          ["ub_non_local_means_sum_stencil_BANK_2_accum_reg_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_2_accum_reg.clk_en"],
          ["ub_non_local_means_sum_stencil_BANK_2_accum_reg_clk_en_const.out","ub_non_local_means_sum_stencil_BANK_2_accum_reg.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U87":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U86":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U88":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U82":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U81":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U83":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U92":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U91":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U93":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U74":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U73":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U75":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U70":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U69":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U71":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U78":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U77":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U79":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
