\doxysubsubsubsection{ADC Common Mode}
\hypertarget{group__ADCEx__Common__mode}{}\label{group__ADCEx__Common__mode}\index{ADC Common Mode@{ADC Common Mode}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__ADCEx__Common__mode_gaac07297889e931df4083427a99211638}\label{group__ADCEx__Common__mode_gaac07297889e931df4083427a99211638} 
\#define {\bfseries ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT}~0x00000000U
\item 
\Hypertarget{group__ADCEx__Common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}\label{group__ADCEx__Common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0} 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}})
\item 
\Hypertarget{group__ADCEx__Common__mode_ga2667b75f8acb086aa6ab723466bb3f40}\label{group__ADCEx__Common__mode_ga2667b75f8acb086aa6ab723466bb3f40} 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}})
\item 
\Hypertarget{group__ADCEx__Common__mode_ga8e81364b24ed3c089bb6993b48a020e9}\label{group__ADCEx__Common__mode_ga8e81364b24ed3c089bb6993b48a020e9} 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_ga5318d363b48a4244335cdafaed0d179c}\label{group__ADCEx__Common__mode_ga5318d363b48a4244335cdafaed0d179c} 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}\label{group__ADCEx__Common__mode_ga29697d148e4ed75c3d2adaef0f3e1385} 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+INTERL}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}\label{group__ADCEx__Common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed} 
\#define {\bfseries ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_gaf035650c27a3a4655c2ee42e96a277dd}\label{group__ADCEx__Common__mode_gaf035650c27a3a4655c2ee42e96a277dd} 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}\label{group__ADCEx__Common__mode_ga0aea7119339e4474cfdb7f3084c6dce5} 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_ga9d5e9c416713570aeecff01f6c006b35}\label{group__ADCEx__Common__mode_ga9d5e9c416713570aeecff01f6c006b35} 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_gaa111c2e1827ffebceb3f22deefd951db}\label{group__ADCEx__Common__mode_gaa111c2e1827ffebceb3f22deefd951db} 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_ga7c1e457e958e4002726bb9187a5ffe22}\label{group__ADCEx__Common__mode_ga7c1e457e958e4002726bb9187a5ffe22} 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+INTERL}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\Hypertarget{group__ADCEx__Common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}\label{group__ADCEx__Common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b} 
\#define {\bfseries ADC\+\_\+\+TRIPLEMODE\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
