{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -y 270 -defaultsOSRD
preplace port UART -pg 1 -y 640 -defaultsOSRD
preplace port sys_rst -pg 1 -y 580 -defaultsOSRD
preplace port CLK_IN1_D -pg 1 -y 560 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -y 310 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 5 -y 110 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -y 320 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 480 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -y 760 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -y 840 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -y 710 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -y 510 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 930 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -y 700 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 650 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 730 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 540 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -y 510 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 570 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 1040 -defaultsOSRD
preplace netloc sys_rst_1 1 0 6 20 500 260 330 NJ 330 NJ 330 NJ 330 N
preplace netloc mig_7series_0_mmcm_locked 1 4 3 1580 210 NJ 210 2280
preplace netloc axi_smc_M01_AXI 1 5 1 N
preplace netloc mig_7series_0_DDR3 1 6 2 NJ 270 NJ
preplace netloc axi_uartlite_0_interrupt 1 1 6 300 780 680J 590 NJ 590 NJ 590 1970J 730 2270
preplace netloc microblaze_0_intr 1 2 1 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 NJ
preplace netloc microblaze_0_Clk 1 1 5 270 640 660 820 1000 830 1540 380 1950
preplace netloc axi_smc_M00_AXI 1 5 1 1970
preplace netloc microblaze_0_intc_axi 1 2 4 700 580 NJ 580 NJ 580 1940
preplace netloc microblaze_0_interrupt 1 3 1 N
preplace netloc microblaze_0_M_AXI_DC 1 4 1 1510
preplace netloc sys_diff_clock_1 1 0 6 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc microblaze_0_ilmb_1 1 4 1 1490
preplace netloc CLK_IN1_D_1 1 0 1 NJ
preplace netloc microblaze_0_axi_dp 1 4 1 1530
preplace netloc mig_7series_0_ui_clk 1 4 3 1570 360 1980J 430 2270
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 5 1 1980
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 N 520 NJ 520 1500J
preplace netloc microblaze_0_M_AXI_IC 1 4 1 1550
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 1940
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 4 690 570 NJ 570 1560 370 1960
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 670 810 990J
preplace netloc clk_wiz_1_locked 1 1 1 N
preplace netloc axi_uartlite_0_UART 1 6 2 NJ 640 NJ
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 3 1580 10 NJ 10 2290
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 1980
preplace netloc microblaze_0_dlmb_1 1 4 1 1520
preplace netloc microblaze_0_debug 1 3 1 980
preplace netloc mdm_1_debug_sys_rst 1 1 3 280 860 NJ 860 970
preplace netloc axi_timer_0_interrupt 1 1 6 290 850 NJ 850 NJ 850 1510J 950 NJ 950 2270
levelinfo -pg 1 0 140 480 840 1250 1760 2130 2420 2570 -top 0 -bot 1120
"
}
{
   "da_axi4_cnt":"4",
   "da_mb_cnt":"1",
   "da_mig7_cnt":"1"
}
