WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1282933 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1282933 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 18115833 heartbeat IPC: 0.552 cumulative IPC: 0.297 (Simulation time: 00 hr 04 min 45 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 16832901 cumulative IPC: 0.297 (Simulation time: 00 hr 04 min 45 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 16832901 cumulative IPC: 0.297 (Simulation time: 00 hr 04 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_66B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.297 instructions: 5000003 cycles: 16832901
CPU 0 Branch Prediction Accuracy: 91.74% MPKI: 16.36 Average ROB Occupancy at Mispredict: 22.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0978
BRANCH_INDIRECT: 0.0006
BRANCH_CONDITIONAL: 16.2
BRANCH_DIRECT_CALL: 0.003
BRANCH_INDIRECT_CALL: 0.0016
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     247297 HIT:     120631 MISS:     126666
LLC LOAD         ACCESS:     124258 HIT:      27222 MISS:      97036
LLC RFO          ACCESS:      41477 HIT:      12772 MISS:      28705
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      80439 HIT:      80439 MISS:          0
LLC TRANSLATION  ACCESS:       1123 HIT:        198 MISS:        925
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 982.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1044321 HIT:    1004309 MISS:      40012
cpu0_DTLB LOAD         ACCESS:    1044321 HIT:    1004309 MISS:      40012
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 30.56 cycles
cpu0_ITLB TOTAL        ACCESS:        527 HIT:        522 MISS:          5
cpu0_ITLB LOAD         ACCESS:        527 HIT:        522 MISS:          5
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 139.6 cycles
cpu0_L1D TOTAL        ACCESS:    1212092 HIT:     732749 MISS:     479343
cpu0_L1D LOAD         ACCESS:     793830 HIT:     465757 MISS:     328073
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     415217 HIT:     265696 MISS:     149521
cpu0_L1D TRANSLATION  ACCESS:       3045 HIT:       1296 MISS:       1749
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 261.2 cycles
cpu0_L1I TOTAL        ACCESS:        621 HIT:        441 MISS:        180
cpu0_L1I LOAD         ACCESS:        621 HIT:        441 MISS:        180
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 297.9 cycles
cpu0_L2C TOTAL        ACCESS:     319391 HIT:     152434 MISS:     166957
cpu0_L2C LOAD         ACCESS:     163787 HIT:      39529 MISS:     124258
cpu0_L2C RFO          ACCESS:      49919 HIT:       8442 MISS:      41477
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104042 HIT:     103943 MISS:         99
cpu0_L2C TRANSLATION  ACCESS:       1643 HIT:        520 MISS:       1123
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 766.2 cycles
cpu0_STLB TOTAL        ACCESS:      24795 HIT:      21761 MISS:       3034
cpu0_STLB LOAD         ACCESS:      24795 HIT:      21761 MISS:       3034
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 503.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38316
  ROW_BUFFER_MISS:      88344
 AVG DBUS CONGESTED CYCLE: 3.951
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2868
  FULL:      53007
