Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 17 11:40:13 2022
| Host         : DESKTOP-A9E5TQ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_kfenps_timing_summary_routed.rpt -pb top_kfenps_timing_summary_routed.pb -rpx top_kfenps_timing_summary_routed.rpx -warn_on_violation
| Design       : top_kfenps
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.445        0.000                      0                23502        0.042        0.000                      0                23502        1.100        0.000                       0                 11359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_wiz_0_i/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0      {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_i/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0            1.470        0.000                      0                  307        0.149        0.000                      0                  307        2.100        0.000                       0                   144  
  clk_out2_clk_wiz_0            3.716        0.000                      0                22559        0.042        0.000                      0                22559        4.358        0.000                       0                 11211  
  clkfbout_clk_wiz_0                                                                                                                                                        3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        2.460        0.000                      0                   65        0.164        0.000                      0                   65  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        1.445        0.000                      0                  811        0.229        0.000                      0                  811  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_i/inst/clk_in1
  To Clock:  clk_wiz_0_i/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_i/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_i/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.494ns (15.740%)  route 2.645ns (84.260%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.732     0.087    flash_led_i/clear
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.503     2.415    flash_led_i/clk_out1
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[16]/C
                         clock pessimism             -0.494     1.921    
                         clock uncertainty           -0.060     1.861    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.304     1.557    flash_led_i/cnt_10ms_reg[16]
  -------------------------------------------------------------------
                         required time                          1.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.494ns (15.740%)  route 2.645ns (84.260%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.732     0.087    flash_led_i/clear
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.503     2.415    flash_led_i/clk_out1
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[17]/C
                         clock pessimism             -0.494     1.921    
                         clock uncertainty           -0.060     1.861    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.304     1.557    flash_led_i/cnt_10ms_reg[17]
  -------------------------------------------------------------------
                         required time                          1.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.494ns (15.740%)  route 2.645ns (84.260%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.732     0.087    flash_led_i/clear
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.503     2.415    flash_led_i/clk_out1
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[18]/C
                         clock pessimism             -0.494     1.921    
                         clock uncertainty           -0.060     1.861    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.304     1.557    flash_led_i/cnt_10ms_reg[18]
  -------------------------------------------------------------------
                         required time                          1.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.494ns (15.740%)  route 2.645ns (84.260%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.732     0.087    flash_led_i/clear
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.503     2.415    flash_led_i/clk_out1
    SLICE_X63Y91         FDRE                                         r  flash_led_i/cnt_10ms_reg[19]/C
                         clock pessimism             -0.494     1.921    
                         clock uncertainty           -0.060     1.861    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.304     1.557    flash_led_i/cnt_10ms_reg[19]
  -------------------------------------------------------------------
                         required time                          1.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.494ns (15.818%)  route 2.629ns (84.182%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.717     0.071    flash_led_i/clear
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.501     2.413    flash_led_i/clk_out1
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[0]/C
                         clock pessimism             -0.494     1.919    
                         clock uncertainty           -0.060     1.859    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.304     1.555    flash_led_i/cnt_10ms_reg[0]
  -------------------------------------------------------------------
                         required time                          1.555    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.494ns (15.818%)  route 2.629ns (84.182%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.717     0.071    flash_led_i/clear
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.501     2.413    flash_led_i/clk_out1
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[1]/C
                         clock pessimism             -0.494     1.919    
                         clock uncertainty           -0.060     1.859    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.304     1.555    flash_led_i/cnt_10ms_reg[1]
  -------------------------------------------------------------------
                         required time                          1.555    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.494ns (15.818%)  route 2.629ns (84.182%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.717     0.071    flash_led_i/clear
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.501     2.413    flash_led_i/clk_out1
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[2]/C
                         clock pessimism             -0.494     1.919    
                         clock uncertainty           -0.060     1.859    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.304     1.555    flash_led_i/cnt_10ms_reg[2]
  -------------------------------------------------------------------
                         required time                          1.555    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.494ns (15.818%)  route 2.629ns (84.182%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.717     0.071    flash_led_i/clear
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.501     2.413    flash_led_i/clk_out1
    SLICE_X63Y87         FDRE                                         r  flash_led_i/cnt_10ms_reg[3]/C
                         clock pessimism             -0.494     1.919    
                         clock uncertainty           -0.060     1.859    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.304     1.555    flash_led_i/cnt_10ms_reg[3]
  -------------------------------------------------------------------
                         required time                          1.555    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.494ns (15.939%)  route 2.605ns (84.061%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.693     0.047    flash_led_i/clear
    SLICE_X63Y88         FDRE                                         r  flash_led_i/cnt_10ms_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.501     2.413    flash_led_i/clk_out1
    SLICE_X63Y88         FDRE                                         r  flash_led_i/cnt_10ms_reg[4]/C
                         clock pessimism             -0.494     1.919    
                         clock uncertainty           -0.060     1.859    
    SLICE_X63Y88         FDRE (Setup_fdre_C_R)       -0.304     1.555    flash_led_i/cnt_10ms_reg[4]
  -------------------------------------------------------------------
                         required time                          1.555    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 flash_led_i/cnt_10ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.494ns (15.939%)  route 2.605ns (84.061%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.052ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.643    -3.052    flash_led_i/clk_out1
    SLICE_X63Y94         FDRE                                         r  flash_led_i/cnt_10ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.223    -2.829 f  flash_led_i/cnt_10ms_reg[30]/Q
                         net (fo=2, routed)           0.465    -2.364    flash_led_i/cnt_10ms_reg[30]
    SLICE_X66Y95         LUT4 (Prop_lut4_I1_O)        0.043    -2.321 r  flash_led_i/cnt_3s[0]_i_18/O
                         net (fo=2, routed)           0.538    -1.782    flash_led_i/cnt_3s[0]_i_18_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.051    -1.731 r  flash_led_i/cnt_3s[0]_i_10/O
                         net (fo=2, routed)           0.460    -1.271    flash_led_i/cnt_3s[0]_i_10_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.134    -1.137 r  flash_led_i/cnt_3s[0]_i_2/O
                         net (fo=34, routed)          0.448    -0.689    key_launch_i/cnt_3s
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.043    -0.646 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.693     0.047    flash_led_i/clear
    SLICE_X63Y88         FDRE                                         r  flash_led_i/cnt_10ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.501     2.413    flash_led_i/clk_out1
    SLICE_X63Y88         FDRE                                         r  flash_led_i/cnt_10ms_reg[5]/C
                         clock pessimism             -0.494     1.919    
                         clock uncertainty           -0.060     1.859    
    SLICE_X63Y88         FDRE (Setup_fdre_C_R)       -0.304     1.555    flash_led_i/cnt_10ms_reg[5]
  -------------------------------------------------------------------
                         required time                          1.555    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  1.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 key_launch_i/click_nrr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            key_launch_i/click_np_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDSE                                         r  key_launch_i/click_nrr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDSE (Prop_fdse_C_Q)         0.091    -0.632 f  key_launch_i/click_nrr_reg/Q
                         net (fo=1, routed)           0.052    -0.580    key_launch_i/p_0_in[1]
    SLICE_X67Y86         LUT2 (Prop_lut2_I1_O)        0.066    -0.514 r  key_launch_i/click_np_i_1/O
                         net (fo=1, routed)           0.000    -0.514    key_launch_i/click_np_i_1_n_0
    SLICE_X67Y86         FDRE                                         r  key_launch_i/click_np_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.929    -0.966    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/click_np_reg/C
                         clock pessimism              0.243    -0.723    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.060    -0.663    key_launch_i/click_np_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 flash_led_i/led_buff_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/led_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.118ns (58.378%)  route 0.084ns (41.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.691    -0.720    flash_led_i/clk_out1
    SLICE_X68Y93         FDSE                                         r  flash_led_i/led_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDSE (Prop_fdse_C_Q)         0.118    -0.602 r  flash_led_i/led_buff_reg[0]/Q
                         net (fo=2, routed)           0.084    -0.518    flash_led_i/Q[0]
    SLICE_X69Y93         FDRE                                         r  flash_led_i/led_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X69Y93         FDRE                                         r  flash_led_i/led_buff_reg[1]/C
                         clock pessimism              0.254    -0.709    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.040    -0.669    flash_led_i/led_buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 flash_led_i/led_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/led_buff_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.805%)  route 0.128ns (56.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.691    -0.720    flash_led_i/clk_out1
    SLICE_X69Y93         FDRE                                         r  flash_led_i/led_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.620 r  flash_led_i/led_buff_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.492    flash_led_i/Q[2]
    SLICE_X68Y94         FDRE                                         r  flash_led_i/led_buff_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X68Y94         FDRE                                         r  flash_led_i/led_buff_reg[3]_lopt_replica/C
                         clock pessimism              0.257    -0.706    
    SLICE_X68Y94         FDRE (Hold_fdre_C_D)         0.063    -0.643    flash_led_i/led_buff_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 flash_led_i/led_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/led_buff_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (48.013%)  route 0.128ns (51.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.691    -0.720    flash_led_i/clk_out1
    SLICE_X68Y94         FDRE                                         r  flash_led_i/led_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.118    -0.602 r  flash_led_i/led_buff_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.474    flash_led_i/Q[5]
    SLICE_X68Y95         FDRE                                         r  flash_led_i/led_buff_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X68Y95         FDRE                                         r  flash_led_i/led_buff_reg[6]_lopt_replica/C
                         clock pessimism              0.257    -0.706    
    SLICE_X68Y95         FDRE (Hold_fdre_C_D)         0.060    -0.646    flash_led_i/led_buff_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_launch_i/click_nr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            key_launch_i/click_nrr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.127%)  route 0.156ns (60.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X69Y87         FDSE                                         r  key_launch_i/click_nr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDSE (Prop_fdse_C_Q)         0.100    -0.623 r  key_launch_i/click_nr_reg/Q
                         net (fo=2, routed)           0.156    -0.467    key_launch_i/p_0_in[0]
    SLICE_X67Y86         FDSE                                         r  key_launch_i/click_nrr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.929    -0.966    key_launch_i/clk_out1
    SLICE_X67Y86         FDSE                                         r  key_launch_i/click_nrr_reg/C
                         clock pessimism              0.276    -0.690    
    SLICE_X67Y86         FDSE (Hold_fdse_C_D)         0.047    -0.643    key_launch_i/click_nrr_reg
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 flash_led_i/led_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/led_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (48.013%)  route 0.128ns (51.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.691    -0.720    flash_led_i/clk_out1
    SLICE_X68Y94         FDRE                                         r  flash_led_i/led_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.118    -0.602 r  flash_led_i/led_buff_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.474    flash_led_i/Q[5]
    SLICE_X68Y94         FDRE                                         r  flash_led_i/led_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X68Y94         FDRE                                         r  flash_led_i/led_buff_reg[6]/C
                         clock pessimism              0.243    -0.720    
    SLICE_X68Y94         FDRE (Hold_fdre_C_D)         0.064    -0.656    flash_led_i/led_buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 flash_led_i/led_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/led_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.026%)  route 0.138ns (57.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.691    -0.720    flash_led_i/clk_out1
    SLICE_X69Y93         FDRE                                         r  flash_led_i/led_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.620 r  flash_led_i/led_buff_reg[1]/Q
                         net (fo=2, routed)           0.138    -0.482    flash_led_i/Q[1]
    SLICE_X69Y93         FDRE                                         r  flash_led_i/led_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X69Y93         FDRE                                         r  flash_led_i/led_buff_reg[2]/C
                         clock pessimism              0.243    -0.720    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.039    -0.681    flash_led_i/led_buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 flash_led_i/led_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/led_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.026%)  route 0.138ns (57.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.690    -0.721    flash_led_i/clk_out1
    SLICE_X69Y90         FDRE                                         r  flash_led_i/led_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.100    -0.621 r  flash_led_i/led_buff_reg[3]/Q
                         net (fo=2, routed)           0.138    -0.483    flash_led_i/Q[3]
    SLICE_X69Y90         FDRE                                         r  flash_led_i/led_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.931    -0.964    flash_led_i/clk_out1
    SLICE_X69Y90         FDRE                                         r  flash_led_i/led_buff_reg[4]/C
                         clock pessimism              0.243    -0.721    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.039    -0.682    flash_led_i/led_buff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 flash_led_i/cnt_10ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.691    -0.720    flash_led_i/clk_out1
    SLICE_X63Y89         FDRE                                         r  flash_led_i/cnt_10ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.100    -0.620 r  flash_led_i/cnt_10ms_reg[11]/Q
                         net (fo=2, routed)           0.099    -0.521    flash_led_i/cnt_10ms_reg[11]
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.444 r  flash_led_i/cnt_10ms_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.444    flash_led_i/cnt_10ms_reg[8]_i_1_n_4
    SLICE_X63Y89         FDRE                                         r  flash_led_i/cnt_10ms_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X63Y89         FDRE                                         r  flash_led_i/cnt_10ms_reg[11]/C
                         clock pessimism              0.243    -0.720    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.071    -0.649    flash_led_i/cnt_10ms_reg[11]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 flash_led_i/cnt_10ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.692    -0.719    flash_led_i/clk_out1
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  flash_led_i/cnt_10ms_reg[15]/Q
                         net (fo=2, routed)           0.099    -0.520    flash_led_i/cnt_10ms_reg[15]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.443 r  flash_led_i/cnt_10ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.443    flash_led_i/cnt_10ms_reg[12]_i_1_n_4
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[15]/C
                         clock pessimism              0.243    -0.719    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.071    -0.648    flash_led_i/cnt_10ms_reg[15]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17  clk_wiz_0_i/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X70Y91    flash_led_i/move_flag_reg/C
Min Period        n/a     FDSE/C             n/a            0.750         5.000       4.250      SLICE_X67Y86    key_launch_i/click_nrr_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X63Y87    flash_led_i/cnt_10ms_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X63Y89    flash_led_i/cnt_10ms_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X63Y89    flash_led_i/cnt_10ms_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X63Y90    flash_led_i/cnt_10ms_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X63Y90    flash_led_i/cnt_10ms_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X63Y90    flash_led_i/cnt_10ms_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X70Y91    flash_led_i/move_flag_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.400         2.500       2.100      SLICE_X67Y86    key_launch_i/click_nrr_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X70Y91    flash_led_i/move_flag_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.400         2.500       2.100      SLICE_X67Y86    key_launch_i/click_nrr_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y87    flash_led_i/cnt_10ms_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y89    flash_led_i/cnt_10ms_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y89    flash_led_i/cnt_10ms_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y90    flash_led_i/cnt_10ms_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y90    flash_led_i/cnt_10ms_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y90    flash_led_i/cnt_10ms_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X68Y87    flash_led_i/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X68Y87    flash_led_i/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X68Y87    flash_led_i/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X71Y87    flash_led_i/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X71Y87    flash_led_i/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X71Y87    flash_led_i/cnt_reg[7]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         2.500       2.150      SLICE_X69Y87    key_launch_i/click_nr_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y87    flash_led_i/cnt_10ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y89    flash_led_i/cnt_10ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X63Y89    flash_led_i/cnt_10ms_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 kfenps_i/IR1_BUFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 3.946ns (65.061%)  route 2.119ns (34.939%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 7.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.998ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.697    -2.998    kfenps_i/CLK
    SLICE_X49Y82         FDRE                                         r  kfenps_i/IR1_BUFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.204    -2.794 r  kfenps_i/IR1_BUFF_reg[9]/Q
                         net (fo=3, routed)           0.613    -2.181    kfenps_i/IR1_BUFF[9]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    -2.057 r  kfenps_i/s_axis_dividend_tdata0_i_25/O
                         net (fo=1, routed)           0.000    -2.057    kfenps_i/s_axis_dividend_tdata0_i_25_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.801 r  kfenps_i/s_axis_dividend_tdata0_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.801    kfenps_i/s_axis_dividend_tdata0_i_6_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.650 r  kfenps_i/s_axis_dividend_tdata0_i_5/O[3]
                         net (fo=15, routed)          0.831    -0.819    kfenps_i/s_axis_dividend_tdata0_i_5_n_4
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[15])
                                                      2.814     1.995 r  kfenps_i/s_axis_dividend_tdata0/P[15]
                         net (fo=16, routed)          0.675     2.670    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.043     2.713 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1/O
                         net (fo=1, routed)           0.000     2.713    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.959 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.959    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.013 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.013    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.067 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.067    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[15]
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.492     7.404    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/C
                         clock pessimism             -0.517     6.887    
                         clock uncertainty           -0.066     6.821    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)       -0.038     6.783    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 kfenps_i/IR1_BUFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 4.057ns (65.689%)  route 2.119ns (34.311%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 7.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.998ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.697    -2.998    kfenps_i/CLK
    SLICE_X49Y82         FDRE                                         r  kfenps_i/IR1_BUFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.204    -2.794 r  kfenps_i/IR1_BUFF_reg[9]/Q
                         net (fo=3, routed)           0.613    -2.181    kfenps_i/IR1_BUFF[9]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    -2.057 r  kfenps_i/s_axis_dividend_tdata0_i_25/O
                         net (fo=1, routed)           0.000    -2.057    kfenps_i/s_axis_dividend_tdata0_i_25_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.801 r  kfenps_i/s_axis_dividend_tdata0_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.801    kfenps_i/s_axis_dividend_tdata0_i_6_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.650 r  kfenps_i/s_axis_dividend_tdata0_i_5/O[3]
                         net (fo=15, routed)          0.831    -0.819    kfenps_i/s_axis_dividend_tdata0_i_5_n_4
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[15])
                                                      2.814     1.995 r  kfenps_i/s_axis_dividend_tdata0/P[15]
                         net (fo=16, routed)          0.675     2.670    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.043     2.713 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1/O
                         net (fo=1, routed)           0.000     2.713    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.959 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.959    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.013 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.013    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.178 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     3.178    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[13]
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.492     7.404    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                         clock pessimism             -0.517     6.887    
                         clock uncertainty           -0.066     6.821    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.076     6.897    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 kfenps_i/IR5_BUFF_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 4.103ns (67.286%)  route 1.995ns (32.714%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 7.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.071ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.624    -3.071    kfenps_i/CLK
    SLICE_X62Y75         FDRE                                         r  kfenps_i/IR5_BUFF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.236    -2.835 r  kfenps_i/IR5_BUFF_reg[5]/Q
                         net (fo=3, routed)           0.443    -2.392    kfenps_i/IR5_BUFF[5]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.123    -2.269 r  kfenps_i/s_axis_dividend_tdata0__1_i_29/O
                         net (fo=1, routed)           0.000    -2.269    kfenps_i/s_axis_dividend_tdata0__1_i_29_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -2.013 r  kfenps_i/s_axis_dividend_tdata0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    -2.013    kfenps_i/s_axis_dividend_tdata0__1_i_7_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.959 r  kfenps_i/s_axis_dividend_tdata0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.959    kfenps_i/s_axis_dividend_tdata0__1_i_6_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.808 r  kfenps_i/s_axis_dividend_tdata0__1_i_5/O[3]
                         net (fo=15, routed)          0.976    -0.833    kfenps_i/s_axis_dividend_tdata0__1_i_5_n_4
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      2.814     1.981 r  kfenps_i/s_axis_dividend_tdata0__1/P[15]
                         net (fo=16, routed)          0.576     2.558    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.043     2.601 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_4__1/O
                         net (fo=1, routed)           0.000     2.601    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_4__1_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.868 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.868    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__1_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.921 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.921    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.974 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.974    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.027 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.027    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[15]
    SLICE_X63Y63         FDRE                                         r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.501     7.413    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X63Y63         FDRE                                         r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/C
                         clock pessimism             -0.517     6.896    
                         clock uncertainty           -0.066     6.830    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)       -0.066     6.764    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]
  -------------------------------------------------------------------
                         required time                          6.764    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 kfenps_i/IR5_BUFF_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 4.216ns (67.881%)  route 1.995ns (32.119%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 7.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.071ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.624    -3.071    kfenps_i/CLK
    SLICE_X62Y75         FDRE                                         r  kfenps_i/IR5_BUFF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.236    -2.835 r  kfenps_i/IR5_BUFF_reg[5]/Q
                         net (fo=3, routed)           0.443    -2.392    kfenps_i/IR5_BUFF[5]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.123    -2.269 r  kfenps_i/s_axis_dividend_tdata0__1_i_29/O
                         net (fo=1, routed)           0.000    -2.269    kfenps_i/s_axis_dividend_tdata0__1_i_29_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -2.013 r  kfenps_i/s_axis_dividend_tdata0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    -2.013    kfenps_i/s_axis_dividend_tdata0__1_i_7_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.959 r  kfenps_i/s_axis_dividend_tdata0__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.959    kfenps_i/s_axis_dividend_tdata0__1_i_6_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.808 r  kfenps_i/s_axis_dividend_tdata0__1_i_5/O[3]
                         net (fo=15, routed)          0.976    -0.833    kfenps_i/s_axis_dividend_tdata0__1_i_5_n_4
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      2.814     1.981 r  kfenps_i/s_axis_dividend_tdata0__1/P[15]
                         net (fo=16, routed)          0.576     2.558    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.043     2.601 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_4__1/O
                         net (fo=1, routed)           0.000     2.601    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_4__1_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.868 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.868    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__1_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.921 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.921    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.974 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.974    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.140 r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     3.140    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[13]
    SLICE_X63Y63         FDRE                                         r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.501     7.413    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X63Y63         FDRE                                         r  kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                         clock pessimism             -0.517     6.896    
                         clock uncertainty           -0.066     6.830    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.049     6.879    kfenps_i/kfenps_div7/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]
  -------------------------------------------------------------------
                         required time                          6.879    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 kfenps_i/IR6_BUFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 3.900ns (63.997%)  route 2.194ns (36.003%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.599ns = ( 7.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.071ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.624    -3.071    kfenps_i/CLK
    SLICE_X62Y75         FDRE                                         r  kfenps_i/IR6_BUFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.259    -2.812 r  kfenps_i/IR6_BUFF_reg[2]/Q
                         net (fo=3, routed)           0.642    -2.170    kfenps_i/IR6_BUFF[2]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.043    -2.127 r  kfenps_i/s_axis_dividend_tdata0__2_i_32/O
                         net (fo=1, routed)           0.000    -2.127    kfenps_i/s_axis_dividend_tdata0__2_i_32_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    -1.932 r  kfenps_i/s_axis_dividend_tdata0__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    -1.932    kfenps_i/s_axis_dividend_tdata0__2_i_8_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.879 r  kfenps_i/s_axis_dividend_tdata0__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    -1.879    kfenps_i/s_axis_dividend_tdata0__2_i_7_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.826 r  kfenps_i/s_axis_dividend_tdata0__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.826    kfenps_i/s_axis_dividend_tdata0__2_i_6_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -1.677 r  kfenps_i/s_axis_dividend_tdata0__2_i_5/O[3]
                         net (fo=15, routed)          0.751    -0.926    kfenps_i/s_axis_dividend_tdata0__2_i_5_n_4
    DSP48_X5Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      2.814     1.888 r  kfenps_i/s_axis_dividend_tdata0__2/P[15]
                         net (fo=16, routed)          0.801     2.689    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.043     2.732 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_3__1/O
                         net (fo=1, routed)           0.000     2.732    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_3__1_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.915 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.915    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.969 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.023 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.023    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[15]
    SLICE_X68Y72         FDRE                                         r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.489     7.401    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X68Y72         FDRE                                         r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/C
                         clock pessimism             -0.517     6.884    
                         clock uncertainty           -0.066     6.818    
    SLICE_X68Y72         FDRE (Setup_fdre_C_D)       -0.038     6.780    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 kfenps_i/IR6_BUFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 4.011ns (64.641%)  route 2.194ns (35.359%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.599ns = ( 7.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.071ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.624    -3.071    kfenps_i/CLK
    SLICE_X62Y75         FDRE                                         r  kfenps_i/IR6_BUFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.259    -2.812 r  kfenps_i/IR6_BUFF_reg[2]/Q
                         net (fo=3, routed)           0.642    -2.170    kfenps_i/IR6_BUFF[2]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.043    -2.127 r  kfenps_i/s_axis_dividend_tdata0__2_i_32/O
                         net (fo=1, routed)           0.000    -2.127    kfenps_i/s_axis_dividend_tdata0__2_i_32_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    -1.932 r  kfenps_i/s_axis_dividend_tdata0__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    -1.932    kfenps_i/s_axis_dividend_tdata0__2_i_8_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.879 r  kfenps_i/s_axis_dividend_tdata0__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    -1.879    kfenps_i/s_axis_dividend_tdata0__2_i_7_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.826 r  kfenps_i/s_axis_dividend_tdata0__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.826    kfenps_i/s_axis_dividend_tdata0__2_i_6_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -1.677 r  kfenps_i/s_axis_dividend_tdata0__2_i_5/O[3]
                         net (fo=15, routed)          0.751    -0.926    kfenps_i/s_axis_dividend_tdata0__2_i_5_n_4
    DSP48_X5Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      2.814     1.888 r  kfenps_i/s_axis_dividend_tdata0__2/P[15]
                         net (fo=16, routed)          0.801     2.689    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.043     2.732 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_3__1/O
                         net (fo=1, routed)           0.000     2.732    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_3__1_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.915 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.915    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.969 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.134 r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     3.134    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[13]
    SLICE_X68Y72         FDRE                                         r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.489     7.401    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X68Y72         FDRE                                         r  kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                         clock pessimism             -0.517     6.884    
                         clock uncertainty           -0.066     6.818    
    SLICE_X68Y72         FDRE (Setup_fdre_C_D)        0.076     6.894    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]
  -------------------------------------------------------------------
                         required time                          6.894    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 kfenps_i/IR1_BUFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 4.004ns (65.392%)  route 2.119ns (34.608%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 7.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.998ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.697    -2.998    kfenps_i/CLK
    SLICE_X49Y82         FDRE                                         r  kfenps_i/IR1_BUFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.204    -2.794 r  kfenps_i/IR1_BUFF_reg[9]/Q
                         net (fo=3, routed)           0.613    -2.181    kfenps_i/IR1_BUFF[9]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    -2.057 r  kfenps_i/s_axis_dividend_tdata0_i_25/O
                         net (fo=1, routed)           0.000    -2.057    kfenps_i/s_axis_dividend_tdata0_i_25_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.801 r  kfenps_i/s_axis_dividend_tdata0_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.801    kfenps_i/s_axis_dividend_tdata0_i_6_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.650 r  kfenps_i/s_axis_dividend_tdata0_i_5/O[3]
                         net (fo=15, routed)          0.831    -0.819    kfenps_i/s_axis_dividend_tdata0_i_5_n_4
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[15])
                                                      2.814     1.995 r  kfenps_i/s_axis_dividend_tdata0/P[15]
                         net (fo=16, routed)          0.675     2.670    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.043     2.713 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1/O
                         net (fo=1, routed)           0.000     2.713    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.959 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.959    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.013 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.013    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.125 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     3.125    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[14]
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.492     7.404    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/C
                         clock pessimism             -0.517     6.887    
                         clock uncertainty           -0.066     6.821    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.076     6.897    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 kfenps_i/IR1_BUFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 4.003ns (65.387%)  route 2.119ns (34.613%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.998ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.697    -2.998    kfenps_i/CLK
    SLICE_X49Y82         FDRE                                         r  kfenps_i/IR1_BUFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.204    -2.794 r  kfenps_i/IR1_BUFF_reg[9]/Q
                         net (fo=3, routed)           0.613    -2.181    kfenps_i/IR1_BUFF[9]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    -2.057 r  kfenps_i/s_axis_dividend_tdata0_i_25/O
                         net (fo=1, routed)           0.000    -2.057    kfenps_i/s_axis_dividend_tdata0_i_25_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.801 r  kfenps_i/s_axis_dividend_tdata0_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.801    kfenps_i/s_axis_dividend_tdata0_i_6_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.650 r  kfenps_i/s_axis_dividend_tdata0_i_5/O[3]
                         net (fo=15, routed)          0.831    -0.819    kfenps_i/s_axis_dividend_tdata0_i_5_n_4
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[15])
                                                      2.814     1.995 r  kfenps_i/s_axis_dividend_tdata0/P[15]
                         net (fo=16, routed)          0.675     2.670    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.043     2.713 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1/O
                         net (fo=1, routed)           0.000     2.713    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.959 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.959    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.124 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     3.124    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[9]
    SLICE_X60Y76         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.491     7.403    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X60Y76         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/C
                         clock pessimism             -0.517     6.886    
                         clock uncertainty           -0.066     6.820    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.076     6.896    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 kfenps_i/IR1_BUFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 4.000ns (65.370%)  route 2.119ns (34.630%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 7.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.998ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.697    -2.998    kfenps_i/CLK
    SLICE_X49Y82         FDRE                                         r  kfenps_i/IR1_BUFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.204    -2.794 r  kfenps_i/IR1_BUFF_reg[9]/Q
                         net (fo=3, routed)           0.613    -2.181    kfenps_i/IR1_BUFF[9]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    -2.057 r  kfenps_i/s_axis_dividend_tdata0_i_25/O
                         net (fo=1, routed)           0.000    -2.057    kfenps_i/s_axis_dividend_tdata0_i_25_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.801 r  kfenps_i/s_axis_dividend_tdata0_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.801    kfenps_i/s_axis_dividend_tdata0_i_6_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.650 r  kfenps_i/s_axis_dividend_tdata0_i_5/O[3]
                         net (fo=15, routed)          0.831    -0.819    kfenps_i/s_axis_dividend_tdata0_i_5_n_4
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[15])
                                                      2.814     1.995 r  kfenps_i/s_axis_dividend_tdata0/P[15]
                         net (fo=16, routed)          0.675     2.670    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.043     2.713 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1/O
                         net (fo=1, routed)           0.000     2.713    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.959 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.959    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.013 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.013    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.121 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     3.121    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[12]
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.492     7.404    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X60Y77         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
                         clock pessimism             -0.517     6.887    
                         clock uncertainty           -0.066     6.821    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.076     6.897    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 kfenps_i/IR1_BUFF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 3.989ns (65.307%)  route 2.119ns (34.693%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.998ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.697    -2.998    kfenps_i/CLK
    SLICE_X49Y82         FDRE                                         r  kfenps_i/IR1_BUFF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.204    -2.794 r  kfenps_i/IR1_BUFF_reg[9]/Q
                         net (fo=3, routed)           0.613    -2.181    kfenps_i/IR1_BUFF[9]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    -2.057 r  kfenps_i/s_axis_dividend_tdata0_i_25/O
                         net (fo=1, routed)           0.000    -2.057    kfenps_i/s_axis_dividend_tdata0_i_25_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.801 r  kfenps_i/s_axis_dividend_tdata0_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.801    kfenps_i/s_axis_dividend_tdata0_i_6_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -1.650 r  kfenps_i/s_axis_dividend_tdata0_i_5/O[3]
                         net (fo=15, routed)          0.831    -0.819    kfenps_i/s_axis_dividend_tdata0_i_5_n_4
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[15])
                                                      2.814     1.995 r  kfenps_i/s_axis_dividend_tdata0/P[15]
                         net (fo=16, routed)          0.675     2.670    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[15]
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.043     2.713 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1/O
                         net (fo=1, routed)           0.000     2.713    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_5__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.959 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.959    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.110 r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     3.110    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[11]
    SLICE_X60Y76         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.491     7.403    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X60Y76         FDRE                                         r  kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]/C
                         clock pessimism             -0.517     6.886    
                         clock uncertainty           -0.066     6.820    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.076     6.896    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[11]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  3.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/dout_int8_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.259%)  route 0.142ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.746    -0.665    kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X67Y49         FDRE                                         r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.565 r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/Q
                         net (fo=2, routed)           0.142    -0.423    kfenps_i/dout8[21]
    SLICE_X66Y50         FDRE                                         r  kfenps_i/dout_int8_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.935    -0.960    kfenps_i/CLK
    SLICE_X66Y50         FDRE                                         r  kfenps_i/dout_int8_reg[5]/C
                         clock pessimism              0.436    -0.524    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.059    -0.465    kfenps_i/dout_int8_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.174ns (42.105%)  route 0.239ns (57.895%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.779    -0.632    kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y50         FDSE                                         r  kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDSE (Prop_fdse_C_Q)         0.100    -0.532 r  kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.239    -0.293    kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][10]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.028    -0.265 r  kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.265    kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.219 r  kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.219    kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[11]
    SLICE_X40Y49         FDSE                                         r  kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.092    -0.803    kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y49         FDSE                                         r  kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.436    -0.367    
    SLICE_X40Y49         FDSE (Hold_fdse_C_D)         0.092    -0.275    kfenps_i/kfenps_div6/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.178ns (42.892%)  route 0.237ns (57.108%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.991ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.612    -0.799    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X73Y100        FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.699 r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.237    -0.462    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3][0]
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078    -0.384 r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.384    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[0]
    SLICE_X72Y95         FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.904    -0.991    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X72Y95         FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/C
                         clock pessimism              0.456    -0.535    
    SLICE_X72Y95         FDRE (Hold_fdre_C_D)         0.092    -0.443    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.249%)  route 0.137ns (53.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.032ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X66Y99         FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.463    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[6]
    SLICE_X66Y100        FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.863    -1.032    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X66Y100        FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.456    -0.576    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.045    -0.531    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.724    -0.687    kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X53Y64         FDRE                                         r  kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.587 r  kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.485    kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[1]
    SLICE_X54Y64         SRL16E                                       r  kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.962    -0.933    kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X54Y64         SRL16E                                       r  kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
                         clock pessimism              0.276    -0.657    
    SLICE_X54Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.555    kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.936%)  route 0.104ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.692    -0.719    kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X67Y95         FDRE                                         r  kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.104    -0.515    kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[1]
    SLICE_X64Y95         SRL16E                                       r  kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.934    -0.961    kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X64Y95         SRL16E                                       r  kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
                         clock pessimism              0.276    -0.685    
    SLICE_X64Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.587    kfenps_i/kfenps_div11/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.205ns (47.602%)  route 0.226ns (52.398%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.694    -0.717    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X63Y50         FDRE                                         r  kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.091    -0.626 r  kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.226    -0.400    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[4]
    SLICE_X62Y49         LUT3 (Prop_lut3_I0_O)        0.064    -0.336 r  kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.336    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[4]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.286 r  kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.286    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X62Y49         FDSE                                         r  kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.008    -0.887    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X62Y49         FDSE                                         r  kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.436    -0.451    
    SLICE_X62Y49         FDSE (Hold_fdse_C_D)         0.092    -0.359    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.884%)  route 0.237ns (55.116%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.991ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.612    -0.799    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X73Y100        FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.699 r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.237    -0.462    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[15][0]
    SLICE_X72Y95         LUT3 (Prop_lut3_I2_O)        0.029    -0.433 r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.433    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_2_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.064    -0.369 r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.369    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[1]
    SLICE_X72Y95         FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.904    -0.991    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X72Y95         FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]/C
                         clock pessimism              0.456    -0.535    
    SLICE_X72Y95         FDRE (Hold_fdre_C_D)         0.092    -0.443    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.337%)  route 0.137ns (53.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.032ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X66Y99         FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/Q
                         net (fo=1, routed)           0.137    -0.463    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[4]
    SLICE_X66Y100        FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.863    -1.032    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X66Y100        FDRE                                         r  kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.456    -0.576    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.038    -0.538    kfenps_i/kfenps_div12/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.201ns (48.761%)  route 0.211ns (51.239%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.692    -0.719    kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X70Y50         FDRE                                         r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.118    -0.601 r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.390    kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[4]
    SLICE_X71Y48         LUT3 (Prop_lut3_I0_O)        0.028    -0.362 r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.362    kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[4]
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    -0.307 r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.307    kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X71Y48         FDSE                                         r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.006    -0.889    kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X71Y48         FDSE                                         r  kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.436    -0.453    
    SLICE_X71Y48         FDSE (Hold_fdse_C_D)         0.071    -0.382    kfenps_i/kfenps_div8/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            1.538         10.000      8.462      DSP48_X3Y26     kfenps_i/s_axis_dividend_tdata1__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.538         10.000      8.462      DSP48_X3Y20     kfenps_i/s_axis_dividend_tdata1__1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.538         10.000      8.462      DSP48_X5Y18     kfenps_i/s_axis_dividend_tdata1__2/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.538         10.000      8.462      DSP48_X3Y21     kfenps_i/s_axis_dividend_tdata1__3/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.538         10.000      8.462      DSP48_X6Y38     kfenps_i/s_axis_dividend_tdata1__4/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.538         10.000      8.462      DSP48_X2Y36     kfenps_i/s_axis_dividend_tdata1/CLK
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  clk_wiz_0_i/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X60Y77    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X60Y80    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X72Y79    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X58Y82    kfenps_i/kfenps_div3/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.642         5.000       4.358      SLICE_X64Y70    kfenps_i/kfenps_div4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17___i_nd_to_rdy_opt_has_pipe.i_pipe_r_15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X54Y64    kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X46Y75    kfenps_i/kfenps_div5/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X46Y75    kfenps_i/kfenps_div5/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X46Y75    kfenps_i/kfenps_div5/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X46Y75    kfenps_i/kfenps_div5/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X58Y53    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X58Y53    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X56Y69    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X72Y79    kfenps_i/kfenps_div9/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.642         5.000       4.358      SLICE_X64Y70    kfenps_i/kfenps_div4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17___i_nd_to_rdy_opt_has_pipe.i_pipe_r_15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X56Y69    kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X54Y64    kfenps_i/kfenps_div4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.642         5.000       4.358      SLICE_X56Y69    kfenps_i/kfenps_div10/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17___i_nd_to_rdy_opt_has_pipe.i_pipe_r_15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X46Y75    kfenps_i/kfenps_div5/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X46Y75    kfenps_i/kfenps_div5/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.642         5.000       4.358      SLICE_X56Y69    kfenps_i/kfenps_div6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17___i_nd_to_rdy_opt_has_pipe.i_pipe_r_15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X58Y53    kfenps_i/kfenps_div10/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16___i_nd_to_rdy_opt_has_pipe.i_pipe_r_14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_i/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18  clk_wiz_0_i/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y5  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.059%)  route 1.468ns (82.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.584ns = ( 2.416 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.678    -1.283    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.504     2.416    flash_led_i/clk_out1
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[24]/C
                         clock pessimism             -0.748     1.668    
                         clock uncertainty           -0.186     1.482    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.304     1.178    flash_led_i/cnt_3s_reg[24]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.059%)  route 1.468ns (82.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.584ns = ( 2.416 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.678    -1.283    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.504     2.416    flash_led_i/clk_out1
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[25]/C
                         clock pessimism             -0.748     1.668    
                         clock uncertainty           -0.186     1.482    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.304     1.178    flash_led_i/cnt_3s_reg[25]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.059%)  route 1.468ns (82.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.584ns = ( 2.416 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.678    -1.283    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.504     2.416    flash_led_i/clk_out1
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[26]/C
                         clock pessimism             -0.748     1.668    
                         clock uncertainty           -0.186     1.482    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.304     1.178    flash_led_i/cnt_3s_reg[26]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.302ns (17.059%)  route 1.468ns (82.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.584ns = ( 2.416 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.678    -1.283    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.504     2.416    flash_led_i/clk_out1
    SLICE_X65Y92         FDRE                                         r  flash_led_i/cnt_3s_reg[27]/C
                         clock pessimism             -0.748     1.668    
                         clock uncertainty           -0.186     1.482    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.304     1.178    flash_led_i/cnt_3s_reg[27]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.302ns (17.135%)  route 1.460ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.670    -1.291    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.502     2.414    flash_led_i/clk_out1
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[12]/C
                         clock pessimism             -0.748     1.666    
                         clock uncertainty           -0.186     1.480    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.304     1.176    flash_led_i/cnt_3s_reg[12]
  -------------------------------------------------------------------
                         required time                          1.176    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.302ns (17.135%)  route 1.460ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.670    -1.291    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.502     2.414    flash_led_i/clk_out1
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[13]/C
                         clock pessimism             -0.748     1.666    
                         clock uncertainty           -0.186     1.480    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.304     1.176    flash_led_i/cnt_3s_reg[13]
  -------------------------------------------------------------------
                         required time                          1.176    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.302ns (17.135%)  route 1.460ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.670    -1.291    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.502     2.414    flash_led_i/clk_out1
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[14]/C
                         clock pessimism             -0.748     1.666    
                         clock uncertainty           -0.186     1.480    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.304     1.176    flash_led_i/cnt_3s_reg[14]
  -------------------------------------------------------------------
                         required time                          1.176    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.302ns (17.135%)  route 1.460ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.670    -1.291    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.502     2.414    flash_led_i/clk_out1
    SLICE_X65Y89         FDRE                                         r  flash_led_i/cnt_3s_reg[15]/C
                         clock pessimism             -0.748     1.666    
                         clock uncertainty           -0.186     1.480    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.304     1.176    flash_led_i/cnt_3s_reg[15]
  -------------------------------------------------------------------
                         required time                          1.176    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.302ns (17.519%)  route 1.422ns (82.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.584ns = ( 2.416 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.632    -1.329    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y93         FDRE                                         r  flash_led_i/cnt_3s_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.504     2.416    flash_led_i/clk_out1
    SLICE_X65Y93         FDRE                                         r  flash_led_i/cnt_3s_reg[28]/C
                         clock pessimism             -0.748     1.668    
                         clock uncertainty           -0.186     1.482    
    SLICE_X65Y93         FDRE (Setup_fdre_C_R)       -0.304     1.178    flash_led_i/cnt_3s_reg[28]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_3s_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.302ns (17.519%)  route 1.422ns (82.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.584ns = ( 2.416 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.053ns
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     1.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -6.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -4.788    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.695 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.642    -3.053    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.259    -2.794 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.790    -2.004    flash_led_i/rx_done
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.043    -1.961 r  flash_led_i/cnt_3s[0]_i_1/O
                         net (fo=32, routed)          0.632    -1.329    flash_led_i/cnt_3s[0]_i_1_n_0
    SLICE_X65Y93         FDRE                                         r  flash_led_i/cnt_3s_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001     6.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -0.735 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564     0.829    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.912 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.504     2.416    flash_led_i/clk_out1
    SLICE_X65Y93         FDRE                                         r  flash_led_i/cnt_3s_reg[29]/C
                         clock pessimism             -0.748     1.668    
                         clock uncertainty           -0.186     1.482    
    SLICE_X65Y93         FDRE (Setup_fdre_C_R)       -0.304     1.178    flash_led_i/cnt_3s_reg[29]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  2.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/stop_flash_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.146ns (19.540%)  route 0.601ns (80.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.601     0.001    flash_led_i/rx_done
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.028     0.029 r  flash_led_i/stop_flash_i_1/O
                         net (fo=1, routed)           0.000     0.029    flash_led_i/stop_flash_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  flash_led_i/stop_flash_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X64Y89         FDRE                                         r  flash_led_i/stop_flash_reg/C
                         clock pessimism              0.555    -0.408    
                         clock uncertainty            0.186    -0.222    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.087    -0.135    flash_led_i/stop_flash_reg
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.731%)  route 0.594ns (80.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.297     0.022    flash_led_i/clear
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[20]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[20]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.731%)  route 0.594ns (80.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.297     0.022    flash_led_i/clear
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[21]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[21]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.731%)  route 0.594ns (80.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.297     0.022    flash_led_i/clear
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[22]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[22]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.146ns (19.731%)  route 0.594ns (80.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.297     0.022    flash_led_i/clear
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y92         FDRE                                         r  flash_led_i/cnt_10ms_reg[23]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[23]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.242%)  route 0.613ns (80.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.316     0.041    flash_led_i/clear
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[12]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y90         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[12]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.242%)  route 0.613ns (80.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.316     0.041    flash_led_i/clear
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[13]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y90         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[13]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.242%)  route 0.613ns (80.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.316     0.041    flash_led_i/clear
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[14]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y90         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[14]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.242%)  route 0.613ns (80.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.316     0.041    flash_led_i/clear
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.933    -0.962    flash_led_i/clk_out1
    SLICE_X63Y90         FDRE                                         r  flash_led_i/cnt_10ms_reg[15]/C
                         clock pessimism              0.555    -0.407    
                         clock uncertainty            0.186    -0.221    
    SLICE_X63Y90         FDRE (Hold_fdre_C_R)        -0.014    -0.235    flash_led_i/cnt_10ms_reg[15]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_led_i/cnt_10ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.146ns (18.918%)  route 0.626ns (81.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.693    -0.718    u_uart_rx/clk_out2
    SLICE_X64Y93         FDRE                                         r  u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.118    -0.600 r  u_uart_rx/rx_done_reg/Q
                         net (fo=13, routed)          0.297    -0.303    key_launch_i/rx_done
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.028    -0.275 r  key_launch_i/cnt_10ms[0]_i_1/O
                         net (fo=32, routed)          0.329     0.054    flash_led_i/clear
    SLICE_X63Y89         FDRE                                         r  flash_led_i/cnt_10ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.932    -0.963    flash_led_i/clk_out1
    SLICE_X63Y89         FDRE                                         r  flash_led_i/cnt_10ms_reg[10]/C
                         clock pessimism              0.555    -0.408    
                         clock uncertainty            0.186    -0.222    
    SLICE_X63Y89         FDRE (Hold_fdre_C_R)        -0.014    -0.236    flash_led_i/cnt_10ms_reg[10]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/s_axis_dividend_tdata1__1/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.849ns  (logic 0.266ns (9.337%)  route 2.583ns (90.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 7.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         2.013     4.791    kfenps_i/div_start_reg_0
    DSP48_X3Y20          DSP48E1                                      r  kfenps_i/s_axis_dividend_tdata1__1/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.622     7.534    kfenps_i/CLK
    DSP48_X3Y20          DSP48E1                                      r  kfenps_i/s_axis_dividend_tdata1__1/CLK
                         clock pessimism             -0.748     6.786    
                         clock uncertainty           -0.186     6.599    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363     6.236    kfenps_i/s_axis_dividend_tdata1__1
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/s_axis_dividend_tdata1__3/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.756ns  (logic 0.266ns (9.652%)  route 2.490ns (90.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.466ns = ( 7.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.920     4.698    kfenps_i/div_start_reg_0
    DSP48_X3Y21          DSP48E1                                      r  kfenps_i/s_axis_dividend_tdata1__3/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.622     7.534    kfenps_i/CLK
    DSP48_X3Y21          DSP48E1                                      r  kfenps_i/s_axis_dividend_tdata1__3/CLK
                         clock pessimism             -0.748     6.786    
                         clock uncertainty           -0.186     6.599    
    DSP48_X3Y21          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363     6.236    kfenps_i/s_axis_dividend_tdata1__3
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/Pt_last2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.695ns  (logic 0.266ns (9.870%)  route 2.429ns (90.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.859     4.637    kfenps_i/div_start_reg_0
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[11]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/Pt_last2_reg[11]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/Pt_last2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.695ns  (logic 0.266ns (9.870%)  route 2.429ns (90.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.859     4.637    kfenps_i/div_start_reg_0
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[4]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/Pt_last2_reg[4]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/Pt_last2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.695ns  (logic 0.266ns (9.870%)  route 2.429ns (90.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.859     4.637    kfenps_i/div_start_reg_0
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[6]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/Pt_last2_reg[6]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/Pt_last2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.695ns  (logic 0.266ns (9.870%)  route 2.429ns (90.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.859     4.637    kfenps_i/div_start_reg_0
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[8]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/Pt_last2_reg[8]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/Pt_last2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.695ns  (logic 0.266ns (9.870%)  route 2.429ns (90.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.859     4.637    kfenps_i/div_start_reg_0
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y55         FDRE                                         r  kfenps_i/Pt_last2_reg[9]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y55         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/Pt_last2_reg[9]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/dout_int6_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.632ns  (logic 0.266ns (10.107%)  route 2.366ns (89.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.796     4.574    kfenps_i/div_start_reg_0
    SLICE_X50Y53         FDRE                                         r  kfenps_i/dout_int6_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y53         FDRE                                         r  kfenps_i/dout_int6_reg[12]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/dout_int6_reg[12]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/dout_int6_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.632ns  (logic 0.266ns (10.107%)  route 2.366ns (89.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.796     4.574    kfenps_i/div_start_reg_0
    SLICE_X50Y53         FDRE                                         r  kfenps_i/dout_int6_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y53         FDRE                                         r  kfenps_i/dout_int6_reg[14]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/dout_int6_reg[14]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kfenps_i/dout_int6_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.632ns  (logic 0.266ns (10.107%)  route 2.366ns (89.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.058ns = ( 1.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.748ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                  IBUFDS                       0.000     5.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.098     6.098    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -1.483 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695     0.212    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.305 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         1.637     1.942    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.223     2.165 f  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.570     2.735    key_launch_i/launch_flag
    SLICE_X68Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.778 r  key_launch_i/FSM_onehot_data_cnt[11]_i_1/O
                         net (fo=654, routed)         1.796     4.574    kfenps_i/div_start_reg_0
    SLICE_X50Y53         FDRE                                         r  kfenps_i/dout_int6_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           1.001    11.001    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736     4.265 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564     5.829    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.912 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       1.568     7.480    kfenps_i/CLK
    SLICE_X50Y53         FDRE                                         r  kfenps_i/dout_int6_reg[1]/C
                         clock pessimism             -0.748     6.732    
                         clock uncertainty           -0.186     6.546    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.281     6.265    kfenps_i/dout_int6_reg[1]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  1.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/leftspeed_buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.905%)  route 0.629ns (83.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.325     0.034    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  tx_process_i/leftspeed_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.929    -0.966    tx_process_i/clk_out2
    SLICE_X66Y85         FDRE                                         r  tx_process_i/leftspeed_buff_reg[10]/C
                         clock pessimism              0.555    -0.411    
                         clock uncertainty            0.186    -0.225    
    SLICE_X66Y85         FDRE (Hold_fdre_C_CE)        0.030    -0.195    tx_process_i/leftspeed_buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/leftspeed_buff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.905%)  route 0.629ns (83.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.325     0.034    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  tx_process_i/leftspeed_buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.929    -0.966    tx_process_i/clk_out2
    SLICE_X66Y85         FDRE                                         r  tx_process_i/leftspeed_buff_reg[8]/C
                         clock pessimism              0.555    -0.411    
                         clock uncertainty            0.186    -0.225    
    SLICE_X66Y85         FDRE (Hold_fdre_C_CE)        0.030    -0.195    tx_process_i/leftspeed_buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/rightspeed_buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.905%)  route 0.629ns (83.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.325     0.034    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  tx_process_i/rightspeed_buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.929    -0.966    tx_process_i/clk_out2
    SLICE_X66Y85         FDRE                                         r  tx_process_i/rightspeed_buff_reg[11]/C
                         clock pessimism              0.555    -0.411    
                         clock uncertainty            0.186    -0.225    
    SLICE_X66Y85         FDRE (Hold_fdre_C_CE)        0.030    -0.195    tx_process_i/rightspeed_buff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/rightspeed_buff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.905%)  route 0.629ns (83.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.325     0.034    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  tx_process_i/rightspeed_buff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.929    -0.966    tx_process_i/clk_out2
    SLICE_X66Y85         FDRE                                         r  tx_process_i/rightspeed_buff_reg[12]/C
                         clock pessimism              0.555    -0.411    
                         clock uncertainty            0.186    -0.225    
    SLICE_X66Y85         FDRE (Hold_fdre_C_CE)        0.030    -0.195    tx_process_i/rightspeed_buff_reg[12]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/txprocess_flag_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.905%)  route 0.629ns (83.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.325     0.034    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  tx_process_i/txprocess_flag_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.929    -0.966    tx_process_i/clk_out2
    SLICE_X66Y85         FDRE                                         r  tx_process_i/txprocess_flag_reg/C
                         clock pessimism              0.555    -0.411    
                         clock uncertainty            0.186    -0.225    
    SLICE_X66Y85         FDRE (Hold_fdre_C_CE)        0.030    -0.195    tx_process_i/txprocess_flag_reg
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/leftspeed_buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.546%)  route 0.646ns (83.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.342     0.051    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  tx_process_i/leftspeed_buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.928    -0.967    tx_process_i/clk_out2
    SLICE_X65Y84         FDRE                                         r  tx_process_i/leftspeed_buff_reg[13]/C
                         clock pessimism              0.555    -0.412    
                         clock uncertainty            0.186    -0.226    
    SLICE_X65Y84         FDRE (Hold_fdre_C_CE)        0.010    -0.216    tx_process_i/leftspeed_buff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/leftspeed_buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.546%)  route 0.646ns (83.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.342     0.051    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  tx_process_i/leftspeed_buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.928    -0.967    tx_process_i/clk_out2
    SLICE_X65Y84         FDRE                                         r  tx_process_i/leftspeed_buff_reg[15]/C
                         clock pessimism              0.555    -0.412    
                         clock uncertainty            0.186    -0.226    
    SLICE_X65Y84         FDRE (Hold_fdre_C_CE)        0.010    -0.216    tx_process_i/leftspeed_buff_reg[15]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/leftspeed_buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.546%)  route 0.646ns (83.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.342     0.051    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  tx_process_i/leftspeed_buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.928    -0.967    tx_process_i/clk_out2
    SLICE_X65Y84         FDRE                                         r  tx_process_i/leftspeed_buff_reg[3]/C
                         clock pessimism              0.555    -0.412    
                         clock uncertainty            0.186    -0.226    
    SLICE_X65Y84         FDRE (Hold_fdre_C_CE)        0.010    -0.216    tx_process_i/leftspeed_buff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 key_launch_i/launch_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/rightspeed_buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.546%)  route 0.646ns (83.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_trigger_reg/Q
                         net (fo=2, routed)           0.304    -0.319    tx_process_i/launch_trigger
    SLICE_X67Y86         LUT6 (Prop_lut6_I5_O)        0.028    -0.291 r  tx_process_i/leftspeed_buff[15]_i_1/O
                         net (fo=31, routed)          0.342     0.051    tx_process_i/leftspeed_buff[15]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  tx_process_i/rightspeed_buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.928    -0.967    tx_process_i/clk_out2
    SLICE_X65Y84         FDRE                                         r  tx_process_i/rightspeed_buff_reg[15]/C
                         clock pessimism              0.555    -0.412    
                         clock uncertainty            0.186    -0.226    
    SLICE_X65Y84         FDRE (Hold_fdre_C_CE)        0.010    -0.216    tx_process_i/rightspeed_buff_reg[15]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 key_launch_i/launch_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_process_i/txprocess_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.133ns (17.342%)  route 0.634ns (82.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.503     0.503    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.224 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.437    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.411 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=142, routed)         0.688    -0.723    key_launch_i/clk_out1
    SLICE_X67Y86         FDRE                                         r  key_launch_i/launch_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.623 r  key_launch_i/launch_flag_reg/Q
                         net (fo=5, routed)           0.325    -0.298    key_launch_i/launch_flag
    SLICE_X67Y86         LUT3 (Prop_lut3_I1_O)        0.033    -0.265 r  key_launch_i/txprocess_flag_i_1/O
                         net (fo=1, routed)           0.309     0.044    tx_process_i/txprocess_flag_reg_1
    SLICE_X66Y85         FDRE                                         r  tx_process_i/txprocess_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  IBUFGDS_i/O
                         net (fo=1, routed)           0.554     0.554    clk_wiz_0_i/inst/clk_in1
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.779 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.925    clk_wiz_0_i/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.895 r  clk_wiz_0_i/inst/clkout2_buf/O
                         net (fo=11209, routed)       0.929    -0.966    tx_process_i/clk_out2
    SLICE_X66Y85         FDRE                                         r  tx_process_i/txprocess_flag_reg/C
                         clock pessimism              0.555    -0.411    
                         clock uncertainty            0.186    -0.225    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)        -0.001    -0.226    tx_process_i/txprocess_flag_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.270    





