// Seed: 1285375581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  integer id_6;
  id_7 :
  assert property (@(posedge 1'b0) 0)
  else $display(1, id_1, id_1);
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_1,
    id_8
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_10 = id_8;
  wire id_11;
  always @(posedge 1 or posedge 1) begin
    id_10 = id_9 < id_9;
    if (1) id_7 <= id_9;
    else id_9 <= 1;
  end
  wire id_12;
  supply0 id_13 = 1 * id_3[1'b0];
  module_0(
      id_11, id_11, id_8, id_4
  );
endmodule
