['text':'
 * Distributed under the Boost Software License, Version 1.0.
 * (See accompanying file LICENSE_1_0.txt or copy at
 * http://www.boost.org/LICENSE_1_0.txt)
 *
 * Copyright (c) 2009 Helge Bahmann
 * Copyright (c) 2009 Phil Endecott
 * Copyright (c) 2013 Tim Blechmann
 * ARM Code by Phil Endecott, based on other architectures.
 * Copyright (c) 2014, 2020 Andrey Semashev
 ','line_number':1,'multiline':True]['text':'!
 * \file   atomic/detail/caps_arch_gcc_arm.hpp
 *
 * This header defines feature capabilities macros
 ','line_number':12,'multiline':True]['text':' ARMv7 and later have dmb instruction','line_number':45,'multiline':False]['text':' defined(__ARM_FEATURE_LDREX)','line_number':61,'multiline':False]['text':' ARMv6k and ARMv7 have 8 and 16-bit ldrex/strex variants, but at least GCC 4.7 fails to compile them. GCC 4.9 is known to work.','line_number':65,'multiline':False]['text':' ARMv6k and ARMv7 except ARMv7-M have 64-bit ldrex/strex variants.','line_number':72,'multiline':False]['text':' Unfortunately, GCC (at least 4.7.3 on Ubuntu) does not allocate register pairs properly when targeting ARMv6k Thumb,','line_number':73,'multiline':False]['text':' which is required for ldrexd/strexd instructions, so we disable 64-bit support. When targeting ARMv6k ARM','line_number':74,'multiline':False]['text':' or ARMv7 (both ARM and Thumb 2) it works as expected.','line_number':75,'multiline':False]['text':' !(defined(__ARM_ARCH_6__) || defined(__ARM_ARCH_6J__) || defined(__ARM_ARCH_6Z__))','line_number':79,'multiline':False]['text':' defined(__ARM_FEATURE_LDREX)','line_number':81,'multiline':False]['text':' defined(__GNUC__) && defined(__arm__) && (BOOST_ATOMIC_DETAIL_ARM_ARCH >= 6)','line_number':83,'multiline':False]['text':' BOOST_ATOMIC_DETAIL_CAPS_ARCH_GCC_ARM_HPP_INCLUDED_','line_number':96,'multiline':False]