// Seed: 2593866148
module module_0 (
    output tri id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10
);
  supply1 id_12 = 'd0;
  assign id_1 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wor   id_3
    , id_9,
    input  uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  tri   id_7
);
  assign id_9 = 1'b0;
  assign id_9 = 1 + id_2;
  module_0(
      id_3, id_3, id_1, id_1, id_5, id_5, id_0, id_1, id_7, id_2, id_3
  );
  wire id_10;
endmodule
