-- VHDL Entity RISCV_lib.io_controller.generatedInstance
--
-- Created:
--          by - flxbrggr.meyer (pc084)
--          at - 12:36:27 07/05/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.all;
LIBRARY RISCV_lib;
USE RISCV_lib.constants.all;
USE RISCV_lib.data_types.all;
USE RISCV_lib.isa.all;

ENTITY io_controller IS
   PORT( 
      addr_reserved     : OUT    std_logic;
      clk               : IN     std_logic;
      ex_alu_out        : IN     word;
      ex_mem_mode       : IN     mem_mode;
      hex_disp0         : OUT    std_logic_vector (6 DOWNTO 0);
      hex_disp1         : OUT    std_logic_vector (6 DOWNTO 0);
      hex_disp2         : OUT    std_logic_vector (6 DOWNTO 0);
      hex_disp3         : OUT    std_logic_vector (6 DOWNTO 0);
      io_data_out       : OUT    word;
      me_store_data_fwd : IN     word;
      res_n             : IN     std_logic
   );

END io_controller ;

