# ComputerArchitecture_Pipeline
5-stage pipelined MIPS processor with hazard handling, forwarding logic, and instruction-level verification.
