INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_dma_pcie_aclk_0/sim/emu_dma_pcie_aclk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_dma_pcie_aclk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_aximm_master_v1_0
INFO: [VRFC 10-2458] undeclared symbol m00_axi_txn_done, assumed default net type wire [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xdma_dummy_0/sim/emu_xdma_dummy_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xdma_dummy_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_kernel_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_kernel2_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_axi_lite_control_clk_0/sim/emu_axi_lite_control_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_axi_lite_control_clk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim/emu_sdaccel_generic_pcie_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sdaccel_generic_pcie_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_systemc_synchronizer_0_0/sim/emu_systemc_synchronizer_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_systemc_synchronizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/ee89/hdl/sim_axilite_slave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_axilite_slave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_to_delete_kernel_ctrl_0/sim/emu_to_delete_kernel_ctrl_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_to_delete_kernel_ctrl_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr0_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_ddr1_ui_clk_0/sim/emu_ddr1_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr1_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_ddr2_ui_clk_0/sim/emu_ddr2_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr2_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_ddr3_ui_clk_0/sim/emu_ddr3_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr3_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xbar_0/sim/emu_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/Ascii2Nt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ascii2Nt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_AXISlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_AXISlave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_Array
INFO: [VRFC 10-2458] undeclared symbol array_start, assumed default net type wire [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_Array.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_ArrayTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/DP_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/Nt2Param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nt2Param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_Kernel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_Kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_KernelControl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_KernelControl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_bank0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_bank0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_BSW_bank0_1_0/sim/emu_BSW_bank0_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_BSW_bank0_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/9b5e/src/BSW_bank1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_bank1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_BSW_bank1_1_0/sim/emu_BSW_bank1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_BSW_bank1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/15b9/src/BSW_bank3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_bank3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_BSW_bank3_1_0/sim/emu_BSW_bank3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_BSW_bank3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/394c/src/BSW_bank2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSW_bank2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_BSW_bank2_1_0/sim/emu_BSW_bank2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_BSW_bank2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_AXISlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_AXISlave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_Array
INFO: [VRFC 10-2458] undeclared symbol array_start, assumed default net type wire [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_Array.v:205]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_ArrayTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_ArrayWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_ArrayWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_BTLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_BTLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_NWPE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_NWPE
INFO: [VRFC 10-2458] undeclared symbol store_S_out, assumed default net type wire [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_NWPE.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/mux_1OfN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_1OfN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_Kernel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_Kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_KernelControl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_KernelControl
INFO: [VRFC 10-2458] undeclared symbol GACT_ready, assumed default net type wire [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_KernelControl.sv:617]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_bank3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_bank3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_GACTX_bank3_1_0/sim/emu_GACTX_bank3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_GACTX_bank3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xbar_4/sim/emu_xbar_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xbar_3/sim/emu_xbar_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xbar_2/sim/emu_xbar_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xbar_1/sim/emu_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xbar_5/sim/emu_xbar_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/521f/hdl/Verilog/sdx_aximm_wv_v1_0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdx_aximm_wv_v1_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m00_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank0_1_m00_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m01_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank0_1_m01_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m02_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank0_1_m02_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m03_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank0_1_m03_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m00_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank1_1_m00_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m01_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank1_1_m01_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m02_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank1_1_m02_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m03_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank1_1_m03_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m00_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank2_1_m00_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m01_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank2_1_m01_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m02_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank2_1_m02_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m03_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank2_1_m03_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m00_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank3_1_m00_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m01_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank3_1_m01_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m02_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank3_1_m02_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m03_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_BSW_bank3_1_m03_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m00_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m00_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_GACTX_bank3_1_m00_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m01_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m01_axi_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_GACTX_bank3_1_m01_axi_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_interconnect_aximm_ddrmem0_M00_AXI_0/sim/emu_xilmonitor_interconnect_aximm_ddrmem0_M00_AXI_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_interconnect_aximm_ddrmem0_M00_AXI_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_interconnect_aximm_ddrmem1_M00_AXI_0/sim/emu_xilmonitor_interconnect_aximm_ddrmem1_M00_AXI_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_interconnect_aximm_ddrmem1_M00_AXI_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_interconnect_aximm_ddrmem2_M00_AXI_0/sim/emu_xilmonitor_interconnect_aximm_ddrmem2_M00_AXI_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_interconnect_aximm_ddrmem2_M00_AXI_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_interconnect_aximm_ddrmem3_M00_AXI_0/sim/emu_xilmonitor_interconnect_aximm_ddrmem3_M00_AXI_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_interconnect_aximm_ddrmem3_M00_AXI_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s06_regslice_0/sim/emu_s06_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s06_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s06_data_fifo_0/sim/emu_s06_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s06_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_26/sim/emu_auto_cc_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s05_regslice_0/sim/emu_s05_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s05_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s05_data_fifo_0/sim/emu_s05_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s05_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_25/sim/emu_auto_cc_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_25
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_regslice_3/sim/emu_s04_regslice_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_regslice_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_data_fifo_3/sim/emu_s04_data_fifo_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_data_fifo_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_24/sim/emu_auto_cc_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_regslice_3/sim/emu_s03_regslice_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_regslice_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_data_fifo_3/sim/emu_s03_data_fifo_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_data_fifo_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_23/sim/emu_auto_cc_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_23
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_regslice_3/sim/emu_s02_regslice_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_regslice_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_data_fifo_3/sim/emu_s02_data_fifo_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_data_fifo_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_22/sim/emu_auto_cc_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_22
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_regslice_3/sim/emu_s01_regslice_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_regslice_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_data_fifo_3/sim/emu_s01_data_fifo_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_data_fifo_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_21/sim/emu_auto_cc_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_21
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_regslice_2/sim/emu_s04_regslice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_regslice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_data_fifo_2/sim/emu_s04_data_fifo_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_data_fifo_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_20/sim/emu_auto_cc_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_20
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_regslice_2/sim/emu_s03_regslice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_regslice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_data_fifo_2/sim/emu_s03_data_fifo_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_data_fifo_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_19/sim/emu_auto_cc_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_19
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_regslice_2/sim/emu_s02_regslice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_regslice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_data_fifo_2/sim/emu_s02_data_fifo_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_data_fifo_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_18/sim/emu_auto_cc_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_18
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_regslice_2/sim/emu_s01_regslice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_regslice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_data_fifo_2/sim/emu_s01_data_fifo_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_data_fifo_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_17/sim/emu_auto_cc_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_17
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_regslice_1/sim/emu_s04_regslice_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_regslice_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_data_fifo_1/sim/emu_s04_data_fifo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_data_fifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_16/sim/emu_auto_cc_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_regslice_1/sim/emu_s03_regslice_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_regslice_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_data_fifo_1/sim/emu_s03_data_fifo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_data_fifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_15/sim/emu_auto_cc_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_15
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_regslice_1/sim/emu_s02_regslice_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_regslice_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_data_fifo_1/sim/emu_s02_data_fifo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_data_fifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_14/sim/emu_auto_cc_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_14
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_regslice_1/sim/emu_s01_regslice_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_regslice_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_data_fifo_1/sim/emu_s01_data_fifo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_data_fifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_13/sim/emu_auto_cc_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_13
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_regslice_0/sim/emu_s04_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s04_data_fifo_0/sim/emu_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_12/sim/emu_auto_cc_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_12
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_regslice_0/sim/emu_s03_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s03_data_fifo_0/sim/emu_s03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_11/sim/emu_auto_cc_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_regslice_0/sim/emu_s02_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s02_data_fifo_0/sim/emu_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_10/sim/emu_auto_cc_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_regslice_0/sim/emu_s01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_s01_data_fifo_0/sim/emu_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_9/sim/emu_auto_cc_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_m05_regslice_0/sim/emu_m05_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_m05_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_8/sim/emu_auto_cc_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_m04_regslice_0/sim/emu_m04_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_m04_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_7/sim/emu_auto_cc_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_m03_regslice_0/sim/emu_m03_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_m03_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_6/sim/emu_auto_cc_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_m02_regslice_0/sim/emu_m02_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_m02_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_5/sim/emu_auto_cc_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_m01_regslice_0/sim/emu_m01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_m01_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_4/sim/emu_auto_cc_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_3/sim/emu_auto_cc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_2/sim/emu_auto_cc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_1/sim/emu_auto_cc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_cc_0/sim/emu_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_auto_us_0/sim/emu_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/sim/emu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu
INFO: [VRFC 10-311] analyzing module emu_interconnect_axilite_user_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem0_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem1_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem2_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem3_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_host_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1MM78R1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_22V5CA
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_9CW7ZN
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_NJZGI6
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_V0RRUK
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_ZR04G9
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1DHK7JT
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XYWBUE
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_4BHP87
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_IAA0XK
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_17EM859
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1M9XOXE
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1QFL3AD
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_GT69NK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11X62IX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1CEDJHS
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1J6CUBQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1YGPZZO
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_BLF2CZ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_XXVXO7
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1AJTKMQ
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1VSYKAE
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_8ZJ20H
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_W6GCC5
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_17QUV5R
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_1L7OQ0R
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_78AMIK
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_KF03CO
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_152GY2L
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_1JDR8QH
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_5G8KE6
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_HTQJLM
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_1FV2AAP
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_1SRRI91
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_H09ZOI
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_UR4FOM
INFO: [VRFC 10-311] analyzing module s05_couplers_imp_1QE0GH3
INFO: [VRFC 10-311] analyzing module s06_couplers_imp_PTLPK9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.srcs/sources_1/bd/emu/hdl/emu_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_dma_pcie_0/sim/emu_psr_dma_pcie_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_dma_pcie_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_kernel_clk_0/sim/emu_psr_kernel_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_kernel_clk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_axi_lite_control_clk_0/sim/emu_psr_axi_lite_control_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_axi_lite_control_clk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_kernel2_clk_0/sim/emu_psr_kernel2_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_kernel2_clk_0
