{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Pyosys issues\n",
    "\n",
    "There are a number of pyosys issues that make interactive creation of designs challenging.\n",
    "In particular, they will cause the IPython kernel to restart without showing an error.\n",
    "\n",
    "They are in general:\n",
    "\n",
    "* Spurious exits upon assert()\n",
    " * When IdString existing\n",
    " * Using an illegal identifier\n",
    " * Comparing IdString against None\n",
    "* Segmentation faults\n",
    "\n",
    "## Preparation\n",
    "\n",
    "First, create a simple XOR logic:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from myhdl import *\n",
    "\n",
    "@block\n",
    "def test(a, b):\n",
    "    @always_comb\n",
    "    def xor_assign():\n",
    "        b.next = a ^ 0xaa\n",
    "\n",
    "    return instances()\n",
    "\n",
    "\n",
    "def convert_verilog(unit):\n",
    "    a, b = [ Signal(intbv()[8:]) for i in range(2)]\n",
    "    inst = unit(a, b)\n",
    "    inst.convert(\"verilog\")\n",
    "    \n",
    "convert_verilog(test)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Show Verilog:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// File: test.v\r\n",
      "// Generated by MyHDL 0.11\r\n",
      "// Date: Mon May 11 13:39:51 2020\r\n",
      "\r\n",
      "\r\n",
      "`timescale 1ns/10ps\r\n",
      "\r\n",
      "module test (\r\n",
      "    a,\r\n",
      "    b\r\n",
      ");\r\n",
      "\r\n",
      "\r\n",
      "input [7:0] a;\r\n",
      "output [7:0] b;\r\n",
      "wire [7:0] b;\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "assign b = (a ^ 170);\r\n",
      "\r\n",
      "endmodule\r\n"
     ]
    }
   ],
   "source": [
    "!cat test.v"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Function check"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "Cell \"$adff\""
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pyosys import libyosys as ys\n",
    "\n",
    "def addSignal(m, name, n, public = False):\n",
    "    w = m.addWire(name, n)\n",
    "    return ys.SigSpec(w)\n",
    "\n",
    "def ID(x):\n",
    "    return ys.IdString(\"$\" + x)\n",
    "\n",
    "d = ys.Design()\n",
    "m = d.addModule(ID(\"test1\"))\n",
    "\n",
    "\n",
    "clk, r, d, q = [ addSignal(m, ID(\"sig_%d\" % i), 1) for i in range(4)]\n",
    "\n",
    "c = ys.Const(0, 1)\n",
    "\n",
    "m.addAdff(ID(\"adff\"), clk, r, d, q, c, 0, 0)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Crash scenarios\n",
    "\n",
    "Before testing the crash scenarios, you'll have to 'prepare' with this auxiliary code snippet (which you will have to rerun once the kernel dies)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pyosys import libyosys as ys\n",
    "from io import FileIO\n",
    "\n",
    "\n",
    "log = FileIO(\"errlog.txt\", \"w\")\n",
    "\n",
    "#ys.log_to_stream(log)\n",
    "\n",
    "def ID(x):\n",
    "    return ys.IdString(\"$\" + x)\n",
    "\n",
    "def addSignal(m, name, n, public = False):\n",
    "    w = m.addWire(name, n)\n",
    "    return ys.SigSpec(w)\n",
    "\n",
    "d = ys.Design()\n",
    "ys.run_pass(\"read_verilog test.v\", d)\n",
    "ys.run_pass(\"ls\", d)\n",
    "\n",
    "m = d.addModule(ID(\"gna\"))\n",
    "s0 = addSignal(m, ID(\"First\"), 1)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 'assert' exits"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Kernel dies due to assert()\n",
    "\n",
    "(see jupyter notebook console)\n",
    "\n",
    "```ERROR: Assert `count_id(wire->name) == 0' failed in kernel/rtlil.cc:1564.```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "s1 = addSignal(m, ID(\"First\"), 1)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Illegal identifier"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "s2 = addSignal(m, ys.IdString(\"asd\"), 4)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Random segfaulting\n",
    "\n",
    "### Comparison against None"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "a = ID(\"gna\")\n",
    "if a == None:\n",
    "    print(\"No good\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
