#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 29 15:05:15 2018
# Process ID: 7374
# Current directory: /home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_HTA512_theta_0_0/design_1_HTA512_theta_0_0.dcp' for cell 'design_1_i/HTA512_theta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_acc1024_1024_mau_0_0/design_1_acc1024_1024_mau_0_0.dcp' for cell 'design_1_i/acc1024_1024_mau_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.766 ; gain = 450.578 ; free physical = 15021 ; free virtual = 30714
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2046.766 ; gain = 786.738 ; free physical = 15026 ; free virtual = 30719
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2078.781 ; gain = 32.016 ; free physical = 15014 ; free virtual = 30708

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c8f8dbbc

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2094.781 ; gain = 16.000 ; free physical = 14993 ; free virtual = 30686

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1062cc896

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14997 ; free virtual = 30690
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: ca3f948a

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14997 ; free virtual = 30690
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 53 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11a1f9109

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14996 ; free virtual = 30690
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11a1f9109

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14996 ; free virtual = 30689
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 4c3f2189

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14995 ; free virtual = 30689
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4c3f2189

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14995 ; free virtual = 30689
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14995 ; free virtual = 30689
Ending Logic Optimization Task | Checksum: 4c3f2189

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2094.781 ; gain = 0.000 ; free physical = 14995 ; free virtual = 30689

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.211 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 4c3f2189

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14978 ; free virtual = 30675
Ending Power Optimization Task | Checksum: 4c3f2189

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2384.168 ; gain = 289.387 ; free physical = 14968 ; free virtual = 30665

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4c3f2189

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14968 ; free virtual = 30665
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.168 ; gain = 337.402 ; free physical = 14969 ; free virtual = 30666
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14967 ; free virtual = 30666
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 186d7b83

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14967 ; free virtual = 30666
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14967 ; free virtual = 30666

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2cfc894

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14959 ; free virtual = 30659

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16f614cef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14947 ; free virtual = 30648

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16f614cef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14947 ; free virtual = 30648
Phase 1 Placer Initialization | Checksum: 16f614cef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14964 ; free virtual = 30665

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c88f4f90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14942 ; free virtual = 30643

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14922 ; free virtual = 30625

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d4e473c9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14921 ; free virtual = 30624
Phase 2 Global Placement | Checksum: 191f659e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14922 ; free virtual = 30626

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 191f659e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14922 ; free virtual = 30626

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9fc97f4b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14919 ; free virtual = 30623

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15fb73643

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14936 ; free virtual = 30640

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15fb73643

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14936 ; free virtual = 30640

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15fb73643

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14919 ; free virtual = 30623

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11e897c1d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14911 ; free virtual = 30615

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16d403062

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14919 ; free virtual = 30623

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d894ead1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14901 ; free virtual = 30605

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d894ead1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14901 ; free virtual = 30605
Phase 3 Detail Placement | Checksum: 1d894ead1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14901 ; free virtual = 30605

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26bea57fd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26bea57fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14904 ; free virtual = 30608
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17402182f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14927 ; free virtual = 30632
Phase 4.1 Post Commit Optimization | Checksum: 17402182f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14927 ; free virtual = 30632

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17402182f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14946 ; free virtual = 30650

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17402182f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14929 ; free virtual = 30633

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1be924f33

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14928 ; free virtual = 30633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be924f33

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14928 ; free virtual = 30633
Ending Placer Task | Checksum: 16f943642

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14940 ; free virtual = 30644
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14940 ; free virtual = 30644
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14926 ; free virtual = 30639
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14921 ; free virtual = 30627
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14949 ; free virtual = 30655
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14931 ; free virtual = 30638
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8c467360 ConstDB: 0 ShapeSum: e34dc2e2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1512d5f9d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14818 ; free virtual = 30525
Post Restoration Checksum: NetGraph: c08334fc NumContArr: 90aa2aa1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1512d5f9d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14818 ; free virtual = 30525

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1512d5f9d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14785 ; free virtual = 30492

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1512d5f9d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14785 ; free virtual = 30492
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10f75d597

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14770 ; free virtual = 30477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.500  | TNS=0.000  | WHS=-0.146 | THS=-25.035|

Phase 2 Router Initialization | Checksum: 185c02fbd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14768 ; free virtual = 30476

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1645ad136

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14769 ; free virtual = 30477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1336
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1046c291a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14783 ; free virtual = 30491
Phase 4 Rip-up And Reroute | Checksum: 1046c291a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14783 ; free virtual = 30491

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a3ca3429

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14783 ; free virtual = 30491
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.205  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a3ca3429

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14783 ; free virtual = 30490

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a3ca3429

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14783 ; free virtual = 30490
Phase 5 Delay and Skew Optimization | Checksum: 1a3ca3429

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14783 ; free virtual = 30490

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d785fd25

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14765 ; free virtual = 30472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.205  | TNS=0.000  | WHS=0.114  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 177bc0dae

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14782 ; free virtual = 30490
Phase 6 Post Hold Fix | Checksum: 177bc0dae

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14782 ; free virtual = 30490

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.49529 %
  Global Horizontal Routing Utilization  = 2.02688 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 139dc0292

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14782 ; free virtual = 30490

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 139dc0292

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14782 ; free virtual = 30490

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fe0ed235

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14773 ; free virtual = 30481

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.205  | TNS=0.000  | WHS=0.114  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fe0ed235

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14773 ; free virtual = 30481
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14793 ; free virtual = 30501

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14810 ; free virtual = 30518
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2384.168 ; gain = 0.000 ; free physical = 14779 ; free virtual = 30497
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/Temporary/vivado-outputs/test512mau512/test512mau512.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 15:07:22 2018...
