# do Datapath_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Datapath.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity Datapath
# -- Compiling architecture structure of Datapath
# 
vsim -voptargs=+acc work.datapath
# vsim -voptargs=+acc work.datapath 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.datapath(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave  \
sim:/datapath/clock \
sim:/datapath/reset \
sim:/datapath/i_in \
sim:/datapath/i_dt1 \
sim:/datapath/i_dt2 \
sim:/datapath/dbg_ULAFonteA \
sim:/datapath/dbg_EscReg \
sim:/datapath/dbg_RegDst \
sim:/datapath/dbg_PCEscCond \
sim:/datapath/dbg_PCEsc \
sim:/datapath/dbg_IouD \
sim:/datapath/dbg_LerMem \
sim:/datapath/dbg_EscMem \
sim:/datapath/dbg_MemParaReg \
sim:/datapath/dbg_IREsc \
sim:/datapath/dbg_FontePC \
sim:/datapath/dbg_ULAOp \
sim:/datapath/dbg_ULAFonteB \
sim:/datapath/dbg_instruction \
sim:/datapath/dbg_dt_saida \
sim:/datapath/dbg_data_3_EntradaMemDados \
sim:/datapath/dbg_regRd_Mux \
sim:/datapath/dbg_entradaPC \
sim:/datapath/dbg_saidaPC
do /work/mips/Estimulos/add.do
run
# ** Error: (vsim-3601) Iteration limit reached at time 1400 ns.
