
I2C_Lab_328P_Com_Proteus_8.9.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  00000478  000004ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000478  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000004f4  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000524  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000a8  00000000  00000000  00000564  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000ee2  00000000  00000000  0000060c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000912  00000000  00000000  000014ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006b1  00000000  00000000  00001e00  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000148  00000000  00000000  000024b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004c5  00000000  00000000  000025fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000047b  00000000  00000000  00002ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  00002f3c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 e7       	ldi	r30, 0x78	; 120
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a8 30       	cpi	r26, 0x08	; 8
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	0e 94 59 01 	call	0x2b2	; 0x2b2 <main>
  8e:	0c 94 3a 02 	jmp	0x474	; 0x474 <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <bcd_to_dec>:
#define F_CPU 1000000UL

#include "ds1307.h"
#include "twi.h"

static uint8_t bcd_to_dec(uint8_t bcd) { return (bcd>>4)*10 + (bcd & 0x0F); }
  96:	98 2f       	mov	r25, r24
  98:	92 95       	swap	r25
  9a:	9f 70       	andi	r25, 0x0F	; 15
  9c:	99 0f       	add	r25, r25
  9e:	29 2f       	mov	r18, r25
  a0:	22 0f       	add	r18, r18
  a2:	22 0f       	add	r18, r18
  a4:	92 0f       	add	r25, r18
  a6:	8f 70       	andi	r24, 0x0F	; 15
  a8:	89 0f       	add	r24, r25
  aa:	08 95       	ret

000000ac <dec_to_bcd>:
static uint8_t dec_to_bcd(uint8_t dec) { return ((dec/10)<<4) | (dec%10); }
  ac:	9d ec       	ldi	r25, 0xCD	; 205
  ae:	89 9f       	mul	r24, r25
  b0:	91 2d       	mov	r25, r1
  b2:	11 24       	eor	r1, r1
  b4:	96 95       	lsr	r25
  b6:	96 95       	lsr	r25
  b8:	96 95       	lsr	r25
  ba:	20 e1       	ldi	r18, 0x10	; 16
  bc:	92 9f       	mul	r25, r18
  be:	a0 01       	movw	r20, r0
  c0:	11 24       	eor	r1, r1
  c2:	99 0f       	add	r25, r25
  c4:	29 2f       	mov	r18, r25
  c6:	22 0f       	add	r18, r18
  c8:	22 0f       	add	r18, r18
  ca:	92 0f       	add	r25, r18
  cc:	89 1b       	sub	r24, r25
  ce:	84 2b       	or	r24, r20
  d0:	08 95       	ret

000000d2 <ds1307_read_datetime>:

uint8_t ds1307_read_datetime(ds1307_dt_t *dt) {
  d2:	ef 92       	push	r14
  d4:	ff 92       	push	r15
  d6:	1f 93       	push	r17
  d8:	cf 93       	push	r28
  da:	df 93       	push	r29
  dc:	1f 92       	push	r1
  de:	cd b7       	in	r28, 0x3d	; 61
  e0:	de b7       	in	r29, 0x3e	; 62
  e2:	7c 01       	movw	r14, r24
	// Aponta registrador 0x00
	uint8_t st = twi_start(DS1307_ADDR, 0);
  e4:	60 e0       	ldi	r22, 0x00	; 0
  e6:	88 e6       	ldi	r24, 0x68	; 104
  e8:	0e 94 c0 01 	call	0x380	; 0x380 <twi_start>
  ec:	18 2f       	mov	r17, r24
	if (st != 0x18) { twi_stop(); return st; }
  ee:	88 31       	cpi	r24, 0x18	; 24
  f0:	21 f0       	breq	.+8      	; 0xfa <ds1307_read_datetime+0x28>
  f2:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
  f6:	81 2f       	mov	r24, r17
  f8:	59 c0       	rjmp	.+178    	; 0x1ac <ds1307_read_datetime+0xda>

	st = twi_write(0x00);
  fa:	80 e0       	ldi	r24, 0x00	; 0
  fc:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 100:	18 2f       	mov	r17, r24
	if (st != 0x28) { twi_stop(); return st; }
 102:	88 32       	cpi	r24, 0x28	; 40
 104:	21 f0       	breq	.+8      	; 0x10e <ds1307_read_datetime+0x3c>
 106:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 10a:	81 2f       	mov	r24, r17
 10c:	4f c0       	rjmp	.+158    	; 0x1ac <ds1307_read_datetime+0xda>

	// Repeated start para leitura
	st = twi_start(DS1307_ADDR, 1);
 10e:	61 e0       	ldi	r22, 0x01	; 1
 110:	88 e6       	ldi	r24, 0x68	; 104
 112:	0e 94 c0 01 	call	0x380	; 0x380 <twi_start>
 116:	18 2f       	mov	r17, r24
	if (st != 0x40) { twi_stop(); return st; }
 118:	80 34       	cpi	r24, 0x40	; 64
 11a:	21 f0       	breq	.+8      	; 0x124 <ds1307_read_datetime+0x52>
 11c:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 120:	81 2f       	mov	r24, r17
 122:	44 c0       	rjmp	.+136    	; 0x1ac <ds1307_read_datetime+0xda>

	uint8_t b;

	twi_read_ack(&b);  dt->sec   = bcd_to_dec(b & 0x7F);
 124:	ce 01       	movw	r24, r28
 126:	01 96       	adiw	r24, 0x01	; 1
 128:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <twi_read_ack>
 12c:	89 81       	ldd	r24, Y+1	; 0x01
 12e:	8f 77       	andi	r24, 0x7F	; 127
 130:	0e 94 4b 00 	call	0x96	; 0x96 <bcd_to_dec>
 134:	f7 01       	movw	r30, r14
 136:	80 83       	st	Z, r24
	twi_read_ack(&b);  dt->min   = bcd_to_dec(b);
 138:	ce 01       	movw	r24, r28
 13a:	01 96       	adiw	r24, 0x01	; 1
 13c:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <twi_read_ack>
 140:	89 81       	ldd	r24, Y+1	; 0x01
 142:	0e 94 4b 00 	call	0x96	; 0x96 <bcd_to_dec>
 146:	f7 01       	movw	r30, r14
 148:	81 83       	std	Z+1, r24	; 0x01
	twi_read_ack(&b);  dt->hour  = bcd_to_dec(b & 0x3F);
 14a:	ce 01       	movw	r24, r28
 14c:	01 96       	adiw	r24, 0x01	; 1
 14e:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <twi_read_ack>
 152:	89 81       	ldd	r24, Y+1	; 0x01
 154:	8f 73       	andi	r24, 0x3F	; 63
 156:	0e 94 4b 00 	call	0x96	; 0x96 <bcd_to_dec>
 15a:	f7 01       	movw	r30, r14
 15c:	82 83       	std	Z+2, r24	; 0x02
	twi_read_ack(&b);  dt->dow   = bcd_to_dec(b);
 15e:	ce 01       	movw	r24, r28
 160:	01 96       	adiw	r24, 0x01	; 1
 162:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <twi_read_ack>
 166:	89 81       	ldd	r24, Y+1	; 0x01
 168:	0e 94 4b 00 	call	0x96	; 0x96 <bcd_to_dec>
 16c:	f7 01       	movw	r30, r14
 16e:	83 83       	std	Z+3, r24	; 0x03
	twi_read_ack(&b);  dt->day   = bcd_to_dec(b);
 170:	ce 01       	movw	r24, r28
 172:	01 96       	adiw	r24, 0x01	; 1
 174:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <twi_read_ack>
 178:	89 81       	ldd	r24, Y+1	; 0x01
 17a:	0e 94 4b 00 	call	0x96	; 0x96 <bcd_to_dec>
 17e:	f7 01       	movw	r30, r14
 180:	84 83       	std	Z+4, r24	; 0x04
	twi_read_ack(&b);  dt->month = bcd_to_dec(b);
 182:	ce 01       	movw	r24, r28
 184:	01 96       	adiw	r24, 0x01	; 1
 186:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <twi_read_ack>
 18a:	89 81       	ldd	r24, Y+1	; 0x01
 18c:	0e 94 4b 00 	call	0x96	; 0x96 <bcd_to_dec>
 190:	f7 01       	movw	r30, r14
 192:	85 83       	std	Z+5, r24	; 0x05
	twi_read_nack(&b); dt->year  = bcd_to_dec(b);
 194:	ce 01       	movw	r24, r28
 196:	01 96       	adiw	r24, 0x01	; 1
 198:	0e 94 0a 02 	call	0x414	; 0x414 <twi_read_nack>
 19c:	89 81       	ldd	r24, Y+1	; 0x01
 19e:	0e 94 4b 00 	call	0x96	; 0x96 <bcd_to_dec>
 1a2:	f7 01       	movw	r30, r14
 1a4:	86 83       	std	Z+6, r24	; 0x06

	twi_stop();
 1a6:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
	return 0; // ok
 1aa:	80 e0       	ldi	r24, 0x00	; 0
}
 1ac:	0f 90       	pop	r0
 1ae:	df 91       	pop	r29
 1b0:	cf 91       	pop	r28
 1b2:	1f 91       	pop	r17
 1b4:	ff 90       	pop	r15
 1b6:	ef 90       	pop	r14
 1b8:	08 95       	ret

000001ba <ds1307_set_datetime>:

uint8_t ds1307_set_datetime(const ds1307_dt_t *dt) {
 1ba:	0f 93       	push	r16
 1bc:	1f 93       	push	r17
 1be:	cf 93       	push	r28
 1c0:	8c 01       	movw	r16, r24
	uint8_t st = twi_start(DS1307_ADDR, 0);
 1c2:	60 e0       	ldi	r22, 0x00	; 0
 1c4:	88 e6       	ldi	r24, 0x68	; 104
 1c6:	0e 94 c0 01 	call	0x380	; 0x380 <twi_start>
 1ca:	c8 2f       	mov	r28, r24
	if (st != 0x18) { twi_stop(); return st; }
 1cc:	88 31       	cpi	r24, 0x18	; 24
 1ce:	21 f0       	breq	.+8      	; 0x1d8 <ds1307_set_datetime+0x1e>
 1d0:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 1d4:	8c 2f       	mov	r24, r28
 1d6:	69 c0       	rjmp	.+210    	; 0x2aa <ds1307_set_datetime+0xf0>

	st = twi_write(0x00);
 1d8:	80 e0       	ldi	r24, 0x00	; 0
 1da:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 1de:	c8 2f       	mov	r28, r24
	if (st != 0x28) { twi_stop(); return st; }
 1e0:	88 32       	cpi	r24, 0x28	; 40
 1e2:	21 f0       	breq	.+8      	; 0x1ec <ds1307_set_datetime+0x32>
 1e4:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 1e8:	8c 2f       	mov	r24, r28
 1ea:	5f c0       	rjmp	.+190    	; 0x2aa <ds1307_set_datetime+0xf0>

	// CH (clock halt) = 0 => bit7 do seconds deve ser 0
	st = twi_write(dec_to_bcd(dt->sec) & 0x7F); if (st != 0x28) { twi_stop(); return st; }
 1ec:	f8 01       	movw	r30, r16
 1ee:	80 81       	ld	r24, Z
 1f0:	0e 94 56 00 	call	0xac	; 0xac <dec_to_bcd>
 1f4:	8f 77       	andi	r24, 0x7F	; 127
 1f6:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 1fa:	c8 2f       	mov	r28, r24
 1fc:	88 32       	cpi	r24, 0x28	; 40
 1fe:	21 f0       	breq	.+8      	; 0x208 <ds1307_set_datetime+0x4e>
 200:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 204:	8c 2f       	mov	r24, r28
 206:	51 c0       	rjmp	.+162    	; 0x2aa <ds1307_set_datetime+0xf0>
	st = twi_write(dec_to_bcd(dt->min));        if (st != 0x28) { twi_stop(); return st; }
 208:	f8 01       	movw	r30, r16
 20a:	81 81       	ldd	r24, Z+1	; 0x01
 20c:	0e 94 56 00 	call	0xac	; 0xac <dec_to_bcd>
 210:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 214:	c8 2f       	mov	r28, r24
 216:	88 32       	cpi	r24, 0x28	; 40
 218:	21 f0       	breq	.+8      	; 0x222 <ds1307_set_datetime+0x68>
 21a:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 21e:	8c 2f       	mov	r24, r28
 220:	44 c0       	rjmp	.+136    	; 0x2aa <ds1307_set_datetime+0xf0>
	st = twi_write(dec_to_bcd(dt->hour));       if (st != 0x28) { twi_stop(); return st; }
 222:	f8 01       	movw	r30, r16
 224:	82 81       	ldd	r24, Z+2	; 0x02
 226:	0e 94 56 00 	call	0xac	; 0xac <dec_to_bcd>
 22a:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 22e:	c8 2f       	mov	r28, r24
 230:	88 32       	cpi	r24, 0x28	; 40
 232:	21 f0       	breq	.+8      	; 0x23c <ds1307_set_datetime+0x82>
 234:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 238:	8c 2f       	mov	r24, r28
 23a:	37 c0       	rjmp	.+110    	; 0x2aa <ds1307_set_datetime+0xf0>
	st = twi_write(dec_to_bcd(dt->dow));        if (st != 0x28) { twi_stop(); return st; }
 23c:	f8 01       	movw	r30, r16
 23e:	83 81       	ldd	r24, Z+3	; 0x03
 240:	0e 94 56 00 	call	0xac	; 0xac <dec_to_bcd>
 244:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 248:	c8 2f       	mov	r28, r24
 24a:	88 32       	cpi	r24, 0x28	; 40
 24c:	21 f0       	breq	.+8      	; 0x256 <ds1307_set_datetime+0x9c>
 24e:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 252:	8c 2f       	mov	r24, r28
 254:	2a c0       	rjmp	.+84     	; 0x2aa <ds1307_set_datetime+0xf0>
	st = twi_write(dec_to_bcd(dt->day));        if (st != 0x28) { twi_stop(); return st; }
 256:	f8 01       	movw	r30, r16
 258:	84 81       	ldd	r24, Z+4	; 0x04
 25a:	0e 94 56 00 	call	0xac	; 0xac <dec_to_bcd>
 25e:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 262:	c8 2f       	mov	r28, r24
 264:	88 32       	cpi	r24, 0x28	; 40
 266:	21 f0       	breq	.+8      	; 0x270 <ds1307_set_datetime+0xb6>
 268:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 26c:	8c 2f       	mov	r24, r28
 26e:	1d c0       	rjmp	.+58     	; 0x2aa <ds1307_set_datetime+0xf0>
	st = twi_write(dec_to_bcd(dt->month));      if (st != 0x28) { twi_stop(); return st; }
 270:	f8 01       	movw	r30, r16
 272:	85 81       	ldd	r24, Z+5	; 0x05
 274:	0e 94 56 00 	call	0xac	; 0xac <dec_to_bcd>
 278:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 27c:	c8 2f       	mov	r28, r24
 27e:	88 32       	cpi	r24, 0x28	; 40
 280:	21 f0       	breq	.+8      	; 0x28a <ds1307_set_datetime+0xd0>
 282:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 286:	8c 2f       	mov	r24, r28
 288:	10 c0       	rjmp	.+32     	; 0x2aa <ds1307_set_datetime+0xf0>
	st = twi_write(dec_to_bcd(dt->year));       if (st != 0x28) { twi_stop(); return st; }
 28a:	f8 01       	movw	r30, r16
 28c:	86 81       	ldd	r24, Z+6	; 0x06
 28e:	0e 94 56 00 	call	0xac	; 0xac <dec_to_bcd>
 292:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <twi_write>
 296:	c8 2f       	mov	r28, r24
 298:	88 32       	cpi	r24, 0x28	; 40
 29a:	21 f0       	breq	.+8      	; 0x2a4 <ds1307_set_datetime+0xea>
 29c:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
 2a0:	8c 2f       	mov	r24, r28
 2a2:	03 c0       	rjmp	.+6      	; 0x2aa <ds1307_set_datetime+0xf0>

	twi_stop();
 2a4:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <twi_stop>
	return 0; // ok
 2a8:	80 e0       	ldi	r24, 0x00	; 0
}
 2aa:	cf 91       	pop	r28
 2ac:	1f 91       	pop	r17
 2ae:	0f 91       	pop	r16
 2b0:	08 95       	ret

000002b2 <main>:
    LCD_U8_2D(dt->day);   LCD_PRINT("/");
    LCD_U8_2D(dt->month); LCD_PRINT("/");
    LCD_U8_2D(dt->year);
}

int main(void) {
 2b2:	cf 93       	push	r28
 2b4:	df 93       	push	r29
 2b6:	cd b7       	in	r28, 0x3d	; 61
 2b8:	de b7       	in	r29, 0x3e	; 62
 2ba:	2e 97       	sbiw	r28, 0x0e	; 14
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	f8 94       	cli
 2c0:	de bf       	out	0x3e, r29	; 62
 2c2:	0f be       	out	0x3f, r0	; 63
 2c4:	cd bf       	out	0x3d, r28	; 61
    // I2C init
    // Com 1MHz: use 50kHz
    twi_init(50000);
 2c6:	60 e5       	ldi	r22, 0x50	; 80
 2c8:	73 ec       	ldi	r23, 0xC3	; 195
 2ca:	80 e0       	ldi	r24, 0x00	; 0
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	0e 94 9a 01 	call	0x334	; 0x334 <twi_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2d2:	2f e7       	ldi	r18, 0x7F	; 127
 2d4:	89 ea       	ldi	r24, 0xA9	; 169
 2d6:	93 e0       	ldi	r25, 0x03	; 3
 2d8:	21 50       	subi	r18, 0x01	; 1
 2da:	80 40       	sbci	r24, 0x00	; 0
 2dc:	90 40       	sbci	r25, 0x00	; 0
 2de:	e1 f7       	brne	.-8      	; 0x2d8 <main+0x26>
 2e0:	00 c0       	rjmp	.+0      	; 0x2e2 <main+0x30>
 2e2:	00 00       	nop
    LCD_GOTO(1,0); LCD_PRINT("DS1307 (ATmega)");
    _delay_ms(1200);
    LCD_CLEAR();

#if SET_CLOCK_ON_BOOT
    ds1307_dt_t set = {
 2e4:	87 e0       	ldi	r24, 0x07	; 7
 2e6:	e0 e0       	ldi	r30, 0x00	; 0
 2e8:	f1 e0       	ldi	r31, 0x01	; 1
 2ea:	de 01       	movw	r26, r28
 2ec:	11 96       	adiw	r26, 0x01	; 1
 2ee:	01 90       	ld	r0, Z+
 2f0:	0d 92       	st	X+, r0
 2f2:	8a 95       	dec	r24
 2f4:	e1 f7       	brne	.-8      	; 0x2ee <main+0x3c>
        .sec = SET_SEC, .min = SET_MIN, .hour = SET_HOUR,
        .dow = SET_DOW, .day = SET_DAY, .month = SET_MONTH, .year = SET_YEAR
    };
    ds1307_set_datetime(&set);
 2f6:	ce 01       	movw	r24, r28
 2f8:	01 96       	adiw	r24, 0x01	; 1
 2fa:	0e 94 dd 00 	call	0x1ba	; 0x1ba <ds1307_set_datetime>
 2fe:	2f ef       	ldi	r18, 0xFF	; 255
 300:	80 e7       	ldi	r24, 0x70	; 112
 302:	92 e0       	ldi	r25, 0x02	; 2
 304:	21 50       	subi	r18, 0x01	; 1
 306:	80 40       	sbci	r24, 0x00	; 0
 308:	90 40       	sbci	r25, 0x00	; 0
 30a:	e1 f7       	brne	.-8      	; 0x304 <main+0x52>
 30c:	00 c0       	rjmp	.+0      	; 0x30e <main+0x5c>
 30e:	00 00       	nop
#endif

    ds1307_dt_t now;

    while (1) {
        ds1307_read_datetime(&now);
 310:	ce 01       	movw	r24, r28
 312:	08 96       	adiw	r24, 0x08	; 8
 314:	0e 94 69 00 	call	0xd2	; 0xd2 <ds1307_read_datetime>
 318:	2f e5       	ldi	r18, 0x5F	; 95
 31a:	8a ee       	ldi	r24, 0xEA	; 234
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	21 50       	subi	r18, 0x01	; 1
 320:	80 40       	sbci	r24, 0x00	; 0
 322:	90 40       	sbci	r25, 0x00	; 0
 324:	e1 f7       	brne	.-8      	; 0x31e <main+0x6c>
 326:	00 c0       	rjmp	.+0      	; 0x328 <main+0x76>
 328:	00 00       	nop
 32a:	f2 cf       	rjmp	.-28     	; 0x310 <main+0x5e>

0000032c <twi_status>:
#include <avr/io.h>
#include "twi.h"

// Retorna status (TWSR & 0xF8)
uint8_t twi_status(void) {
	return (TWSR & 0xF8);
 32c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
}
 330:	88 7f       	andi	r24, 0xF8	; 248
 332:	08 95       	ret

00000334 <twi_init>:

void twi_init(uint32_t scl_hz) {
 334:	9b 01       	movw	r18, r22
 336:	ac 01       	movw	r20, r24
	// Prescaler = 1
	TWSR &= ~((1<<TWPS0) | (1<<TWPS1));
 338:	e9 eb       	ldi	r30, 0xB9	; 185
 33a:	f0 e0       	ldi	r31, 0x00	; 0
 33c:	80 81       	ld	r24, Z
 33e:	8c 7f       	andi	r24, 0xFC	; 252
 340:	80 83       	st	Z, r24
	// SCL = F_CPU / (16 + 2*TWBR*prescaler)
	// => TWBR = ((F_CPU/SCL)-16)/2
	//
	// Obs: com F_CPU=1MHz, SCL máximo ~62.5kHz.
	// Então use 50kHz (bom e estável).
	uint32_t twbr_val = ((F_CPU / scl_hz) - 16) / 2;
 342:	60 e4       	ldi	r22, 0x40	; 64
 344:	72 e4       	ldi	r23, 0x42	; 66
 346:	8f e0       	ldi	r24, 0x0F	; 15
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	0e 94 18 02 	call	0x430	; 0x430 <__udivmodsi4>
 34e:	da 01       	movw	r26, r20
 350:	c9 01       	movw	r24, r18
 352:	40 97       	sbiw	r24, 0x10	; 16
 354:	a1 09       	sbc	r26, r1
 356:	b1 09       	sbc	r27, r1
 358:	b6 95       	lsr	r27
 35a:	a7 95       	ror	r26
 35c:	97 95       	ror	r25
 35e:	87 95       	ror	r24
	if (twbr_val > 255) twbr_val = 255;
 360:	8f 3f       	cpi	r24, 0xFF	; 255
 362:	91 05       	cpc	r25, r1
 364:	a1 05       	cpc	r26, r1
 366:	b1 05       	cpc	r27, r1
 368:	29 f0       	breq	.+10     	; 0x374 <twi_init+0x40>
 36a:	20 f0       	brcs	.+8      	; 0x374 <twi_init+0x40>
 36c:	8f ef       	ldi	r24, 0xFF	; 255
 36e:	90 e0       	ldi	r25, 0x00	; 0
 370:	a0 e0       	ldi	r26, 0x00	; 0
 372:	b0 e0       	ldi	r27, 0x00	; 0
	TWBR = (uint8_t)twbr_val;
 374:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>

	// Habilita TWI
	TWCR = (1<<TWEN);
 378:	84 e0       	ldi	r24, 0x04	; 4
 37a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 37e:	08 95       	ret

00000380 <twi_start>:
}

uint8_t twi_start(uint8_t address_7bit, uint8_t read) {
 380:	cf 93       	push	r28
 382:	df 93       	push	r29
 384:	c8 2f       	mov	r28, r24
 386:	d6 2f       	mov	r29, r22
	// Envia START
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 388:	84 ea       	ldi	r24, 0xA4	; 164
 38a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
 38e:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 392:	88 23       	and	r24, r24
 394:	e4 f7       	brge	.-8      	; 0x38e <twi_start+0xe>

	uint8_t st = twi_status();
 396:	0e 94 96 01 	call	0x32c	; 0x32c <twi_status>
	if (st != 0x08 && st != 0x10) {
 39a:	88 30       	cpi	r24, 0x08	; 8
 39c:	11 f0       	breq	.+4      	; 0x3a2 <twi_start+0x22>
 39e:	80 31       	cpi	r24, 0x10	; 16
 3a0:	a1 f4       	brne	.+40     	; 0x3ca <twi_start+0x4a>
		return st; // START ou REP START falhou
	}

	// SLA+W ou SLA+R
	uint8_t sla = (address_7bit<<1) | (read ? 1 : 0);
 3a2:	8c 2f       	mov	r24, r28
 3a4:	90 e0       	ldi	r25, 0x00	; 0
 3a6:	88 0f       	add	r24, r24
 3a8:	99 1f       	adc	r25, r25
 3aa:	21 e0       	ldi	r18, 0x01	; 1
 3ac:	d1 11       	cpse	r29, r1
 3ae:	01 c0       	rjmp	.+2      	; 0x3b2 <twi_start+0x32>
 3b0:	20 e0       	ldi	r18, 0x00	; 0
 3b2:	82 2b       	or	r24, r18
	TWDR = sla;
 3b4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 3b8:	84 e8       	ldi	r24, 0x84	; 132
 3ba:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
 3be:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 3c2:	88 23       	and	r24, r24
 3c4:	e4 f7       	brge	.-8      	; 0x3be <twi_start+0x3e>

	st = twi_status();
 3c6:	0e 94 96 01 	call	0x32c	; 0x32c <twi_status>
	// 0x18 = SLA+W ACK
	// 0x40 = SLA+R ACK
	return st;
}
 3ca:	df 91       	pop	r29
 3cc:	cf 91       	pop	r28
 3ce:	08 95       	ret

000003d0 <twi_stop>:

void twi_stop(void) {
	TWCR = (1<<TWINT) | (1<<TWSTO) | (1<<TWEN);
 3d0:	84 e9       	ldi	r24, 0x94	; 148
 3d2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	// não precisa esperar terminar; mas para estudo dá pra esperar:
	while (TWCR & (1<<TWSTO));
 3d6:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 3da:	84 fd       	sbrc	r24, 4
 3dc:	fc cf       	rjmp	.-8      	; 0x3d6 <twi_stop+0x6>
}
 3de:	08 95       	ret

000003e0 <twi_write>:

uint8_t twi_write(uint8_t data) {
	TWDR = data;
 3e0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 3e4:	84 e8       	ldi	r24, 0x84	; 132
 3e6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
 3ea:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 3ee:	88 23       	and	r24, r24
 3f0:	e4 f7       	brge	.-8      	; 0x3ea <twi_write+0xa>
	return twi_status(); // 0x28 = DATA ACK
 3f2:	0e 94 96 01 	call	0x32c	; 0x32c <twi_status>
}
 3f6:	08 95       	ret

000003f8 <twi_read_ack>:

uint8_t twi_read_ack(uint8_t *data) {
 3f8:	fc 01       	movw	r30, r24
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
 3fa:	84 ec       	ldi	r24, 0xC4	; 196
 3fc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
 400:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 404:	99 23       	and	r25, r25
 406:	e4 f7       	brge	.-8      	; 0x400 <__EEPROM_REGION_LENGTH__>
	*data = TWDR;
 408:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
 40c:	80 83       	st	Z, r24
	return twi_status(); // 0x50 = DATA recebido, ACK retornado
 40e:	0e 94 96 01 	call	0x32c	; 0x32c <twi_status>
}
 412:	08 95       	ret

00000414 <twi_read_nack>:

uint8_t twi_read_nack(uint8_t *data) {
 414:	fc 01       	movw	r30, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
 416:	84 e8       	ldi	r24, 0x84	; 132
 418:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
 41c:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 420:	99 23       	and	r25, r25
 422:	e4 f7       	brge	.-8      	; 0x41c <twi_read_nack+0x8>
	*data = TWDR;
 424:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
 428:	80 83       	st	Z, r24
	return twi_status(); // 0x58 = DATA recebido, NACK retornado
 42a:	0e 94 96 01 	call	0x32c	; 0x32c <twi_status>
}
 42e:	08 95       	ret

00000430 <__udivmodsi4>:
 430:	a1 e2       	ldi	r26, 0x21	; 33
 432:	1a 2e       	mov	r1, r26
 434:	aa 1b       	sub	r26, r26
 436:	bb 1b       	sub	r27, r27
 438:	fd 01       	movw	r30, r26
 43a:	0d c0       	rjmp	.+26     	; 0x456 <__udivmodsi4_ep>

0000043c <__udivmodsi4_loop>:
 43c:	aa 1f       	adc	r26, r26
 43e:	bb 1f       	adc	r27, r27
 440:	ee 1f       	adc	r30, r30
 442:	ff 1f       	adc	r31, r31
 444:	a2 17       	cp	r26, r18
 446:	b3 07       	cpc	r27, r19
 448:	e4 07       	cpc	r30, r20
 44a:	f5 07       	cpc	r31, r21
 44c:	20 f0       	brcs	.+8      	; 0x456 <__udivmodsi4_ep>
 44e:	a2 1b       	sub	r26, r18
 450:	b3 0b       	sbc	r27, r19
 452:	e4 0b       	sbc	r30, r20
 454:	f5 0b       	sbc	r31, r21

00000456 <__udivmodsi4_ep>:
 456:	66 1f       	adc	r22, r22
 458:	77 1f       	adc	r23, r23
 45a:	88 1f       	adc	r24, r24
 45c:	99 1f       	adc	r25, r25
 45e:	1a 94       	dec	r1
 460:	69 f7       	brne	.-38     	; 0x43c <__udivmodsi4_loop>
 462:	60 95       	com	r22
 464:	70 95       	com	r23
 466:	80 95       	com	r24
 468:	90 95       	com	r25
 46a:	9b 01       	movw	r18, r22
 46c:	ac 01       	movw	r20, r24
 46e:	bd 01       	movw	r22, r26
 470:	cf 01       	movw	r24, r30
 472:	08 95       	ret

00000474 <_exit>:
 474:	f8 94       	cli

00000476 <__stop_program>:
 476:	ff cf       	rjmp	.-2      	; 0x476 <__stop_program>
