

================================================================
== Vivado HLS Report for 'copyToPS'
================================================================
* Date:           Fri Aug 24 00:03:13 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  43227|  43227|  43227|  43227|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name           |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- copyToPSLoop_copyToPS_label2  |  43225|  43225|        27|          1|          1|  43200|    yes   |
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	29  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eventSlice, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%eventSlice_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventSlice_offset)"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]

 <State 2> : 7.19ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB35 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %tmp_mid2_v, %BurstBB35 ]" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %0 ], [ %j_1, %BurstBB35 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i16 %p_shl to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i12 %p_shl1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 40 [1/1] (2.07ns)   --->   "%tmp_s = sub i17 %p_shl_cast, %p_shl1_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.42ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, -22336"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 43200, i64 43200, i64 43200)"
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%indvar_flatten_next = add i16 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %j, -16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%j_mid2 = select i1 %exitcond, i8 0, i8 %j" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i8 %i_3, i8 %i" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i_3, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i16 %p_shl_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i_3, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i12 %p_shl1_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 53 [1/1] (2.07ns)   --->   "%tmp_mid1 = sub i17 %p_shl_cast_mid1, %p_shl1_cast_mid1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_mid2 = select i1 %exitcond, i17 %tmp_mid1, i17 %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_7_mid2 = sext i17 %tmp_mid2 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 56 [12/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns) (out node of the LUT)   --->   "%sum2 = add i32 %eventSlice_offset_re, %tmp_7_mid2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%eventSlice_addr = getelementptr i8* %eventSlice, i32 %sum2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 59 [20/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j_mid2, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 4.52ns
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_cast = zext i8 %j_mid2 to i18" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 62 [1/1] (4.52ns)   --->   "%mul = mul i18 %zext_cast, 274" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul, i32 14, i32 17)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 64 [11/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [19/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [20/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.39ns
ST_4 : Operation 67 [10/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [18/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [19/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.39ns
ST_5 : Operation 70 [9/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [17/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [18/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.39ns
ST_6 : Operation 73 [8/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [16/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [17/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.39ns
ST_7 : Operation 76 [7/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [15/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [16/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.39ns
ST_8 : Operation 79 [6/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [14/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [15/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 4.39ns
ST_9 : Operation 82 [5/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [13/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [14/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.39ns
ST_10 : Operation 85 [4/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [12/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [13/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.39ns
ST_11 : Operation 88 [3/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [11/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [12/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.39ns
ST_12 : Operation 91 [2/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [10/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [11/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.39ns
ST_13 : Operation 94 [1/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [9/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [10/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.01ns
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_mid2_v, i6 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i14 %tmp to i15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_mid2_v, i2 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %tmp_63 to i15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 101 [1/1] (1.81ns)   --->   "%tmp_64 = sub i15 %p_shl4_cast, %p_shl5_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_71_cast = sext i15 %tmp_64 to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%newIndex2_cast = zext i8 %newIndex to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_14 : Operation 104 [1/1] (1.94ns)   --->   "%tmp_65 = add i16 %tmp_71_cast, %newIndex2_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_72_cast = sext i16 %tmp_65 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%glPLSlices_0_addr = getelementptr [32400 x i8]* @glPLSlices_0, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%glPLSlices_1_addr = getelementptr [32400 x i8]* @glPLSlices_1, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%glPLSlices_2_addr = getelementptr [32400 x i8]* @glPLSlices_2, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%glPLSlices_3_addr = getelementptr [32400 x i8]* @glPLSlices_3, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 110 [2/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 111 [2/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 112 [2/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 113 [2/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 114 [8/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [9/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 5.21ns
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%arrayNo = sext i4 %tmp_14 to i8" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i8 %arrayNo to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 118 [1/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 119 [1/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 120 [1/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 121 [1/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 122 [1/1] (1.95ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i16(i8 %glPLSlices_0_load, i8 %glPLSlices_1_load, i8 %glPLSlices_2_load, i8 %glPLSlices_3_load, i16 %arrayNo_cast) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [7/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [8/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.87ns
ST_16 : Operation 125 [6/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [7/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.87ns
ST_17 : Operation 127 [5/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [6/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.87ns
ST_18 : Operation 129 [4/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [5/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.87ns
ST_19 : Operation 131 [3/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [4/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.87ns
ST_20 : Operation 133 [2/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [3/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.53ns
ST_21 : Operation 135 [1/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (1.66ns)   --->   "%tmp_16 = icmp eq i16 %tmp_15, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %ReqBB, label %BurstBB"
ST_21 : Operation 138 [2/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.30ns
ST_22 : Operation 139 [1/1] (7.30ns)   --->   "%eventSlice_addr_1_wr = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %eventSlice_addr, i32 240)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 140 [1/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (1.66ns)   --->   "%tmp_18 = icmp eq i16 %tmp_17, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %RespBB, label %BurstBB35"

 <State 23> : 7.30ns
ST_23 : Operation 143 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %eventSlice_addr, i8 %tmp_8, i1 true)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 7.30ns
ST_24 : Operation 144 [5/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 7.30ns
ST_25 : Operation 145 [4/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 7.30ns
ST_26 : Operation 146 [3/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 7.30ns
ST_27 : Operation 147 [2/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 7.30ns
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @copyToPSLoop_copyToP)"
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "br label %BurstBB"
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_4) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:22]
ST_28 : Operation 154 [1/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "br label %BurstBB35"
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "br label %1"

 <State 29> : 0.00ns
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:24]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [11]  (1.77 ns)

 <State 2>: 7.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [13]  (0 ns)
	'icmp' operation ('exitcond', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [26]  (1.55 ns)
	'select' operation ('j_mid2', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [27]  (1.25 ns)
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [46]  (4.52 ns)

 <State 4>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 5>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 6>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 7>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 9>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 10>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 11>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 12>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 13>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [50]  (4.39 ns)

 <State 14>: 7.01ns
The critical path consists of the following:
	'sub' operation ('tmp_64', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [33]  (1.81 ns)
	'add' operation ('tmp_65', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [52]  (1.94 ns)
	'getelementptr' operation ('glPLSlices_1_addr', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [55]  (0 ns)
	'load' operation ('glPLSlices_1_load', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) on array 'glPLSlices_1' [59]  (3.25 ns)

 <State 15>: 5.21ns
The critical path consists of the following:
	'load' operation ('glPLSlices_0_load', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) on array 'glPLSlices_0' [58]  (3.25 ns)
	'mux' operation ('tmp_8', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [62]  (1.96 ns)

 <State 16>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_15') [65]  (3.87 ns)

 <State 17>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_15') [65]  (3.87 ns)

 <State 18>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_15') [65]  (3.87 ns)

 <State 19>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_15') [65]  (3.87 ns)

 <State 20>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_15') [65]  (3.87 ns)

 <State 21>: 5.53ns
The critical path consists of the following:
	'urem' operation ('tmp_15') [65]  (3.87 ns)
	'icmp' operation ('tmp_16') [66]  (1.66 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [69]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus write on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [72]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [79]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [79]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [79]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [79]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [79]  (7.3 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
