/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_1z[10] ? celloutsig_0_9z[0] : 1'h1;
  assign celloutsig_1_9z = ~(celloutsig_1_7z & celloutsig_1_3z[6]);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? in_data[39] : in_data[66]);
  assign celloutsig_1_7z = ~celloutsig_1_6z[3];
  assign celloutsig_1_10z = ~celloutsig_1_5z[2];
  assign celloutsig_1_15z = celloutsig_1_4z ^ celloutsig_1_3z[2];
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[170];
  assign celloutsig_1_2z = in_data[187] ^ celloutsig_1_1z;
  assign celloutsig_0_5z = ~(celloutsig_0_0z ^ celloutsig_0_1z[1]);
  assign celloutsig_0_11z = { celloutsig_0_6z[2], 1'h1, celloutsig_0_6z[0], celloutsig_0_7z, celloutsig_0_10z } + { in_data[26:25], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_1z[5:2] & { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[128:117] & { in_data[135:125], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_12z[3:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_11z } / { 1'h1, celloutsig_0_6z[2], 1'h1, celloutsig_0_6z[0], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[175:161], celloutsig_1_9z } == { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_16z[9:0], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_11z } >= { celloutsig_1_6z[10:1], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_7z = celloutsig_0_4z[2:0] >= { celloutsig_0_4z[1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[180:179], celloutsig_1_7z } >= celloutsig_1_3z[11:9];
  assign celloutsig_0_0z = in_data[92:77] > in_data[95:80];
  assign celloutsig_0_8z = { in_data[71], celloutsig_0_2z, celloutsig_0_3z } && celloutsig_0_1z[11:9];
  assign celloutsig_1_0z = in_data[164:158] && in_data[158:152];
  assign celloutsig_1_4z = in_data[129:122] && in_data[105:98];
  assign celloutsig_0_1z = { in_data[93:80], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[73:62], celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_5z = { in_data[183:181], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[5:1], celloutsig_1_0z };
  assign celloutsig_0_12z = - { celloutsig_0_11z[3:1], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_17z = celloutsig_0_8z & celloutsig_0_12z[3];
  assign celloutsig_1_13z = celloutsig_1_3z[6] & celloutsig_1_12z[1];
  assign celloutsig_0_2z = ^ in_data[41:19];
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_7z } - { celloutsig_1_6z[10:4], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_16z = in_data[171:161] ~^ { celloutsig_1_6z[9:4], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = { celloutsig_0_4z[3:2], celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_3z = { in_data[107:99], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z };
  assign { celloutsig_0_6z[0], celloutsig_0_6z[2] } = { celloutsig_0_5z, celloutsig_0_2z } ~^ { celloutsig_0_2z, celloutsig_0_4z[3] };
  assign celloutsig_0_6z[1] = 1'h1;
  assign { out_data[128], out_data[105:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
