// Seed: 3437294273
module module_0;
  assign id_1[1] = (id_1);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4
    , id_13,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    output wor id_8,
    input uwire id_9,
    output tri1 id_10,
    output tri id_11
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output wire id_2
    , id_11,
    input tri0 id_3,
    output uwire id_4,
    output tri id_5,
    input supply1 id_6
    , id_12,
    output tri1 id_7,
    output supply0 id_8,
    input wire id_9
);
  wor id_13 = 1'd0;
  module_0 modCall_1 ();
endmodule
