# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 13:53:12  September 04, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		outCPLD_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM240T100C5
set_global_assignment -name TOP_LEVEL_ENTITY outCPLD
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:53:12  SEPTEMBER 04, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_location_assignment PIN_1 -to out[1]
set_location_assignment PIN_61 -to eoutP[1]
set_location_assignment PIN_58 -to eoutP[2]
set_location_assignment PIN_57 -to eoutP[3]
set_location_assignment PIN_56 -to eoutP[4]
set_location_assignment PIN_55 -to eoutP[5]
set_location_assignment PIN_54 -to eoutP[6]
set_location_assignment PIN_53 -to eoutP[7]
set_location_assignment PIN_52 -to eoutP[8]
set_location_assignment PIN_100 -to eout[1]
set_location_assignment PIN_99 -to eout[2]
set_location_assignment PIN_64 -to pclk_50M
set_location_assignment PIN_40 -to out[28]
set_location_assignment PIN_38 -to out[27]
set_location_assignment PIN_36 -to out[26]
set_location_assignment PIN_35 -to out[25]
set_location_assignment PIN_34 -to out[24]
set_location_assignment PIN_33 -to out[23]
set_location_assignment PIN_30 -to out[22]
set_location_assignment PIN_29 -to out[21]
set_location_assignment PIN_28 -to out[20]
set_location_assignment PIN_27 -to out[19]
set_location_assignment PIN_26 -to out[18]
set_location_assignment PIN_21 -to out[17]
set_location_assignment PIN_20 -to out[16]
set_location_assignment PIN_19 -to out[15]
set_location_assignment PIN_18 -to out[14]
set_location_assignment PIN_17 -to out[13]
set_location_assignment PIN_16 -to out[12]
set_location_assignment PIN_15 -to out[11]
set_location_assignment PIN_14 -to out[10]
set_location_assignment PIN_12 -to out[9]
set_location_assignment PIN_8 -to out[8]
set_location_assignment PIN_7 -to out[7]
set_location_assignment PIN_6 -to out[6]
set_location_assignment PIN_5 -to out[5]
set_location_assignment PIN_4 -to out[4]
set_location_assignment PIN_3 -to out[3]
set_location_assignment PIN_2 -to out[2]
set_location_assignment PIN_50 -to outP[8]
set_location_assignment PIN_49 -to outP[7]
set_location_assignment PIN_48 -to outP[6]
set_location_assignment PIN_47 -to outP[5]
set_location_assignment PIN_44 -to outP[4]
set_location_assignment PIN_43 -to outP[3]
set_location_assignment PIN_42 -to outP[2]
set_location_assignment PIN_41 -to outP[1]
set_location_assignment PIN_98 -to eout[3]
set_location_assignment PIN_97 -to eout[4]
set_location_assignment PIN_96 -to eout[5]
set_location_assignment PIN_95 -to eout[6]
set_location_assignment PIN_92 -to eout[7]
set_location_assignment PIN_91 -to eout[8]
set_location_assignment PIN_89 -to eout[9]
set_location_assignment PIN_67 -to eout[28]
set_location_assignment PIN_68 -to eout[27]
set_location_assignment PIN_69 -to eout[26]
set_location_assignment PIN_70 -to eout[25]
set_location_assignment PIN_71 -to eout[24]
set_location_assignment PIN_72 -to eout[23]
set_location_assignment PIN_73 -to eout[22]
set_location_assignment PIN_74 -to eout[21]
set_location_assignment PIN_75 -to eout[20]
set_location_assignment PIN_76 -to eout[19]
set_location_assignment PIN_77 -to eout[18]
set_location_assignment PIN_78 -to eout[17]
set_location_assignment PIN_81 -to eout[16]
set_location_assignment PIN_82 -to eout[15]
set_location_assignment PIN_83 -to eout[14]
set_location_assignment PIN_84 -to eout[13]
set_location_assignment PIN_85 -to eout[12]
set_location_assignment PIN_86 -to eout[11]
set_location_assignment PIN_87 -to eout[10]
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH outCPLD_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME outCPLD_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id outCPLD_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME outCPLD_tb -section_id outCPLD_tb
set_global_assignment -name EDA_TEST_BENCH_FILE outCPLD_tb.sv -section_id outCPLD_tb
set_global_assignment -name SDC_FILE outCPLD.sdc
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED WITH WEAK PULL-UP"