Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 15 21:39:21 2021
| Host         : EvengerBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           33 |
| Yes          | No                    | No                     |              15 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              71 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | RGB_Core1/valcount[8]_i_1_n_0 |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uartData[6]_i_1_n_0           |                                               |                5 |              7 |         1.40 |
|  CLK_IBUF_BUFG | uartSend                      |                                               |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG |                               | RGB_Core1/windowcount[7]_i_1_n_0              |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | RGB_Core1/valcount[8]_i_1_n_0 | RGB_Core1/valcount                            |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG |                               | Inst_UART_TX_CTRL/bitTmr[0]_i_1_n_0           |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG |                               | Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                               | Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                               | Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                               | Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                               | reset_cntr0                                   |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                               | RGB_Core1/deltacount[0]_i_1_n_0               |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | uartData[6]_i_1_n_0           | strIndex0                                     |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                               |                                               |               19 |             32 |         1.68 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/txBit       | Inst_UART_TX_CTRL/READY                       |                9 |             32 |         3.56 |
+----------------+-------------------------------+-----------------------------------------------+------------------+----------------+--------------+


