
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2504744 heartbeat IPC: 3.99242 cumulative IPC: 3.99242 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2504744 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 35931072 heartbeat IPC: 0.299165 cumulative IPC: 0.299165 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 70367640 heartbeat IPC: 0.290389 cumulative IPC: 0.294712 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 104222169 heartbeat IPC: 0.295381 cumulative IPC: 0.294935 (Simulation time: 0 hr 8 min 23 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 138688494 heartbeat IPC: 0.290138 cumulative IPC: 0.293721 (Simulation time: 0 hr 11 min 2 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 172806958 heartbeat IPC: 0.293096 cumulative IPC: 0.293596 (Simulation time: 0 hr 13 min 40 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 207340024 heartbeat IPC: 0.289577 cumulative IPC: 0.292918 (Simulation time: 0 hr 16 min 20 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 263953543 heartbeat IPC: 0.176636 cumulative IPC: 0.267739 (Simulation time: 0 hr 21 min 32 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 297293977 heartbeat IPC: 0.299936 cumulative IPC: 0.27138 (Simulation time: 0 hr 24 min 8 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 331082072 heartbeat IPC: 0.295962 cumulative IPC: 0.273908 (Simulation time: 0 hr 26 min 45 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 365646489 heartbeat IPC: 0.289315 cumulative IPC: 0.275375 (Simulation time: 0 hr 29 min 24 sec) 
Finished CPU 0 instructions: 100000001 cycles: 363141745 cumulative IPC: 0.275375 (Simulation time: 0 hr 29 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.275375 instructions: 100000001 cycles: 363141745
cpu0_DTLB TOTAL     ACCESS:   13664534  HIT:   13614084  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6947186  HIT:    6934567  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6717348  HIT:    6679517  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 362.082 cycles
cpu0_ITLB TOTAL     ACCESS:     118712  HIT:     118711  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118712  HIT:     118711  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 687 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 318.167 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 353.123 cycles
cpu0_L1D TOTAL     ACCESS:   15129142  HIT:    9808616  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4355680  HIT:    3549317  MISS:     806363
cpu0_L1D RFO       ACCESS:   10723029  HIT:    6208915  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50433  HIT:      50384  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 508.951 cycles
cpu0_L2C TOTAL     ACCESS:    9834649  HIT:    6608186  MISS:    3226463
cpu0_L2C LOAD      ACCESS:     806369  HIT:        193  MISS:     806176
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093969  MISS:    2420145
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514117  HIT:    4514024  MISS:         93
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 819.774 cycles
LLC TOTAL     ACCESS:    5646845  HIT:    1119547  MISS:    4527298
LLC LOAD      ACCESS:     806176  HIT:         49  MISS:     806127
LLC RFO       ACCESS:    2420145  HIT:     293945  MISS:    2126200
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420475  HIT:     825546  MISS:    1594929
LLC TRANSLATION ACCESS:         49  HIT:          7  MISS:         42
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 569.262 cycles
Insertion Distribution: 
	LOAD 0 0 0 11787 867940 
	RFO 150596 0 0 444403 1725857 
	PREF 0 0 0 0 0 
	WRITEBACK 0 0 0 0 1722469 
	 0 0 0 48 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      52801  ROW_BUFFER_MISS:    2879347
 DBUS AVG_CONGESTED_CYCLE:    3.99589
 WQ ROW_BUFFER_HIT:      24790  ROW_BUFFER_MISS:    2103164  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.835
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

