[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of M24C08-FMN6TP production of ST MICROELECTRONICS from the text:Features\n• Compatible with following I2C bus modes:\n– 400 kHz\n– 100 kHz\n• Memory array:\n– 8 Kbit (1 Kbyte) of EEPROM\n– Page size: 16 byte\n• Single supply voltage:\n– M24C08-W: 2.5 V to 5.5 V\n– M24C08-R: 1.8 V to 5.5 V\n– M24C08-F:\n1.7 V to 5.5 V\n1.6 V to 5.5 V (under temperature constraint)\n• Write:\n– Byte write within 5 ms\n– Page write within 5 ms\n• Operating temperature range:\n– from -40 °C up to +85 °C\n• Random and sequential read modes\n• Write protect of the whole memory array\n• Enhanced ESD/latch-Up protection\n• More than 4 million write cycles\n• More than 200-years data retention\nPackages\nPackages RoHS-compliant and Halogen-free\n• SO8N (ECOPACK2)\n• TSSOP8 (ECOPACK2)\n• UFDFPN8 (ECOPACK2)\n• UFDFPN5 (ECOPACK2)\n• WLCSP (ECOPACK2)TSSOP8 (DW)\n169 mil widthSO8N (MN)\n150 mil width\nUFDFPN8 (MC)\nDFN8 - 2 x 3 mmUFDFPN5 (MH)\nDFN5 - 1.7 x 1.4 mm\nWLCSP (CT)\nProduct status link\nM24C08-W\nM24C08-R\nM24C08-F8-Kbit serial I²C bus EEPROMM24C08-W M24C08-R M24C08-F\nDatasheet\nDS9362  - Rev 7  - July 2022\nFor further information contact your local STMicroelectronics sales office.www.st.com\n1 Description\nThe M24C08 is an 8-Kbit I2C-compatible EEPROM (electrically erasable programmable memory) organized as 1\nK × 8 bits.\nThe M24C08-W  can be accessed with a supply voltage from 2.5 V to 5.5 V, the M24C08-R  can be accessed with\na supply voltage from 1.8 V to 5.5 V, and the M24C08-F  can be accessed either with a supply voltage from 1.7\nV to 5.5 V (over the full temperature range) or with an extended supply voltage from 1.6 V to 5.5 V under some\nrestricted conditions.\nFigure 1. Logic diagram\nE2 SDAVCC\nM24xxx\nWCSCL\nVSS\nTable 1. Signal names\nSignal name Function Direction\nE2(1) Chip enable Input\nSDA Serial data I/O\nSCL Serial clock Input\nWC(2) Write control Input\nVCC Supply voltage -\nVSS Ground -\n \n1. Signal not connected in the DFN5 and WLCSP packages.\n2. Signal not connected in the WLCSP package\n M24C08-W M24C08-R M24C08-F\nDescription\nDS9362  - Rev 7 page 2/43\nFigure 2. 8-pin package connections, top view\nMS30988V1SDA VSSSCLWC NCNC VCC\nE21\n2\n3\n48\n7\n6\n5\n1. NC: not connected.\n2. See Section 9  Package information  for package dimensions, and how to identify pin 1\nFigure 3. UFDFPN5 (DFN5) package connections\nSDA SCLWC 1\n2\n3 4VCC\nVSS5\n21\n2\n3 45\n2\nTop view\n(marking side)Bottom view\n(pads side)ABCD\nXYZWVSS\n1. Inputs E2 is not connected. Refer to Section 4.5  Device addressing  for further explanations.\nFigure 4. WLCSP connections (top view, marking side, with balls on the underside)\nMS35053V1SCL•\nSDAVCC VSS\nB2\nA1\nPIN 1 (A1)\nMarking side\n(top view)Bump  side\n(bottom view)SCL SDAVCC VSS\nBA2 1\n1. The E2 and WC inputs are not connected to a ball. WC input is therefore decoded as "0" and the device\nremains always accessible in write mode (see also Section 2.4  Write control (WC) ).\nTable 2. WLCSP signals vs. bump position\nPosition A B\n1 VCC SCL\n2 VSS SDAM24C08-W M24C08-R M24C08-F\nDescription\nDS9362  - Rev 7 page 3/43\n2 Signal description\n2.1 Serial clock (SCL)\nThe signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on\nSDA(out).\n2.2 Serial data (SDA)\nSDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output\nthat may be wired-AND with other open drain or open collector signals on the bus. A pull-up resistor must be\nconnected from serial data (SDA) to V CC (Figure 13  indicates how to calculate the value of the pull-up resistor).\n2.3 Chip enable (E2)\nThis input signal is used to set the value that is to be looked for on the bit b3 of the device select code. This input\nmust be tied to V CC or V SS, to establish the device select code as shown in Figure 4 . When not connected (left\nfloating), this input is read as low (0).\nFigure 5. Chip enable inputs connection\nVCC\nM24xxx\nVSSEiVCC\nM24xxx\nVSSEi\nFor the UFDFPN5 package, the E2 input is not connected.\n2.4 Write control ( WC)\nThis input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write\noperations are disabled to the entire memory array when write control ( WC) is driven high. Write operations are\nenabled when write control ( WC) is either driven low or left floating.\nWhen write control ( WC) is driven high, device select and address bytes are acknowledged, data bytes are not\nacknowledged.\n2.5 VSS (ground)\nVSS is the reference for all signals, including the V CC supply voltage.\n2.6 Supply voltage (V CC)\n2.6.1 Operating supply voltage (V CC)\nPrior to selecting the memory and issuing instructions to it, a valid and stable V CC voltage within the specified\n[VCC(min), V CC(max)] range must be applied (see Operating conditions in Section 8  DC and AC parameters ). In\norder to secure a stable DC supply voltage, it is recommended to decouple the V CC line with a suitable capacitor\n(usually of the order of 10 nF to 100 nF) close to the V CC/VSS package pins.\nThis voltage must remain stable and valid until the end of the transmission of the instruction and, for a write\ninstruction, until the completion of the internal write cycle (t W).M24C08-W M24C08-R M24C08-F\nSignal description\nDS9362  - Rev 7 page 4/43\n2.6.2 Power-up conditions\nThe V CC voltage has to rise continuously from 0 V up to the minimum V CC operating voltage (see Operating\nconditions in Section 8  DC and AC parameters ).\n2.6.3 Device reset\nIn order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.\nAt power-up, the device does not respond to any instruction until V CC has reached the internal reset\nthreshold voltage. This threshold is lower than the minimum V CC operating voltage (see Operating conditions\nin Section 8  DC and AC parameters ). When V CC passes over the POR threshold, the device is reset and enters\nthe standby power mode; however, the device must not be accessed until V CC reaches a valid and stable DC\nvoltage within the specified [V CC(min), V CC(max)] range (see Operating conditions in Section 8  DC and AC\nparameters ).\nIn a similar way, during power-down (continuous decrease in V CC), the device must not be accessed when V CC\ndrops below V CC(min). When V CC drops below the power-on-reset threshold voltage, the device stops responding\nto any instruction sent to it.\n2.6.4 Power-down conditions\nDuring power-down (continuous decrease in V CC), the device must be in the standby power mode (mode reached\nafter decoding a stop condition, assuming that there is no internal write cycle in progress).M24C08-W M24C08-R M24C08-F\nSupply voltage (VCC)\nDS9362  - Rev 7 page 5/43\n3 Block diagram\nThe block diagram of the device is described below.\nFigure 6. Block diagram\nHV GENERATOR                \n+\nSEQUENCERI/O                ARRAYSENSE AMPLIFIERS\nDATA REGISTER\nCONTROL\nLOGICSCL\nSDAPAGE LATCHES X DECODER\nSTART & \nSTOP\nDETECT\nADDRESS\nREGISTERWC\nE2\nY DECODER\nMS57076M24C08-W M24C08-R M24C08-F\nBlock diagram\nDS9362  - Rev 7 page 6/43\n4 Device operation\nThe device supports the I2C protocol. This is summarized in Figure 7 . Any device that sends data on to the bus\nis defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the\ndata transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated\nby the bus master, which also provides the serial clock for synchronization. The device is always a slave in all\ncommunications.\nFigure 7. I2C bus protocol\nSCL\nSDA\nSCL\nSDA\nSDASTART\nConditionSDA\nInputSDA\nChangeSTOP \nCondition\n1 2 3 7 8 9\nMSB ACK\nSTART\nCondition\nSCL1 2 3 7 8 9\nMSB ACK\nSTOP\n ConditionM24C08-W M24C08-R M24C08-F\nDevice operation\nDS9362  - Rev 7 page 7/43\n4.1 Start condition\nStart is identified by a falling edge of serial data (SDA) while serial clock (SCL) is stable in the high state. A start\ncondition must precede any data transfer instruction. The device continuously monitors (except during a write\ncycle) serial data (SDA) and serial clock (SCL) for a start condition.\n4.2 Stop condition\nStop is identified by a rising edge of serial data (SDA) while serial clock (SCL) is stable in the high state. A stop\ncondition terminates communication between the device and the bus master. A read instruction that is followed by\nNoAck can be followed by a stop condition to force the device into the standby mode.\nA stop condition at the end of a write instruction triggers the internal write cycle.\n4.3 Data input\nDuring data input, the device samples serial data (SDA) on the rising edge of serial clock (SCL). For correct\ndevice operation, serial data (SDA) must be stable during the rising edge of serial clock (SCL), and the serial data\n(SDA) signal must change only when serial clock (SCL) is driven low.\n4.4 Acknowledge bit (ACK)\nThe acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master\nor slave device, releases serial data (SDA) after sending eight bits of data. During the 9th clock pulse period, the\nreceiver pulls serial data (SDA) low to acknowledge the receipt of the eight data bits.M24C08-W M24C08-R M24C08-F\nStart condition\nDS9362  - Rev 7 page 8/43\n4.5 Device addressing\nTo start communication between the bus master and the slave device, the bus master must initiate a Start\ncondition. Following this, the bus master sends the device select code, shown in Table 3  (most significant bit first).\nNote: When using the DFN5 and WLCSP package:\n• The E2 and WC pins are not accessible.\n• To properly communicate with the device, the E2 bit must always be set to logic 0 for any operation. See\nTable 3 .\n• No other I2C device using address 1010 xxxx (x = don\'t care) can be connected to the same bus.\nTable 3. Device select code\nPackageDevice type identifier(1) Chip Enable address RW\nb7 b6 b5 b4 b3 b2 b1 b0\nTSSOP8,SO8N, UFDFPN8 1 0 1 0 E2 A9 A8 RW\nDFN5, WLCSP 1 0 1 0 0 A9 A8 RW\n \n1. The MSB, b7, is sent first.\n \nThe 8th bit is the read/ write bit (R W). This bit is set to 1 for read and 0 for write operations.\nIf a match occurs on the device select code, the corresponding device gives an acknowledgement on serial data\n(SDA) during the 9th bit time. If the device does not match the device select code, it deselects itself from the bus,\nand goes into standby mode.M24C08-W M24C08-R M24C08-F\nDevice addressing\nDS9362  - Rev 7 page 9/43\n5 Instructions\n5.1 Write operations\nFollowing a start condition the bus master sends a device select code with the R/ W bit (R W) reset to 0. The\ndevice acknowledges this, as shown in Figure 8 , and waits for the address byte. The device responds to each\naddress byte with an acknowledge bit, and then waits for the data byte.\nTable 4. Address byte\nA7 A6 A5 A4 A3 A2 A1 A0\nWhen the bus master generates a stop condition immediately after a data byte Ack bit (in the “10th bit” time slot),\neither at the end of a byte write or a page write, the internal write cycle t W is triggered. A stop condition at any\nother time slot does not trigger the internal write cycle.\nAfter the stop condition and the successful completion of an internal write cycle (t W), the device internal address\ncounter is automatically incremented to point to the next byte after the last modified byte.\nDuring the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any\nrequests.\nIf the write control input ( WC) is driven high, the write instruction is not executed and the accompanying data\nbytes are not acknowledged, as shown in Figure 9 .M24C08-W M24C08-R M24C08-F\nInstructions\nDS9362  - Rev 7 page 10/43\n5.1.1 Byte write\nAfter the device select code and the address byte, the bus master sends one data byte. If the addressed location\nis write-protected, by write control ( WC) being driven high, the device replies with NoAck, and the location is not\nmodified. If, instead, the addressed location is not write-protected, the device replies with Ack. The bus master\nterminates the transfer by generating a stop condition, as shown in Figure 8 .\nFigure 8. Write mode sequences with WC = 0 (data write enabled)\nStopStartByte Write Dev Select Byte address Data inWC\nStartPage Write Dev Select Byte address Data in 1 Data in 2WC\nData in 3\nPage Write(cont\'d)WC (cont\'d)\nStopData in NACK\nR/WACK ACK\nACK ACK ACK ACK\nR/W\nACK ACKM24C08-W M24C08-R M24C08-F\nWrite operations\nDS9362  - Rev 7 page 11/43\n5.1.2 Page write\nThe page write mode allows up to 16 byte to be written in a single write cycle, provided that they are all located\nin the same page in the memory: that is, the most significant memory address bits, A9/A4, are the same. If more\nbytes are sent than fit up to the end of the page, a “roll-over” occurs, i.e. the bytes exceeding the page end are\nwritten on the same page, from location 0.\nThe bus master sends from 1 to 16 byte of data, each of which is acknowledged by the device if write control\n(WC) is low. If write control ( WC) is high, the contents of the addressed memory location are not modified, and\neach data byte is followed by a NoAck, as shown in Figure 9 . After each transferred byte, the internal page\naddress counter is incremented.\nThe transfer is terminated by the bus master generating a stop condition.\nFigure 9. Write mode sequences with WC = 1 (data write inhibited)\nStopStartByte Write Dev select Byte address Data inWC\nStartPage Write Dev select Byte address Data in 1 Data in 2WC\nData in 3\nAI02803d_ditaPage Write(cont\'d)WC (cont\'d)\nStopData in NACK ACK NO ACK\nR/W\nACK ACK NO ACK NO ACK\nR/W\nNO ACK NO ACKM24C08-W M24C08-R M24C08-F\nWrite operations\nDS9362  - Rev 7 page 12/43\n5.1.3 Minimizing write delays by polling on ACK\nThe maximum write time (t w) is shown in Section 8  DC and AC parameters , but the typical time is shorter. To\nmake use of this, a polling sequence can be used by the bus master.\nThe sequence, as shown in Figure 10 , is:\n• Initial condition: a write cycle is in progress.\n• Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new\ninstruction).\n• Step 2: if the device is busy with the internal write cycle, no Ack is returned and the bus master goes back\nto step 1. If the device has terminated the internal write cycle, it responds with an Ack, indicating that the\ndevice is ready to receive the second part of the instruction (the first byte of this instruction having been sent\nduring Step 1).\nFigure 10. Write cycle polling flowchart using ACK\nWrite cycle\nin progress        \nNext\noperation is\naddressing the\nmemoryStart condition\nACK\nreturned\nYESNO\nYES NO\nRe-start\nStop\nData for the\nwrite operationSend address\nand receive ACK\nYES NO\nContinue the\nwrite operationContinue the\nrandom read operationDevice select\nwith RW = 1First byte of instruction \nwith RW = 0 already \ndecoded by the deviceDevice select\nwith RW = 0\nStartCondition\n1. The seven most significant bits of the device select code of a random read (bottom right box in the\nFigure 10 ) must be identical to the seven most significant bits of the device select code of the write (polling\ninstruction in the Figure 10 ).M24C08-W M24C08-R M24C08-F\nWrite operations\nDS9362  - Rev 7 page 13/43\n5.2 Read operations\nRead operations are performed independently of the state of the write control ( WC) signal.\nAfter the successful completion of a read operation, the device internal address counter is incremented by one, to\npoint to the next byte address.\nFor the read instructions, after each byte read (data out), the device waits for an acknowledgement (data in)\nduring the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data\ntransfer and switches to its standby mode after a stop condition.\nFigure 11. Read mode sequencesStartDev select * Byte addressStartDev select Data out 1\nData out N\nStopStartCurrent Address Read Dev select Data out\nRandom Address Read\nStopStartDev select * Data out\nSequential Current Read\nStopData out NStartDev select * Byte address Sequential Random Read\nStartDev select * Data out 1StopACK\nR/WNO ACK\nACK\nR/WACK ACK\nR/W\nACK ACK ACK NO ACK\nR/WNO ACK\nACK ACK\nR/WACK ACK\nR/W\nACK NO ACK\nNote: The seven most significant bits of the first device select code of a random read must be identical to the seven\nmost significant bits of the device select code of the write.M24C08-W M24C08-R M24C08-F\nRead operations\nDS9362  - Rev 7 page 14/43\n5.2.1 Random address read\nA dummy write is first performed to load the address into this address counter (as shown in Figure 11 ) but without\nsending a stop condition. Then, the bus master sends another start condition, and repeats the device select code,\nwith the R W bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus\nmaster must not acknowledge the byte, and terminates the transfer with a stop condition.\n5.2.2 Current address read\nFor the current address read operation, following a start condition, the bus master only sends a device select\ncode with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal\naddress counter. The counter is then incremented. The bus master terminates the transfer with a stop condition,\nas shown in Figure 11 , without acknowledging the byte.\n5.2.3 Sequential read\nThis operation can be used after a current address read or a random address read. The bus master does\nacknowledge the data byte output, and sends additional clock pulses so that the device continues to output the\nnext byte in sequence. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and\nmust generate a Stop condition, as shown in Figure 11 .\nThe output data comes from consecutive addresses, with the internal address counter automatically incremented\nafter each byte output. After the last memory address, the address counter “rolls-over”, and the device continues\nto output data from memory address 00h.\nNote: For device delivered in DFN5 package, after the last memory address (3FFh), the address counter doesn\'t\nroll-over to the memory address 00h. The next addresses and data bytes outputted are therefore undefined and\nnot guarantee.\nThe address counter contains meaningful address value only after a Random Address Read (with address value\nbetween 0 and 3FE) has been performed.M24C08-W M24C08-R M24C08-F\nRead operations\nDS9362  - Rev 7 page 15/43\n6 Initial delivery state\nThe device is delivered with all the memory array bits set to 1 (each byte contains FFh).M24C08-W M24C08-R M24C08-F\nInitial delivery state\nDS9362  - Rev 7 page 16/43\n7 Maximum rating\nStressing the device outside the ratings listed in Table 5  may cause permanent damage to the device. These\nare stress ratings only, and operation of the device at these, or any other conditions outside those indicated in\nthe operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for\nextended periods may affect device reliability.\nTable 5. Absolute maximum ratings\nSymbol Parameter Min. Max. Unit\n- Ambient operating temperature -40 130 °C\nTSTG Storage temperature –65 150 °C\nTLEAD Lead temperature during soldering see note (1) °C\nIOL DC output current (SDA = 0) – 5 mA\nVIO Input or output range –0.50 6.5 V\nVCC Supply voltage -0.50 6.5 V\nVESD Electrostatic pulse (human body model)(2) – 3000 V\n \n1. Compliant with JEDEC Std J-STD-020 (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK 7191395\nspecification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July\n2011).\n2. Positive and negative pulses applied on different combinations of pin connections, according to ANSI/ESDA/JEDEC JS-001\n(C1=100 pF, R1=1500 Ω).\n M24C08-W M24C08-R M24C08-F\nMaximum rating\nDS9362  - Rev 7 page 17/43\n8 DC and AC parameters\nThis section summarizes the operating and measurement conditions, and the DC and AC characteristics of the\ndevice.\nTable 6. Operating conditions (voltage range W)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 2.5 5.5 V\nTA Ambient operating temperature –40 85 °C\nfC Operating clock frequency - 400 kHz\nTable 7. Operating conditions (voltage range R)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 1.8 5.5 V\nTA Ambient operating temperature –40 85 °C\nfC Operating clock frequency - 400 kHz\nTable 8. Operating conditions (voltage range F)\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 1.60 1.65 1.70 5.5 V\nTAAmbient operating temperature: READ -40 -40 -40 85\n°C\nAmbient operating temperature: WRITE 0 -20 -40 85\nfC Operating clock frequency - - - 400 kHz\nTable 9. AC measurement conditions\nSymbol Parameter Min. Max. Unit\nCbus Load capacitance 0 100 pF\n- SCL input rise/fall time, SDA input fall time - 50 ns\n- Input levels 0.2 V CC to 0.8 V CC V\n- Input and output timing reference levels 0.3 V CC to 0.7 V CC V\nFigure 12. AC measurement I/O waveform\n0.8V CC\n0.2V CC0.7V CC\n0.3V CCInput and output\nTiming reference levelsInput voltage levelsM24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 18/43\nTable 10. Input parameters\nSymbol Parameter(1) Test condition Min. Max. Unit\nCIN Input capacitance (SDA) - - 8 pF\nCIN Input capacitance (other pins) - - 6 pF\nZL\nInput impedance ( WC)VIN < 0.3 V CC 15 70 kΩ\nZH VIN > 0.7 V CC 500 - kΩ\n \n1. Evaluated by characterization – Not tested in production.\n \nTable 11. Cycling performance\nSymbol Parameter Test condition Max. Unit\nNcycle Write cycle endurance(1)TA ≤  25 °C, V CC(min) < V CC < V CC(max) 4,000,000\nWrite cycle\nTA = 85 °C, V CC(min) < V CC < V CC(max) 1,200,000\n \n1. A write cycle is executed when either a page write or a byte write instruction is decoded.\n \nTable 12. Memory cell data retention\nParameter Test condition Min. Unit\nData retention(1) TA = 55 °C 200 Year\n \n1. The data retention behaviour is checked in production, while the 200-year limit is defined from characterization and\nqualification results.\n M24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 19/43\nTable 13. DC characteristics (M24C08-W)\nSymbol Parameter Test conditions (in addition to those in Table 6  and Table 9 ) Min. Max. Unit\nILIInput leakage current\n(E2, SCL, SDA)VIN = VSS or V CC, device in standby mode - ± 2 µA\nILO Output leakage current SDA in Hi-Z, external voltage applied on SDA: V SS or V CC - ± 2 µA\nICC Supply current (Read)fC = 400 kHz\n2.5 V ≤ V CC ≤ 5.5 V- 1 mA\nICC0(1)Supply current (Write)Value averaged over t W,\n2.5 V ≤ V CC ≤ 5.5 V- 1 mA\nICC1 Standby supply currentDevice not selected(2),\nVIN = V SS or V CC, VCC = 2.5 V- 2 μA\nDevice not selected(2),\nVIN = V SS or V CC, VCC = 5.5 V- 3 μA\nVILInput low voltage\n(SCL, SDA, WC, E2)\n(3)- –0.45 0.3 V CC V\nVIHInput high voltage\n(SCL, SDA, WC, E2)(4)- 0.7 V CC VCC+1 V\nVOL Output low voltageIOL = 2.1 mA, V CC = 2.5 V or\nIOL = 3 mA, V CC = 5.5 V- 0.4 V\n \n1. Evaluated by characterization - Not tested in production.\n2. The device is not selected after power-up, after a read instruction (after the stop condition), or after the completion of the\ninternal write cycle t W (tW is triggered by the correct decoding of a write instruction).\n3. E2 input should be tied to V SS (see Section 2.3  Chip enable (E2) )\n4. E2 input should be tied to V CC (see Section 2.3  Chip enable (E2) )\n M24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 20/43\nTable 14. DC characteristics (M24C08-R)\nSymbol ParameterTest conditions(1) (in addition to those in Table 7\nand Table 9 )Min. Max. Unit\nILIInput leakage current\n(E2, SCL, SDA)VIN = VSS or V CC, device in standby mode - ± 2 µA\nILO Output leakage currentSDA in Hi-Z, external voltage applied on SDA: V SS or\nVCC- ± 2 µA\nICC Supply current (Read) VCC = 1.8 V, f c= 400 kHz - 0.8 mA\nICC0(2)Supply current (Write)Value averaged over t W\nVCC ≤ 2.5 V- 1 mA\nICC1 Standby supply currentDevice not selected,(3)\nVIN = VSS or V CC, VCC = 1.8 V- 1 µA\nVILInput low voltage (SCL, SDA,\nWC, E2)(4)2.5 V ≤ V CC -0.45 0.3 V CC\nV\nVCC < 2.5 V -0.45 0.25 V CC\nVIHInput high voltage\n(SCL, SDA)VCC < 2.5 V 0.75 V CC 6.5 V\nInput high voltage\n(WC, E2)\n(5)VCC < 2.5 V 0.75 V CCVCC+0.6 V\nVOL Output low voltage IOL = 0.7 mA, V CC = 1.8 V - 0.2 V\n \n1. If the application uses the voltage range R device with 2.5 V ≤ Vcc ≤ 5.5 V and -40 °C < TA < +85 °C, refer to Table 13\ninstead of this table.\n2. Evaluated by characterization - Not tested in production.\n3. The device is not selected after power-up, after a read instruction (after the stop condition), or after the completion of the\ninternal write cycle t W (tW is triggered by the correct decoding of a write instruction).\n4. E2 input should be tied to V SS (see Section 2.3  Chip enable (E2) )\n5. E2 input should be tied to V CC (see Section 2.3  Chip enable (E2) )\n M24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 21/43\nTable 15. DC characteristics (M24C08-F)\nSymbol ParameterTest conditions(1) (in addition to those in Table 8\nand Table 9 )Min. Max. Unit\nILIInput leakage current\n(E2, SCL, SDA)VIN = VSS or V CC\ndevice in Standby mode- ± 2 µA\nILO Output leakage current SDA in Hi-Z, V OUT - VSS or V CC - ± 2 µA\nICC Supply current (Read) VCC = 1.6 V or 1.7 V, f c= 400 kHz - 0.8 mA\nICC0(2)Supply current (Write)Value averaged over t W\nVCC ≤ 1.8 V- 1 mA\nICC1 Standby supply currentDevice not selected(3),\nVIN = VSS or V CC, VCC ≤ 1.8 V- 1 µA\nVILInput low voltage (SCL, SDA,\nWC, E2)(4)2.5 V ≤ V CC -0.45 0.3 V CC\nV\nVCC < 2.5 V -0.45 0.25 V CC\nVIHInput high voltage\n(SCL, SDA)VCC < 2.5 V 0.75 V CC 6.5 V\nInput high voltage\n(WC, E2)(5)VCC < 2.5 V 0.75 V CCVCC+0.6 V\nVOL Output low voltage IOL = 0.7 mA, V CC = 1.8 V - 0.2 V\n \n1. If the application uses the voltage range F device with 2.5 V ≤ V CC ≤ 5.5 V , refer to Table 13  instead of this table.\n2. Evaluated by characterization - Not tested in production.\n3. The device is not selected after power-up, after a read instruction (after the stop condition), or after the completion of the\ninternal write cycle t W (tW is triggered by the correct decoding of a write instruction).\n4. E2 input should be tied to Vss (see Section 2.3  Chip enable (E2) )\n5. E2 input should be tied to V CC (see Section 2.3  Chip enable (E2) )\n M24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 22/43\nTable 16. 400 kHz AC characteristics (I2C Fast-mode)\nSymbol Alt. Parameter Min. Max. Unit\nfC fSCL Clock frequency - 400 kHz\ntCHCL tHIGH Clock pulse width high 600 - ns\ntCLCH tLOW Clock pulse width low 1300 - ns\ntQL1QL2(1) tF SDA (out) fall time 20(2) 300 ns\ntXH1XH2 tR Input signal rise time(3) (3) ns\ntXL1XL2 tF Input signal fall time(3) (3) ns\ntDXCH tSU:DAT Data in set up time 100 - ns\ntCLDX tHD:DAT Data in hold time 0 - ns\ntCLQX(4) tDH Data out hold time 100 - ns\ntCLQV(5) tAA Clock low to next data valid (access time) - 900 ns\ntCHDL(6) tSU:STA Start condition setup time 600 - ns\ntDLCL tHD:STA Start condition hold time 600 - ns\ntCHDH tSU:STO Stop condition set up time 600 - ns\ntDHDL tBUF Time between Stop condition and next Start condition 1300 - ns\ntW tWR Write time - 5 ms\ntNS(1)- Pulse width ignored (input filter on SCL and SDA) - single glitch - 100 ns\n \n1. Evaluated by characterization - Not tested in production.\n2. With C L = 10 pF.\n3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I²C specification\nthat the input signal rise and fall times be more than 20 ns and less than 300 ns when f C < 400 kHz.\n4. The min value for t CLQX  (data out hold time) of the M24xxx devices offers a safe timing to bridge the undefined region of the\nfalling edge SCL.\n5. t CLQV  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V CC or 0.7 V CC, assuming\nthat R bus × C bus time constant is within the values specified in Figure 13 .\n6. For a restart condition, or following a write cycle.\n M24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 23/43\nTable 17. 100 kHz AC characteristics (I2C standard-mode)\nSymbol Alt. Parameter Min. Max. Unit\nfC fSCL Clock frequency - 100 kHz\ntCHCL tHIGH Clock pulse width high 4 - μs\ntCLCH tLOW Clock pulse width low 4.7 - μs\ntXH1XH2 tR Input signal rise time - 1 μs\ntXL1XL2 tF Input signal fall time - 300 ns\ntQL1QL2(1) tF SDA (out) fall time - 300 ns\ntDXCH tSU:DAT Data in setup time 250 - ns\ntCLDX tHD:DAT Data in hold time 0 - ns\ntCLQX(2) tDH Data out hold time 200 - ns\ntCLQV(3) tAA Clock low to next data valid (access time) - 3450 ns\ntCHDL(4) tSU:STA Start condition setup time 4.7 - μs\ntDLCL tHD:STA Start condition hold time 4 - μs\ntCHDH tSU:STO Stop condition setup time 4 - μs\ntDHDL tBUF Time between Stop condition and next Start condition 4.7 - μs\ntW tWR Write time - 5 ms\ntNS(1)- Pulse width ignored (input filter on SCL and SDA), single glitch - 100 ns\n \n1. Evaluated by characterization - Not tested in production.\n2. To avoid spurious start ands stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of\nSDA.\n3. t CLQV  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V CC or 0.7 V CC, assuming\nthat the Rbus × Cbus time constant is within the values specified in Figure 13 .\n4. For a reStart condition, or following a write cycle.\n M24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 24/43\nFigure 13. Maximum R bus value versus bus parasitic capacitance (C bus) for an I2C bus at maximum\nfrequency f C = 400 kHz\n110100\n10 100 1000\nBus line capacitor (pF)I²C bus\nmasterM24xxxRbusVCC\nCbusSCL\nSDARbus x C\nbus = 400 ns  \nHere R bus x C bus = 120 ns\n4 k\n30The R bus x C bus time constant\nmust be below the 400 ns\ntime constant line represented\non the left.Bus line pull-up resistor \n(kΩ)\nFigure 14. AC waveforms\nSCL\nSDA OutSCL\nSDA In\nData validtCLQV tCLQXtCHDHStop\ncondition\ntCHDLStart\ncondition\nWrite cycletW\nData validtQL1QL2SDA In\ntCHDLStart\ncondition\ntDXCH tCLDXSDA\nInput SDA\nChangetCHDH tDHDLStop\nconditionStart\ncondition\ntXH1XH2SCLtCHCL\ntDLCLtCLCH tXH1XH2tXL1XL2\ntXL1XL2\nWC\ntWLDL tDHWH\ntCHCLM24C08-W M24C08-R M24C08-F\nDC and AC parameters\nDS9362  - Rev 7 page 25/43\n9 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages,\ndepending on their level of environmental compliance. ECOPACK specifications, grade definitions and product\nstatus are available at: www.st.com .\nECOPACK is an ST trademark.\n9.1 WLCSP4 package information\nThis WLCSP4 is a 4 ball, 0.703 x 0.713 mm, 0.4 mm pitch, wafer level chip scale package.\nFigure 15. WLCSP4 - Outline\nWafer back side Side viewOrientation reference (4X)aaaED X YDetail Abbb Z\nA2A\nBump\nA1\nZ\nDetail A\nRotated 90 °eee Z\nb (4X)e\nG\nG\nF Fe\nBump side\nSeating planeOrientation reference\nXY\nØddd  MZ Øccc  M\nZ\n(Vc_WLCSP4_ME_V1Package WLCSP4 (package code “(Vc”)\n1. Drawing is not to scale.\n2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.\n3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.\n4. Bump position designation per JESD 95-1, SPP-010.M24C08-W M24C08-R M24C08-F\nPackage information\nDS9362  - Rev 7 page 26/43\nTable 18. WLCSP4 - Mechanical data\nSymbolMillimeters Inches\nMin Typ Max Min Typ Max\nA 0.270 0.295 0.330 0.0106 0.0116 0.0130\nA1 - 0.095 - - 0.0037 -\nA2 - 0.200 - - 0.0079 -\nb - 0.185 - - 0.0073 -\nD - 0.703 0.723 - 0.0277 0.0285\nE - 0.713 0.733 - 0.0281 0.0288\ne - 0.400 - - 0.0157 -\nF - 0.152 - - 0.0060 -\nG - 0.156 - - 0.0061 -\naaa - 0.110 - - 0.0043 -\nbbb - 0.110 - - 0.0043 -\nccc - 0.110 - - 0.0043 -\nddd - 0.060 - - 0.0024 -\neee - 0.060 - - 0.0024 -\n \n1. Values in inches are converted from mm and rounded to 4 decimal digits.\n \n9.1.1 WLCSP4 recommended footprint\nFigure 16. WLCSP4 – Recommended footprint\n0.400\n0.4004 bumps x  Ø 0.185\n1. Dimensions are expressed in millimeters.M24C08-W M24C08-R M24C08-F\nWLCSP4 package information\nDS9362  - Rev 7 page 27/43\n9.2 UFDFPN5 (DFN5) package information\nUFDFPN5 is a 5-lead, 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch dual flat package.\nFigure 17. UFDFPN5 - Outline\nTop view\n(marking side)D\nE\nSide viewA1ABottom view\n(pads side)D1E1bk L\nePin 1 Pin 1\nX\nY\nL1Package UFDFN5 (package code A0UK)\nA0UK_UFDFN5_ME_V3\n1. Maximum package warpage is 0.05 mm.\n2. Exposed copper is not systematic and can appear partially or totally according to the cross section.\n3. Drawing is not to scale.\n4. On the bottom side, pin 1 is identified by the specific pad shape and, on the top side, pin 1 is defined from\nthe orientation of the marking. When reading the marking, pin 1 is below the upper left package corner.\nTable 19. UFDFPN5 - Mechanical data\nSymbolmillimeters inches\nMin Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000 - 0.050 0.0000 - 0.0020\nb(1) 0.175 0.200 0.225 0.0069 0.0079 0.0089\nD 1.600 1.700 1.800 0.0630 0.0669 0.0709\nD1 1.400 1.500 1.600 0.0551 0.0591 0.0630\nE 1.300 1.400 1.500 0.0512 0.0551 0.0591\nE1 0.175 0.200 0.225 0.0069 0.0079 0.0089\nX - 0.200 - - 0.0079 -\nY - 0.200 - - 0.0079 -\ne - 0.400 - - 0.0157 -\nL 0.500 0.550 0.600 0.0197 0.0217 0.0236\nL1 - 0.100 - - 0.0039 -\nk - 0.400 - - 0.0157 -\n \n1. Dimension b applies to plated terminal and is measured between 0.15 and 0.30mm from the terminal tip.\n M24C08-W M24C08-R M24C08-F\nUFDFPN5 (DFN5) package information\nDS9362  - Rev 7 page 28/43\n9.2.1 UFDFPN5 recommended footprint\nFigure 18. UFDFPN5 - Recommended footprint\n1.6000.2000.200\n0.2000.2000.400 0.600\n0.400Pin 1\n1. Dimensions are expressed in millimeters.M24C08-W M24C08-R M24C08-F\nUFDFPN5 (DFN5) package information\nDS9362  - Rev 7 page 29/43\n9.3 UFDFPN8 (DFN8) package information\nThis UFDFPN is a 8-lead, 2 x 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package.\nFigure 19. UFDFPN8 - Outline\nTop viewPin #1 \nID marking\nSide viewSeating planeeeeccc\nCC\nCC\nCBA\n12ND\nE\naaa\naaaA\nA1\nA3\n2x2x\nDatum A\nTerminal tip\nDetail “A”\nEven terminalL1L3L\nee/2Pin #1 \nID marking\nBottom viewSee Detail “A”e\ne12\nND-1 xD2\nL1L3\nE2\nK\nLbPackage UFDFN8 (package code ZW)\n1. Maximum package warpage is 0.05 mm.\n2. Exposed copper is not systematic and can appear partially or totally according to the cross section.\n3. Drawing is not to scale.\n4. The central pad (the area E2 by D2 in the above illustration) must be either connected to V SS or left floating\n(not connected) in the end application.M24C08-W M24C08-R M24C08-F\nUFDFPN8 (DFN8) package information\nDS9362  - Rev 7 page 30/43\nTable 20. UFDFPN8 - Mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.450 0.550 0.600 0.0177 0.0217 0.0236\nA1 0.000 0.020 0.050 0.0000 0.0008 0.0020\nb(2) 0.200 0.250 0.300 0.0079 0.0098 0.0118\nD 1.900 2.000 2.100 0.0748 0.0787 0.0827\nD2 1.200 - 1.600 0.0472 - 0.0630\nE 2.900 3.000 3.100 0.1142 0.1181 0.1220\nE2 1.200 - 1.600 0.0472 - 0.0630\ne - 0.500 - - 0.0197 -\nK 0.300 - - 0.0118 - -\nL 0.300 - 0.500 0.0118 - 0.0197\nL1 - - 0.150 - - 0.0059\nL3 0.300 - - 0.0118 - -\naaa - - 0.150 - - 0.0059\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee(3) - - 0.080 - - 0.0031\n \n1. Values in inches are converted from mm and rounded to four decimal digits.\n2. Dimension b applies to plated terminal and is measured between 0.15 and 0.30 mm from the terminal tip.\n3. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.\n \n9.3.1 UFDFPN8 recommended footprint\nFigure 20. UFDFPN8 - Recommended footprint\n0.5001.600\n0.600\n1.6000.300\n1.400\n1. Dimensions are expressed in millimeters.M24C08-W M24C08-R M24C08-F\nUFDFPN8 (DFN8) package information\nDS9362  - Rev 7 page 31/43\n9.4 TSSOP8 package information\nThis TSSOP is an 8-lead, 3 x 6.4 mm, 0.65 mm pitch, thin shrink small outline package.\nFigure 21. TSSOP8 – Outline\n6P_TSSOP8_ME_V31\ncLED\nk\ne4L1E1\nA2 A\nb8 5\nA1Package TSSOP8 (package code 6P)\n1. Drawing is not to scale.\nTable 21. TSSOP8 – Mechanical data\nSymbolmillimeters inches (1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nD(2) 2.900 3.000 3.100 0.1142 0.1181 0.1220\ne - 0.650 - - 0.0256 -\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1(3) 4.300 4.400 0.0177 0.1693 0.1732 0.1772\nL 0.450 0.600 0.750 0.0181 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0° - 8° 0° - 8°\naaa - - 0.100 - - 0.0039\n \n1. Values in inches are converted from mm and rounded to four decimal digits.\n2. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed\n0.15 mm per side\n3. Dimension “E1” does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per\nside.\n \nNote: The package top may be smaller than the package bottom. Dimensions D and E1 are determinated at the\noutermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interleads flash,\nbut including any mismatch between the top and bottom of plastic body. Measurement side for mold flash,\nprotusions or gate burrs is bottom side.M24C08-W M24C08-R M24C08-F\nTSSOP8 package information\nDS9362  - Rev 7 page 32/43\n9.4.1 TSSOP8 recommended footprint\nFigure 22. TSSOP8 – Recommended footprint2.351.55\n0.65\n0.40\n6P_TSSOP8_FP_V25.80\n7.35\n1. Dimensions are expressed in millimeters.M24C08-W M24C08-R M24C08-F\nTSSOP8 package information\nDS9362  - Rev 7 page 33/43\n9.5 SO8N package information\nThis SO8N is an 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package.\nFigure 23. SO8N – Outline\nE18ccc b\nDc\n1Eh x 45˚\nA2\nk0.25 mm\nLA1GAUGE  PLANEeA\nL1CSEATING  \nPLANEPackage  SO8N  (package  code O7)\n1. Drawing is not to scale.\nTable 22. SO8N – Mechanical data\nSymbolmillimeters inches (1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.750 - - 0.0689\nA1 0.100 - 0.250 0.0039 - 0.0098\nA2 1.250 - - 0.0492 - -\nb 0.280 - 0.480 0.0110 - 0.0189\nc 0.100 - 0.230 0.0030 - 0.0091\nD(2) 4.800 4.900 5.000 0.1890 0.1929 0.1969\nE 5.800 6.000 6.200 0.2283 0.2362 0.2441\nE1(3) 3.800 3.900 4.000 0.1496 0.1535 0.1575\ne - 1.270 - - 0.0500 -\nh 0.250 - 0.500 0.0098 - 0.0197\nk 0° - 8° 0° - 8°\nL 0.400 - 1.270 0.0157 - 0.0500\nL1 - 1.040 - - 0.0409 -\nccc - - 0.100 - - 0.0039\n \n1. Values in inches are converted from mm and rounded to four decimal digits.\n2. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed\n0.15 mm per side\n3. Dimension “E1” does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per\nside.\n \nNote: The package top may be smaller than the package bottom. Dimensions D and E1 are determinated at the\noutermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interleads flash,\nbut including any mismatch between the top and bottom of plastic body. Measurement side for mold flash,\nprotusions or gate burrs is bottom side.M24C08-W M24C08-R M24C08-F\nSO8N package information\nDS9362  - Rev 7 page 34/43\n9.5.1 SO8N recommended footprint\nFigure 24. SO8N - Recommended footprint\n1.270.6 (x8)\n3.9\n6.7\n1. Dimensions are expressed in millimeters.M24C08-W M24C08-R M24C08-F\nSO8N package information\nDS9362  - Rev 7 page 35/43\n10 Ordering information\nTable 23. Ordering information scheme\nExample: M24 C08 -W MC 6TP/T\nDevice type\nM24 = I2C serial access EEPROM\nDevice function\nC08 = 8 Kbit (1K x 8 bit)\nOperating voltage\nW = V CC = 2.5 V to 5.5 V\nR = V CC = 1.8 V to 5.5 V\nF = V CC = 1.6 V or 1.7 V to 5.5 V\nPackage(1)\nMN = SO8N (150 mil width)\nDW = TSSOP8 (169 mil width)\nMC = UFDFPN8 (DFN8)\nMH = UFDFPN5 (DFN5)\nCT = Thin WLCSP (chip scale package)\nDevice grade\n6 = Industrial: device tested with standard test flow over -40 to 85 °C\nOption\nT = Tape and reel packing\nblank = tube packing\nPlating technology\nP or G = RoHS compliant and halogen-free (ECOPACK2)\nProcess\n/T = Manufacturing technology code(2)\n \n1. All packages are ECOPACK2 (RoHS-compliant and free of brominated, chlorinated and antimony-oxide flame retardants).\n2. These process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST\nSales Office for further information\n \nNote: For a list of available options (memory, package, and so on) or for further information on any aspect of this\ndevice, contact your nearest ST sales office.\nNote: Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and\ntherefore not approved for use in production. ST is not responsible for any consequences resulting from such\nuse. In no event will ST be liable for the customer using any of these engineering samples in production. ST\nQuality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.M24C08-W M24C08-R M24C08-F\nOrdering information\nDS9362  - Rev 7 page 36/43\nRevision history\nTable 24. Document revision history\nDate Revision Changes\n17-Dec-2012 1New single product M24C08 datasheet resulting from splitting the previous datasheet\nM24C08-x M24C04-x M24C02-x M24C01-x (revision 18) into separate datasheets.\n25-Sep-2013 2Added:\n• Table 10: Cycling performance\n• Table 6: Operating conditions (voltage range F, for devices identified by process\nletter T) and Table 7: Operating conditions (voltage range F, for all other devices).\nUpdated:\n– Features: supply voltage, write cycles and data retention\n• Figure 49: AC waveforms\n• Table 3: Absolute maximum ratings, Table 12: Memory cell data retention, Table\n12: DC characteristics (M24128-W, device grade 6), Table 13: DC characteristics\n(M24128-R device grade 6), Table 14: DC characteristics (M24C32-F device), Table\n84: Ordering information scheme\n• Section 1: Description\nRenamed Figure 52 and Table 59.\nReplaced “5 bump” by “M24C08-FCT5TP/S” in WLCSP package description.\n17-Dec-2016 3Added Figure 4: This input signal is used to set the value that is to be looked for on the\nbit b3 of the device select code. This input must be tied to VCC or VSS, to establish the\ndevice select code as shown in Figure 4. When not connected (left floating), this input is\nread as low (0Chip enable inputs connection\nUpdated:\n• Table 12: DC characteristics (M24128-W, device grade 6), Table 13: DC\ncharacteristics (M24128-R device grade 6), Table 14: DC characteristics (M24C32-F\ndevice), Table 84: Ordering information scheme\n• Figure 49: AC waveforms\n04-Jun-2014 4Updated: Package on cover page\nAdded note (1) on Table 1: Signal names.\nUpdated note (1) and picture, deleted Caution note on Figure 3.\nUpdated note (4) on Table 3.\nCorrected wrong Symbol name tDXCX in tDXCH in Table 15.\nUpdated Figure 18: M24C08-FCT6TP/T package outline and Table 20: M24C08-FCT6TP/T\npackage data.\nAdded “Process” row specification in Table 84: Ordering information scheme.\nAdded Figure 19\n04-May-2017 5Added:\n• UFDFPN5 in cover page and in Section 9: Package information, Figure 3: UFDFPN5\n(DFN5) package connections, Engineering samples reference, Table 2: WLCSP\nsignals vs. bump position\nUpdated:\n• Section 2.3: Chip Enable (E2), Section 4.5: Device addressing, Section 5.2.3:\nSequential Read.\n• note 1 on Table 1: Signal names,\n• Table 3: Device select code, Table 25: Ordering information scheme.\n02-Oct-2017 6Added reference to DFN8 and DFN5 in:\nFigure 3: UFDFPN5 (DFN5) package connections, Section 9.1: UFDFPN5 (DFN5)\npackage information, Section 9.2: UFDFPN8 (DFN8) package information, Table 25:\nOrdering information scheme\nUpdated Figure 11: Read mode sequenceM24C08-W M24C08-R M24C08-F\nDS9362  - Rev 7 page 37/43\nDate Revision Changes\n05-Jul-2022 7Updated:\n• Section Features , Section 1  Description , Section 2.2  Serial data (SDA) ,\nSection 3  Block diagram , Section 4.2  Stop condition , Section 4.5  Device\naddressing , WLCSP4 (CT) package information, Section 9.2  UFDFPN5 (DFN5)\npackage information , Section 9.4  TSSOP8 package information , Section 9.5  SO8N\npackage information , Section 9.3  UFDFPN8 (DFN8) package information ,\nUFDFPN8 (DFN8) package information\n• note in Figure 3 , in Figure 4 , in Figure 10 , Table 10 , in Table 12 , in Table 16\n• Table 5 , Table 13 , Table 14 , Table 15 , Table 23\nRemoved Table 9. Operating conditions (voltage range F, for all other devices) and PDIP8\npackageM24C08-W M24C08-R M24C08-F\nDS9362  - Rev 7 page 38/43\nContents\n1 Description ........................................................................ 2\n2 Signal description ................................................................. 4\n2.1 Serial clock (SCL) .............................................................. 4\n2.2 Serial data (SDA) .............................................................. 4\n2.3 Chip enable (E2) ............................................................... 4\n2.4 Write control ( WC).............................................................. 4\n2.5 VSS (ground) .................................................................. 4\n2.6 Supply voltage (V CC)........................................................... 4\n2.6.1 Operating supply voltage (V CC).............................................. 4\n2.6.2 Power-up conditions ...................................................... 5\n2.6.3 Device reset ............................................................ 5\n2.6.4 Power-down conditions .................................................... 5\n3 Block diagram ..................................................................... 6\n4 Device operation .................................................................. 7\n4.1 Start condition ................................................................. 8\n4.2 Stop condition ................................................................. 8\n4.3 Data input ..................................................................... 8\n4.4 Acknowledge bit (ACK) .......................................................... 8\n4.5 Device addressing .............................................................. 9\n5 Instructions ...................................................................... 10\n5.1 Write operations .............................................................. 10\n5.1.1 Byte write ............................................................. 11\n5.1.2 Page write ............................................................. 12\n5.1.3 Minimizing write delays by polling on ACK .................................... 13\n5.2 Read operations .............................................................. 14\n5.2.1 Random address read .................................................... 15\n5.2.2 Current address read .................................................... 15\n5.2.3 Sequential read ......................................................... 15\n6 Initial delivery state ............................................................... 16\n7 Maximum rating .................................................................. 17\n8 DC and AC parameters ........................................................... 18\n9 Package information .............................................................. 26\n9.1 WLCSP4 package information ................................................... 26\n9.1.1 WLCSP4 recommended footprint ........................................... 27M24C08-W M24C08-R M24C08-F\nContents\nDS9362  - Rev 7 page 39/43\n9.2 UFDFPN5 (DFN5) package information ........................................... 28\n9.2.1 UFDFPN5 recommended footprint .......................................... 29\n9.3 UFDFPN8 (DFN8) package information ........................................... 30\n9.3.1 UFDFPN8 recommended footprint .......................................... 31\n9.4 TSSOP8 package information ................................................... 32\n9.4.1 TSSOP8 recommended footprint ........................................... 33\n9.5 SO8N package information ..................................................... 34\n9.5.1 SO8N recommended footprint .............................................. 35\n10 Ordering information ............................................................. 36\nRevision history ....................................................................... 37M24C08-W M24C08-R M24C08-F\nContents\nDS9362  - Rev 7 page 40/43\nList of tables\nTable 1.  Signal names ...................................................................... 2\nTable 2.  WLCSP signals vs. bump position ........................................................ 3\nTable 3.  Device select code ................................................................... 9\nTable 4.  Address byte ...................................................................... 10\nTable 5.  Absolute maximum ratings ............................................................ 17\nTable 6.  Operating conditions (voltage range W) ................................................... 18\nTable 7.  Operating conditions (voltage range R) .................................................... 18\nTable 8.  Operating conditions (voltage range F) .................................................... 18\nTable 9.  AC measurement conditions ........................................................... 18\nTable 10.  Input parameters ................................................................... 19\nTable 11.  Cycling performance ................................................................ 19\nTable 12.  Memory cell data retention ............................................................ 19\nTable 13.  DC characteristics (M24C08-W) ......................................................... 20\nTable 14.  DC characteristics (M24C08-R) ......................................................... 21\nTable 15.  DC characteristics (M24C08-F) ......................................................... 22\nTable 16.  400 kHz AC characteristics (I2C Fast-mode) ................................................ 23\nTable 17.  100 kHz AC characteristics (I2C standard-mode) ............................................. 24\nTable 18.  WLCSP4 - Mechanical data ............................................................ 27\nTable 19.  UFDFPN5 - Mechanical data ........................................................... 28\nTable 20.  UFDFPN8 - Mechanical data ........................................................... 31\nTable 21.  TSSOP8 – Mechanical data ........................................................... 32\nTable 22.  SO8N – Mechanical data ............................................................. 34\nTable 23.  Ordering information scheme ........................................................... 36\nTable 24.  Document revision history ............................................................. 37M24C08-W M24C08-R M24C08-F\nList of tables\nDS9362  - Rev 7 page 41/43\nList of figures\nFigure 1.  Logic diagram ..................................................................... 2\nFigure 2.  8-pin package connections, top view ..................................................... 3\nFigure 3.  UFDFPN5 (DFN5) package connections .................................................. 3\nFigure 4.  WLCSP connections (top view, marking side, with balls on the underside) ........................... 3\nFigure 5.  Chip enable inputs connection ......................................................... 4\nFigure 6.  Block diagram .................................................................... 6\nFigure 7.  I2C bus protocol ................................................................... 7\nFigure 8.  Write mode sequences with WC = 0 (data write enabled) ...................................... 11\nFigure 9.  Write mode sequences with WC = 1 (data write inhibited) ...................................... 12\nFigure 10.  Write cycle polling flowchart using ACK .................................................. 13\nFigure 11.  Read mode sequences ............................................................. 14\nFigure 12.  AC measurement I/O waveform ....................................................... 18\nFigure 13.  Maximum R bus value versus bus parasitic capacitance (C bus) for an I2C bus at maximum frequency f C = 400 kHz\n.............................................................................. 25\nFigure 14.  AC waveforms ................................................................... 25\nFigure 15.  WLCSP4 - Outline ................................................................. 26\nFigure 16.  WLCSP4 – Recommended footprint .................................................... 27\nFigure 17.  UFDFPN5 - Outline ................................................................ 28\nFigure 18.  UFDFPN5 - Recommended footprint .................................................... 29\nFigure 19.  UFDFPN8 - Outline ................................................................ 30\nFigure 20.  UFDFPN8 - Recommended footprint .................................................... 31\nFigure 21.  TSSOP8 – Outline ................................................................ 32\nFigure 22.  TSSOP8 – Recommended footprint ..................................................... 33\nFigure 23.  SO8N – Outline .................................................................. 34\nFigure 24.  SO8N - Recommended footprint ....................................................... 35M24C08-W M24C08-R M24C08-F\nList of figures\nDS9362  - Rev 7 page 42/43\nIMPORTANT NOTICE – READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST\nproducts and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST\nproducts are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of\npurchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks . All other product or service names\nare the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2022 STMicroelectronics – All rights reservedM24C08-W M24C08-R M24C08-F\nDS9362  - Rev 7 page 43/43\n'}]
!==============================================================================!
### Component Summary: M24C08-FMN6TP (STMicroelectronics)

#### Key Specifications:
- **Voltage Ratings:**
  - M24C08-W: 2.5 V to 5.5 V
  - M24C08-R: 1.8 V to 5.5 V
  - M24C08-F: 1.6 V to 5.5 V (1.6 V under restricted conditions)
  
- **Current Ratings:**
  - Supply current (Read): Up to 1 mA (depending on voltage range)
  - Supply current (Write): Up to 1 mA (averaged over write time)
  
- **Power Consumption:**
  - Standby current: 1 µA (for M24C08-R at 1.8 V)
  
- **Operating Temperature Range:**
  - -40 °C to +85 °C
  
- **Package Type:**
  - Available in multiple packages: SO8N, TSSOP8, UFDFPN8, UFDFPN5, WLCSP
  
- **Special Features:**
  - I2C compatible (400 kHz and 100 kHz modes)
  - 8 Kbit (1 Kbyte) EEPROM memory organized as 1 K × 8 bits
  - Page size: 16 bytes
  - Write protection for the entire memory array
  - Enhanced ESD/latch-up protection
  - More than 4 million write cycles
  - More than 200 years data retention
  
- **Moisture Sensitive Level (MSL):**
  - Compliant with JEDEC J-STD-020E

#### Description:
The **M24C08** is an 8-Kbit I2C-compatible EEPROM (Electrically Erasable Programmable Read-Only Memory) designed for applications requiring non-volatile memory storage. It is organized as 1 K × 8 bits, allowing for efficient data storage and retrieval. The device supports multiple voltage ranges and is optimized for low power consumption, making it suitable for battery-operated devices.

#### Typical Applications:
The M24C08 is commonly used in various applications, including:
- **Data Storage:** Ideal for storing configuration settings, calibration data, and other non-volatile information in consumer electronics, automotive systems, and industrial applications.
- **Microcontroller Interface:** Frequently interfaced with microcontrollers for data logging and retrieval tasks.
- **Smart Cards and RFID Tags:** Utilized in smart cards for secure data storage and retrieval.
- **Consumer Electronics:** Employed in devices such as remote controls, home appliances, and wearable technology for storing user preferences and settings.

This component is particularly valuable in scenarios where data integrity and retention over long periods are critical, alongside the need for frequent write operations.