{
  "design": {
    "design_info": {
      "boundary_crc": "0xE6FC4E826E632C1",
      "design_src": "SYSGEN",
      "device": "xcku115-flvf1924-2-e",
      "name": "pfb_fir_4096c_16i_core_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.3",
      "validated": "true"
    },
    "design_tree": {
      "pfb_fir_4096c_16i_core_1": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfb_fir_4096c_16i_core_bd_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "pol_in": {
        "type": "data",
        "direction": "I",
        "left": "159",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "pol_out": {
        "type": "data",
        "direction": "O",
        "left": "287",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 288} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
            "value_src": "const_prop"
          }
        }
      },
      "sync": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sync_out": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "pfb_fir_4096c_16i_core_1": {
        "vlnv": "User_Company:SysGen:pfb_fir_4096c_16i_core:1.0",
        "xci_name": "pfb_fir_4096c_16i_core_bd_pfb_fir_4096c_16i_core_1_0"
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "pfb_fir_4096c_16i_core_1/clk"
        ]
      },
      "pol_in_1": {
        "ports": [
          "pol_in",
          "pfb_fir_4096c_16i_core_1/pol_in"
        ]
      },
      "pfb_fir_4096c_16i_core_1_pol_out": {
        "ports": [
          "pfb_fir_4096c_16i_core_1/pol_out",
          "pol_out"
        ]
      },
      "sync_1": {
        "ports": [
          "sync",
          "pfb_fir_4096c_16i_core_1/sync"
        ]
      },
      "pfb_fir_4096c_16i_core_1_sync_out": {
        "ports": [
          "pfb_fir_4096c_16i_core_1/sync_out",
          "sync_out"
        ]
      }
    }
  }
}