

================================================================
== Vitis HLS Report for 'mod_product_full'
================================================================
* Date:           Thu Dec 12 16:24:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385|  3.850 us|  3.850 us|  385|  385|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MOD_PRODUCT  |      384|      384|         3|          -|          -|   128|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1060|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     61|    -|
|Register         |        -|    -|    1300|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1300|   1121|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_7_fu_114_p2          |         +|   0|  0|   15|           8|           1|
    |m_V_fu_137_p2          |         +|   0|  0|  136|         129|         129|
    |ret_V_fu_131_p2        |         +|   0|  0|  137|         130|         130|
    |m_V_3_fu_191_p2        |         -|   0|  0|  136|         129|         129|
    |t_V_fu_162_p2          |         -|   0|  0|  136|         129|         129|
    |and_ln1031_fu_195_p2   |       and|   0|  0|    2|           1|           1|
    |icmp_ln1031_fu_187_p2  |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln1035_fu_151_p2  |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln175_fu_108_p2   |      icmp|   0|  0|   11|           8|           9|
    |m_V_4_fu_201_p3        |    select|   0|  0|  129|           1|         129|
    |m_V_5_fu_208_p3        |    select|   0|  0|  129|           1|         129|
    |t_V_6_fu_167_p3        |    select|   0|  0|  129|           1|         129|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1060|         797|        1175|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          5|    1|          5|
    |i_fu_44       |   9|          2|    8|         16|
    |lhs_1_fu_40   |   9|          2|  129|        258|
    |lhs_fu_36     |   9|          2|  129|        258|
    |shr_i4_fu_48  |   9|          2|  128|        256|
    +--------------+----+-----------+-----+-----------+
    |Total         |  61|         13|  395|        793|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |ap_CS_fsm            |    4|   0|    4|          0|
    |conv_i167_reg_270    |  128|   0|  130|          2|
    |i_fu_44              |    8|   0|    8|          0|
    |lhs_1_fu_40          |  129|   0|  129|          0|
    |lhs_fu_36            |  129|   0|  129|          0|
    |lhs_load_1_reg_285   |  129|   0|  129|          0|
    |m_V_5_reg_306        |  129|   0|  129|          0|
    |m_V_reg_295          |  129|   0|  129|          0|
    |ret_V_reg_290        |  130|   0|  130|          0|
    |shr_i4_fu_48         |  128|   0|  128|          0|
    |t_V_6_reg_301        |  129|   0|  129|          0|
    |zext_ln1496_reg_276  |  128|   0|  129|          1|
    +---------------------+-----+----+-----+-----------+
    |Total                | 1300|   0| 1303|          3|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  mod_product_full|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  mod_product_full|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  mod_product_full|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  mod_product_full|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  mod_product_full|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  mod_product_full|  return value|
|ap_return  |  out|  129|  ap_ctrl_hs|  mod_product_full|  return value|
|a          |   in|  128|     ap_none|                 a|        scalar|
|b          |   in|  128|     ap_none|                 b|        scalar|
|N          |   in|  128|     ap_none|                 N|        scalar|
+-----------+-----+-----+------------+------------------+--------------+

