Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:49:49 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 tm3_vidin_sda_xhdl0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tm3_vidin_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  tm3_vidin_sda_xhdl0_reg/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  tm3_vidin_sda_xhdl0_reg/Q
                         net (fo=1, unplaced)         0.434     0.688    tm3_vidin_sda_OBUF
                                                                      r  tm3_vidin_sda_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  tm3_vidin_sda_OBUF_inst/O
                         net (fo=0)                   0.000     2.514    tm3_vidin_sda
                                                                      r  tm3_vidin_sda
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[0]
                                                                      r  vidin_addr_reg_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[0]
                                                                      r  vidin_addr_reg[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[10]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[10]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[10]
                                                                      r  vidin_addr_reg_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[10]
                                                                      r  vidin_addr_reg[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[11]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[11]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[11]
                                                                      r  vidin_addr_reg_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[11]
                                                                      r  vidin_addr_reg[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[12]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[12]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[12]
                                                                      r  vidin_addr_reg_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[12]
                                                                      r  vidin_addr_reg[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[13]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[13]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[13]
                                                                      r  vidin_addr_reg_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[13]
                                                                      r  vidin_addr_reg[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[14]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[14]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[14]
                                                                      r  vidin_addr_reg_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[14]
                                                                      r  vidin_addr_reg[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[15]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[15]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[15]
                                                                      r  vidin_addr_reg_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[15]
                                                                      r  vidin_addr_reg[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[16]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[16]
                                                                      r  vidin_addr_reg_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[16]
                                                                      r  vidin_addr_reg[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 2.079ns (82.718%)  route 0.434ns (17.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  vidin_addr_reg_reg[1]/Q
                         net (fo=1, unplaced)         0.434     0.688    vidin_addr_reg_OBUF[1]
                                                                      r  vidin_addr_reg_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.825     2.514 r  vidin_addr_reg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.514    vidin_addr_reg[1]
                                                                      r  vidin_addr_reg[1]
  -------------------------------------------------------------------    -------------------




