Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat May 21 18:25:01 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file PCFG_TOP_timing_summary_postroute_physopted.rpt -pb PCFG_TOP_timing_summary_postroute_physopted.pb -rpx PCFG_TOP_timing_summary_postroute_physopted.rpx
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          32          
TIMING-18  Warning           Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (29)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: m_fpga_reset (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: PC_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.395      -51.625                     44                 2346        0.060        0.000                      0                 2346       10.927        0.000                       0                  1386  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          
  sys_clk   {1.000 13.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_fpga_clk          8.047        0.000                      0                 2219        0.060        0.000                      0                 2219       11.646        0.000                       0                  1342  
  sys_clk          20.103        0.000                      0                  110        0.152        0.000                      0                  110       10.927        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk       m_fpga_clk         10.621        0.000                      0                   20        2.143        0.000                      0                   20  
m_fpga_clk    sys_clk            -1.395      -51.625                     44                   44       15.419        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  m_fpga_clk         m_fpga_clk               9.147        0.000                      0                   16       13.104        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        m_fpga_clk                  
(none)        sys_clk                     
(none)                      m_fpga_clk    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.047ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.931ns (21.283%)  route 3.443ns (78.717%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.809     9.259    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y152         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y152         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X1Y152         FDRE (Setup_fdre_C_CE)      -0.164    17.306    clk_gen/CNT0/s_CNT3_U_reg[13]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  8.047    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.931ns (21.837%)  route 3.332ns (78.163%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.698     9.148    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y151         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X1Y151         FDRE (Setup_fdre_C_CE)      -0.164    17.306    clk_gen/CNT0/s_CNT3_U_reg[10]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.931ns (21.837%)  route 3.332ns (78.163%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.698     9.148    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y151         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X1Y151         FDRE (Setup_fdre_C_CE)      -0.164    17.306    clk_gen/CNT0/s_CNT3_U_reg[11]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.931ns (21.837%)  route 3.332ns (78.163%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.698     9.148    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y151         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X1Y151         FDRE (Setup_fdre_C_CE)      -0.164    17.306    clk_gen/CNT0/s_CNT3_U_reg[9]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.931ns (21.775%)  route 3.345ns (78.225%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.710     9.160    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X2Y153         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X2Y153         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X2Y153         FDRE (Setup_fdre_C_CE)      -0.132    17.338    clk_gen/CNT0/s_CNT3_U_reg[12]
  -------------------------------------------------------------------
                         required time                         17.338    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.931ns (21.775%)  route 3.345ns (78.225%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.710     9.160    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X2Y153         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X2Y153         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X2Y153         FDRE (Setup_fdre_C_CE)      -0.132    17.338    clk_gen/CNT0/s_CNT3_U_reg[14]
  -------------------------------------------------------------------
                         required time                         17.338    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.931ns (22.468%)  route 3.213ns (77.533%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.578     9.029    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y150         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y150         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X1Y150         FDRE (Setup_fdre_C_CE)      -0.164    17.306    clk_gen/CNT0/s_CNT3_U_reg[5]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[7]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.931ns (22.468%)  route 3.213ns (77.533%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.578     9.029    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y150         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y150         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X1Y150         FDSE (Setup_fdse_C_CE)      -0.164    17.306    clk_gen/CNT0/s_CNT3_U_reg[7]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.931ns (23.577%)  route 3.018ns (76.423%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 17.166 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.383     8.834    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y148         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.327    17.166    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y148         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.407    
                         clock uncertainty           -0.035    17.371    
    SLICE_X3Y148         FDRE (Setup_fdre_C_CE)      -0.164    17.207    clk_gen/CNT0/s_CNT3_U_reg[0]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.931ns (23.577%)  route 3.018ns (76.423%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 17.166 - 12.500 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     4.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE                                         r  ADDR_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     5.318 r  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     6.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     6.575 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     7.640    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     7.766 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     8.183    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     8.450 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.383     8.834    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y148         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.327    17.166    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y148         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.407    
                         clock uncertainty           -0.035    17.371    
    SLICE_X3Y148         FDRE (Setup_fdre_C_CE)      -0.164    17.207    clk_gen/CNT0/s_CNT3_U_reg[3]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  8.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.560     1.667    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/aclk
    SLICE_X8Y130         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=1, routed)           0.104     1.935    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[30]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PCRAM_CTRL/counter/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.457%)  route 0.156ns (52.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.565     1.672    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  PCRAM_CTRL/counter/cnt_reg[6]/Q
                         net (fo=7, routed)           0.156     1.969    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y54         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.872     2.233    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.508     1.724    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.907    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.962%)  route 0.166ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.568     1.675    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  ADRAM_CTRL/counter/cnt_reg[6]/Q
                         net (fo=7, routed)           0.166     1.982    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.876     2.237    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.508     1.728    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.911    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.402%)  route 0.163ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.561     1.668    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X11Y131        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.809 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/Q
                         net (fo=1, routed)           0.163     1.972    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[9]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.099%)  route 0.165ns (53.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.561     1.668    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X11Y131        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.809 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/Q
                         net (fo=1, routed)           0.165     1.974    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[5]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.294%)  route 0.164ns (53.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.563     1.670    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X11Y133        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.141     1.811 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=1, routed)           0.164     1.974    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[12]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.142%)  route 0.165ns (53.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.563     1.670    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X11Y133        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.141     1.811 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=1, routed)           0.165     1.975    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[15]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.187%)  route 0.164ns (53.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.564     1.671    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X11Y134        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.141     1.812 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/Q
                         net (fo=1, routed)           0.164     1.976    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[14]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.992%)  route 0.166ns (54.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.563     1.670    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X11Y133        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.141     1.811 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/Q
                         net (fo=1, routed)           0.166     1.976    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[5]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.603%)  route 0.131ns (44.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.560     1.667    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X8Y130         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/Q
                         net (fo=1, routed)           0.131     1.962    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[17]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_fpga_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { m_fpga_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y53  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y53  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y52  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y52  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y56  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y57  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y48  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y48  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y54  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y54  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y128  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y128  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y134  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y134  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y128  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y128  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y130  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y134  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y134  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       20.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.103ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.486ns  (logic 1.292ns (28.801%)  route 3.194ns (71.199%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270    19.528    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              8.605    40.018    
                         clock uncertainty           -0.035    39.983    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.352    39.631    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                         -19.528    
  -------------------------------------------------------------------
                         slack                                 20.103    

Slack (MET) :             20.103ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.486ns  (logic 1.292ns (28.801%)  route 3.194ns (71.199%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270    19.528    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              8.605    40.018    
                         clock uncertainty           -0.035    39.983    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.352    39.631    OPTRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                         -19.528    
  -------------------------------------------------------------------
                         slack                                 20.103    

Slack (MET) :             20.103ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.486ns  (logic 1.292ns (28.801%)  route 3.194ns (71.199%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270    19.528    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              8.605    40.018    
                         clock uncertainty           -0.035    39.983    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.352    39.631    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                         -19.528    
  -------------------------------------------------------------------
                         slack                                 20.103    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.482ns  (logic 1.292ns (28.825%)  route 3.190ns (71.175%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267    19.524    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              8.629    40.042    
                         clock uncertainty           -0.035    40.007    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352    39.655    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 20.130    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.482ns  (logic 1.292ns (28.825%)  route 3.190ns (71.175%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267    19.524    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              8.629    40.042    
                         clock uncertainty           -0.035    40.007    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352    39.655    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 20.130    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.482ns  (logic 1.292ns (28.825%)  route 3.190ns (71.175%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267    19.524    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              8.629    40.042    
                         clock uncertainty           -0.035    40.007    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352    39.655    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 20.130    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.482ns  (logic 1.292ns (28.825%)  route 3.190ns (71.175%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267    19.524    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              8.629    40.042    
                         clock uncertainty           -0.035    40.007    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352    39.655    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 20.130    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.482ns  (logic 1.292ns (28.825%)  route 3.190ns (71.175%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267    19.524    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              8.629    40.042    
                         clock uncertainty           -0.035    40.007    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352    39.655    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 20.130    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.482ns  (logic 1.292ns (28.825%)  route 3.190ns (71.175%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267    19.524    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              8.629    40.042    
                         clock uncertainty           -0.035    40.007    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352    39.655    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 20.130    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.482ns  (logic 1.292ns (28.825%)  route 3.190ns (71.175%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 31.413 - 26.000 ) 
    Source Clock Delay      (SCD):    14.042ns = ( 15.042 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    15.042    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.379    15.421 r  OPTRAM_CTRL/counter/cnt_reg[3]/Q
                         net (fo=6, routed)           0.806    16.227    OPTRAM_CTRL/counter/Q[3]
    SLICE_X3Y141         LUT4 (Prop_lut4_I0_O)        0.105    16.332 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.821    17.152    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.119    17.271 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.813    18.084    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.268    18.352 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.352    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.668 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.484    19.153    ADDR_LATCH/cnt_reg[10]_4[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.105    19.258 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267    19.524    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020    29.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326    31.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              8.629    40.042    
                         clock uncertainty           -0.035    40.007    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352    39.655    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 20.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.814%)  route 0.248ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 8.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164     3.500 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.248     3.747    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.877     8.273    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.861     3.412    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.595    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.502%)  route 0.251ns (60.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 8.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164     3.500 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=6, routed)           0.251     3.751    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.877     8.273    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.861     3.412    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.595    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.632%)  route 0.335ns (72.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 8.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.335ns = ( 3.335 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y139         FDRE                                         r  AD_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.128     3.463 r  AD_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           0.335     3.798    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.877     8.273    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.882     3.391    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.243     3.634    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.362%)  route 0.119ns (38.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[0]/Q
                         net (fo=11, routed)          0.119     3.596    ADRAM_CTRL/counter/max_reg[10]_0[0]
    SLICE_X10Y142        LUT5 (Prop_lut5_I2_O)        0.048     3.644 r  ADRAM_CTRL/counter/max[4]_i_1/O
                         net (fo=1, routed)           0.000     3.644    ADRAM_CTRL/counter/plusOp[4]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C
                         clock pessimism             -4.885     3.349    
    SLICE_X10Y142        FDRE (Hold_fdre_C_D)         0.131     3.480    ADRAM_CTRL/counter/max_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.487ns  (logic 0.128ns (26.310%)  route 0.359ns (73.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 8.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.335ns = ( 3.335 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.128     3.463 r  AD_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           0.359     3.821    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.877     8.273    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.861     3.412    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     3.655    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.982%)  route 0.119ns (39.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[0]/Q
                         net (fo=11, routed)          0.119     3.596    ADRAM_CTRL/counter/max_reg[10]_0[0]
    SLICE_X10Y142        LUT4 (Prop_lut4_I1_O)        0.045     3.641 r  ADRAM_CTRL/counter/max[3]_i_1/O
                         net (fo=1, routed)           0.000     3.641    ADRAM_CTRL/counter/plusOp[3]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
                         clock pessimism             -4.885     3.349    
    SLICE_X10Y142        FDRE (Hold_fdre_C_D)         0.120     3.469    ADRAM_CTRL/counter/max_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.859%)  route 0.367ns (74.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 8.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.335ns = ( 3.335 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.128     3.463 r  AD_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           0.367     3.830    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.877     8.273    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.861     3.412    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243     3.655    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.193%)  route 0.123ns (39.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[0]/Q
                         net (fo=11, routed)          0.123     3.600    ADRAM_CTRL/counter/max_reg[10]_0[0]
    SLICE_X10Y142        LUT6 (Prop_lut6_I1_O)        0.045     3.645 r  ADRAM_CTRL/counter/max[5]_i_1/O
                         net (fo=1, routed)           0.000     3.645    ADRAM_CTRL/counter/plusOp[5]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
                         clock pessimism             -4.885     3.349    
    SLICE_X10Y142        FDRE (Hold_fdre_C_D)         0.121     3.470    ADRAM_CTRL/counter/max_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.473%)  route 0.254ns (66.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 8.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.128     3.464 r  ADRAM_CTRL/counter/max_reg[1]/Q
                         net (fo=10, routed)          0.254     3.718    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.877     8.273    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.861     3.412    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     3.541    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.541    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.775%)  route 0.244ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 8.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.148     3.484 r  ADRAM_CTRL/counter/max_reg[9]/Q
                         net (fo=4, routed)           0.244     3.727    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.877     8.273    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.861     3.412    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     3.542    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 1.000 13.500 }
Period(ns):         25.000
Sources:            { s_sys_clk_g/I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y56   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y57   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1  s_sys_clk_g/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.188      12.688     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X11Y142  ADRAM_CTRL/counter/max_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         11.427      10.927     SLICE_X10Y142  ADRAM_CTRL/counter/max_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.039ns  (logic 1.310ns (32.431%)  route 2.729ns (67.569%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 29.665 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.723    17.950    main_ctrl/CO[0]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.105    18.055 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.234    18.289    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X8Y142         LUT6 (Prop_lut6_I5_O)        0.105    18.394 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.621    19.015    main_ctrl/s_hot__4
    SLICE_X5Y143         FDSE                                         r  main_ctrl/s_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.326    29.665    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X5Y143         FDSE                                         r  main_ctrl/s_hot_reg[0]/C
                         clock pessimism              0.174    29.840    
                         clock uncertainty           -0.035    29.804    
    SLICE_X5Y143         FDSE (Setup_fdse_C_CE)      -0.168    29.636    main_ctrl/s_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         29.636    
                         arrival time                         -19.015    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.039ns  (logic 1.310ns (32.431%)  route 2.729ns (67.569%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 29.665 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.723    17.950    main_ctrl/CO[0]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.105    18.055 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.234    18.289    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X8Y142         LUT6 (Prop_lut6_I5_O)        0.105    18.394 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.621    19.015    main_ctrl/s_hot__4
    SLICE_X4Y143         FDRE                                         r  main_ctrl/s_hot_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.326    29.665    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X4Y143         FDRE                                         r  main_ctrl/s_hot_reg[5]/C
                         clock pessimism              0.174    29.840    
                         clock uncertainty           -0.035    29.804    
    SLICE_X4Y143         FDRE (Setup_fdre_C_CE)      -0.168    29.636    main_ctrl/s_hot_reg[5]
  -------------------------------------------------------------------
                         required time                         29.636    
                         arrival time                         -19.015    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.756ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.837ns  (logic 1.310ns (34.139%)  route 2.527ns (65.861%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 29.598 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.723    17.950    main_ctrl/CO[0]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.105    18.055 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.234    18.289    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X8Y142         LUT6 (Prop_lut6_I5_O)        0.105    18.394 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.419    18.813    main_ctrl/s_hot__4
    SLICE_X11Y144        FDRE                                         r  main_ctrl/s_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.259    29.598    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X11Y144        FDRE                                         r  main_ctrl/s_hot_reg[2]/C
                         clock pessimism              0.174    29.773    
                         clock uncertainty           -0.035    29.737    
    SLICE_X11Y144        FDRE (Setup_fdre_C_CE)      -0.168    29.569    main_ctrl/s_hot_reg[2]
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                 10.756    

Slack (MET) :             10.756ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.837ns  (logic 1.310ns (34.139%)  route 2.527ns (65.861%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 29.598 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.723    17.950    main_ctrl/CO[0]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.105    18.055 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.234    18.289    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X8Y142         LUT6 (Prop_lut6_I5_O)        0.105    18.394 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.419    18.813    main_ctrl/s_hot__4
    SLICE_X11Y144        FDRE                                         r  main_ctrl/s_hot_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.259    29.598    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X11Y144        FDRE                                         r  main_ctrl/s_hot_reg[6]/C
                         clock pessimism              0.174    29.773    
                         clock uncertainty           -0.035    29.737    
    SLICE_X11Y144        FDRE (Setup_fdre_C_CE)      -0.168    29.569    main_ctrl/s_hot_reg[6]
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                 10.756    

Slack (MET) :             10.905ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.719ns  (logic 1.310ns (35.225%)  route 2.409ns (64.775%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 29.597 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.723    17.950    main_ctrl/CO[0]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.105    18.055 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.234    18.289    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X8Y142         LUT6 (Prop_lut6_I5_O)        0.105    18.394 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.301    18.695    main_ctrl/s_hot__4
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
                         clock pessimism              0.174    29.772    
                         clock uncertainty           -0.035    29.736    
    SLICE_X10Y141        FDRE (Setup_fdre_C_CE)      -0.136    29.600    main_ctrl/s_hot_reg[8]
  -------------------------------------------------------------------
                         required time                         29.600    
                         arrival time                         -18.695    
  -------------------------------------------------------------------
                         slack                                 10.905    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.380ns  (logic 1.205ns (35.649%)  route 2.175ns (64.351%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 29.597 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.830    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.105    17.935 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.421    18.356    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.174    29.772    
                         clock uncertainty           -0.035    29.736    
    SLICE_X8Y143         FDRE (Setup_fdre_C_R)       -0.423    29.313    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.380ns  (logic 1.205ns (35.649%)  route 2.175ns (64.351%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 29.597 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.830    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.105    17.935 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.421    18.356    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.174    29.772    
                         clock uncertainty           -0.035    29.736    
    SLICE_X8Y143         FDRE (Setup_fdre_C_R)       -0.423    29.313    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.380ns  (logic 1.205ns (35.649%)  route 2.175ns (64.351%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 29.597 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.830    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.105    17.935 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.421    18.356    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.174    29.772    
                         clock uncertainty           -0.035    29.736    
    SLICE_X8Y143         FDRE (Setup_fdre_C_R)       -0.423    29.313    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.380ns  (logic 1.205ns (35.649%)  route 2.175ns (64.351%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 29.597 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.830    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.105    17.935 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.421    18.356    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              0.174    29.772    
                         clock uncertainty           -0.035    29.736    
    SLICE_X8Y143         FDRE (Setup_fdre_C_R)       -0.423    29.313    ADRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.380ns  (logic 1.205ns (35.649%)  route 2.175ns (64.351%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -9.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 29.597 - 25.000 ) 
    Source Clock Delay      (SCD):    13.976ns = ( 14.976 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.976    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.433    15.409 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=8, routed)           0.713    16.122    ADRAM_CTRL/counter/max_reg[10]_0[3]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.105    16.227 r  ADRAM_CTRL/counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.438    16.665    ADRAM_CTRL/counter/eqOp_carry_i_7_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.105    16.770 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.770    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.227 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.830    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.105    17.935 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.421    18.356    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.174    29.772    
                         clock uncertainty           -0.035    29.736    
    SLICE_X8Y143         FDRE (Setup_fdre_C_R)       -0.423    29.313    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.313    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 10.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.837ns  (logic 0.231ns (27.593%)  route 0.606ns (72.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.192     3.668    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X11Y142        LUT6 (Prop_lut6_I2_O)        0.045     3.713 f  main_ctrl/len_latch/RAM1_i_3__0/O
                         net (fo=3, routed)           0.339     4.052    main_ctrl/len_latch/latched_input_reg[6]_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.097 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.075     4.173    main_ctrl/s_hot__4
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.837     2.198    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[1]/C
                         clock pessimism             -0.188     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X8Y142         FDRE (Hold_fdre_C_CE)       -0.016     2.029    main_ctrl/s_hot_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.837ns  (logic 0.231ns (27.593%)  route 0.606ns (72.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.192     3.668    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X11Y142        LUT6 (Prop_lut6_I2_O)        0.045     3.713 f  main_ctrl/len_latch/RAM1_i_3__0/O
                         net (fo=3, routed)           0.339     4.052    main_ctrl/len_latch/latched_input_reg[6]_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.097 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.075     4.173    main_ctrl/s_hot__4
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.837     2.198    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[3]/C
                         clock pessimism             -0.188     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X8Y142         FDRE (Hold_fdre_C_CE)       -0.016     2.029    main_ctrl/s_hot_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.837ns  (logic 0.231ns (27.593%)  route 0.606ns (72.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.192     3.668    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X11Y142        LUT6 (Prop_lut6_I2_O)        0.045     3.713 f  main_ctrl/len_latch/RAM1_i_3__0/O
                         net (fo=3, routed)           0.339     4.052    main_ctrl/len_latch/latched_input_reg[6]_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.097 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.075     4.173    main_ctrl/s_hot__4
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.837     2.198    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
                         clock pessimism             -0.188     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X8Y142         FDRE (Hold_fdre_C_CE)       -0.016     2.029    main_ctrl/s_hot_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.837ns  (logic 0.231ns (27.593%)  route 0.606ns (72.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.192     3.668    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X11Y142        LUT6 (Prop_lut6_I2_O)        0.045     3.713 f  main_ctrl/len_latch/RAM1_i_3__0/O
                         net (fo=3, routed)           0.339     4.052    main_ctrl/len_latch/latched_input_reg[6]_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.097 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.075     4.173    main_ctrl/s_hot__4
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.837     2.198    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[7]/C
                         clock pessimism             -0.188     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X8Y142         FDRE (Hold_fdre_C_CE)       -0.016     2.029    main_ctrl/s_hot_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.202ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.896ns  (logic 0.231ns (25.795%)  route 0.665ns (74.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     3.477 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.192     3.668    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X11Y142        LUT6 (Prop_lut6_I2_O)        0.045     3.713 f  main_ctrl/len_latch/RAM1_i_3__0/O
                         net (fo=3, routed)           0.339     4.052    main_ctrl/len_latch/latched_input_reg[6]_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.097 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.134     4.231    main_ctrl/s_hot__4
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.837     2.198    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
                         clock pessimism             -0.188     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X10Y141        FDRE (Hold_fdre_C_CE)       -0.016     2.029    main_ctrl/s_hot_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.006ns  (logic 0.409ns (40.643%)  route 0.597ns (59.357%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164     3.500 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=6, routed)           0.155     3.654    ADRAM_CTRL/counter/max_reg[10]_0[5]
    SLICE_X9Y142         LUT6 (Prop_lut6_I2_O)        0.045     3.699 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.699    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.854 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.107    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.152 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.190     4.342    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     2.199    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism             -0.188     2.011    
                         clock uncertainty            0.035     2.046    
    SLICE_X8Y143         FDRE (Hold_fdre_C_R)         0.009     2.055    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.006ns  (logic 0.409ns (40.643%)  route 0.597ns (59.357%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164     3.500 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=6, routed)           0.155     3.654    ADRAM_CTRL/counter/max_reg[10]_0[5]
    SLICE_X9Y142         LUT6 (Prop_lut6_I2_O)        0.045     3.699 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.699    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.854 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.107    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.152 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.190     4.342    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     2.199    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism             -0.188     2.011    
                         clock uncertainty            0.035     2.046    
    SLICE_X8Y143         FDRE (Hold_fdre_C_R)         0.009     2.055    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.006ns  (logic 0.409ns (40.643%)  route 0.597ns (59.357%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164     3.500 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=6, routed)           0.155     3.654    ADRAM_CTRL/counter/max_reg[10]_0[5]
    SLICE_X9Y142         LUT6 (Prop_lut6_I2_O)        0.045     3.699 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.699    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.854 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.107    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.152 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.190     4.342    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     2.199    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism             -0.188     2.011    
                         clock uncertainty            0.035     2.046    
    SLICE_X8Y143         FDRE (Hold_fdre_C_R)         0.009     2.055    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.006ns  (logic 0.409ns (40.643%)  route 0.597ns (59.357%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164     3.500 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=6, routed)           0.155     3.654    ADRAM_CTRL/counter/max_reg[10]_0[5]
    SLICE_X9Y142         LUT6 (Prop_lut6_I2_O)        0.045     3.699 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.699    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.854 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.107    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.152 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.190     4.342    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     2.199    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism             -0.188     2.011    
                         clock uncertainty            0.035     2.046    
    SLICE_X8Y143         FDRE (Hold_fdre_C_R)         0.009     2.055    ADRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.006ns  (logic 0.409ns (40.643%)  route 0.597ns (59.357%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.336ns = ( 3.336 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.567     3.336    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.164     3.500 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=6, routed)           0.155     3.654    ADRAM_CTRL/counter/max_reg[10]_0[5]
    SLICE_X9Y142         LUT6 (Prop_lut6_I2_O)        0.045     3.699 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.699    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.854 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.107    ADDR_LATCH/CO[0]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.045     4.152 r  ADDR_LATCH/cnt[10]_i_1__0/O
                         net (fo=11, routed)          0.190     4.342    ADRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     2.199    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y143         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism             -0.188     2.011    
                         clock uncertainty            0.035     2.046    
    SLICE_X8Y143         FDRE (Hold_fdre_C_R)         0.009     2.055    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.287    





---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  sys_clk

Setup :           44  Failing Endpoints,  Worst Slack       -1.395ns,  Total Violation      -51.625ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.694ns (27.306%)  route 1.848ns (72.694%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270     7.487    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.694ns (27.306%)  route 1.848ns (72.694%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270     7.487    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.694ns (27.306%)  route 1.848ns (72.694%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270     7.487    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.694ns (27.346%)  route 1.844ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     7.484    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.694ns (27.346%)  route 1.844ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     7.484    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.694ns (27.346%)  route 1.844ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     7.484    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.694ns (27.346%)  route 1.844ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     7.484    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.694ns (27.346%)  route 1.844ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     7.484    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.694ns (27.346%)  route 1.844ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     7.484    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.694ns (27.346%)  route 1.844ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.432     4.946    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/aclk
    SLICE_X4Y137         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.379     5.325 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg/Q
                         net (fo=39, routed)          0.378     5.702    OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/RFD_c2w
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.105     5.807 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/s_axis_data_tready_INST_0/O
                         net (fo=9, routed)           0.387     6.195    ADDR_LATCH/s_axis_data_tready
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.105     6.300 f  ADDR_LATCH/max[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.812     7.112    ADDR_LATCH/max[10]_i_3_n_0_repN_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.105     7.217 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     7.484    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.066     6.480    
                         clock uncertainty           -0.035     6.444    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.352     6.092    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -1.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.419ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.879ns  (logic 0.431ns (49.025%)  route 0.448ns (50.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.974ns = ( 14.974 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.347    29.944 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.448    30.392    main_ctrl/Q[8]
    SLICE_X11Y139        LUT6 (Prop_lut6_I1_O)        0.084    30.476 r  main_ctrl/latched_input[7]_i_1__0/O
                         net (fo=1, routed)           0.000    30.476    OUT_LATCH/D[7]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.369    14.974    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
                         clock pessimism             -0.174    14.800    
                         clock uncertainty            0.035    14.835    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.222    15.057    OUT_LATCH/latched_input_reg[7]
  -------------------------------------------------------------------
                         required time                        -15.057    
                         arrival time                          30.476    
  -------------------------------------------------------------------
                         slack                                 15.419    

Slack (MET) :             15.464ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.973ns  (logic 0.431ns (44.316%)  route 0.542ns (55.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.972ns = ( 14.972 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.347    29.944 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.542    30.486    main_ctrl/Q[8]
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.084    30.570 r  main_ctrl/latched_input[4]_i_1/O
                         net (fo=1, routed)           0.000    30.570    OUT_LATCH/D[4]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
                         clock pessimism             -0.174    14.798    
                         clock uncertainty            0.035    14.833    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.273    15.106    OUT_LATCH/latched_input_reg[4]
  -------------------------------------------------------------------
                         required time                        -15.106    
                         arrival time                          30.570    
  -------------------------------------------------------------------
                         slack                                 15.464    

Slack (MET) :             15.477ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_DELAY/reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.055ns  (logic 0.431ns (40.854%)  route 0.624ns (59.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.039ns = ( 15.039 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.347    29.944 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.624    30.568    PC_LATCH/reg_reg[0][0]
    SLICE_X6Y141         LUT3 (Prop_lut3_I1_O)        0.084    30.652 r  PC_LATCH/reg[0]_i_1/O
                         net (fo=1, routed)           0.000    30.652    OPTRAM_DELAY/s_OPTRAM_CTRL_rd
    SLICE_X6Y141         FDRE                                         r  OPTRAM_DELAY/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.434    15.039    OPTRAM_DELAY/m_debug_header_OBUF[0]
    SLICE_X6Y141         FDRE                                         r  OPTRAM_DELAY/reg_reg[0]/C
                         clock pessimism             -0.174    14.865    
                         clock uncertainty            0.035    14.900    
    SLICE_X6Y141         FDRE (Hold_fdre_C_D)         0.275    15.175    OPTRAM_DELAY/reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.175    
                         arrival time                          30.652    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.564ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.073ns  (logic 0.431ns (40.184%)  route 0.642ns (59.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.972ns = ( 14.972 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.347    29.944 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.642    30.586    main_ctrl/Q[8]
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.084    30.670 r  main_ctrl/latched_input[1]_i_1/O
                         net (fo=1, routed)           0.000    30.670    OUT_LATCH/D[1]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
                         clock pessimism             -0.174    14.798    
                         clock uncertainty            0.035    14.833    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.273    15.106    OUT_LATCH/latched_input_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.106    
                         arrival time                          30.670    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.578ns  (arrival time - required time)
  Source:                 ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.006ns  (logic 0.498ns (49.492%)  route 0.508ns (50.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.974ns = ( 14.974 - 1.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 29.629 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.290    29.629    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.414    30.043 r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=2, routed)           0.508    30.552    main_ctrl/latched_input_reg[7]_0[3]
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.084    30.636 r  main_ctrl/latched_input[3]_i_1/O
                         net (fo=1, routed)           0.000    30.636    OUT_LATCH/D[3]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.369    14.974    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
                         clock pessimism             -0.174    14.800    
                         clock uncertainty            0.035    14.835    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.223    15.058    OUT_LATCH/latched_input_reg[3]
  -------------------------------------------------------------------
                         required time                        -15.058    
                         arrival time                          30.636    
  -------------------------------------------------------------------
                         slack                                 15.578    

Slack (MET) :             15.583ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.043ns  (logic 0.431ns (41.317%)  route 0.612ns (58.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.974ns = ( 14.974 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.347    29.944 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.612    30.556    main_ctrl/Q[8]
    SLICE_X11Y139        LUT6 (Prop_lut6_I1_O)        0.084    30.640 r  main_ctrl/latched_input[0]_i_1/O
                         net (fo=1, routed)           0.000    30.640    OUT_LATCH/D[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.369    14.974    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
                         clock pessimism             -0.174    14.800    
                         clock uncertainty            0.035    14.835    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.222    15.057    OUT_LATCH/latched_input_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.057    
                         arrival time                          30.640    
  -------------------------------------------------------------------
                         slack                                 15.583    

Slack (MET) :             15.619ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.129ns  (logic 0.431ns (38.171%)  route 0.698ns (61.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.973ns = ( 14.973 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.347    29.944 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.698    30.642    main_ctrl/Q[8]
    SLICE_X10Y138        LUT6 (Prop_lut6_I1_O)        0.084    30.726 r  main_ctrl/latched_input[5]_i_1/O
                         net (fo=1, routed)           0.000    30.726    OUT_LATCH/D[5]
    SLICE_X10Y138        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.368    14.973    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y138        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
                         clock pessimism             -0.174    14.799    
                         clock uncertainty            0.035    14.834    
    SLICE_X10Y138        FDRE (Hold_fdre_C_D)         0.273    15.107    OUT_LATCH/latched_input_reg[5]
  -------------------------------------------------------------------
                         required time                        -15.107    
                         arrival time                          30.726    
  -------------------------------------------------------------------
                         slack                                 15.619    

Slack (MET) :             15.652ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.159ns  (logic 0.431ns (37.181%)  route 0.728ns (62.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.972ns = ( 14.972 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X10Y141        FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.347    29.944 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.728    30.672    main_ctrl/Q[8]
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.084    30.756 r  main_ctrl/latched_input[6]_i_1/O
                         net (fo=1, routed)           0.000    30.756    OUT_LATCH/D[6]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
                         clock pessimism             -0.174    14.798    
                         clock uncertainty            0.035    14.833    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.271    15.104    OUT_LATCH/latched_input_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.104    
                         arrival time                          30.756    
  -------------------------------------------------------------------
                         slack                                 15.652    

Slack (MET) :             15.665ns  (arrival time - required time)
  Source:                 PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.147ns  (logic 0.498ns (43.403%)  route 0.649ns (56.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.972ns = ( 14.972 - 1.000 ) 
    Source Clock Delay      (SCD):    4.625ns = ( 29.625 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.286    29.625    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.414    30.039 r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=3, routed)           0.649    30.689    main_ctrl/latched_input_reg[7][2]
    SLICE_X8Y138         LUT6 (Prop_lut6_I3_O)        0.084    30.773 r  main_ctrl/latched_input[2]_i_1/O
                         net (fo=1, routed)           0.000    30.773    OUT_LATCH/D[2]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
                         clock pessimism             -0.174    14.798    
                         clock uncertainty            0.035    14.833    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.275    15.108    OUT_LATCH/latched_input_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.108    
                         arrival time                          30.773    
  -------------------------------------------------------------------
                         slack                                 15.665    

Slack (MET) :             15.872ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.332ns  (logic 0.505ns (37.927%)  route 0.827ns (62.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.014ns = ( 15.014 - 1.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 29.597 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.258    29.597    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y142         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_fdre_C_Q)         0.319    29.916 r  main_ctrl/s_hot_reg[4]/Q
                         net (fo=12, routed)          0.544    30.460    main_ctrl/len_latch/Q[0]
    SLICE_X9Y141         LUT2 (Prop_lut2_I0_O)        0.186    30.646 r  main_ctrl/len_latch/RAM1_i_1__0/O
                         net (fo=13, routed)          0.283    30.929    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.409    15.014    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.174    14.839    
                         clock uncertainty            0.035    14.875    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.182    15.057    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -15.057    
                         arrival time                          30.929    
  -------------------------------------------------------------------
                         slack                                 15.872    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.643ns (21.099%)  route 2.404ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.138     7.996    clk_gen/CNT0/m_reset
    SLICE_X3Y152         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y152         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y152         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.643ns (21.099%)  route 2.404ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.138     7.996    clk_gen/CNT0/m_reset
    SLICE_X3Y152         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y152         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y152         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[9]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.643ns (21.099%)  route 2.404ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.138     7.996    clk_gen/CNT0/m_reset
    SLICE_X3Y152         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y152         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y152         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[9]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.643ns (21.099%)  route 2.404ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.138     7.996    clk_gen/CNT0/m_reset
    SLICE_X3Y152         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y152         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y152         FDPE (Recov_fdpe_C_PRE)     -0.288    17.182    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.260ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.643ns (21.915%)  route 2.291ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.025     7.883    clk_gen/CNT0/m_reset
    SLICE_X3Y153         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y153         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y153         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  9.260    

Slack (MET) :             9.260ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.643ns (21.915%)  route 2.291ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.025     7.883    clk_gen/CNT0/m_reset
    SLICE_X3Y153         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y153         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y153         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  9.260    

Slack (MET) :             9.260ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[14]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.643ns (21.915%)  route 2.291ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.025     7.883    clk_gen/CNT0/m_reset
    SLICE_X3Y153         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y153         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y153         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  9.260    

Slack (MET) :             9.260ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[15]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.643ns (21.915%)  route 2.291ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.025     7.883    clk_gen/CNT0/m_reset
    SLICE_X3Y153         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y153         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y153         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  9.260    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.643ns (22.089%)  route 2.268ns (77.911%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.002     7.860    clk_gen/CNT0/m_reset
    SLICE_X3Y151         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y151         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y151         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.643ns (22.089%)  route 2.268ns (77.911%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.435     4.949    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X6Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.433     5.382 r  ADDR_LATCH/latched_input_reg[2]/Q
                         net (fo=2, routed)           0.558     5.940    ADDR_LATCH/s_address[2]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.105     6.045 f  ADDR_LATCH/FSM_onehot_state[5]_i_3/O
                         net (fo=17, routed)          0.708     6.753    ADDR_LATCH/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y142         LUT5 (Prop_lut5_I1_O)        0.105     6.858 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          1.002     7.860    clk_gen/CNT0/m_reset
    SLICE_X3Y151         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y151         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.181    17.505    
                         clock uncertainty           -0.035    17.470    
    SLICE_X3Y151         FDCE (Recov_fdce_C_CLR)     -0.327    17.143    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  9.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.104ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.403%)  route 0.678ns (74.597%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.388    27.613    clk_gen/CNT0/m_reset
    SLICE_X3Y150         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y150         FDCE (Remov_fdce_C_CLR)     -0.085    14.510    clk_gen/CNT0/s_CNT2_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.510    
                         arrival time                          27.613    
  -------------------------------------------------------------------
                         slack                                 13.104    

Slack (MET) :             13.104ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.403%)  route 0.678ns (74.597%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.388    27.613    clk_gen/CNT0/m_reset
    SLICE_X3Y150         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y150         FDCE (Remov_fdce_C_CLR)     -0.085    14.510    clk_gen/CNT0/s_CNT2_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.510    
                         arrival time                          27.613    
  -------------------------------------------------------------------
                         slack                                 13.104    

Slack (MET) :             13.104ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.403%)  route 0.678ns (74.597%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.388    27.613    clk_gen/CNT0/m_reset
    SLICE_X3Y150         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y150         FDCE (Remov_fdce_C_CLR)     -0.085    14.510    clk_gen/CNT0/s_CNT2_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.510    
                         arrival time                          27.613    
  -------------------------------------------------------------------
                         slack                                 13.104    

Slack (MET) :             13.107ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.403%)  route 0.678ns (74.597%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.388    27.613    clk_gen/CNT0/m_reset
    SLICE_X3Y150         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y150         FDPE (Remov_fdpe_C_PRE)     -0.088    14.507    clk_gen/CNT0/s_CNT2_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.507    
                         arrival time                          27.613    
  -------------------------------------------------------------------
                         slack                                 13.107    

Slack (MET) :             13.225ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.406%)  route 0.800ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.510    27.735    clk_gen/CNT0/m_reset
    SLICE_X3Y151         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y151         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y151         FDCE (Remov_fdce_C_CLR)     -0.085    14.510    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.510    
                         arrival time                          27.735    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.406%)  route 0.800ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.510    27.735    clk_gen/CNT0/m_reset
    SLICE_X3Y151         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y151         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y151         FDCE (Remov_fdce_C_CLR)     -0.085    14.510    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.510    
                         arrival time                          27.735    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[6]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.406%)  route 0.800ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.510    27.735    clk_gen/CNT0/m_reset
    SLICE_X3Y151         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y151         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y151         FDCE (Remov_fdce_C_CLR)     -0.085    14.510    clk_gen/CNT0/s_CNT2_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.510    
                         arrival time                          27.735    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[7]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.406%)  route 0.800ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 14.818 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.510    27.735    clk_gen/CNT0/m_reset
    SLICE_X3Y151         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y151         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.559    
                         clock uncertainty            0.035    14.595    
    SLICE_X3Y151         FDCE (Remov_fdce_C_CLR)     -0.085    14.510    clk_gen/CNT0/s_CNT2_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.510    
                         arrival time                          27.735    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.253ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.832%)  route 0.827ns (78.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 14.817 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.537    27.762    clk_gen/CNT0/m_reset
    SLICE_X3Y153         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.956    14.817    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y153         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.558    
                         clock uncertainty            0.035    14.594    
    SLICE_X3Y153         FDCE (Remov_fdce_C_CLR)     -0.085    14.509    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                        -14.509    
                         arrival time                          27.762    
  -------------------------------------------------------------------
                         slack                                 13.253    

Slack (MET) :             13.253ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.832%)  route 0.827ns (78.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 14.817 - 12.500 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 26.704 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597    26.704    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X7Y143         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141    26.845 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=22, routed)          0.184    27.029    EDGE_1/s_CNT2_reg[0][1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I2_O)        0.045    27.074 f  EDGE_1/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.106    27.180    ADDR_LATCH/s_CNT2_reg[0]
    SLICE_X7Y142         LUT5 (Prop_lut5_I3_O)        0.045    27.225 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=88, routed)          0.537    27.762    clk_gen/CNT0/m_reset
    SLICE_X3Y153         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.956    14.817    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y153         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.558    
                         clock uncertainty            0.035    14.594    
    SLICE_X3Y153         FDCE (Remov_fdce_C_CLR)     -0.085    14.509    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                        -14.509    
                         arrival time                          27.762    
  -------------------------------------------------------------------
                         slack                                 13.253    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 4.839ns (56.786%)  route 3.682ns (43.214%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.545     5.215    m_data_IOBUF[0]_inst/T
    K7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.305     8.521 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.521    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.831ns (57.561%)  route 3.562ns (42.439%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.424     5.095    m_data_IOBUF[2]_inst/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.298     8.393 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.393    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.275ns  (logic 4.832ns (58.395%)  route 3.443ns (41.605%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.306     4.976    m_data_IOBUF[1]_inst/T
    L7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.299     8.275 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.275    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.849ns (59.331%)  route 3.324ns (40.669%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.187     4.857    m_data_IOBUF[4]_inst/T
    L5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.316     8.173 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.173    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 4.850ns (60.210%)  route 3.205ns (39.790%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.068     4.739    m_data_IOBUF[3]_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.317     8.055 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.055    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.841ns (61.066%)  route 3.086ns (38.934%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.949     4.620    m_data_IOBUF[6]_inst/T
    N6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.307     7.927 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.927    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 4.834ns (61.961%)  route 2.968ns (38.039%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.830     4.501    m_data_IOBUF[5]_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.301     7.802 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.802    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.697ns  (logic 4.843ns (62.923%)  route 2.854ns (37.077%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.566    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.671 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.717     4.387    m_data_IOBUF[7]_inst/T
    M4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.310     7.697 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.697    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            m_debug_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 5.014ns (74.067%)  route 1.756ns (25.933%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.756     3.189    m_debug_led_OBUF[7]
    E15                  OBUF (Prop_obuf_I_O)         3.581     6.770 r  m_debug_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.770    m_debug_led[7]
    E15                                                               r  m_debug_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 1.748ns (28.906%)  route 4.300ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.209     3.642    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X7Y141         LUT6 (Prop_lut6_I5_O)        0.105     3.747 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.730     4.477    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     4.582 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.843     5.425    clk_gen/CNT0/m_cw19_out
    SLICE_X5Y148         LUT4 (Prop_lut4_I3_O)        0.105     5.530 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.518     6.049    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X5Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[11]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_wait_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.231ns (58.294%)  route 0.165ns (41.706%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.165     0.293    clk_gen/CNT0/s_wr_L
    SLICE_X5Y148         LUT4 (Prop_lut4_I2_O)        0.103     0.396 r  clk_gen/CNT0/s_wr_wait_i_1/O
                         net (fo=1, routed)           0.000     0.396    clk_gen/CNT0/s_wr_wait_i_1_n_0
    SLICE_X5Y148         FDCE                                         r  clk_gen/CNT0/s_wr_wait_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.849%)  route 0.229ns (55.151%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.229     0.370    clk_gen/CNT0/s_wr_M
    SLICE_X5Y148         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     0.415    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X5Y148         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.226ns (52.296%)  route 0.206ns (47.704%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.109     0.432    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X6Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.226ns (52.296%)  route 0.206ns (47.704%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.109     0.432    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X6Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.226ns (52.296%)  route 0.206ns (47.704%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I1_O)        0.098     0.323 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.109     0.432    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X6Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.232ns (46.387%)  route 0.268ns (53.613%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.171     0.500    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.232ns (46.387%)  route 0.268ns (53.613%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.171     0.500    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y149         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.232ns (46.387%)  route 0.268ns (53.613%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.171     0.500    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.232ns (46.387%)  route 0.268ns (53.613%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.171     0.500    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.232ns (46.387%)  route 0.268ns (53.613%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X5Y148         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.171     0.500    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  m_fpga_clk
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.822ns (50.970%)  route 4.638ns (49.030%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        2.657    18.671    m_debug_header_OBUF_BUFG[0]
    E18                  OBUF (Prop_obuf_I_O)         3.289    21.960 f  m_debug_header_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.960    m_debug_header[0]
    E18                                                               f  m_debug_header[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.333ns (48.278%)  route 4.642ns (51.722%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        2.661    18.675    m_debug_header_OBUF_BUFG[0]
    AF5                  OBUF (Prop_obuf_I_O)         2.800    21.475 f  m_dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000    21.475    m_dac_clk
    AF5                                                               f  m_dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.061ns  (logic 3.767ns (37.446%)  route 6.294ns (62.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.348     5.230 r  DA_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           6.294    11.523    m_dac_d_OBUF[7]
    AB11                 OBUF (Prop_obuf_I_O)         3.419    14.943 r  m_dac_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.943    m_dac_d[7]
    AB11                                                              r  m_dac_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 3.777ns (38.637%)  route 5.998ns (61.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.348     5.230 r  DA_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           5.998    11.228    m_dac_d_OBUF[6]
    AD13                 OBUF (Prop_obuf_I_O)         3.429    14.656 r  m_dac_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.656    m_dac_d[6]
    AD13                                                              r  m_dac_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 3.712ns (40.514%)  route 5.451ns (59.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.379     5.261 r  DA_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           5.451    10.712    m_dac_d_OBUF[2]
    AF2                  OBUF (Prop_obuf_I_O)         3.333    14.045 r  m_dac_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.045    m_dac_d[2]
    AF2                                                               r  m_dac_d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.029ns  (logic 3.774ns (41.796%)  route 5.255ns (58.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.348     5.230 r  DA_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           5.255    10.485    m_dac_d_OBUF[5]
    AD14                 OBUF (Prop_obuf_I_O)         3.426    13.911 r  m_dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.911    m_dac_d[5]
    AD14                                                              r  m_dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 3.710ns (41.479%)  route 5.234ns (58.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.379     5.261 r  DA_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           5.234    10.495    m_dac_d_OBUF[3]
    AC3                  OBUF (Prop_obuf_I_O)         3.331    13.826 r  m_dac_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.826    m_dac_d[3]
    AC3                                                               r  m_dac_d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 3.810ns (42.637%)  route 5.125ns (57.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.348     5.230 r  DA_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           5.125    10.355    m_dac_d_OBUF[4]
    AC2                  OBUF (Prop_obuf_I_O)         3.462    13.817 r  m_dac_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.817    m_dac_d[4]
    AC2                                                               r  m_dac_d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 3.715ns (42.196%)  route 5.089ns (57.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.379     5.261 r  DA_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           5.089    10.349    m_dac_d_OBUF[1]
    AF3                  OBUF (Prop_obuf_I_O)         3.336    13.685 r  m_dac_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.685    m_dac_d[1]
    AF3                                                               r  m_dac_d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 3.706ns (42.845%)  route 4.944ns (57.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.368     4.882    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y137        FDRE                                         r  DA_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.379     5.261 r  DA_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           4.944    10.204    m_dac_d_OBUF[0]
    AF4                  OBUF (Prop_obuf_I_O)         3.327    13.531 r  m_dac_d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.531    m_dac_d[0]
    AF4                                                               r  m_dac_d[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597     1.704    clk_gen/m_debug_header_OBUF[0]
    SLICE_X7Y145         FDRE                                         r  clk_gen/s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  clk_gen/s_data_reg[2]/Q
                         net (fo=2, routed)           0.174     2.019    clk_gen/CNT0/Q[2]
    SLICE_X6Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.641%)  route 0.182ns (56.359%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597     1.704    clk_gen/m_debug_header_OBUF[0]
    SLICE_X5Y145         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.182     2.027    clk_gen/CNT0/Q[0]
    SLICE_X5Y149         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.521%)  route 0.183ns (56.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597     1.704    clk_gen/m_debug_header_OBUF[0]
    SLICE_X7Y145         FDRE                                         r  clk_gen/s_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  clk_gen/s_data_reg[3]/Q
                         net (fo=2, routed)           0.183     2.028    clk_gen/CNT0/Q[3]
    SLICE_X7Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.680%)  route 0.224ns (61.320%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597     1.704    clk_gen/m_debug_header_OBUF[0]
    SLICE_X5Y145         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.224     2.068    clk_gen/CNT0/Q[0]
    SLICE_X4Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.537%)  route 0.279ns (66.463%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597     1.704    clk_gen/m_debug_header_OBUF[0]
    SLICE_X7Y145         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.279     2.124    clk_gen/CNT0/Q[1]
    SLICE_X6Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.141ns (31.779%)  route 0.303ns (68.221%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597     1.704    clk_gen/m_debug_header_OBUF[0]
    SLICE_X7Y145         FDRE                                         r  clk_gen/s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  clk_gen/s_data_reg[2]/Q
                         net (fo=2, routed)           0.303     2.147    clk_gen/CNT0/Q[2]
    SLICE_X7Y149         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_mode_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.134%)  route 0.266ns (58.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.597     1.704    clk_gen/m_debug_header_OBUF[0]
    SLICE_X7Y145         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.266     2.111    clk_gen/CNT0/Q[1]
    SLICE_X5Y148         LUT3 (Prop_lut3_I0_O)        0.045     2.156 r  clk_gen/CNT0/s_mode_i_1/O
                         net (fo=1, routed)           0.000     2.156    clk_gen/CNT0/s_mode_i_1_n_0
    SLICE_X5Y148         FDCE                                         r  clk_gen/CNT0/s_mode_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.141ns (29.979%)  route 0.329ns (70.021%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.596     1.703    clk_gen/m_debug_header_OBUF[0]
    SLICE_X5Y142         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.844 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.329     2.173    clk_gen/CNT0/Q[7]
    SLICE_X5Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.439%)  route 0.373ns (72.561%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.596     1.703    clk_gen/m_debug_header_OBUF[0]
    SLICE_X5Y142         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.844 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.373     2.217    clk_gen/CNT0/Q[4]
    SLICE_X6Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.141ns (27.370%)  route 0.374ns (72.630%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.596     1.703    clk_gen/m_debug_header_OBUF[0]
    SLICE_X5Y142         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.844 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.374     2.218    clk_gen/CNT0/Q[4]
    SLICE_X7Y149         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.366ns (55.873%)  route 2.658ns (44.127%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.603    18.617    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y152         FDCE (Prop_fdce_C_Q)         0.384    19.001 f  clk_gen/CNT0/s_CNT2_reg[10]/Q
                         net (fo=3, routed)           0.669    19.669    clk_gen/CNT0/s_CNT2_reg[10]
    SLICE_X1Y152         LUT4 (Prop_lut4_I1_O)        0.105    19.774 r  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.776    20.550    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X2Y153         LUT5 (Prop_lut5_I4_O)        0.105    20.655 r  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.879    21.534    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X1Y150         LUT6 (Prop_lut6_I5_O)        0.105    21.639 r  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          2.620    24.259    clk_gen/CNT0/eqOp1_in
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.105    24.364 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.586    24.951    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    25.032 f  s_sys_clk_g/O
                         net (fo=45, routed)          2.658    27.690    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.285    30.975 f  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.975    m_debug_header[1]
    E17                                                               f  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.524ns  (logic 2.863ns (51.822%)  route 2.661ns (48.178%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.603    18.617    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y152         FDCE (Prop_fdce_C_Q)         0.384    19.001 f  clk_gen/CNT0/s_CNT2_reg[10]/Q
                         net (fo=3, routed)           0.669    19.669    clk_gen/CNT0/s_CNT2_reg[10]
    SLICE_X1Y152         LUT4 (Prop_lut4_I1_O)        0.105    19.774 r  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.776    20.550    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X2Y153         LUT5 (Prop_lut5_I4_O)        0.105    20.655 r  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.879    21.534    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X1Y150         LUT6 (Prop_lut6_I5_O)        0.105    21.639 r  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          2.620    24.259    clk_gen/CNT0/eqOp1_in
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.105    24.364 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.586    24.951    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    25.032 f  s_sys_clk_g/O
                         net (fo=45, routed)          2.661    27.693    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         2.782    30.475 f  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    30.475    m_adc_clk
    AF14                                                              f  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 3.702ns (52.137%)  route 3.398ns (47.863%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.368    14.973    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y138        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDRE (Prop_fdre_C_Q)         0.433    15.406 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           3.398    18.804    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       3.269    22.073 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.073    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 3.709ns (52.411%)  route 3.368ns (47.589%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.433    15.405 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           3.368    18.772    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       3.276    22.048 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.048    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 3.657ns (51.752%)  route 3.410ns (48.248%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.369    14.974    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.379    15.353 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           3.410    18.763    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       3.278    22.041 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.041    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 3.700ns (52.377%)  route 3.364ns (47.623%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.433    15.405 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           3.364    18.769    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       3.267    22.037 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.037    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.699ns (53.501%)  route 3.215ns (46.499%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.433    15.405 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           3.215    18.620    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       3.266    21.886 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.886    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 3.652ns (53.351%)  route 3.194ns (46.649%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.369    14.974    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.379    15.353 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           3.194    18.547    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       3.273    21.820 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.820    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 3.664ns (55.009%)  route 2.997ns (44.991%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.369    14.974    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.379    15.353 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           2.997    18.350    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       3.285    21.635 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.635    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 3.717ns (56.145%)  route 2.904ns (43.855%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.371     5.885    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.433     6.318 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          1.152     7.470    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.105     7.575 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.716     8.291    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.105     8.396 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.733     9.129    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.433     9.562 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.671    10.233    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.105    10.338 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.454    10.792    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.105    10.897 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.935    12.832    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.937 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.524    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.605 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.367    14.972    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.433    15.405 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           2.904    18.309    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       3.284    21.593 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.593    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.217ns (59.780%)  route 0.818ns (40.220%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.818     3.587    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         1.191     4.778 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.778    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.266ns (60.539%)  route 0.825ns (39.461%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     3.594    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.240     4.835 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.835    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.403ns (55.581%)  route 1.122ns (44.419%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     3.499 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           1.122     4.620    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       1.239     5.860 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.860    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.381ns (53.808%)  route 1.186ns (46.192%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141     3.476 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           1.186     4.661    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       1.240     5.902 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.902    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.370ns (50.988%)  route 1.317ns (49.012%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141     3.476 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           1.317     4.792    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       1.229     6.021 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.021    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.385ns (50.648%)  route 1.350ns (49.352%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     3.499 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           1.350     4.849    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       1.221     6.070 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.070    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.387ns (49.558%)  route 1.411ns (50.442%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     3.499 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           1.411     4.910    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       1.223     6.133 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.133    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.395ns (49.672%)  route 1.414ns (50.328%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y138         FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     3.499 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           1.414     4.912    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       1.231     6.143 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.143    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.388ns (49.426%)  route 1.420ns (50.574%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y138        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDRE (Prop_fdre_C_Q)         0.164     3.499 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           1.420     4.919    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       1.224     6.143 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.143    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.375ns (48.825%)  route 1.441ns (51.175%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.152     2.441    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.743    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.769 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.335    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141     3.476 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           1.441     4.916    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       1.234     6.150 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.150    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  m_fpga_clk

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 1.927ns (29.477%)  route 4.611ns (70.523%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          0.742     5.069    ADDR_LATCH/reset0
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.125     5.194 r  ADDR_LATCH/cnt[10]_i_6/O
                         net (fo=1, routed)           0.487     5.681    ADDR_LATCH/cnt[10]_i_6_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.264     5.945 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.594     6.539    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y138         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.255     4.594    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y138         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/max_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 1.643ns (25.319%)  route 4.847ns (74.681%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          1.045     5.372    ADDR_LATCH/reset0
    SLICE_X10Y139        LUT6 (Prop_lut6_I5_O)        0.105     5.477 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=11, routed)          1.014     6.491    PCRAM_CTRL/counter/SR[0]
    SLICE_X7Y136         FDRE                                         r  PCRAM_CTRL/counter/max_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.322     4.661    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X7Y136         FDRE                                         r  PCRAM_CTRL/counter/max_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/max_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 1.643ns (25.319%)  route 4.847ns (74.681%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          1.045     5.372    ADDR_LATCH/reset0
    SLICE_X10Y139        LUT6 (Prop_lut6_I5_O)        0.105     5.477 r  ADDR_LATCH/max[10]_i_1__0/O
                         net (fo=11, routed)          1.014     6.491    PCRAM_CTRL/counter/SR[0]
    SLICE_X7Y136         FDRE                                         r  PCRAM_CTRL/counter/max_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.322     4.661    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X7Y136         FDRE                                         r  PCRAM_CTRL/counter/max_reg[1]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 1.931ns (30.031%)  route 4.500ns (69.969%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 17.324 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.209     3.642    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X7Y141         LUT6 (Prop_lut6_I5_O)        0.105     3.747 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          1.065     4.812    clk_gen/CNT0/s_mode_reg_1
    SLICE_X0Y151         LUT4 (Prop_lut4_I1_O)        0.126     4.938 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.418     5.355    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I5_O)        0.267     5.622 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.809     6.431    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y152         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.485    17.324    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y152         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.927ns (29.974%)  route 4.503ns (70.026%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          0.742     5.069    ADDR_LATCH/reset0
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.125     5.194 r  ADDR_LATCH/cnt[10]_i_6/O
                         net (fo=1, routed)           0.487     5.681    ADDR_LATCH/cnt[10]_i_6_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.264     5.945 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.485     6.430    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X9Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.255     4.594    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[10]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.927ns (29.974%)  route 4.503ns (70.026%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          0.742     5.069    ADDR_LATCH/reset0
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.125     5.194 r  ADDR_LATCH/cnt[10]_i_6/O
                         net (fo=1, routed)           0.487     5.681    ADDR_LATCH/cnt[10]_i_6_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.264     5.945 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.485     6.430    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.255     4.594    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[1]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.927ns (29.974%)  route 4.503ns (70.026%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          0.742     5.069    ADDR_LATCH/reset0
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.125     5.194 r  ADDR_LATCH/cnt[10]_i_6/O
                         net (fo=1, routed)           0.487     5.681    ADDR_LATCH/cnt[10]_i_6_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.264     5.945 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.485     6.430    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.255     4.594    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[2]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.927ns (29.974%)  route 4.503ns (70.026%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          0.742     5.069    ADDR_LATCH/reset0
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.125     5.194 r  ADDR_LATCH/cnt[10]_i_6/O
                         net (fo=1, routed)           0.487     5.681    ADDR_LATCH/cnt[10]_i_6_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.264     5.945 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.485     6.430    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.255     4.594    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[3]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.927ns (29.974%)  route 4.503ns (70.026%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          0.742     5.069    ADDR_LATCH/reset0
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.125     5.194 r  ADDR_LATCH/cnt[10]_i_6/O
                         net (fo=1, routed)           0.487     5.681    ADDR_LATCH/cnt[10]_i_6_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.264     5.945 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.485     6.430    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.255     4.594    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[4]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            PCRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.430ns  (logic 1.927ns (29.974%)  route 4.503ns (70.026%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.789     4.222    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.105     4.327 r  ADDR_LATCH/s_hot[8]_i_1/O
                         net (fo=12, routed)          0.742     5.069    ADDR_LATCH/reset0
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.125     5.194 r  ADDR_LATCH/cnt[10]_i_6/O
                         net (fo=1, routed)           0.487     5.681    ADDR_LATCH/cnt[10]_i_6_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.264     5.945 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.485     6.430    PCRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        1.255     4.594    PCRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y137         FDRE                                         r  PCRAM_CTRL/counter/cnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.888%)  route 0.305ns (62.112%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.305     0.446    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X6Y150         LUT6 (Prop_lut6_I4_O)        0.045     0.491 r  clk_gen/CNT0/s_CNT3_D[1]_i_1/O
                         net (fo=1, routed)           0.000     0.491    clk_gen/CNT0/s_CNT3_D[1]_i_1_n_0
    SLICE_X6Y150         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.956    14.817    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y150         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.256ns (51.643%)  route 0.240ns (48.357%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X3Y150         LUT3 (Prop_lut3_I1_O)        0.045     0.426 r  clk_gen/CNT0/s_CNT2[0]_i_10/O
                         net (fo=1, routed)           0.000     0.426    clk_gen/CNT0/s_CNT2[0]_i_10_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.496 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.496    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_7
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.284ns (54.228%)  route 0.240ns (45.772%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X3Y150         LUT3 (Prop_lut3_I0_O)        0.046     0.427 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.427    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.524 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.524    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_6
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.179%)  route 0.358ns (65.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X1Y149         LUT6 (Prop_lut6_I2_O)        0.045     0.426 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.118     0.544    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y149         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.870    14.731    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y149         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.179%)  route 0.358ns (65.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X1Y149         LUT6 (Prop_lut6_I2_O)        0.045     0.426 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.118     0.544    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y149         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.870    14.731    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y149         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.179%)  route 0.358ns (65.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X1Y149         LUT6 (Prop_lut6_I2_O)        0.045     0.426 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.118     0.544    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y149         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.870    14.731    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y149         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.179%)  route 0.358ns (65.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X1Y149         LUT6 (Prop_lut6_I2_O)        0.045     0.426 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.118     0.544    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y149         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.870    14.731    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y149         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/D
                            (falling edge-triggered cell FDPE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.312ns (56.551%)  route 0.240ns (43.449%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X3Y150         LUT3 (Prop_lut3_I0_O)        0.046     0.427 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.427    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.552 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.552    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_5
    SLICE_X3Y150         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.333ns (58.144%)  route 0.240ns (41.856%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X3Y150         LUT3 (Prop_lut3_I0_O)        0.046     0.427 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.427    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146     0.573 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.573    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_4
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.957    14.818    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y150         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.206%)  route 0.410ns (68.794%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=18, routed)          0.240     0.381    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X1Y149         LUT6 (Prop_lut6_I2_O)        0.045     0.426 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.170     0.596    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y148         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.870    14.731    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y148         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.969ns  (logic 1.435ns (24.031%)  route 4.535ns (75.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 6.344 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         1.435     1.435 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           4.535     5.969    AD_LATCH/D[6]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.257     6.344    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.903ns  (logic 1.454ns (24.637%)  route 4.449ns (75.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 6.344 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         1.454     1.454 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           4.449     5.903    AD_LATCH/D[5]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.257     6.344    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.431ns (24.486%)  route 4.412ns (75.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 6.344 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         1.431     1.431 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           4.412     5.843    AD_LATCH/D[0]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.257     6.344    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.729ns  (logic 1.437ns (25.079%)  route 4.292ns (74.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 6.344 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         1.437     1.437 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           4.292     5.729    AD_LATCH/D[7]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.257     6.344    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y139        FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.613ns  (logic 1.463ns (26.060%)  route 4.150ns (73.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 6.343 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           4.150     5.613    AD_LATCH/D[3]
    SLICE_X9Y139         FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.256     6.343    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y139         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.643ns (29.763%)  route 3.878ns (70.237%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.686     4.119    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.105     4.224 r  ADDR_LATCH/max[10]_i_3_comp/O
                         net (fo=1, routed)           0.922     5.146    ADDR_LATCH/max[10]_i_3_n_0_repN
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.105     5.251 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270     5.522    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.643ns (29.763%)  route 3.878ns (70.237%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.686     4.119    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.105     4.224 r  ADDR_LATCH/max[10]_i_3_comp/O
                         net (fo=1, routed)           0.922     5.146    ADDR_LATCH/max[10]_i_3_n_0_repN
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.105     5.251 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270     5.522    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.643ns (29.763%)  route 3.878ns (70.237%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.686     4.119    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.105     4.224 r  ADDR_LATCH/max[10]_i_3_comp/O
                         net (fo=1, routed)           0.922     5.146    ADDR_LATCH/max[10]_i_3_n_0_repN
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.105     5.251 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.270     5.522    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X0Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.518ns  (logic 1.643ns (29.783%)  route 3.874ns (70.217%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.686     4.119    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.105     4.224 r  ADDR_LATCH/max[10]_i_3_comp/O
                         net (fo=1, routed)           0.922     5.146    ADDR_LATCH/max[10]_i_3_n_0_repN
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.105     5.251 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     5.518    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.518ns  (logic 1.643ns (29.783%)  route 3.874ns (70.217%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 6.413 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          2.686     4.119    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.105     4.224 r  ADDR_LATCH/max[10]_i_3_comp/O
                         net (fo=1, routed)           0.922     5.146    ADDR_LATCH/max[10]_i_3_n_0_repN
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.105     5.251 r  ADDR_LATCH/cnt[10]_i_1__1_comp/O
                         net (fo=11, routed)          0.267     5.518    OPTRAM_CTRL/counter/cnt_reg[10]_0[0]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.020     4.406    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.490 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.010    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.087 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.326     6.413    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X1Y141         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[1]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[2]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[4]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[7]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            ADRAM_CTRL/counter/max_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.315ns (16.508%)  route 1.593ns (83.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.234ns = ( 8.234 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  m_fpga_reset_IBUF_inst/O
                         net (fo=10, routed)          1.469     1.739    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X11Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ADDR_LATCH/max[10]_i_1_comp_1/O
                         net (fo=11, routed)          0.124     1.908    ADRAM_CTRL/counter/SR[0]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1343, routed)        0.838     3.199    ADDR_LATCH/m_debug_header_OBUF_BUFG[0]
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.204     3.403 f  ADDR_LATCH/latched_input_reg[5]/Q
                         net (fo=20, routed)          0.724     4.128    ADDR_LATCH/s_address[5]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.056     4.184 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=15, routed)          0.390     4.574    clk_gen/CNT0/s_mode_reg_1
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.056     4.630 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.428     5.058    clk_gen/CNT0/s_wr
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.204     5.262 f  clk_gen/CNT0/s_REG_reg[9]/Q
                         net (fo=8, routed)           0.341     5.603    clk_gen/CNT0/s_REG_reg_n_0_[9]
    SLICE_X5Y149         LUT4 (Prop_lut4_I2_O)        0.056     5.659 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.216     5.875    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I4_O)        0.056     5.931 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.089     7.020    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     7.076 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.367    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.396 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.837     8.234    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y142        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C





