Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ndliu\ECE423\ece423_prefab\ECE423_QSYS.qsys --block-symbol-file --output-directory=C:\Users\ndliu\ECE423\ece423_prefab\ECE423_QSYS --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading ece423_prefab/ECE423_QSYS.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding byte_adapter_read_cb [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_read_cb
Progress: Adding byte_adapter_read_cr [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_read_cr
Progress: Adding byte_adapter_read_y [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_read_y
Progress: Adding byte_adapter_write [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_write
Progress: Adding clk_125 [clock_source 15.1]
Progress: Parameterizing module clk_125
Progress: Adding clk_50 [altera_clock_bridge 15.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_0_bridge [altera_avalon_mm_bridge 15.1]
Progress: Parameterizing module cpu_0_bridge
Progress: Adding cpu_1 [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu_1
Progress: Adding cpu_1_bridge_0 [altera_avalon_mm_bridge 15.1]
Progress: Parameterizing module cpu_1_bridge_0
Progress: Adding dma_reset [altera_reset_bridge 15.1]
Progress: Parameterizing module dma_reset
Progress: Adding i2c_scl [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding ledg [altera_avalon_pio 15.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.1]
Progress: Parameterizing module ledr
Progress: Adding lpddr2 [altera_mem_if_lpddr2_emif 15.1]
Progress: Parameterizing module lpddr2
Progress: Adding mailbox_simple_0_1 [altera_avalon_mailbox_simple 15.1]
Progress: Parameterizing module mailbox_simple_0_1
Progress: Adding mailbox_simple_1_0 [altera_avalon_mailbox_simple 15.1]
Progress: Parameterizing module mailbox_simple_1_0
Progress: Adding mpeg_accel_0 [mpeg_accel 1.0]
Progress: Parameterizing module mpeg_accel_0
Progress: Adding pixel_conv [Pixel_Conv 1.0]
Progress: Parameterizing module pixel_conv
Progress: Adding read_dma_cb [altera_msgdma 15.1]
Progress: Parameterizing module read_dma_cb
Progress: Adding read_dma_cr [altera_msgdma 15.1]
Progress: Parameterizing module read_dma_cr
Progress: Adding read_dma_y [altera_msgdma 15.1]
Progress: Parameterizing module read_dma_y
Progress: Adding sd_cont [sd_cont 1.0]
Progress: Parameterizing module sd_cont
Progress: Adding sram [sram 1.0]
Progress: Reading input file
Progress: Adding clk [clock_source 15.1]
Progress: Parameterizing module clk
Progress: Adding memory [altera_generic_tristate_controller 15.1]
Progress: Parameterizing module memory
Progress: Adding memory_bridge [altera_tristate_conduit_bridge 15.1]
Progress: Parameterizing module memory_bridge
Progress: Adding memory_sharer [altera_tristate_conduit_pin_sharer 15.1]
Progress: Parameterizing module memory_sharer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module sram
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_1
Progress: Adding video [altera_avalon_video_sync_generator 15.1]
Progress: Parameterizing module video
Progress: Adding video_clk [altera_clock_bridge 15.1]
Progress: Parameterizing module video_clk
Progress: Adding video_dma [altera_msgdma 15.1]
Progress: Parameterizing module video_dma
Progress: Adding video_fifo [altera_avalon_fifo 15.1]
Progress: Parameterizing module video_fifo
Progress: Adding video_pll [altera_pll 15.1]
Progress: Parameterizing module video_pll
Progress: Adding write_dma [altera_msgdma 15.1]
Progress: Parameterizing module write_dma
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ECE423_QSYS.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE423_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE423_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: ECE423_QSYS.lpddr2: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: ECE423_QSYS.lpddr2.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: ECE423_QSYS.sram.memory: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: ECE423_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ECE423_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Warning: ECE423_QSYS.video: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_video_sync_generator.v
Info: ECE423_QSYS.video_dma: Force burst alignment enable is selected. The mSGDMA will post bursts with length of 1 until the address reaches the next burst boundary
Info: ECE423_QSYS.video_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: ECE423_QSYS.video_pll: Able to implement PLL - Actual settings differ from Requested settings
Info: ECE423_QSYS.write_dma: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: ECE423_QSYS.video_fifo.out/pixel_conv.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: The source data signal is 128 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: The source empty signal is 4 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ndliu\ECE423\ece423_prefab\ECE423_QSYS.qsys --synthesis=VERILOG --output-directory=C:\Users\ndliu\ECE423\ece423_prefab\ECE423_QSYS\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading ece423_prefab/ECE423_QSYS.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding byte_adapter_read_cb [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_read_cb
Progress: Adding byte_adapter_read_cr [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_read_cr
Progress: Adding byte_adapter_read_y [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_read_y
Progress: Adding byte_adapter_write [avalon_st_order_adapter 1.0]
Progress: Parameterizing module byte_adapter_write
Progress: Adding clk_125 [clock_source 15.1]
Progress: Parameterizing module clk_125
Progress: Adding clk_50 [altera_clock_bridge 15.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_0_bridge [altera_avalon_mm_bridge 15.1]
Progress: Parameterizing module cpu_0_bridge
Progress: Adding cpu_1 [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu_1
Progress: Adding cpu_1_bridge_0 [altera_avalon_mm_bridge 15.1]
Progress: Parameterizing module cpu_1_bridge_0
Progress: Adding dma_reset [altera_reset_bridge 15.1]
Progress: Parameterizing module dma_reset
Progress: Adding i2c_scl [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding ledg [altera_avalon_pio 15.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.1]
Progress: Parameterizing module ledr
Progress: Adding lpddr2 [altera_mem_if_lpddr2_emif 15.1]
Progress: Parameterizing module lpddr2
Progress: Adding mailbox_simple_0_1 [altera_avalon_mailbox_simple 15.1]
Progress: Parameterizing module mailbox_simple_0_1
Progress: Adding mailbox_simple_1_0 [altera_avalon_mailbox_simple 15.1]
Progress: Parameterizing module mailbox_simple_1_0
Progress: Adding mpeg_accel_0 [mpeg_accel 1.0]
Progress: Parameterizing module mpeg_accel_0
Progress: Adding pixel_conv [Pixel_Conv 1.0]
Progress: Parameterizing module pixel_conv
Progress: Adding read_dma_cb [altera_msgdma 15.1]
Progress: Parameterizing module read_dma_cb
Progress: Adding read_dma_cr [altera_msgdma 15.1]
Progress: Parameterizing module read_dma_cr
Progress: Adding read_dma_y [altera_msgdma 15.1]
Progress: Parameterizing module read_dma_y
Progress: Adding sd_cont [sd_cont 1.0]
Progress: Parameterizing module sd_cont
Progress: Adding sram [sram 1.0]
Progress: Parameterizing module sram
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_1
Progress: Adding video [altera_avalon_video_sync_generator 15.1]
Progress: Parameterizing module video
Progress: Adding video_clk [altera_clock_bridge 15.1]
Progress: Parameterizing module video_clk
Progress: Adding video_dma [altera_msgdma 15.1]
Progress: Parameterizing module video_dma
Progress: Adding video_fifo [altera_avalon_fifo 15.1]
Progress: Parameterizing module video_fifo
Progress: Adding video_pll [altera_pll 15.1]
Progress: Parameterizing module video_pll
Progress: Adding write_dma [altera_msgdma 15.1]
Progress: Parameterizing module write_dma
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ECE423_QSYS.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE423_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE423_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: ECE423_QSYS.lpddr2: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: ECE423_QSYS.lpddr2.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: ECE423_QSYS.sram.memory: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: ECE423_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ECE423_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Warning: ECE423_QSYS.video: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_video_sync_generator.v
Info: ECE423_QSYS.video_dma: Force burst alignment enable is selected. The mSGDMA will post bursts with length of 1 until the address reaches the next burst boundary
Info: ECE423_QSYS.video_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: ECE423_QSYS.video_pll: Able to implement PLL - Actual settings differ from Requested settings
Info: ECE423_QSYS.write_dma: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: ECE423_QSYS.video_fifo.out/pixel_conv.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: The source data signal is 128 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: The source empty signal is 4 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Info: ECE423_QSYS: Generating ECE423_QSYS "ECE423_QSYS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: button_pio: Starting RTL generation for module 'ECE423_QSYS_button_pio'
Info: button_pio:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_button_pio --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0308_button_pio_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0308_button_pio_gen//ECE423_QSYS_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'ECE423_QSYS_button_pio'
Info: button_pio: "ECE423_QSYS" instantiated altera_avalon_pio "button_pio"
Info: byte_adapter_read_cb: "ECE423_QSYS" instantiated avalon_st_order_adapter "byte_adapter_read_cb"
Info: cpu_0: "ECE423_QSYS" instantiated altera_nios2_gen2 "cpu_0"
Info: cpu_0_bridge: "ECE423_QSYS" instantiated altera_avalon_mm_bridge "cpu_0_bridge"
Info: cpu_1: "ECE423_QSYS" instantiated altera_nios2_gen2 "cpu_1"
Info: i2c_scl: Starting RTL generation for module 'ECE423_QSYS_i2c_scl'
Info: i2c_scl:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_i2c_scl --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0310_i2c_scl_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0310_i2c_scl_gen//ECE423_QSYS_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_scl: Done RTL generation for module 'ECE423_QSYS_i2c_scl'
Info: i2c_scl: "ECE423_QSYS" instantiated altera_avalon_pio "i2c_scl"
Info: i2c_sda: Starting RTL generation for module 'ECE423_QSYS_i2c_sda'
Info: i2c_sda:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_i2c_sda --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0311_i2c_sda_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0311_i2c_sda_gen//ECE423_QSYS_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_sda: Done RTL generation for module 'ECE423_QSYS_i2c_sda'
Info: i2c_sda: "ECE423_QSYS" instantiated altera_avalon_pio "i2c_sda"
Info: jtag_uart_0: Starting RTL generation for module 'ECE423_QSYS_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE423_QSYS_jtag_uart_0 --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0312_jtag_uart_0_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0312_jtag_uart_0_gen//ECE423_QSYS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'ECE423_QSYS_jtag_uart_0'
Info: jtag_uart_0: "ECE423_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'ECE423_QSYS_key'
Info: key:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_key --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0313_key_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0313_key_gen//ECE423_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'ECE423_QSYS_key'
Info: key: "ECE423_QSYS" instantiated altera_avalon_pio "key"
Info: ledg: Starting RTL generation for module 'ECE423_QSYS_ledg'
Info: ledg:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_ledg --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0314_ledg_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0314_ledg_gen//ECE423_QSYS_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'ECE423_QSYS_ledg'
Info: ledg: "ECE423_QSYS" instantiated altera_avalon_pio "ledg"
Info: lpddr2: "ECE423_QSYS" instantiated altera_mem_if_lpddr2_emif "lpddr2"
Info: mailbox_simple_0_1: "ECE423_QSYS" instantiated altera_avalon_mailbox_simple "mailbox_simple_0_1"
Info: mpeg_accel_0: "ECE423_QSYS" instantiated mpeg_accel "mpeg_accel_0"
Info: pixel_conv: "ECE423_QSYS" instantiated Pixel_Conv "pixel_conv"
Info: read_dma_cb: "ECE423_QSYS" instantiated altera_msgdma "read_dma_cb"
Info: sd_cont: "ECE423_QSYS" instantiated sd_cont "sd_cont"
Info: sram: "ECE423_QSYS" instantiated sram "sram"
Info: sysid: "ECE423_QSYS" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'ECE423_QSYS_timer_0'
Info: timer_0:   Generation command is [exec C:/Software/Altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/Software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE423_QSYS_timer_0 --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0320_timer_0_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0320_timer_0_gen//ECE423_QSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'ECE423_QSYS_timer_0'
Info: timer_0: "ECE423_QSYS" instantiated altera_avalon_timer "timer_0"
Info: timer_1: Starting RTL generation for module 'ECE423_QSYS_timer_1'
Info: timer_1:   Generation command is [exec C:/Software/Altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/Software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE423_QSYS_timer_1 --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0321_timer_1_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0321_timer_1_gen//ECE423_QSYS_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1: Done RTL generation for module 'ECE423_QSYS_timer_1'
Info: timer_1: "ECE423_QSYS" instantiated altera_avalon_timer "timer_1"
Info: video: "ECE423_QSYS" instantiated altera_avalon_video_sync_generator "video"
Info: video_dma: "ECE423_QSYS" instantiated altera_msgdma "video_dma"
Info: video_fifo: Starting RTL generation for module 'ECE423_QSYS_video_fifo'
Info: video_fifo:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=ECE423_QSYS_video_fifo --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0323_video_fifo_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0323_video_fifo_gen//ECE423_QSYS_video_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: video_fifo: Done RTL generation for module 'ECE423_QSYS_video_fifo'
Info: video_fifo: "ECE423_QSYS" instantiated altera_avalon_fifo "video_fifo"
Info: video_pll: "ECE423_QSYS" instantiated altera_pll "video_pll"
Info: write_dma: "ECE423_QSYS" instantiated altera_msgdma "write_dma"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ECE423_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "ECE423_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "ECE423_QSYS" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "ECE423_QSYS" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "ECE423_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "ECE423_QSYS" instantiated altera_irq_mapper "irq_mapper_001"
Info: avalon_st_adapter: "ECE423_QSYS" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "ECE423_QSYS" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "ECE423_QSYS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'ECE423_QSYS_cpu_0_cpu'
Info: cpu:   Generation command is [exec C:/Software/Altera/15.1/quartus/bin64//eperlcmd.exe -I C:/Software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ECE423_QSYS_cpu_0_cpu --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0328_cpu_gen/ --quartus_bindir=C:/Software/Altera/15.1/quartus/bin64/ --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0328_cpu_gen//ECE423_QSYS_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.03.26 23:12:27 (*) Starting Nios II generation
Info: cpu: # 2019.03.26 23:12:27 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.26 23:12:30 (*)   Couldn't query license setup in Quartus directory C:/Software/Altera/15.1/quartus/bin64/
Info: cpu: # 2019.03.26 23:12:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.26 23:12:30 (*)   Plaintext license not found.
Info: cpu: # 2019.03.26 23:12:30 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.03.26 23:12:33 (*)   Couldn't query license setup in Quartus directory C:/Software/Altera/15.1/quartus/bin64/
Info: cpu: # 2019.03.26 23:12:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.26 23:12:34 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.03.26 23:12:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.26 23:12:34 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.26 23:12:34 (*)     Testbench
Info: cpu: # 2019.03.26 23:12:34 (*)     Instruction decoding
Info: cpu: # 2019.03.26 23:12:34 (*)       Instruction fields
Info: cpu: # 2019.03.26 23:12:34 (*)       Instruction decodes
Info: cpu: # 2019.03.26 23:12:34 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.03.26 23:12:35 (*)       Instruction controls
Info: cpu: # 2019.03.26 23:12:35 (*)     Pipeline frontend
Info: cpu: # 2019.03.26 23:12:35 (*)     Pipeline backend
Info: cpu: # 2019.03.26 23:12:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.26 23:12:39 (*)   Creating encrypted RTL
Info: cpu: # 2019.03.26 23:12:39 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ECE423_QSYS_cpu_0_cpu'
Info: cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'ECE423_QSYS_cpu_1_cpu'
Info: cpu:   Generation command is [exec C:/Software/Altera/15.1/quartus/bin64//eperlcmd.exe -I C:/Software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ECE423_QSYS_cpu_1_cpu --dir=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0329_cpu_gen/ --quartus_bindir=C:/Software/Altera/15.1/quartus/bin64/ --verilog --config=C:/Users/ndliu/AppData/Local/Temp/alt7982_5008075940378272843.dir/0329_cpu_gen//ECE423_QSYS_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.03.26 23:12:40 (*) Starting Nios II generation
Info: cpu: # 2019.03.26 23:12:40 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.26 23:12:43 (*)   Couldn't query license setup in Quartus directory C:/Software/Altera/15.1/quartus/bin64/
Info: cpu: # 2019.03.26 23:12:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.26 23:12:43 (*)   Plaintext license not found.
Info: cpu: # 2019.03.26 23:12:43 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.03.26 23:12:47 (*)   Couldn't query license setup in Quartus directory C:/Software/Altera/15.1/quartus/bin64/
Info: cpu: # 2019.03.26 23:12:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.26 23:12:47 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.03.26 23:12:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.26 23:12:47 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.26 23:12:47 (*)     Testbench
Info: cpu: # 2019.03.26 23:12:47 (*)     Instruction decoding
Info: cpu: # 2019.03.26 23:12:47 (*)       Instruction fields
Info: cpu: # 2019.03.26 23:12:47 (*)       Instruction decodes
Info: cpu: # 2019.03.26 23:12:48 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.03.26 23:12:48 (*)       Instruction controls
Info: cpu: # 2019.03.26 23:12:48 (*)     Pipeline frontend
Info: cpu: # 2019.03.26 23:12:48 (*)     Pipeline backend
Info: cpu: # 2019.03.26 23:12:50 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.26 23:12:52 (*)   Creating encrypted RTL
Info: cpu: # 2019.03.26 23:12:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ECE423_QSYS_cpu_1_cpu'
Info: cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info: pll0: "lpddr2" instantiated altera_mem_if_lpddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating ECE423_QSYS_lpddr2_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the ECE423_QSYS_lpddr2_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "lpddr2" instantiated altera_mem_if_lpddr2_hard_phy_core "p0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "lpddr2" instantiated altera_mem_if_lpddr2_qseq "s0"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v
Info: c0: "lpddr2" instantiated altera_mem_if_lpddr2_hard_memory_controller "c0"
Info: oct0: "lpddr2" instantiated altera_mem_if_oct "oct0"
Info: dll0: "lpddr2" instantiated altera_mem_if_dll "dll0"
Info: dispatcher_internal: "read_dma_cb" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "read_dma_cb" instantiated dma_read_master "read_mstr_internal"
Info: memory: "sram" instantiated altera_generic_tristate_controller "memory"
Info: memory_bridge: "sram" instantiated altera_tristate_conduit_bridge "memory_bridge"
Info: memory_sharer: "sram" instantiated altera_tristate_conduit_pin_sharer "memory_sharer"
Info: write_mstr_internal: "write_dma" instantiated dma_write_master "write_mstr_internal"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: cpu_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_data_master_limiter"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: jtag_uart_0_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_0_avalon_jtag_slave_burst_adapter"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_uas_rsp_width_adapter"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_016: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter_005: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_2" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_3" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: tdt: "memory" instantiated altera_tristate_controller_translator "tdt"
Info: tda: "memory" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "memory_sharer" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "memory_sharer" instantiated altera_merlin_std_arbitrator "arbiter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: ECE423_QSYS: Done "ECE423_QSYS" with 118 modules, 262 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
