
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401fb8 <.init>:
  401fb8:	stp	x29, x30, [sp, #-16]!
  401fbc:	mov	x29, sp
  401fc0:	bl	4026b0 <ferror@plt+0x60>
  401fc4:	ldp	x29, x30, [sp], #16
  401fc8:	ret

Disassembly of section .plt:

0000000000401fd0 <memcpy@plt-0x20>:
  401fd0:	stp	x16, x30, [sp, #-16]!
  401fd4:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  401fd8:	ldr	x17, [x16, #4088]
  401fdc:	add	x16, x16, #0xff8
  401fe0:	br	x17
  401fe4:	nop
  401fe8:	nop
  401fec:	nop

0000000000401ff0 <memcpy@plt>:
  401ff0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  401ff4:	ldr	x17, [x16]
  401ff8:	add	x16, x16, #0x0
  401ffc:	br	x17

0000000000402000 <memmove@plt>:
  402000:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402004:	ldr	x17, [x16, #8]
  402008:	add	x16, x16, #0x8
  40200c:	br	x17

0000000000402010 <gzclose@plt>:
  402010:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402014:	ldr	x17, [x16, #16]
  402018:	add	x16, x16, #0x10
  40201c:	br	x17

0000000000402020 <strtok@plt>:
  402020:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402024:	ldr	x17, [x16, #24]
  402028:	add	x16, x16, #0x18
  40202c:	br	x17

0000000000402030 <strlen@plt>:
  402030:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402034:	ldr	x17, [x16, #32]
  402038:	add	x16, x16, #0x20
  40203c:	br	x17

0000000000402040 <fputs@plt>:
  402040:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402044:	ldr	x17, [x16, #40]
  402048:	add	x16, x16, #0x28
  40204c:	br	x17

0000000000402050 <syslog@plt>:
  402050:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402054:	ldr	x17, [x16, #48]
  402058:	add	x16, x16, #0x30
  40205c:	br	x17

0000000000402060 <exit@plt>:
  402060:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402064:	ldr	x17, [x16, #56]
  402068:	add	x16, x16, #0x38
  40206c:	br	x17

0000000000402070 <lzma_code@plt>:
  402070:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402074:	ldr	x17, [x16, #64]
  402078:	add	x16, x16, #0x40
  40207c:	br	x17

0000000000402080 <strnlen@plt>:
  402080:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402084:	ldr	x17, [x16, #72]
  402088:	add	x16, x16, #0x48
  40208c:	br	x17

0000000000402090 <secure_getenv@plt>:
  402090:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402094:	ldr	x17, [x16, #80]
  402098:	add	x16, x16, #0x50
  40209c:	br	x17

00000000004020a0 <setenv@plt>:
  4020a0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4020a4:	ldr	x17, [x16, #88]
  4020a8:	add	x16, x16, #0x58
  4020ac:	br	x17

00000000004020b0 <fgets_unlocked@plt>:
  4020b0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4020b4:	ldr	x17, [x16, #96]
  4020b8:	add	x16, x16, #0x60
  4020bc:	br	x17

00000000004020c0 <ftell@plt>:
  4020c0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4020c4:	ldr	x17, [x16, #104]
  4020c8:	add	x16, x16, #0x68
  4020cc:	br	x17

00000000004020d0 <sprintf@plt>:
  4020d0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4020d4:	ldr	x17, [x16, #112]
  4020d8:	add	x16, x16, #0x70
  4020dc:	br	x17

00000000004020e0 <putc@plt>:
  4020e0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4020e4:	ldr	x17, [x16, #120]
  4020e8:	add	x16, x16, #0x78
  4020ec:	br	x17

00000000004020f0 <opendir@plt>:
  4020f0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4020f4:	ldr	x17, [x16, #128]
  4020f8:	add	x16, x16, #0x80
  4020fc:	br	x17

0000000000402100 <closelog@plt>:
  402100:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402104:	ldr	x17, [x16, #136]
  402108:	add	x16, x16, #0x88
  40210c:	br	x17

0000000000402110 <unlinkat@plt>:
  402110:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402114:	ldr	x17, [x16, #144]
  402118:	add	x16, x16, #0x90
  40211c:	br	x17

0000000000402120 <fputc@plt>:
  402120:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402124:	ldr	x17, [x16, #152]
  402128:	add	x16, x16, #0x98
  40212c:	br	x17

0000000000402130 <qsort@plt>:
  402130:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402134:	ldr	x17, [x16, #160]
  402138:	add	x16, x16, #0xa0
  40213c:	br	x17

0000000000402140 <asprintf@plt>:
  402140:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402144:	ldr	x17, [x16, #168]
  402148:	add	x16, x16, #0xa8
  40214c:	br	x17

0000000000402150 <gzdopen@plt>:
  402150:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402154:	ldr	x17, [x16, #176]
  402158:	add	x16, x16, #0xb0
  40215c:	br	x17

0000000000402160 <lseek@plt>:
  402160:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402164:	ldr	x17, [x16, #184]
  402168:	add	x16, x16, #0xb8
  40216c:	br	x17

0000000000402170 <snprintf@plt>:
  402170:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402174:	ldr	x17, [x16, #192]
  402178:	add	x16, x16, #0xc0
  40217c:	br	x17

0000000000402180 <fclose@plt>:
  402180:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402184:	ldr	x17, [x16, #200]
  402188:	add	x16, x16, #0xc8
  40218c:	br	x17

0000000000402190 <getpid@plt>:
  402190:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402194:	ldr	x17, [x16, #208]
  402198:	add	x16, x16, #0xd0
  40219c:	br	x17

00000000004021a0 <strtok_r@plt>:
  4021a0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4021a4:	ldr	x17, [x16, #216]
  4021a8:	add	x16, x16, #0xd8
  4021ac:	br	x17

00000000004021b0 <fopen@plt>:
  4021b0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4021b4:	ldr	x17, [x16, #224]
  4021b8:	add	x16, x16, #0xe0
  4021bc:	br	x17

00000000004021c0 <malloc@plt>:
  4021c0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4021c4:	ldr	x17, [x16, #232]
  4021c8:	add	x16, x16, #0xe8
  4021cc:	br	x17

00000000004021d0 <open@plt>:
  4021d0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4021d4:	ldr	x17, [x16, #240]
  4021d8:	add	x16, x16, #0xf0
  4021dc:	br	x17

00000000004021e0 <strncmp@plt>:
  4021e0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4021e4:	ldr	x17, [x16, #248]
  4021e8:	add	x16, x16, #0xf8
  4021ec:	br	x17

00000000004021f0 <__libc_start_main@plt>:
  4021f0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4021f4:	ldr	x17, [x16, #256]
  4021f8:	add	x16, x16, #0x100
  4021fc:	br	x17

0000000000402200 <memset@plt>:
  402200:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402204:	ldr	x17, [x16, #264]
  402208:	add	x16, x16, #0x108
  40220c:	br	x17

0000000000402210 <fdopen@plt>:
  402210:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402214:	ldr	x17, [x16, #272]
  402218:	add	x16, x16, #0x110
  40221c:	br	x17

0000000000402220 <gettimeofday@plt>:
  402220:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402224:	ldr	x17, [x16, #280]
  402228:	add	x16, x16, #0x118
  40222c:	br	x17

0000000000402230 <calloc@plt>:
  402230:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402234:	ldr	x17, [x16, #288]
  402238:	add	x16, x16, #0x120
  40223c:	br	x17

0000000000402240 <bcmp@plt>:
  402240:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402244:	ldr	x17, [x16, #296]
  402248:	add	x16, x16, #0x128
  40224c:	br	x17

0000000000402250 <readdir@plt>:
  402250:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402254:	ldr	x17, [x16, #304]
  402258:	add	x16, x16, #0x130
  40225c:	br	x17

0000000000402260 <realloc@plt>:
  402260:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402264:	ldr	x17, [x16, #312]
  402268:	add	x16, x16, #0x138
  40226c:	br	x17

0000000000402270 <system@plt>:
  402270:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402274:	ldr	x17, [x16, #320]
  402278:	add	x16, x16, #0x140
  40227c:	br	x17

0000000000402280 <strdup@plt>:
  402280:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402284:	ldr	x17, [x16, #328]
  402288:	add	x16, x16, #0x148
  40228c:	br	x17

0000000000402290 <closedir@plt>:
  402290:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402294:	ldr	x17, [x16, #336]
  402298:	add	x16, x16, #0x150
  40229c:	br	x17

00000000004022a0 <strerror@plt>:
  4022a0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4022a4:	ldr	x17, [x16, #344]
  4022a8:	add	x16, x16, #0x158
  4022ac:	br	x17

00000000004022b0 <close@plt>:
  4022b0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4022b4:	ldr	x17, [x16, #352]
  4022b8:	add	x16, x16, #0x160
  4022bc:	br	x17

00000000004022c0 <gzread@plt>:
  4022c0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4022c4:	ldr	x17, [x16, #360]
  4022c8:	add	x16, x16, #0x168
  4022cc:	br	x17

00000000004022d0 <strrchr@plt>:
  4022d0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4022d4:	ldr	x17, [x16, #368]
  4022d8:	add	x16, x16, #0x170
  4022dc:	br	x17

00000000004022e0 <__gmon_start__@plt>:
  4022e0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4022e4:	ldr	x17, [x16, #376]
  4022e8:	add	x16, x16, #0x178
  4022ec:	br	x17

00000000004022f0 <fdopendir@plt>:
  4022f0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4022f4:	ldr	x17, [x16, #384]
  4022f8:	add	x16, x16, #0x180
  4022fc:	br	x17

0000000000402300 <write@plt>:
  402300:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402304:	ldr	x17, [x16, #392]
  402308:	add	x16, x16, #0x188
  40230c:	br	x17

0000000000402310 <fseek@plt>:
  402310:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402314:	ldr	x17, [x16, #400]
  402318:	add	x16, x16, #0x190
  40231c:	br	x17

0000000000402320 <abort@plt>:
  402320:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402324:	ldr	x17, [x16, #408]
  402328:	add	x16, x16, #0x198
  40232c:	br	x17

0000000000402330 <openlog@plt>:
  402330:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402334:	ldr	x17, [x16, #416]
  402338:	add	x16, x16, #0x1a0
  40233c:	br	x17

0000000000402340 <puts@plt>:
  402340:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402344:	ldr	x17, [x16, #424]
  402348:	add	x16, x16, #0x1a8
  40234c:	br	x17

0000000000402350 <lzma_stream_decoder@plt>:
  402350:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402354:	ldr	x17, [x16, #432]
  402358:	add	x16, x16, #0x1b0
  40235c:	br	x17

0000000000402360 <strsep@plt>:
  402360:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402364:	ldr	x17, [x16, #440]
  402368:	add	x16, x16, #0x1b8
  40236c:	br	x17

0000000000402370 <getopt_long@plt>:
  402370:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402374:	ldr	x17, [x16, #448]
  402378:	add	x16, x16, #0x1c0
  40237c:	br	x17

0000000000402380 <lzma_end@plt>:
  402380:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402384:	ldr	x17, [x16, #456]
  402388:	add	x16, x16, #0x1c8
  40238c:	br	x17

0000000000402390 <strcmp@plt>:
  402390:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402394:	ldr	x17, [x16, #464]
  402398:	add	x16, x16, #0x1d0
  40239c:	br	x17

00000000004023a0 <basename@plt>:
  4023a0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4023a4:	ldr	x17, [x16, #472]
  4023a8:	add	x16, x16, #0x1d8
  4023ac:	br	x17

00000000004023b0 <__ctype_b_loc@plt>:
  4023b0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4023b4:	ldr	x17, [x16, #480]
  4023b8:	add	x16, x16, #0x1e0
  4023bc:	br	x17

00000000004023c0 <mmap@plt>:
  4023c0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4023c4:	ldr	x17, [x16, #488]
  4023c8:	add	x16, x16, #0x1e8
  4023cc:	br	x17

00000000004023d0 <strtol@plt>:
  4023d0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4023d4:	ldr	x17, [x16, #496]
  4023d8:	add	x16, x16, #0x1f0
  4023dc:	br	x17

00000000004023e0 <fread@plt>:
  4023e0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4023e4:	ldr	x17, [x16, #504]
  4023e8:	add	x16, x16, #0x1f8
  4023ec:	br	x17

00000000004023f0 <gzerror@plt>:
  4023f0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4023f4:	ldr	x17, [x16, #512]
  4023f8:	add	x16, x16, #0x200
  4023fc:	br	x17

0000000000402400 <free@plt>:
  402400:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402404:	ldr	x17, [x16, #520]
  402408:	add	x16, x16, #0x208
  40240c:	br	x17

0000000000402410 <renameat@plt>:
  402410:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402414:	ldr	x17, [x16, #528]
  402418:	add	x16, x16, #0x210
  40241c:	br	x17

0000000000402420 <vasprintf@plt>:
  402420:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402424:	ldr	x17, [x16, #536]
  402428:	add	x16, x16, #0x218
  40242c:	br	x17

0000000000402430 <strchr@plt>:
  402430:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402434:	ldr	x17, [x16, #544]
  402438:	add	x16, x16, #0x220
  40243c:	br	x17

0000000000402440 <strtoull@plt>:
  402440:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402444:	ldr	x17, [x16, #552]
  402448:	add	x16, x16, #0x228
  40244c:	br	x17

0000000000402450 <init_module@plt>:
  402450:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402454:	ldr	x17, [x16, #560]
  402458:	add	x16, x16, #0x230
  40245c:	br	x17

0000000000402460 <fwrite@plt>:
  402460:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402464:	ldr	x17, [x16, #568]
  402468:	add	x16, x16, #0x238
  40246c:	br	x17

0000000000402470 <fnmatch@plt>:
  402470:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402474:	ldr	x17, [x16, #576]
  402478:	add	x16, x16, #0x240
  40247c:	br	x17

0000000000402480 <munmap@plt>:
  402480:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402484:	ldr	x17, [x16, #584]
  402488:	add	x16, x16, #0x248
  40248c:	br	x17

0000000000402490 <fflush@plt>:
  402490:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402494:	ldr	x17, [x16, #592]
  402498:	add	x16, x16, #0x250
  40249c:	br	x17

00000000004024a0 <strcpy@plt>:
  4024a0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4024a4:	ldr	x17, [x16, #600]
  4024a8:	add	x16, x16, #0x258
  4024ac:	br	x17

00000000004024b0 <dirfd@plt>:
  4024b0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4024b4:	ldr	x17, [x16, #608]
  4024b8:	add	x16, x16, #0x260
  4024bc:	br	x17

00000000004024c0 <unsetenv@plt>:
  4024c0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4024c4:	ldr	x17, [x16, #616]
  4024c8:	add	x16, x16, #0x268
  4024cc:	br	x17

00000000004024d0 <get_current_dir_name@plt>:
  4024d0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4024d4:	ldr	x17, [x16, #624]
  4024d8:	add	x16, x16, #0x270
  4024dc:	br	x17

00000000004024e0 <read@plt>:
  4024e0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4024e4:	ldr	x17, [x16, #632]
  4024e8:	add	x16, x16, #0x278
  4024ec:	br	x17

00000000004024f0 <__fxstat@plt>:
  4024f0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4024f4:	ldr	x17, [x16, #640]
  4024f8:	add	x16, x16, #0x280
  4024fc:	br	x17

0000000000402500 <strstr@plt>:
  402500:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402504:	ldr	x17, [x16, #648]
  402508:	add	x16, x16, #0x288
  40250c:	br	x17

0000000000402510 <__isoc99_sscanf@plt>:
  402510:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402514:	ldr	x17, [x16, #656]
  402518:	add	x16, x16, #0x290
  40251c:	br	x17

0000000000402520 <regexec@plt>:
  402520:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402524:	ldr	x17, [x16, #664]
  402528:	add	x16, x16, #0x298
  40252c:	br	x17

0000000000402530 <regfree@plt>:
  402530:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402534:	ldr	x17, [x16, #672]
  402538:	add	x16, x16, #0x2a0
  40253c:	br	x17

0000000000402540 <regcomp@plt>:
  402540:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402544:	ldr	x17, [x16, #680]
  402548:	add	x16, x16, #0x2a8
  40254c:	br	x17

0000000000402550 <strcspn@plt>:
  402550:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402554:	ldr	x17, [x16, #688]
  402558:	add	x16, x16, #0x2b0
  40255c:	br	x17

0000000000402560 <vfprintf@plt>:
  402560:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402564:	ldr	x17, [x16, #696]
  402568:	add	x16, x16, #0x2b8
  40256c:	br	x17

0000000000402570 <openat@plt>:
  402570:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402574:	ldr	x17, [x16, #704]
  402578:	add	x16, x16, #0x2c0
  40257c:	br	x17

0000000000402580 <printf@plt>:
  402580:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402584:	ldr	x17, [x16, #712]
  402588:	add	x16, x16, #0x2c8
  40258c:	br	x17

0000000000402590 <__assert_fail@plt>:
  402590:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402594:	ldr	x17, [x16, #720]
  402598:	add	x16, x16, #0x2d0
  40259c:	br	x17

00000000004025a0 <__errno_location@plt>:
  4025a0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4025a4:	ldr	x17, [x16, #728]
  4025a8:	add	x16, x16, #0x2d8
  4025ac:	br	x17

00000000004025b0 <uname@plt>:
  4025b0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4025b4:	ldr	x17, [x16, #736]
  4025b8:	add	x16, x16, #0x2e0
  4025bc:	br	x17

00000000004025c0 <getenv@plt>:
  4025c0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4025c4:	ldr	x17, [x16, #744]
  4025c8:	add	x16, x16, #0x2e8
  4025cc:	br	x17

00000000004025d0 <__xstat@plt>:
  4025d0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4025d4:	ldr	x17, [x16, #752]
  4025d8:	add	x16, x16, #0x2f0
  4025dc:	br	x17

00000000004025e0 <syscall@plt>:
  4025e0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4025e4:	ldr	x17, [x16, #760]
  4025e8:	add	x16, x16, #0x2f8
  4025ec:	br	x17

00000000004025f0 <mkdir@plt>:
  4025f0:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  4025f4:	ldr	x17, [x16, #768]
  4025f8:	add	x16, x16, #0x300
  4025fc:	br	x17

0000000000402600 <fprintf@plt>:
  402600:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402604:	ldr	x17, [x16, #776]
  402608:	add	x16, x16, #0x308
  40260c:	br	x17

0000000000402610 <fgets@plt>:
  402610:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402614:	ldr	x17, [x16, #784]
  402618:	add	x16, x16, #0x310
  40261c:	br	x17

0000000000402620 <__uflow@plt>:
  402620:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402624:	ldr	x17, [x16, #792]
  402628:	add	x16, x16, #0x318
  40262c:	br	x17

0000000000402630 <delete_module@plt>:
  402630:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402634:	ldr	x17, [x16, #800]
  402638:	add	x16, x16, #0x320
  40263c:	br	x17

0000000000402640 <__fxstatat@plt>:
  402640:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402644:	ldr	x17, [x16, #808]
  402648:	add	x16, x16, #0x328
  40264c:	br	x17

0000000000402650 <ferror@plt>:
  402650:	adrp	x16, 42d000 <ferror@plt+0x2a9b0>
  402654:	ldr	x17, [x16, #816]
  402658:	add	x16, x16, #0x330
  40265c:	br	x17

Disassembly of section .text:

0000000000402660 <.text>:
  402660:	mov	x29, #0x0                   	// #0
  402664:	mov	x30, #0x0                   	// #0
  402668:	mov	x5, x0
  40266c:	ldr	x1, [sp]
  402670:	add	x2, sp, #0x8
  402674:	mov	x6, sp
  402678:	movz	x0, #0x0, lsl #48
  40267c:	movk	x0, #0x0, lsl #32
  402680:	movk	x0, #0x40, lsl #16
  402684:	movk	x0, #0x276c
  402688:	movz	x3, #0x0, lsl #48
  40268c:	movk	x3, #0x0, lsl #32
  402690:	movk	x3, #0x41, lsl #16
  402694:	movk	x3, #0x6f10
  402698:	movz	x4, #0x0, lsl #48
  40269c:	movk	x4, #0x0, lsl #32
  4026a0:	movk	x4, #0x41, lsl #16
  4026a4:	movk	x4, #0x6f90
  4026a8:	bl	4021f0 <__libc_start_main@plt>
  4026ac:	bl	402320 <abort@plt>
  4026b0:	adrp	x0, 42c000 <ferror@plt+0x299b0>
  4026b4:	ldr	x0, [x0, #4064]
  4026b8:	cbz	x0, 4026c0 <ferror@plt+0x70>
  4026bc:	b	4022e0 <__gmon_start__@plt>
  4026c0:	ret
  4026c4:	nop
  4026c8:	adrp	x0, 42d000 <ferror@plt+0x2a9b0>
  4026cc:	add	x0, x0, #0x368
  4026d0:	adrp	x1, 42d000 <ferror@plt+0x2a9b0>
  4026d4:	add	x1, x1, #0x368
  4026d8:	cmp	x1, x0
  4026dc:	b.eq	4026f4 <ferror@plt+0xa4>  // b.none
  4026e0:	adrp	x1, 416000 <ferror@plt+0x139b0>
  4026e4:	ldr	x1, [x1, #4008]
  4026e8:	cbz	x1, 4026f4 <ferror@plt+0xa4>
  4026ec:	mov	x16, x1
  4026f0:	br	x16
  4026f4:	ret
  4026f8:	adrp	x0, 42d000 <ferror@plt+0x2a9b0>
  4026fc:	add	x0, x0, #0x368
  402700:	adrp	x1, 42d000 <ferror@plt+0x2a9b0>
  402704:	add	x1, x1, #0x368
  402708:	sub	x1, x1, x0
  40270c:	lsr	x2, x1, #63
  402710:	add	x1, x2, x1, asr #3
  402714:	cmp	xzr, x1, asr #1
  402718:	asr	x1, x1, #1
  40271c:	b.eq	402734 <ferror@plt+0xe4>  // b.none
  402720:	adrp	x2, 416000 <ferror@plt+0x139b0>
  402724:	ldr	x2, [x2, #4016]
  402728:	cbz	x2, 402734 <ferror@plt+0xe4>
  40272c:	mov	x16, x2
  402730:	br	x16
  402734:	ret
  402738:	stp	x29, x30, [sp, #-32]!
  40273c:	mov	x29, sp
  402740:	str	x19, [sp, #16]
  402744:	adrp	x19, 42d000 <ferror@plt+0x2a9b0>
  402748:	ldrb	w0, [x19, #912]
  40274c:	cbnz	w0, 40275c <ferror@plt+0x10c>
  402750:	bl	4026c8 <ferror@plt+0x78>
  402754:	mov	w0, #0x1                   	// #1
  402758:	strb	w0, [x19, #912]
  40275c:	ldr	x19, [sp, #16]
  402760:	ldp	x29, x30, [sp], #32
  402764:	ret
  402768:	b	4026f8 <ferror@plt+0xa8>
  40276c:	stp	x29, x30, [sp, #-48]!
  402770:	stp	x22, x21, [sp, #16]
  402774:	stp	x20, x19, [sp, #32]
  402778:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40277c:	ldr	x8, [x8, #904]
  402780:	mov	x19, x1
  402784:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402788:	mov	w20, w0
  40278c:	add	x1, x1, #0xfb8
  402790:	mov	x0, x8
  402794:	mov	x29, sp
  402798:	bl	402390 <strcmp@plt>
  40279c:	cbz	w0, 402864 <ferror@plt+0x214>
  4027a0:	ldr	x0, [x19]
  4027a4:	bl	4023a0 <basename@plt>
  4027a8:	adrp	x22, 417000 <ferror@plt+0x149b0>
  4027ac:	add	x22, x22, #0x2a0
  4027b0:	ldr	x8, [x22]
  4027b4:	mov	x21, x0
  4027b8:	mov	x1, x21
  4027bc:	mov	x0, x8
  4027c0:	bl	402390 <strcmp@plt>
  4027c4:	cbz	w0, 402848 <ferror@plt+0x1f8>
  4027c8:	adrp	x22, 417000 <ferror@plt+0x149b0>
  4027cc:	add	x22, x22, #0x570
  4027d0:	ldr	x0, [x22]
  4027d4:	mov	x1, x21
  4027d8:	bl	402390 <strcmp@plt>
  4027dc:	cbz	w0, 402848 <ferror@plt+0x1f8>
  4027e0:	adrp	x22, 417000 <ferror@plt+0x149b0>
  4027e4:	add	x22, x22, #0x810
  4027e8:	ldr	x0, [x22]
  4027ec:	mov	x1, x21
  4027f0:	bl	402390 <strcmp@plt>
  4027f4:	cbz	w0, 402848 <ferror@plt+0x1f8>
  4027f8:	adrp	x22, 417000 <ferror@plt+0x149b0>
  4027fc:	add	x22, x22, #0xd48
  402800:	ldr	x0, [x22]
  402804:	mov	x1, x21
  402808:	bl	402390 <strcmp@plt>
  40280c:	cbz	w0, 402848 <ferror@plt+0x1f8>
  402810:	adrp	x22, 418000 <ferror@plt+0x159b0>
  402814:	add	x22, x22, #0xc50
  402818:	ldr	x0, [x22]
  40281c:	mov	x1, x21
  402820:	bl	402390 <strcmp@plt>
  402824:	cbz	w0, 402848 <ferror@plt+0x1f8>
  402828:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  40282c:	add	x22, x22, #0x5c8
  402830:	ldr	x0, [x22]
  402834:	mov	x1, x21
  402838:	bl	402390 <strcmp@plt>
  40283c:	cbz	w0, 402848 <ferror@plt+0x1f8>
  402840:	mov	w0, #0xfffffffe            	// #-2
  402844:	b	402980 <ferror@plt+0x330>
  402848:	ldr	x2, [x22, #8]
  40284c:	mov	w0, w20
  402850:	mov	x1, x19
  402854:	ldp	x20, x19, [sp, #32]
  402858:	ldp	x22, x21, [sp, #16]
  40285c:	ldp	x29, x30, [sp], #48
  402860:	br	x2
  402864:	adrp	x2, 417000 <ferror@plt+0x149b0>
  402868:	adrp	x3, 417000 <ferror@plt+0x149b0>
  40286c:	add	x2, x2, #0x163
  402870:	add	x3, x3, #0x168
  402874:	mov	w0, w20
  402878:	mov	x1, x19
  40287c:	mov	x4, xzr
  402880:	bl	402370 <getopt_long@plt>
  402884:	mov	w2, w0
  402888:	cmp	w0, #0x55
  40288c:	b.gt	4028b4 <ferror@plt+0x264>
  402890:	cmn	w2, #0x1
  402894:	b.eq	4028d4 <ferror@plt+0x284>  // b.none
  402898:	cmp	w2, #0x3f
  40289c:	b.ne	402990 <ferror@plt+0x340>  // b.any
  4028a0:	mov	w0, #0x1                   	// #1
  4028a4:	ldp	x20, x19, [sp, #32]
  4028a8:	ldp	x22, x21, [sp, #16]
  4028ac:	ldp	x29, x30, [sp], #48
  4028b0:	ret
  4028b4:	cmp	w2, #0x56
  4028b8:	b.eq	402930 <ferror@plt+0x2e0>  // b.none
  4028bc:	cmp	w2, #0x68
  4028c0:	b.ne	402990 <ferror@plt+0x340>  // b.any
  4028c4:	mov	w0, w20
  4028c8:	mov	x1, x19
  4028cc:	bl	4029f0 <ferror@plt+0x3a0>
  4028d0:	b	402948 <ferror@plt+0x2f8>
  4028d4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4028d8:	ldrsw	x8, [x8, #888]
  4028dc:	cmp	w8, w20
  4028e0:	b.ge	4029c4 <ferror@plt+0x374>  // b.tcont
  4028e4:	ldr	x21, [x19, x8, lsl #3]
  4028e8:	adrp	x0, 417000 <ferror@plt+0x149b0>
  4028ec:	add	x0, x0, #0x42
  4028f0:	mov	x1, x21
  4028f4:	bl	402390 <strcmp@plt>
  4028f8:	cbz	w0, 40295c <ferror@plt+0x30c>
  4028fc:	adrp	x22, 417000 <ferror@plt+0x149b0>
  402900:	add	x22, x22, #0x2b8
  402904:	ldr	x0, [x22]
  402908:	mov	x1, x21
  40290c:	bl	402390 <strcmp@plt>
  402910:	cbz	w0, 402964 <ferror@plt+0x314>
  402914:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  402918:	add	x22, x22, #0xdd0
  40291c:	ldr	x0, [x22]
  402920:	mov	x1, x21
  402924:	bl	402390 <strcmp@plt>
  402928:	cbz	w0, 402964 <ferror@plt+0x314>
  40292c:	b	4029a8 <ferror@plt+0x358>
  402930:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402934:	add	x0, x0, #0xfbd
  402938:	bl	402340 <puts@plt>
  40293c:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402940:	add	x0, x0, #0xfcd
  402944:	bl	402340 <puts@plt>
  402948:	mov	w0, wzr
  40294c:	ldp	x20, x19, [sp, #32]
  402950:	ldp	x22, x21, [sp, #16]
  402954:	ldp	x29, x30, [sp], #48
  402958:	ret
  40295c:	adrp	x22, 417000 <ferror@plt+0x149b0>
  402960:	add	x22, x22, #0x1c8
  402964:	ldr	x8, [x22, #8]
  402968:	sub	w20, w20, #0x1
  40296c:	add	x19, x19, #0x8
  402970:	mov	w0, w20
  402974:	mov	x1, x19
  402978:	blr	x8
  40297c:	tbnz	w0, #31, 4029a8 <ferror@plt+0x358>
  402980:	ldp	x20, x19, [sp, #32]
  402984:	ldp	x22, x21, [sp, #16]
  402988:	ldp	x29, x30, [sp], #48
  40298c:	ret
  402990:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  402994:	ldr	x0, [x8, #872]
  402998:	adrp	x1, 416000 <ferror@plt+0x139b0>
  40299c:	add	x1, x1, #0xfee
  4029a0:	bl	402600 <fprintf@plt>
  4029a4:	b	4028a0 <ferror@plt+0x250>
  4029a8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4029ac:	ldr	x0, [x8, #872]
  4029b0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4029b4:	add	x1, x1, #0x2c
  4029b8:	mov	x2, x21
  4029bc:	bl	402600 <fprintf@plt>
  4029c0:	b	4029e0 <ferror@plt+0x390>
  4029c4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4029c8:	ldr	x3, [x8, #872]
  4029cc:	adrp	x0, 417000 <ferror@plt+0x149b0>
  4029d0:	add	x0, x0, #0x1b
  4029d4:	mov	w1, #0x10                  	// #16
  4029d8:	mov	w2, #0x1                   	// #1
  4029dc:	bl	402460 <fwrite@plt>
  4029e0:	mov	w0, w20
  4029e4:	mov	x1, x19
  4029e8:	bl	4029f0 <ferror@plt+0x3a0>
  4029ec:	b	4028a0 <ferror@plt+0x250>
  4029f0:	stp	x29, x30, [sp, #-16]!
  4029f4:	ldr	x0, [x1]
  4029f8:	mov	x29, sp
  4029fc:	bl	4023a0 <basename@plt>
  402a00:	mov	x1, x0
  402a04:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402a08:	add	x0, x0, #0x47
  402a0c:	bl	402580 <printf@plt>
  402a10:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402a14:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402a18:	adrp	x2, 417000 <ferror@plt+0x149b0>
  402a1c:	add	x0, x0, #0x104
  402a20:	add	x1, x1, #0x42
  402a24:	add	x2, x2, #0x151
  402a28:	bl	402580 <printf@plt>
  402a2c:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402a30:	ldr	x2, [x8, #712]
  402a34:	cbz	x2, 402a4c <ferror@plt+0x3fc>
  402a38:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402a3c:	ldr	x1, [x8, #696]
  402a40:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402a44:	add	x0, x0, #0x104
  402a48:	bl	402580 <printf@plt>
  402a4c:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  402a50:	ldr	x2, [x8, #3552]
  402a54:	cbz	x2, 402a6c <ferror@plt+0x41c>
  402a58:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  402a5c:	ldr	x1, [x8, #3536]
  402a60:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402a64:	add	x0, x0, #0x104
  402a68:	bl	402580 <printf@plt>
  402a6c:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402a70:	add	x0, x0, #0x110
  402a74:	bl	402340 <puts@plt>
  402a78:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402a7c:	ldr	x2, [x8, #688]
  402a80:	cbz	x2, 402a98 <ferror@plt+0x448>
  402a84:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402a88:	ldr	x1, [x8, #672]
  402a8c:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402a90:	add	x0, x0, #0x104
  402a94:	bl	402580 <printf@plt>
  402a98:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402a9c:	ldr	x2, [x8, #1408]
  402aa0:	cbz	x2, 402ab8 <ferror@plt+0x468>
  402aa4:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402aa8:	ldr	x1, [x8, #1392]
  402aac:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402ab0:	add	x0, x0, #0x104
  402ab4:	bl	402580 <printf@plt>
  402ab8:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402abc:	ldr	x2, [x8, #2080]
  402ac0:	cbz	x2, 402ad8 <ferror@plt+0x488>
  402ac4:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402ac8:	ldr	x1, [x8, #2064]
  402acc:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402ad0:	add	x0, x0, #0x104
  402ad4:	bl	402580 <printf@plt>
  402ad8:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402adc:	ldr	x2, [x8, #3416]
  402ae0:	cbz	x2, 402af8 <ferror@plt+0x4a8>
  402ae4:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402ae8:	ldr	x1, [x8, #3400]
  402aec:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402af0:	add	x0, x0, #0x104
  402af4:	bl	402580 <printf@plt>
  402af8:	adrp	x8, 418000 <ferror@plt+0x159b0>
  402afc:	ldr	x2, [x8, #3168]
  402b00:	cbz	x2, 402b18 <ferror@plt+0x4c8>
  402b04:	adrp	x8, 418000 <ferror@plt+0x159b0>
  402b08:	ldr	x1, [x8, #3152]
  402b0c:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402b10:	add	x0, x0, #0x104
  402b14:	bl	402580 <printf@plt>
  402b18:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  402b1c:	ldr	x2, [x8, #1496]
  402b20:	cbz	x2, 402b38 <ferror@plt+0x4e8>
  402b24:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  402b28:	ldr	x1, [x8, #1480]
  402b2c:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402b30:	add	x0, x0, #0x104
  402b34:	bl	402580 <printf@plt>
  402b38:	mov	w0, wzr
  402b3c:	ldp	x29, x30, [sp], #16
  402b40:	ret
  402b44:	sub	sp, sp, #0x60
  402b48:	cmp	w0, #0x1
  402b4c:	stp	x29, x30, [sp, #16]
  402b50:	stp	x26, x25, [sp, #32]
  402b54:	stp	x24, x23, [sp, #48]
  402b58:	stp	x22, x21, [sp, #64]
  402b5c:	stp	x20, x19, [sp, #80]
  402b60:	add	x29, sp, #0x10
  402b64:	str	xzr, [sp, #8]
  402b68:	b.ne	402cf4 <ferror@plt+0x6a4>  // b.any
  402b6c:	add	x1, sp, #0x8
  402b70:	mov	x0, xzr
  402b74:	bl	40bf40 <ferror@plt+0x98f0>
  402b78:	cbz	x0, 402d14 <ferror@plt+0x6c4>
  402b7c:	mov	x1, sp
  402b80:	mov	x19, x0
  402b84:	bl	4125a4 <ferror@plt+0xff54>
  402b88:	tbnz	w0, #31, 402d38 <ferror@plt+0x6e8>
  402b8c:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402b90:	add	x0, x0, #0x269
  402b94:	bl	402340 <puts@plt>
  402b98:	ldr	x20, [sp]
  402b9c:	cbz	x20, 402cc0 <ferror@plt+0x670>
  402ba0:	adrp	x21, 417000 <ferror@plt+0x149b0>
  402ba4:	add	x21, x21, #0x28f
  402ba8:	adrp	x26, 42d000 <ferror@plt+0x2a9b0>
  402bac:	b	402be0 <ferror@plt+0x590>
  402bb0:	ldr	x1, [x26, #896]
  402bb4:	mov	w0, #0xa                   	// #10
  402bb8:	bl	4020e0 <putc@plt>
  402bbc:	mov	x0, x23
  402bc0:	bl	410d04 <ferror@plt+0xe6b4>
  402bc4:	mov	x0, x22
  402bc8:	bl	411044 <ferror@plt+0xe9f4>
  402bcc:	ldr	x0, [sp]
  402bd0:	mov	x1, x20
  402bd4:	bl	40d34c <ferror@plt+0xacfc>
  402bd8:	mov	x20, x0
  402bdc:	cbz	x0, 402cb8 <ferror@plt+0x668>
  402be0:	mov	x0, x20
  402be4:	bl	41152c <ferror@plt+0xeedc>
  402be8:	mov	x22, x0
  402bec:	bl	411548 <ferror@plt+0xeef8>
  402bf0:	mov	x23, x0
  402bf4:	mov	x0, x22
  402bf8:	bl	412d14 <ferror@plt+0x106c4>
  402bfc:	mov	w24, w0
  402c00:	mov	x0, x22
  402c04:	bl	412a1c <ferror@plt+0x103cc>
  402c08:	mov	x2, x0
  402c0c:	mov	x0, x21
  402c10:	mov	x1, x23
  402c14:	mov	w3, w24
  402c18:	bl	402580 <printf@plt>
  402c1c:	mov	x0, x22
  402c20:	bl	412e08 <ferror@plt+0x107b8>
  402c24:	mov	x23, x0
  402c28:	cbz	x0, 402bb0 <ferror@plt+0x560>
  402c2c:	mov	x0, x23
  402c30:	bl	41152c <ferror@plt+0xeedc>
  402c34:	ldr	x1, [x26, #896]
  402c38:	mov	x24, x0
  402c3c:	mov	w0, #0x20                  	// #32
  402c40:	bl	4020e0 <putc@plt>
  402c44:	mov	x0, x24
  402c48:	bl	411548 <ferror@plt+0xeef8>
  402c4c:	ldr	x1, [x26, #896]
  402c50:	bl	402040 <fputs@plt>
  402c54:	mov	x0, x24
  402c58:	bl	411044 <ferror@plt+0xe9f4>
  402c5c:	mov	x0, x23
  402c60:	mov	x1, x23
  402c64:	bl	40d34c <ferror@plt+0xacfc>
  402c68:	cbz	x0, 402bb0 <ferror@plt+0x560>
  402c6c:	mov	x24, x0
  402c70:	mov	x0, x24
  402c74:	bl	41152c <ferror@plt+0xeedc>
  402c78:	ldr	x1, [x26, #896]
  402c7c:	mov	x25, x0
  402c80:	mov	w0, #0x2c                  	// #44
  402c84:	bl	4020e0 <putc@plt>
  402c88:	mov	x0, x25
  402c8c:	bl	411548 <ferror@plt+0xeef8>
  402c90:	ldr	x1, [x26, #896]
  402c94:	bl	402040 <fputs@plt>
  402c98:	mov	x0, x25
  402c9c:	bl	411044 <ferror@plt+0xe9f4>
  402ca0:	mov	x0, x23
  402ca4:	mov	x1, x24
  402ca8:	bl	40d34c <ferror@plt+0xacfc>
  402cac:	mov	x24, x0
  402cb0:	cbnz	x0, 402c70 <ferror@plt+0x620>
  402cb4:	b	402bb0 <ferror@plt+0x560>
  402cb8:	ldr	x0, [sp]
  402cbc:	b	402cc4 <ferror@plt+0x674>
  402cc0:	mov	x0, xzr
  402cc4:	bl	410d04 <ferror@plt+0xe6b4>
  402cc8:	mov	x0, x19
  402ccc:	bl	40c224 <ferror@plt+0x9bd4>
  402cd0:	mov	w19, wzr
  402cd4:	mov	w0, w19
  402cd8:	ldp	x20, x19, [sp, #80]
  402cdc:	ldp	x22, x21, [sp, #64]
  402ce0:	ldp	x24, x23, [sp, #48]
  402ce4:	ldp	x26, x25, [sp, #32]
  402ce8:	ldp	x29, x30, [sp, #16]
  402cec:	add	sp, sp, #0x60
  402cf0:	ret
  402cf4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  402cf8:	ldr	x0, [x8, #872]
  402cfc:	ldr	x2, [x1]
  402d00:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402d04:	add	x1, x1, #0x219
  402d08:	bl	402600 <fprintf@plt>
  402d0c:	mov	w19, #0x1                   	// #1
  402d10:	b	402cd4 <ferror@plt+0x684>
  402d14:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  402d18:	ldr	x3, [x8, #872]
  402d1c:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402d20:	add	x0, x0, #0x224
  402d24:	mov	w1, #0x1a                  	// #26
  402d28:	mov	w2, #0x1                   	// #1
  402d2c:	mov	w19, #0x1                   	// #1
  402d30:	bl	402460 <fwrite@plt>
  402d34:	b	402cd4 <ferror@plt+0x684>
  402d38:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  402d3c:	ldr	x20, [x8, #872]
  402d40:	neg	w0, w0
  402d44:	bl	4022a0 <strerror@plt>
  402d48:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402d4c:	mov	x2, x0
  402d50:	add	x1, x1, #0x23f
  402d54:	mov	x0, x20
  402d58:	bl	402600 <fprintf@plt>
  402d5c:	mov	x0, x19
  402d60:	bl	40c224 <ferror@plt+0x9bd4>
  402d64:	mov	w19, #0x1                   	// #1
  402d68:	b	402cd4 <ferror@plt+0x684>
  402d6c:	sub	sp, sp, #0x100
  402d70:	stp	x26, x25, [sp, #192]
  402d74:	stp	x24, x23, [sp, #208]
  402d78:	stp	x22, x21, [sp, #224]
  402d7c:	adrp	x22, 417000 <ferror@plt+0x149b0>
  402d80:	adrp	x23, 417000 <ferror@plt+0x149b0>
  402d84:	adrp	x26, 417000 <ferror@plt+0x149b0>
  402d88:	stp	x29, x30, [sp, #160]
  402d8c:	stp	x28, x27, [sp, #176]
  402d90:	stp	x20, x19, [sp, #240]
  402d94:	add	x29, sp, #0xa0
  402d98:	mov	x19, x1
  402d9c:	mov	w20, w0
  402da0:	mov	w21, wzr
  402da4:	add	x22, x22, #0x588
  402da8:	add	x23, x23, #0x590
  402dac:	add	x26, x26, #0x2d0
  402db0:	adrp	x25, 42d000 <ferror@plt+0x2a9b0>
  402db4:	mov	w27, #0x1                   	// #1
  402db8:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  402dbc:	stur	xzr, [x29, #-8]
  402dc0:	b	402dd0 <ferror@plt+0x780>
  402dc4:	ldr	w8, [x24, #824]
  402dc8:	add	w8, w8, #0x1
  402dcc:	str	w8, [x24, #824]
  402dd0:	add	x4, sp, #0x10
  402dd4:	mov	w0, w20
  402dd8:	mov	x1, x19
  402ddc:	mov	x2, x22
  402de0:	mov	x3, x23
  402de4:	str	wzr, [sp, #16]
  402de8:	bl	402370 <getopt_long@plt>
  402dec:	sub	w8, w0, #0x3f
  402df0:	mov	w2, w0
  402df4:	cmp	w8, #0x37
  402df8:	b.hi	402e1c <ferror@plt+0x7cc>  // b.pmore
  402dfc:	adr	x9, 402dc4 <ferror@plt+0x774>
  402e00:	ldrb	w10, [x26, x8]
  402e04:	add	x9, x9, x10, lsl #2
  402e08:	br	x9
  402e0c:	orr	w21, w21, #0x200
  402e10:	b	402dd0 <ferror@plt+0x780>
  402e14:	strb	w27, [x25, #916]
  402e18:	b	402dd0 <ferror@plt+0x780>
  402e1c:	cmn	w2, #0x1
  402e20:	b.ne	402e78 <ferror@plt+0x828>  // b.any
  402e24:	ldrb	w0, [x25, #916]
  402e28:	bl	40a1f4 <ferror@plt+0x7ba4>
  402e2c:	adrp	x23, 42d000 <ferror@plt+0x2a9b0>
  402e30:	ldr	w8, [x23, #888]
  402e34:	cmp	w8, w20
  402e38:	b.ge	402ecc <ferror@plt+0x87c>  // b.tcont
  402e3c:	sub	x1, x29, #0x8
  402e40:	mov	x0, xzr
  402e44:	bl	40bf40 <ferror@plt+0x98f0>
  402e48:	cbz	x0, 403070 <ferror@plt+0xa20>
  402e4c:	ldr	w1, [x24, #824]
  402e50:	mov	x22, x0
  402e54:	bl	40a38c <ferror@plt+0x7d3c>
  402e58:	ldrsw	x28, [x23, #888]
  402e5c:	cmp	w28, w20
  402e60:	b.ge	403088 <ferror@plt+0xa38>  // b.tcont
  402e64:	adrp	x24, 41a000 <ferror@plt+0x179b0>
  402e68:	mov	w23, wzr
  402e6c:	adrp	x27, 42d000 <ferror@plt+0x2a9b0>
  402e70:	add	x24, x24, #0x937
  402e74:	b	402f0c <ferror@plt+0x8bc>
  402e78:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402e7c:	add	x1, x1, #0xff5
  402e80:	mov	w0, #0x3                   	// #3
  402e84:	bl	40a230 <ferror@plt+0x7be0>
  402e88:	mov	w0, #0x1                   	// #1
  402e8c:	b	4030c4 <ferror@plt+0xa74>
  402e90:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402e94:	add	x0, x0, #0xfbd
  402e98:	bl	402340 <puts@plt>
  402e9c:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402ea0:	add	x0, x0, #0xfcd
  402ea4:	bl	402340 <puts@plt>
  402ea8:	mov	w0, wzr
  402eac:	b	4030c4 <ferror@plt+0xa74>
  402eb0:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  402eb4:	ldr	x1, [x8, #904]
  402eb8:	adrp	x0, 417000 <ferror@plt+0x149b0>
  402ebc:	add	x0, x0, #0x38b
  402ec0:	bl	402580 <printf@plt>
  402ec4:	mov	w0, wzr
  402ec8:	b	4030c4 <ferror@plt+0xa74>
  402ecc:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402ed0:	add	x1, x1, #0x323
  402ed4:	b	403078 <ferror@plt+0xa28>
  402ed8:	mov	x0, x25
  402edc:	bl	411548 <ferror@plt+0xeef8>
  402ee0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402ee4:	mov	x2, x0
  402ee8:	mov	w0, #0x3                   	// #3
  402eec:	add	x1, x1, #0x504
  402ef0:	bl	40a230 <ferror@plt+0x7be0>
  402ef4:	add	w23, w23, #0x1
  402ef8:	ldur	x0, [x29, #-16]
  402efc:	bl	411044 <ferror@plt+0xe9f4>
  402f00:	add	x28, x28, #0x1
  402f04:	cmp	w28, w20
  402f08:	b.eq	4030b0 <ferror@plt+0xa60>  // b.none
  402f0c:	ldr	x26, [x19, x28, lsl #3]
  402f10:	add	x2, sp, #0x10
  402f14:	mov	w0, wzr
  402f18:	mov	x1, x26
  402f1c:	bl	4025d0 <__xstat@plt>
  402f20:	sub	x2, x29, #0x10
  402f24:	cbz	w0, 402f3c <ferror@plt+0x8ec>
  402f28:	mov	x0, x22
  402f2c:	mov	x1, x26
  402f30:	bl	410d84 <ferror@plt+0xe734>
  402f34:	tbz	w0, #31, 402f4c <ferror@plt+0x8fc>
  402f38:	b	403090 <ferror@plt+0xa40>
  402f3c:	mov	x0, x22
  402f40:	mov	x1, x26
  402f44:	bl	410adc <ferror@plt+0xe48c>
  402f48:	tbnz	w0, #31, 403090 <ferror@plt+0xa40>
  402f4c:	tbnz	w21, #9, 402f98 <ferror@plt+0x948>
  402f50:	ldur	x25, [x29, #-16]
  402f54:	mov	x0, x25
  402f58:	bl	4127e4 <ferror@plt+0x10194>
  402f5c:	cbz	w0, 402ed8 <ferror@plt+0x888>
  402f60:	tbnz	w0, #31, 402fcc <ferror@plt+0x97c>
  402f64:	mov	x0, x25
  402f68:	bl	412e08 <ferror@plt+0x107b8>
  402f6c:	cbnz	x0, 402fe8 <ferror@plt+0x998>
  402f70:	mov	x0, x25
  402f74:	bl	412d14 <ferror@plt+0x106c4>
  402f78:	cbz	w0, 402f98 <ferror@plt+0x948>
  402f7c:	mov	x0, x25
  402f80:	bl	411548 <ferror@plt+0xeef8>
  402f84:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402f88:	mov	x2, x0
  402f8c:	mov	w0, #0x3                   	// #3
  402f90:	add	x1, x1, #0x556
  402f94:	b	402ef0 <ferror@plt+0x8a0>
  402f98:	ldur	x0, [x29, #-16]
  402f9c:	mov	w1, w21
  402fa0:	bl	4115cc <ferror@plt+0xef7c>
  402fa4:	tbz	w0, #31, 402ef8 <ferror@plt+0x8a8>
  402fa8:	neg	w0, w0
  402fac:	bl	4022a0 <strerror@plt>
  402fb0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402fb4:	mov	x3, x0
  402fb8:	mov	w0, #0x3                   	// #3
  402fbc:	add	x1, x1, #0x356
  402fc0:	mov	x2, x26
  402fc4:	bl	40a230 <ferror@plt+0x7be0>
  402fc8:	b	402ef4 <ferror@plt+0x8a4>
  402fcc:	mov	x0, x25
  402fd0:	bl	411548 <ferror@plt+0xeef8>
  402fd4:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402fd8:	mov	x2, x0
  402fdc:	mov	w0, #0x3                   	// #3
  402fe0:	add	x1, x1, #0x51b
  402fe4:	b	402ef0 <ferror@plt+0x8a0>
  402fe8:	mov	x26, x0
  402fec:	mov	x0, x25
  402ff0:	bl	411548 <ferror@plt+0xeef8>
  402ff4:	adrp	x1, 417000 <ferror@plt+0x149b0>
  402ff8:	mov	x2, x0
  402ffc:	mov	w0, #0x3                   	// #3
  403000:	add	x1, x1, #0x53e
  403004:	bl	40a230 <ferror@plt+0x7be0>
  403008:	mov	x25, x26
  40300c:	str	x26, [sp, #8]
  403010:	mov	x0, x25
  403014:	bl	41152c <ferror@plt+0xeedc>
  403018:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40301c:	ldr	x26, [x8, #872]
  403020:	mov	x27, x0
  403024:	bl	411548 <ferror@plt+0xeef8>
  403028:	mov	x2, x0
  40302c:	mov	x0, x26
  403030:	mov	x1, x24
  403034:	bl	402600 <fprintf@plt>
  403038:	mov	x0, x27
  40303c:	bl	411044 <ferror@plt+0xe9f4>
  403040:	ldr	x0, [sp, #8]
  403044:	mov	x1, x25
  403048:	bl	40d34c <ferror@plt+0xacfc>
  40304c:	mov	x25, x0
  403050:	cbnz	x0, 403010 <ferror@plt+0x9c0>
  403054:	adrp	x27, 42d000 <ferror@plt+0x2a9b0>
  403058:	ldr	x1, [x27, #872]
  40305c:	mov	w0, #0xa                   	// #10
  403060:	bl	402120 <fputc@plt>
  403064:	ldr	x0, [sp, #8]
  403068:	bl	410d04 <ferror@plt+0xe6b4>
  40306c:	b	402ef4 <ferror@plt+0x8a4>
  403070:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403074:	add	x1, x1, #0x22b
  403078:	mov	w0, #0x3                   	// #3
  40307c:	bl	40a230 <ferror@plt+0x7be0>
  403080:	mov	w23, #0x1                   	// #1
  403084:	b	4030b8 <ferror@plt+0xa68>
  403088:	mov	w23, wzr
  40308c:	b	4030b0 <ferror@plt+0xa60>
  403090:	neg	w0, w0
  403094:	bl	4022a0 <strerror@plt>
  403098:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40309c:	mov	x3, x0
  4030a0:	add	x1, x1, #0x339
  4030a4:	mov	w0, #0x3                   	// #3
  4030a8:	mov	x2, x26
  4030ac:	bl	40a230 <ferror@plt+0x7be0>
  4030b0:	mov	x0, x22
  4030b4:	bl	40c224 <ferror@plt+0x9bd4>
  4030b8:	bl	40a21c <ferror@plt+0x7bcc>
  4030bc:	cmp	w23, #0x0
  4030c0:	cset	w0, ne  // ne = any
  4030c4:	ldp	x20, x19, [sp, #240]
  4030c8:	ldp	x22, x21, [sp, #224]
  4030cc:	ldp	x24, x23, [sp, #208]
  4030d0:	ldp	x26, x25, [sp, #192]
  4030d4:	ldp	x28, x27, [sp, #176]
  4030d8:	ldp	x29, x30, [sp, #160]
  4030dc:	add	sp, sp, #0x100
  4030e0:	ret
  4030e4:	sub	sp, sp, #0x60
  4030e8:	stp	x24, x23, [sp, #48]
  4030ec:	stp	x20, x19, [sp, #80]
  4030f0:	adrp	x19, 417000 <ferror@plt+0x149b0>
  4030f4:	adrp	x20, 417000 <ferror@plt+0x149b0>
  4030f8:	adrp	x24, 417000 <ferror@plt+0x149b0>
  4030fc:	stp	x22, x21, [sp, #64]
  403100:	mov	x23, x1
  403104:	mov	w22, w0
  403108:	mov	w21, wzr
  40310c:	add	x19, x19, #0x828
  403110:	add	x20, x20, #0x830
  403114:	add	x24, x24, #0x650
  403118:	stp	x29, x30, [sp, #16]
  40311c:	stp	x26, x25, [sp, #32]
  403120:	add	x29, sp, #0x10
  403124:	str	xzr, [sp]
  403128:	b	403130 <ferror@plt+0xae0>
  40312c:	orr	w21, w21, #0x3
  403130:	add	x4, sp, #0x8
  403134:	mov	w0, w22
  403138:	mov	x1, x23
  40313c:	mov	x2, x19
  403140:	mov	x3, x20
  403144:	str	wzr, [sp, #8]
  403148:	bl	402370 <getopt_long@plt>
  40314c:	sub	w8, w0, #0x3f
  403150:	mov	w2, w0
  403154:	cmp	w8, #0x34
  403158:	b.hi	40318c <ferror@plt+0xb3c>  // b.pmore
  40315c:	adr	x9, 40312c <ferror@plt+0xadc>
  403160:	ldrb	w10, [x24, x8]
  403164:	add	x9, x9, x10, lsl #2
  403168:	br	x9
  40316c:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403170:	add	x0, x0, #0xfbd
  403174:	bl	402340 <puts@plt>
  403178:	adrp	x0, 416000 <ferror@plt+0x139b0>
  40317c:	add	x0, x0, #0xfcd
  403180:	bl	402340 <puts@plt>
  403184:	mov	w0, wzr
  403188:	b	40328c <ferror@plt+0xc3c>
  40318c:	cmn	w2, #0x1
  403190:	b.ne	40323c <ferror@plt+0xbec>  // b.any
  403194:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  403198:	ldrsw	x24, [x8, #888]
  40319c:	cmp	w24, w22
  4031a0:	b.ge	40326c <ferror@plt+0xc1c>  // b.tcont
  4031a4:	ldr	x20, [x23, x24, lsl #3]
  4031a8:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4031ac:	add	x1, x1, #0x6ca
  4031b0:	mov	x0, x20
  4031b4:	bl	402390 <strcmp@plt>
  4031b8:	cbz	w0, 403278 <ferror@plt+0xc28>
  4031bc:	add	w8, w24, #0x1
  4031c0:	cmp	w8, w22
  4031c4:	b.ge	4032a8 <ferror@plt+0xc58>  // b.tcont
  4031c8:	add	x8, x23, x24, lsl #3
  4031cc:	mvn	w9, w24
  4031d0:	mov	x19, xzr
  4031d4:	mov	x26, xzr
  4031d8:	add	x23, x8, #0x8
  4031dc:	add	w24, w9, w22
  4031e0:	mov	w25, #0x20                  	// #32
  4031e4:	b	403208 <ferror@plt+0xbb8>
  4031e8:	ldr	x1, [x23], #8
  4031ec:	add	x0, x0, x26
  4031f0:	mov	x2, x22
  4031f4:	bl	401ff0 <memcpy@plt>
  4031f8:	add	x26, x26, x22
  4031fc:	subs	w24, w24, #0x1
  403200:	strb	wzr, [x19, x26]
  403204:	b.eq	4032ac <ferror@plt+0xc5c>  // b.none
  403208:	ldr	x0, [x23]
  40320c:	bl	402030 <strlen@plt>
  403210:	add	x8, x26, x0
  403214:	mov	x22, x0
  403218:	add	x1, x8, #0x2
  40321c:	mov	x0, x19
  403220:	bl	402260 <realloc@plt>
  403224:	cbz	x0, 403330 <ferror@plt+0xce0>
  403228:	mov	x19, x0
  40322c:	cbz	x26, 4031e8 <ferror@plt+0xb98>
  403230:	strb	w25, [x19, x26]
  403234:	add	x26, x26, #0x1
  403238:	b	4031e8 <ferror@plt+0xb98>
  40323c:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403240:	add	x1, x1, #0xff5
  403244:	mov	w0, #0x3                   	// #3
  403248:	bl	40a230 <ferror@plt+0x7be0>
  40324c:	b	403288 <ferror@plt+0xc38>
  403250:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  403254:	ldr	x1, [x8, #904]
  403258:	adrp	x0, 417000 <ferror@plt+0x149b0>
  40325c:	add	x0, x0, #0x73a
  403260:	bl	402580 <printf@plt>
  403264:	mov	w0, wzr
  403268:	b	40328c <ferror@plt+0xc3c>
  40326c:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403270:	add	x1, x1, #0x6b7
  403274:	b	403280 <ferror@plt+0xc30>
  403278:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40327c:	add	x1, x1, #0x6cc
  403280:	mov	w0, #0x3                   	// #3
  403284:	bl	40a230 <ferror@plt+0x7be0>
  403288:	mov	w0, #0x1                   	// #1
  40328c:	ldp	x20, x19, [sp, #80]
  403290:	ldp	x22, x21, [sp, #64]
  403294:	ldp	x24, x23, [sp, #48]
  403298:	ldp	x26, x25, [sp, #32]
  40329c:	ldp	x29, x30, [sp, #16]
  4032a0:	add	sp, sp, #0x60
  4032a4:	ret
  4032a8:	mov	x19, xzr
  4032ac:	mov	x1, sp
  4032b0:	mov	x0, xzr
  4032b4:	bl	40bf40 <ferror@plt+0x98f0>
  4032b8:	cbz	x0, 403324 <ferror@plt+0xcd4>
  4032bc:	add	x2, sp, #0x8
  4032c0:	mov	x1, x20
  4032c4:	mov	x22, x0
  4032c8:	bl	410adc <ferror@plt+0xe48c>
  4032cc:	tbnz	w0, #31, 40334c <ferror@plt+0xcfc>
  4032d0:	ldr	x0, [sp, #8]
  4032d4:	mov	w1, w21
  4032d8:	mov	x2, x19
  4032dc:	bl	411674 <ferror@plt+0xf024>
  4032e0:	mov	w23, w0
  4032e4:	tbz	w0, #31, 4033ac <ferror@plt+0xd5c>
  4032e8:	mov	w8, #0xfffffffe            	// #-2
  4032ec:	sub	w8, w8, w23
  4032f0:	cmp	w8, #0x14
  4032f4:	b.hi	403380 <ferror@plt+0xd30>  // b.pmore
  4032f8:	adrp	x9, 417000 <ferror@plt+0x149b0>
  4032fc:	add	x9, x9, #0x685
  403300:	adr	x10, 403318 <ferror@plt+0xcc8>
  403304:	ldrb	w11, [x9, x8]
  403308:	add	x10, x10, x11, lsl #2
  40330c:	adrp	x3, 417000 <ferror@plt+0x149b0>
  403310:	add	x3, x3, #0x7ab
  403314:	br	x10
  403318:	adrp	x3, 417000 <ferror@plt+0x149b0>
  40331c:	add	x3, x3, #0x7c1
  403320:	b	403398 <ferror@plt+0xd48>
  403324:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403328:	add	x1, x1, #0x22b
  40332c:	b	403338 <ferror@plt+0xce8>
  403330:	adrp	x1, 419000 <ferror@plt+0x169b0>
  403334:	add	x1, x1, #0xb47
  403338:	mov	w0, #0x3                   	// #3
  40333c:	bl	40a230 <ferror@plt+0x7be0>
  403340:	mov	x0, x19
  403344:	bl	402400 <free@plt>
  403348:	b	403288 <ferror@plt+0xc38>
  40334c:	mov	w23, w0
  403350:	neg	w0, w0
  403354:	bl	4022a0 <strerror@plt>
  403358:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40335c:	mov	x3, x0
  403360:	add	x1, x1, #0x6fc
  403364:	mov	w0, #0x3                   	// #3
  403368:	mov	x2, x20
  40336c:	bl	40a230 <ferror@plt+0x7be0>
  403370:	b	4033b4 <ferror@plt+0xd64>
  403374:	adrp	x3, 417000 <ferror@plt+0x149b0>
  403378:	add	x3, x3, #0x7da
  40337c:	b	403398 <ferror@plt+0xd48>
  403380:	neg	w0, w23
  403384:	bl	4022a0 <strerror@plt>
  403388:	mov	x3, x0
  40338c:	b	403398 <ferror@plt+0xd48>
  403390:	adrp	x3, 417000 <ferror@plt+0x149b0>
  403394:	add	x3, x3, #0x7fa
  403398:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40339c:	add	x1, x1, #0x71a
  4033a0:	mov	w0, #0x3                   	// #3
  4033a4:	mov	x2, x20
  4033a8:	bl	40a230 <ferror@plt+0x7be0>
  4033ac:	ldr	x0, [sp, #8]
  4033b0:	bl	411044 <ferror@plt+0xe9f4>
  4033b4:	mov	x0, x22
  4033b8:	bl	40c224 <ferror@plt+0x9bd4>
  4033bc:	mov	x0, x19
  4033c0:	bl	402400 <free@plt>
  4033c4:	lsr	w0, w23, #31
  4033c8:	b	40328c <ferror@plt+0xc3c>
  4033cc:	stp	x29, x30, [sp, #-96]!
  4033d0:	stp	x28, x27, [sp, #16]
  4033d4:	stp	x26, x25, [sp, #32]
  4033d8:	stp	x24, x23, [sp, #48]
  4033dc:	stp	x22, x21, [sp, #64]
  4033e0:	stp	x20, x19, [sp, #80]
  4033e4:	mov	x29, sp
  4033e8:	sub	sp, sp, #0x1, lsl #12
  4033ec:	sub	sp, sp, #0x1a0
  4033f0:	adrp	x22, 417000 <ferror@plt+0x149b0>
  4033f4:	adrp	x23, 417000 <ferror@plt+0x149b0>
  4033f8:	adrp	x25, 417000 <ferror@plt+0x149b0>
  4033fc:	adrp	x27, 417000 <ferror@plt+0x149b0>
  403400:	mov	x19, x1
  403404:	mov	w20, w0
  403408:	mov	x21, xzr
  40340c:	mov	x24, xzr
  403410:	add	x22, x22, #0xd60
  403414:	add	x23, x23, #0xd70
  403418:	add	x25, x25, #0x890
  40341c:	adrp	x28, 42d000 <ferror@plt+0x2a9b0>
  403420:	adrp	x26, 42d000 <ferror@plt+0x2a9b0>
  403424:	add	x27, x27, #0x934
  403428:	str	xzr, [sp, #392]
  40342c:	b	403434 <ferror@plt+0xde4>
  403430:	ldr	x24, [x28, #880]
  403434:	add	x4, sp, #0x190
  403438:	mov	w0, w20
  40343c:	mov	x1, x19
  403440:	mov	x2, x22
  403444:	mov	x3, x23
  403448:	str	wzr, [sp, #400]
  40344c:	bl	402370 <getopt_long@plt>
  403450:	add	w8, w0, #0x1
  403454:	mov	w2, w0
  403458:	cmp	w8, #0x71
  40345c:	b.hi	403558 <ferror@plt+0xf08>  // b.pmore
  403460:	adr	x9, 403430 <ferror@plt+0xde0>
  403464:	ldrb	w10, [x25, x8]
  403468:	add	x9, x9, x10, lsl #2
  40346c:	br	x9
  403470:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  403474:	mov	w9, #0x1                   	// #1
  403478:	strb	w9, [x8, #920]
  40347c:	b	403434 <ferror@plt+0xde4>
  403480:	ldr	x8, [x28, #880]
  403484:	str	x8, [x26, #928]
  403488:	b	403434 <ferror@plt+0xde4>
  40348c:	adrp	x8, 417000 <ferror@plt+0x149b0>
  403490:	add	x8, x8, #0x919
  403494:	str	x8, [x26, #928]
  403498:	b	403434 <ferror@plt+0xde4>
  40349c:	adrp	x8, 417000 <ferror@plt+0x149b0>
  4034a0:	add	x8, x8, #0x920
  4034a4:	str	x8, [x26, #928]
  4034a8:	b	403434 <ferror@plt+0xde4>
  4034ac:	ldr	x21, [x28, #880]
  4034b0:	b	403434 <ferror@plt+0xde4>
  4034b4:	adrp	x8, 417000 <ferror@plt+0x149b0>
  4034b8:	add	x8, x8, #0x92c
  4034bc:	str	x8, [x26, #928]
  4034c0:	b	403434 <ferror@plt+0xde4>
  4034c4:	adrp	x8, 417000 <ferror@plt+0x149b0>
  4034c8:	add	x8, x8, #0x939
  4034cc:	str	x8, [x26, #928]
  4034d0:	b	403434 <ferror@plt+0xde4>
  4034d4:	str	x27, [x26, #928]
  4034d8:	b	403434 <ferror@plt+0xde4>
  4034dc:	adrp	x25, 42d000 <ferror@plt+0x2a9b0>
  4034e0:	ldr	w8, [x25, #888]
  4034e4:	cmp	w8, w20
  4034e8:	b.ge	4035ac <ferror@plt+0xf5c>  // b.tcont
  4034ec:	orr	x8, x21, x24
  4034f0:	cbz	x8, 4035c4 <ferror@plt+0xf74>
  4034f4:	adrp	x8, 419000 <ferror@plt+0x169b0>
  4034f8:	add	x8, x8, #0x832
  4034fc:	cmp	x24, #0x0
  403500:	csel	x22, x8, x24, eq  // eq = none
  403504:	cbnz	x21, 40351c <ferror@plt+0xecc>
  403508:	mov	x0, sp
  40350c:	mov	x21, sp
  403510:	bl	4025b0 <uname@plt>
  403514:	tbnz	w0, #31, 4037a0 <ferror@plt+0x1150>
  403518:	add	x21, x21, #0x82
  40351c:	adrp	x2, 417000 <ferror@plt+0x149b0>
  403520:	add	x2, x2, #0x973
  403524:	add	x0, sp, #0x190
  403528:	mov	w1, #0x1000                	// #4096
  40352c:	mov	x3, x22
  403530:	mov	x4, x21
  403534:	add	x23, sp, #0x190
  403538:	bl	402170 <snprintf@plt>
  40353c:	add	x1, sp, #0x188
  403540:	mov	x0, x23
  403544:	bl	40bf40 <ferror@plt+0x98f0>
  403548:	cbnz	x0, 4035d8 <ferror@plt+0xf88>
  40354c:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403550:	add	x1, x1, #0x22b
  403554:	b	4035b4 <ferror@plt+0xf64>
  403558:	adrp	x1, 416000 <ferror@plt+0x139b0>
  40355c:	add	x1, x1, #0xff5
  403560:	mov	w0, #0x3                   	// #3
  403564:	bl	40a230 <ferror@plt+0x7be0>
  403568:	mov	w19, #0x1                   	// #1
  40356c:	b	403778 <ferror@plt+0x1128>
  403570:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403574:	add	x0, x0, #0xfbd
  403578:	bl	402340 <puts@plt>
  40357c:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403580:	add	x0, x0, #0xfcd
  403584:	bl	402340 <puts@plt>
  403588:	mov	w19, wzr
  40358c:	b	403778 <ferror@plt+0x1128>
  403590:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  403594:	ldr	x1, [x8, #904]
  403598:	adrp	x0, 417000 <ferror@plt+0x149b0>
  40359c:	add	x0, x0, #0x9a4
  4035a0:	bl	402580 <printf@plt>
  4035a4:	mov	w19, wzr
  4035a8:	b	403778 <ferror@plt+0x1128>
  4035ac:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4035b0:	add	x1, x1, #0x942
  4035b4:	mov	w0, #0x3                   	// #3
  4035b8:	bl	40a230 <ferror@plt+0x7be0>
  4035bc:	mov	w19, #0x1                   	// #1
  4035c0:	b	403778 <ferror@plt+0x1128>
  4035c4:	mov	x23, xzr
  4035c8:	add	x1, sp, #0x188
  4035cc:	mov	x0, x23
  4035d0:	bl	40bf40 <ferror@plt+0x98f0>
  4035d4:	cbz	x0, 40354c <ferror@plt+0xefc>
  4035d8:	ldrsw	x25, [x25, #888]
  4035dc:	mov	x21, x0
  4035e0:	cmp	w25, w20
  4035e4:	b.ge	403764 <ferror@plt+0x1114>  // b.tcont
  4035e8:	adrp	x23, 417000 <ferror@plt+0x149b0>
  4035ec:	mov	w24, wzr
  4035f0:	add	x23, x23, #0xcf8
  4035f4:	b	403624 <ferror@plt+0xfd4>
  4035f8:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4035fc:	mov	w0, #0x3                   	// #3
  403600:	add	x1, x1, #0xd14
  403604:	mov	x2, x27
  403608:	bl	40a230 <ferror@plt+0x7be0>
  40360c:	mov	w26, #0xfffffffe            	// #-2
  403610:	cmp	w26, #0x0
  403614:	add	x25, x25, #0x1
  403618:	csel	w24, w26, w24, lt  // lt = tstop
  40361c:	cmp	w25, w20
  403620:	b.eq	40376c <ferror@plt+0x111c>  // b.none
  403624:	ldr	x27, [x19, x25, lsl #3]
  403628:	mov	x2, sp
  40362c:	mov	w0, wzr
  403630:	mov	x1, x27
  403634:	bl	4025d0 <__xstat@plt>
  403638:	cbnz	w0, 403694 <ferror@plt+0x1044>
  40363c:	ldr	w8, [sp, #16]
  403640:	and	w8, w8, #0xf000
  403644:	cmp	w8, #0x8, lsl #12
  403648:	b.ne	403694 <ferror@plt+0x1044>  // b.any
  40364c:	mov	x0, x27
  403650:	bl	402030 <strlen@plt>
  403654:	mov	x1, x0
  403658:	mov	x0, x27
  40365c:	bl	40b808 <ferror@plt+0x91b8>
  403660:	tbz	w0, #0, 403694 <ferror@plt+0x1044>
  403664:	mov	x2, sp
  403668:	mov	x0, x21
  40366c:	mov	x1, x27
  403670:	bl	410adc <ferror@plt+0xe48c>
  403674:	tbnz	w0, #31, 403750 <ferror@plt+0x1100>
  403678:	ldr	x0, [sp]
  40367c:	bl	4037ac <ferror@plt+0x115c>
  403680:	ldr	x8, [sp]
  403684:	mov	w26, w0
  403688:	mov	x0, x8
  40368c:	bl	411044 <ferror@plt+0xe9f4>
  403690:	b	403610 <ferror@plt+0xfc0>
  403694:	sub	x2, x29, #0x10
  403698:	mov	x0, x21
  40369c:	mov	x1, x27
  4036a0:	stur	xzr, [x29, #-16]
  4036a4:	bl	4110d4 <ferror@plt+0xea84>
  4036a8:	tbnz	w0, #31, 403724 <ferror@plt+0x10d4>
  4036ac:	ldur	x2, [x29, #-16]
  4036b0:	cbz	x2, 4035f8 <ferror@plt+0xfa8>
  4036b4:	mov	x3, sp
  4036b8:	mov	w1, #0x2                   	// #2
  4036bc:	mov	x0, x21
  4036c0:	bl	41125c <ferror@plt+0xec0c>
  4036c4:	ldur	x8, [x29, #-16]
  4036c8:	mov	w26, w0
  4036cc:	mov	x0, x8
  4036d0:	bl	410d04 <ferror@plt+0xe6b4>
  4036d4:	tbnz	w26, #31, 40373c <ferror@plt+0x10ec>
  4036d8:	ldr	x28, [sp]
  4036dc:	cbz	x28, 4035f8 <ferror@plt+0xfa8>
  4036e0:	mov	x0, x28
  4036e4:	bl	41152c <ferror@plt+0xeedc>
  4036e8:	mov	x27, x0
  4036ec:	bl	4037ac <ferror@plt+0x115c>
  4036f0:	mov	w22, w0
  4036f4:	mov	x0, x27
  4036f8:	bl	411044 <ferror@plt+0xe9f4>
  4036fc:	ldr	x0, [sp]
  403700:	cmp	w22, #0x0
  403704:	mov	x1, x28
  403708:	csel	w26, w22, w26, lt  // lt = tstop
  40370c:	bl	40d34c <ferror@plt+0xacfc>
  403710:	mov	x28, x0
  403714:	cbnz	x0, 4036e0 <ferror@plt+0x1090>
  403718:	ldr	x0, [sp]
  40371c:	bl	410d04 <ferror@plt+0xe6b4>
  403720:	b	403610 <ferror@plt+0xfc0>
  403724:	mov	w26, w0
  403728:	mov	w0, #0x3                   	// #3
  40372c:	mov	x1, x23
  403730:	mov	x2, x27
  403734:	bl	40a230 <ferror@plt+0x7be0>
  403738:	b	403610 <ferror@plt+0xfc0>
  40373c:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403740:	mov	w0, #0x3                   	// #3
  403744:	add	x1, x1, #0xd2a
  403748:	bl	40a230 <ferror@plt+0x7be0>
  40374c:	b	403610 <ferror@plt+0xfc0>
  403750:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403754:	mov	w26, w0
  403758:	mov	w0, #0x3                   	// #3
  40375c:	add	x1, x1, #0xc15
  403760:	b	403730 <ferror@plt+0x10e0>
  403764:	mov	w19, wzr
  403768:	b	403770 <ferror@plt+0x1120>
  40376c:	lsr	w19, w24, #31
  403770:	mov	x0, x21
  403774:	bl	40c224 <ferror@plt+0x9bd4>
  403778:	mov	w0, w19
  40377c:	add	sp, sp, #0x1, lsl #12
  403780:	add	sp, sp, #0x1a0
  403784:	ldp	x20, x19, [sp, #80]
  403788:	ldp	x22, x21, [sp, #64]
  40378c:	ldp	x24, x23, [sp, #48]
  403790:	ldp	x26, x25, [sp, #32]
  403794:	ldp	x28, x27, [sp, #16]
  403798:	ldp	x29, x30, [sp], #96
  40379c:	ret
  4037a0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4037a4:	add	x1, x1, #0x95f
  4037a8:	b	4035b4 <ferror@plt+0xf64>
  4037ac:	sub	sp, sp, #0x80
  4037b0:	stp	x24, x23, [sp, #80]
  4037b4:	adrp	x23, 42d000 <ferror@plt+0x2a9b0>
  4037b8:	stp	x20, x19, [sp, #112]
  4037bc:	mov	x20, x0
  4037c0:	ldr	x0, [x23, #928]
  4037c4:	stp	x29, x30, [sp, #32]
  4037c8:	stp	x28, x27, [sp, #48]
  4037cc:	stp	x26, x25, [sp, #64]
  4037d0:	stp	x22, x21, [sp, #96]
  4037d4:	add	x29, sp, #0x20
  4037d8:	stp	xzr, xzr, [sp, #8]
  4037dc:	cbz	x0, 403824 <ferror@plt+0x11d4>
  4037e0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4037e4:	add	x1, x1, #0x939
  4037e8:	bl	402390 <strcmp@plt>
  4037ec:	cbnz	w0, 403858 <ferror@plt+0x1208>
  4037f0:	mov	x0, x20
  4037f4:	bl	411554 <ferror@plt+0xef04>
  4037f8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4037fc:	ldrb	w8, [x8, #920]
  403800:	mov	x1, x0
  403804:	adrp	x0, 417000 <ferror@plt+0x149b0>
  403808:	add	x0, x0, #0xc75
  40380c:	cmp	w8, #0x0
  403810:	mov	w8, #0xa                   	// #10
  403814:	csel	w2, wzr, w8, ne  // ne = any
  403818:	bl	402580 <printf@plt>
  40381c:	mov	w19, wzr
  403820:	b	403a04 <ferror@plt+0x13b4>
  403824:	mov	x0, x20
  403828:	bl	411554 <ferror@plt+0xef04>
  40382c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  403830:	ldrb	w8, [x8, #920]
  403834:	mov	x2, x0
  403838:	adrp	x0, 417000 <ferror@plt+0x149b0>
  40383c:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403840:	cmp	w8, #0x0
  403844:	mov	w8, #0xa                   	// #10
  403848:	csel	w3, wzr, w8, ne  // ne = any
  40384c:	add	x0, x0, #0xc30
  403850:	add	x1, x1, #0xc3a
  403854:	bl	402580 <printf@plt>
  403858:	add	x1, sp, #0x10
  40385c:	mov	x0, x20
  403860:	bl	413010 <ferror@plt+0x109c0>
  403864:	mov	w19, w0
  403868:	tbnz	w0, #31, 4039a8 <ferror@plt+0x1358>
  40386c:	ldr	x21, [x23, #928]
  403870:	cbz	x21, 403888 <ferror@plt+0x1238>
  403874:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403878:	add	x1, x1, #0x934
  40387c:	mov	x0, x21
  403880:	bl	402390 <strcmp@plt>
  403884:	cbz	w0, 403ae8 <ferror@plt+0x1498>
  403888:	ldr	x20, [sp, #16]
  40388c:	cbz	x20, 4039dc <ferror@plt+0x138c>
  403890:	adrp	x21, 417000 <ferror@plt+0x149b0>
  403894:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403898:	adrp	x26, 417000 <ferror@plt+0x149b0>
  40389c:	add	x21, x21, #0x934
  4038a0:	add	x22, x22, #0xc69
  4038a4:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  4038a8:	mov	w25, #0xa                   	// #10
  4038ac:	add	x26, x26, #0xc75
  4038b0:	b	4038e0 <ferror@plt+0x1290>
  4038b4:	add	x2, sp, #0x8
  4038b8:	mov	x0, x28
  4038bc:	mov	x1, x27
  4038c0:	bl	403c48 <ferror@plt+0x15f8>
  4038c4:	mov	w19, w0
  4038c8:	tbnz	w0, #31, 4039e0 <ferror@plt+0x1390>
  4038cc:	ldr	x0, [sp, #16]
  4038d0:	mov	x1, x20
  4038d4:	bl	40d34c <ferror@plt+0xacfc>
  4038d8:	mov	x20, x0
  4038dc:	cbz	x0, 4039d8 <ferror@plt+0x1388>
  4038e0:	mov	x0, x20
  4038e4:	bl	413674 <ferror@plt+0x11024>
  4038e8:	mov	x28, x0
  4038ec:	mov	x0, x20
  4038f0:	bl	413684 <ferror@plt+0x11034>
  4038f4:	ldr	x8, [x23, #928]
  4038f8:	mov	x27, x0
  4038fc:	cbz	x8, 40392c <ferror@plt+0x12dc>
  403900:	mov	x0, x8
  403904:	mov	x1, x28
  403908:	bl	402390 <strcmp@plt>
  40390c:	cbnz	w0, 4038cc <ferror@plt+0x127c>
  403910:	ldrb	w8, [x24, #920]
  403914:	mov	x0, x26
  403918:	mov	x1, x27
  40391c:	cmp	w8, #0x0
  403920:	csel	w2, wzr, w25, ne  // ne = any
  403924:	bl	402580 <printf@plt>
  403928:	b	4038cc <ferror@plt+0x127c>
  40392c:	mov	x0, x28
  403930:	mov	x1, x21
  403934:	bl	402390 <strcmp@plt>
  403938:	cbz	w0, 4038b4 <ferror@plt+0x1264>
  40393c:	mov	x0, x28
  403940:	mov	x1, x22
  403944:	bl	402390 <strcmp@plt>
  403948:	cbz	w0, 4038b4 <ferror@plt+0x1264>
  40394c:	ldrb	w8, [x24, #920]
  403950:	cmp	w8, #0x1
  403954:	b.ne	403974 <ferror@plt+0x1324>  // b.any
  403958:	adrp	x0, 417000 <ferror@plt+0x149b0>
  40395c:	add	x0, x0, #0xc72
  403960:	mov	x1, x28
  403964:	mov	x2, x27
  403968:	mov	w3, wzr
  40396c:	bl	402580 <printf@plt>
  403970:	b	4038cc <ferror@plt+0x127c>
  403974:	mov	x0, x28
  403978:	bl	402030 <strlen@plt>
  40397c:	mov	w8, #0xf                   	// #15
  403980:	sub	w2, w8, w0
  403984:	adrp	x0, 417000 <ferror@plt+0x149b0>
  403988:	adrp	x3, 419000 <ferror@plt+0x169b0>
  40398c:	mov	w5, #0xa                   	// #10
  403990:	add	x0, x0, #0xc7a
  403994:	mov	x1, x28
  403998:	add	x3, x3, #0x832
  40399c:	mov	x4, x27
  4039a0:	bl	402580 <printf@plt>
  4039a4:	b	4038cc <ferror@plt+0x127c>
  4039a8:	mov	x0, x20
  4039ac:	bl	411548 <ferror@plt+0xeef8>
  4039b0:	mov	x20, x0
  4039b4:	neg	w0, w19
  4039b8:	bl	4022a0 <strerror@plt>
  4039bc:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4039c0:	mov	x3, x0
  4039c4:	add	x1, x1, #0xc44
  4039c8:	mov	w0, #0x3                   	// #3
  4039cc:	mov	x2, x20
  4039d0:	bl	40a230 <ferror@plt+0x7be0>
  4039d4:	b	403a04 <ferror@plt+0x13b4>
  4039d8:	ldr	x21, [x23, #928]
  4039dc:	cbz	x21, 403a28 <ferror@plt+0x13d8>
  4039e0:	ldr	x0, [sp, #8]
  4039e4:	cbz	x0, 4039fc <ferror@plt+0x13ac>
  4039e8:	ldr	x20, [x0]
  4039ec:	str	x20, [sp, #8]
  4039f0:	bl	402400 <free@plt>
  4039f4:	mov	x0, x20
  4039f8:	cbnz	x20, 4039e8 <ferror@plt+0x1398>
  4039fc:	ldr	x0, [sp, #16]
  403a00:	bl	41363c <ferror@plt+0x10fec>
  403a04:	mov	w0, w19
  403a08:	ldp	x20, x19, [sp, #112]
  403a0c:	ldp	x22, x21, [sp, #96]
  403a10:	ldp	x24, x23, [sp, #80]
  403a14:	ldp	x26, x25, [sp, #64]
  403a18:	ldp	x28, x27, [sp, #48]
  403a1c:	ldp	x29, x30, [sp, #32]
  403a20:	add	sp, sp, #0x80
  403a24:	ret
  403a28:	ldr	x20, [sp, #8]
  403a2c:	cbz	x20, 4039fc <ferror@plt+0x13ac>
  403a30:	adrp	x21, 417000 <ferror@plt+0x149b0>
  403a34:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403a38:	adrp	x23, 417000 <ferror@plt+0x149b0>
  403a3c:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  403a40:	mov	w25, #0xa                   	// #10
  403a44:	add	x21, x21, #0xc86
  403a48:	add	x22, x22, #0xc97
  403a4c:	add	x23, x23, #0xc9d
  403a50:	b	403a84 <ferror@plt+0x1434>
  403a54:	ldrb	w8, [x24, #920]
  403a58:	ldr	w6, [x20, #40]
  403a5c:	mov	x0, x23
  403a60:	mov	x1, x22
  403a64:	cmp	w8, #0x0
  403a68:	csel	w8, wzr, w25, ne  // ne = any
  403a6c:	str	w8, [sp]
  403a70:	bl	402580 <printf@plt>
  403a74:	mov	x0, x20
  403a78:	bl	402400 <free@plt>
  403a7c:	mov	x20, x26
  403a80:	cbz	x26, 4039e0 <ferror@plt+0x1390>
  403a84:	ldr	x26, [x20]
  403a88:	str	x26, [sp, #8]
  403a8c:	ldr	x5, [x20, #16]
  403a90:	cbz	x5, 403aac <ferror@plt+0x145c>
  403a94:	ldr	x7, [x20, #24]
  403a98:	ldr	x3, [x20, #8]
  403a9c:	ldp	w2, w4, [x20, #32]
  403aa0:	cbnz	x7, 403a54 <ferror@plt+0x1404>
  403aa4:	ldrb	w8, [x24, #920]
  403aa8:	b	403ac0 <ferror@plt+0x1470>
  403aac:	ldr	w2, [x20, #32]
  403ab0:	ldr	x3, [x20, #8]
  403ab4:	ldrb	w8, [x24, #920]
  403ab8:	ldr	w4, [x20, #40]
  403abc:	ldr	x5, [x20, #24]
  403ac0:	cmp	w8, #0x0
  403ac4:	csel	w6, wzr, w25, ne  // ne = any
  403ac8:	mov	x0, x21
  403acc:	mov	x1, x22
  403ad0:	bl	402580 <printf@plt>
  403ad4:	mov	x0, x20
  403ad8:	bl	402400 <free@plt>
  403adc:	mov	x20, x26
  403ae0:	cbnz	x26, 403a84 <ferror@plt+0x1434>
  403ae4:	b	4039e0 <ferror@plt+0x1390>
  403ae8:	ldr	x20, [sp, #16]
  403aec:	mov	w19, wzr
  403af0:	stur	xzr, [x29, #-8]
  403af4:	cbz	x20, 4039e0 <ferror@plt+0x1390>
  403af8:	adrp	x21, 417000 <ferror@plt+0x149b0>
  403afc:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403b00:	add	x21, x21, #0x934
  403b04:	add	x22, x22, #0xc69
  403b08:	mov	x23, x20
  403b0c:	b	403b3c <ferror@plt+0x14ec>
  403b10:	sub	x2, x29, #0x8
  403b14:	mov	x0, x24
  403b18:	mov	x1, x25
  403b1c:	bl	403c48 <ferror@plt+0x15f8>
  403b20:	mov	w19, w0
  403b24:	tbnz	w0, #31, 403c28 <ferror@plt+0x15d8>
  403b28:	mov	x0, x20
  403b2c:	mov	x1, x23
  403b30:	bl	40d34c <ferror@plt+0xacfc>
  403b34:	mov	x23, x0
  403b38:	cbz	x0, 403b78 <ferror@plt+0x1528>
  403b3c:	mov	x0, x23
  403b40:	bl	413674 <ferror@plt+0x11024>
  403b44:	mov	x24, x0
  403b48:	mov	x0, x23
  403b4c:	bl	413684 <ferror@plt+0x11034>
  403b50:	mov	x25, x0
  403b54:	mov	x0, x24
  403b58:	mov	x1, x21
  403b5c:	bl	402390 <strcmp@plt>
  403b60:	cbz	w0, 403b10 <ferror@plt+0x14c0>
  403b64:	mov	x0, x24
  403b68:	mov	x1, x22
  403b6c:	bl	402390 <strcmp@plt>
  403b70:	cbnz	w0, 403b28 <ferror@plt+0x14d8>
  403b74:	b	403b10 <ferror@plt+0x14c0>
  403b78:	ldur	x20, [x29, #-8]
  403b7c:	cbz	x20, 4039e0 <ferror@plt+0x1390>
  403b80:	adrp	x21, 417000 <ferror@plt+0x149b0>
  403b84:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403b88:	adrp	x23, 417000 <ferror@plt+0x149b0>
  403b8c:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  403b90:	mov	w25, #0xa                   	// #10
  403b94:	add	x21, x21, #0xcb5
  403b98:	add	x22, x22, #0xc8b
  403b9c:	add	x23, x23, #0xca2
  403ba0:	b	403bd8 <ferror@plt+0x1588>
  403ba4:	ldrb	w8, [x24, #920]
  403ba8:	ldr	w1, [x20, #32]
  403bac:	ldr	x2, [x20, #8]
  403bb0:	ldr	w3, [x20, #40]
  403bb4:	ldr	x4, [x20, #24]
  403bb8:	cmp	w8, #0x0
  403bbc:	csel	w5, wzr, w25, ne  // ne = any
  403bc0:	mov	x0, x21
  403bc4:	bl	402580 <printf@plt>
  403bc8:	mov	x0, x20
  403bcc:	bl	402400 <free@plt>
  403bd0:	mov	x20, x26
  403bd4:	cbz	x26, 4039e0 <ferror@plt+0x1390>
  403bd8:	ldr	x26, [x20]
  403bdc:	stur	x26, [x29, #-8]
  403be0:	ldr	x4, [x20, #16]
  403be4:	cbz	x4, 403ba4 <ferror@plt+0x1554>
  403be8:	ldr	x6, [x20, #24]
  403bec:	ldr	x2, [x20, #8]
  403bf0:	ldp	w1, w3, [x20, #32]
  403bf4:	cbz	x6, 403c14 <ferror@plt+0x15c4>
  403bf8:	ldrb	w8, [x24, #920]
  403bfc:	ldr	w5, [x20, #40]
  403c00:	mov	x0, x23
  403c04:	cmp	w8, #0x0
  403c08:	csel	w7, wzr, w25, ne  // ne = any
  403c0c:	bl	402580 <printf@plt>
  403c10:	b	403bc8 <ferror@plt+0x1578>
  403c14:	ldrb	w8, [x24, #920]
  403c18:	mov	x0, x22
  403c1c:	cmp	w8, #0x0
  403c20:	csel	w5, wzr, w25, ne  // ne = any
  403c24:	b	403bc4 <ferror@plt+0x1574>
  403c28:	ldur	x0, [x29, #-8]
  403c2c:	cbz	x0, 4039e0 <ferror@plt+0x1390>
  403c30:	ldr	x20, [x0]
  403c34:	stur	x20, [x29, #-8]
  403c38:	bl	402400 <free@plt>
  403c3c:	mov	x0, x20
  403c40:	cbnz	x20, 403c30 <ferror@plt+0x15e0>
  403c44:	b	4039e0 <ferror@plt+0x1390>
  403c48:	sub	sp, sp, #0x70
  403c4c:	stp	x20, x19, [sp, #96]
  403c50:	mov	x19, x1
  403c54:	mov	x20, x0
  403c58:	mov	w1, #0x3a                  	// #58
  403c5c:	mov	x0, x19
  403c60:	stp	x29, x30, [sp, #16]
  403c64:	stp	x28, x27, [sp, #32]
  403c68:	stp	x26, x25, [sp, #48]
  403c6c:	stp	x24, x23, [sp, #64]
  403c70:	stp	x22, x21, [sp, #80]
  403c74:	add	x29, sp, #0x10
  403c78:	mov	x21, x2
  403c7c:	bl	402430 <strchr@plt>
  403c80:	cbz	x0, 403d4c <ferror@plt+0x16fc>
  403c84:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403c88:	mov	x22, x0
  403c8c:	sub	x24, x0, x19
  403c90:	add	x1, x1, #0x934
  403c94:	mov	x0, x20
  403c98:	bl	402390 <strcmp@plt>
  403c9c:	mov	w20, w0
  403ca0:	add	x0, x22, #0x1
  403ca4:	bl	402030 <strlen@plt>
  403ca8:	ldr	x25, [x21]
  403cac:	cmp	w20, #0x0
  403cb0:	csinc	x26, xzr, x22, eq  // eq = none
  403cb4:	csel	w27, w0, wzr, eq  // eq = none
  403cb8:	csel	w8, wzr, w0, eq  // eq = none
  403cbc:	csinc	x28, xzr, x22, ne  // ne = any
  403cc0:	stur	w8, [x29, #-4]
  403cc4:	cbz	x25, 403d20 <ferror@plt+0x16d0>
  403cc8:	sxtw	x23, w24
  403ccc:	mov	x22, x25
  403cd0:	b	403cdc <ferror@plt+0x168c>
  403cd4:	ldr	x22, [x22]
  403cd8:	cbz	x22, 403d20 <ferror@plt+0x16d0>
  403cdc:	ldr	w8, [x22, #32]
  403ce0:	cmp	w8, w24
  403ce4:	b.ne	403cd4 <ferror@plt+0x1684>  // b.any
  403ce8:	ldr	x0, [x22, #8]
  403cec:	mov	x1, x19
  403cf0:	mov	x2, x23
  403cf4:	bl	402240 <bcmp@plt>
  403cf8:	cbnz	w0, 403cd4 <ferror@plt+0x1684>
  403cfc:	cbz	x28, 403d08 <ferror@plt+0x16b8>
  403d00:	str	x28, [x22, #16]
  403d04:	str	w27, [x22, #36]
  403d08:	cbz	w20, 403d6c <ferror@plt+0x171c>
  403d0c:	ldur	w8, [x29, #-4]
  403d10:	mov	w0, wzr
  403d14:	str	x26, [x22, #24]
  403d18:	str	w8, [x22, #40]
  403d1c:	b	403d8c <ferror@plt+0x173c>
  403d20:	mov	w0, #0x30                  	// #48
  403d24:	bl	4021c0 <malloc@plt>
  403d28:	cbz	x0, 403d78 <ferror@plt+0x1728>
  403d2c:	mov	x22, x0
  403d30:	stp	x25, x19, [x0]
  403d34:	str	x0, [x21]
  403d38:	stp	wzr, wzr, [x0, #36]
  403d3c:	str	w24, [x0, #32]
  403d40:	stp	xzr, xzr, [x0, #16]
  403d44:	cbnz	x28, 403d00 <ferror@plt+0x16b0>
  403d48:	b	403d08 <ferror@plt+0x16b8>
  403d4c:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403d50:	add	x1, x1, #0xcc4
  403d54:	mov	w0, #0x3                   	// #3
  403d58:	mov	x2, x20
  403d5c:	mov	x3, x19
  403d60:	bl	40a230 <ferror@plt+0x7be0>
  403d64:	mov	w0, wzr
  403d68:	b	403d8c <ferror@plt+0x173c>
  403d6c:	cbz	x22, 403d78 <ferror@plt+0x1728>
  403d70:	mov	w0, wzr
  403d74:	b	403d8c <ferror@plt+0x173c>
  403d78:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403d7c:	add	x1, x1, #0xce8
  403d80:	mov	w0, #0x3                   	// #3
  403d84:	bl	40a230 <ferror@plt+0x7be0>
  403d88:	mov	w0, #0xfffffff4            	// #-12
  403d8c:	ldp	x20, x19, [sp, #96]
  403d90:	ldp	x22, x21, [sp, #80]
  403d94:	ldp	x24, x23, [sp, #64]
  403d98:	ldp	x26, x25, [sp, #48]
  403d9c:	ldp	x28, x27, [sp, #32]
  403da0:	ldp	x29, x30, [sp, #16]
  403da4:	add	sp, sp, #0x70
  403da8:	ret
  403dac:	stp	x29, x30, [sp, #-96]!
  403db0:	stp	x28, x27, [sp, #16]
  403db4:	stp	x26, x25, [sp, #32]
  403db8:	stp	x24, x23, [sp, #48]
  403dbc:	stp	x22, x21, [sp, #64]
  403dc0:	stp	x20, x19, [sp, #80]
  403dc4:	mov	x29, sp
  403dc8:	sub	sp, sp, #0x1, lsl #12
  403dcc:	sub	sp, sp, #0x1d0
  403dd0:	mov	w22, w0
  403dd4:	adrp	x0, 418000 <ferror@plt+0x159b0>
  403dd8:	add	x0, x0, #0x57
  403ddc:	mov	x25, x1
  403de0:	bl	4025c0 <getenv@plt>
  403de4:	cbz	x0, 403fe0 <ferror@plt+0x1990>
  403de8:	mov	x23, x0
  403dec:	mov	x19, xzr
  403df0:	mov	x8, x0
  403df4:	b	403e00 <ferror@plt+0x17b0>
  403df8:	add	x19, x19, #0x1
  403dfc:	add	x8, x8, #0x1
  403e00:	ldrb	w9, [x8]
  403e04:	cmp	w9, #0x20
  403e08:	b.eq	403df8 <ferror@plt+0x17a8>  // b.none
  403e0c:	cbnz	w9, 403dfc <ferror@plt+0x17ac>
  403e10:	sxtw	x21, w22
  403e14:	sub	x24, x8, x23
  403e18:	add	x8, x21, x19
  403e1c:	add	x8, x8, x24
  403e20:	lsl	x8, x8, #3
  403e24:	add	x0, x8, #0x18
  403e28:	bl	4021c0 <malloc@plt>
  403e2c:	cbz	x0, 403fe8 <ferror@plt+0x1998>
  403e30:	ldr	x8, [x25]
  403e34:	add	x9, x0, x21, lsl #3
  403e38:	add	x19, x9, x19, lsl #3
  403e3c:	add	x21, x19, #0x18
  403e40:	mov	x20, x0
  403e44:	str	x8, [x0]
  403e48:	add	x2, x24, #0x1
  403e4c:	mov	x0, x21
  403e50:	mov	x1, x23
  403e54:	bl	401ff0 <memcpy@plt>
  403e58:	ldrb	w12, [x19, #24]
  403e5c:	cbz	w12, 404014 <ferror@plt+0x19c4>
  403e60:	mov	x11, xzr
  403e64:	add	x9, x21, x24
  403e68:	mov	w19, #0x1                   	// #1
  403e6c:	mov	x8, x21
  403e70:	b	403e88 <ferror@plt+0x1838>
  403e74:	mov	x11, xzr
  403e78:	mov	x10, x9
  403e7c:	ldrb	w12, [x21, #1]!
  403e80:	mov	x9, x10
  403e84:	cbz	w12, 404000 <ferror@plt+0x19b0>
  403e88:	cbz	x11, 403ec4 <ferror@plt+0x1874>
  403e8c:	ldrb	w10, [x11]
  403e90:	cmp	w10, w12, uxtb
  403e94:	b.ne	403e78 <ferror@plt+0x1828>  // b.any
  403e98:	cmp	x11, x8
  403e9c:	b.eq	403f04 <ferror@plt+0x18b4>  // b.none
  403ea0:	sub	x12, x21, #0x1
  403ea4:	cmp	x11, x12
  403ea8:	b.cs	403f6c <ferror@plt+0x191c>  // b.hs, b.nlast
  403eac:	mvn	x10, x11
  403eb0:	add	x13, x10, x21
  403eb4:	cmp	x13, #0x1f
  403eb8:	b.hi	403f24 <ferror@plt+0x18d4>  // b.pmore
  403ebc:	mov	x10, x11
  403ec0:	b	403f54 <ferror@plt+0x1904>
  403ec4:	and	w10, w12, #0xff
  403ec8:	cmp	w10, #0x27
  403ecc:	b.eq	403ef8 <ferror@plt+0x18a8>  // b.none
  403ed0:	cmp	w10, #0x22
  403ed4:	b.eq	403ef8 <ferror@plt+0x18a8>  // b.none
  403ed8:	cmp	w10, #0x20
  403edc:	b.ne	403e74 <ferror@plt+0x1824>  // b.any
  403ee0:	str	x8, [x20, w19, sxtw #3]
  403ee4:	mov	x8, x21
  403ee8:	mov	x11, xzr
  403eec:	add	w19, w19, #0x1
  403ef0:	strb	wzr, [x8], #1
  403ef4:	b	403e78 <ferror@plt+0x1828>
  403ef8:	mov	x10, x9
  403efc:	mov	x11, x21
  403f00:	b	403e7c <ferror@plt+0x182c>
  403f04:	add	x10, x11, #0x1
  403f08:	mov	x8, x21
  403f0c:	str	x10, [x20, w19, sxtw #3]
  403f10:	add	w19, w19, #0x1
  403f14:	strb	wzr, [x8], #1
  403f18:	mov	x10, x9
  403f1c:	mov	x11, xzr
  403f20:	b	403e7c <ferror@plt+0x182c>
  403f24:	and	x14, x13, #0xffffffffffffffe0
  403f28:	add	x10, x11, x14
  403f2c:	add	x11, x11, #0x11
  403f30:	mov	x15, x14
  403f34:	ldp	q0, q1, [x11, #-16]
  403f38:	subs	x15, x15, #0x20
  403f3c:	stur	q0, [x11, #-17]
  403f40:	stur	q1, [x11, #-1]
  403f44:	add	x11, x11, #0x20
  403f48:	b.ne	403f34 <ferror@plt+0x18e4>  // b.any
  403f4c:	cmp	x14, x13
  403f50:	b.eq	403f6c <ferror@plt+0x191c>  // b.none
  403f54:	add	x10, x10, #0x1
  403f58:	ldrb	w11, [x10]
  403f5c:	sturb	w11, [x10, #-1]
  403f60:	add	x10, x10, #0x1
  403f64:	cmp	x21, x10
  403f68:	b.ne	403f58 <ferror@plt+0x1908>  // b.any
  403f6c:	sub	x10, x9, #0x2
  403f70:	cmp	x12, x10
  403f74:	b.cs	403fd0 <ferror@plt+0x1980>  // b.hs, b.nlast
  403f78:	mvn	x11, x21
  403f7c:	add	x11, x11, x9
  403f80:	cmp	x11, #0x1f
  403f84:	b.ls	403fb8 <ferror@plt+0x1968>  // b.plast
  403f88:	and	x13, x11, #0xffffffffffffffe0
  403f8c:	add	x12, x12, x13
  403f90:	add	x14, x21, #0x11
  403f94:	mov	x15, x13
  403f98:	ldp	q0, q1, [x14, #-16]
  403f9c:	subs	x15, x15, #0x20
  403fa0:	stur	q0, [x14, #-18]
  403fa4:	stur	q1, [x14, #-2]
  403fa8:	add	x14, x14, #0x20
  403fac:	b.ne	403f98 <ferror@plt+0x1948>  // b.any
  403fb0:	cmp	x13, x11
  403fb4:	b.eq	403fd0 <ferror@plt+0x1980>  // b.none
  403fb8:	add	x11, x12, #0x2
  403fbc:	ldrb	w12, [x11]
  403fc0:	sturb	w12, [x11, #-2]
  403fc4:	add	x11, x11, #0x1
  403fc8:	cmp	x9, x11
  403fcc:	b.ne	403fbc <ferror@plt+0x196c>  // b.any
  403fd0:	mov	x11, xzr
  403fd4:	sub	x21, x21, #0x2
  403fd8:	strb	wzr, [x10]
  403fdc:	b	403e7c <ferror@plt+0x182c>
  403fe0:	mov	x20, x25
  403fe4:	cbnz	x25, 404038 <ferror@plt+0x19e8>
  403fe8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  403fec:	add	x1, x1, #0x1
  403ff0:	mov	w0, #0x3                   	// #3
  403ff4:	bl	40a230 <ferror@plt+0x7be0>
  403ff8:	mov	w0, #0x1                   	// #1
  403ffc:	b	404774 <ferror@plt+0x2124>
  404000:	cmp	x8, x21
  404004:	b.cs	404018 <ferror@plt+0x19c8>  // b.hs, b.nlast
  404008:	str	x8, [x20, w19, sxtw #3]
  40400c:	add	w19, w19, #0x1
  404010:	b	404018 <ferror@plt+0x19c8>
  404014:	mov	w19, #0x1                   	// #1
  404018:	sub	w8, w22, #0x1
  40401c:	add	x0, x20, w19, sxtw #3
  404020:	add	x1, x25, #0x8
  404024:	sbfiz	x2, x8, #3, #32
  404028:	bl	401ff0 <memcpy@plt>
  40402c:	add	w8, w19, w22
  404030:	str	xzr, [x20, w8, sxtw #3]
  404034:	sub	w22, w8, #0x1
  404038:	stp	x25, xzr, [sp, #16]
  40403c:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404040:	adrp	x25, 418000 <ferror@plt+0x159b0>
  404044:	adrp	x21, 417000 <ferror@plt+0x149b0>
  404048:	mov	w19, wzr
  40404c:	mov	w27, wzr
  404050:	mov	w23, wzr
  404054:	mov	x28, xzr
  404058:	add	x24, x24, #0xc68
  40405c:	add	x25, x25, #0xc80
  404060:	add	x21, x21, #0xef0
  404064:	stp	xzr, xzr, [sp, #32]
  404068:	str	wzr, [sp, #48]
  40406c:	b	404084 <ferror@plt+0x1a34>
  404070:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404074:	mov	w27, #0x1                   	// #1
  404078:	strb	w27, [x8, #936]
  40407c:	mov	w8, w23
  404080:	mov	w23, w8
  404084:	add	x4, sp, #0x1c0
  404088:	mov	w0, w22
  40408c:	mov	x1, x20
  404090:	mov	x2, x24
  404094:	mov	x3, x25
  404098:	str	wzr, [sp, #448]
  40409c:	bl	402370 <getopt_long@plt>
  4040a0:	add	w8, w0, #0x1
  4040a4:	mov	w2, w0
  4040a8:	cmp	w8, #0x77
  4040ac:	b.hi	4042ec <ferror@plt+0x1c9c>  // b.pmore
  4040b0:	adr	x9, 404070 <ferror@plt+0x1a20>
  4040b4:	ldrh	w10, [x21, x8, lsl #1]
  4040b8:	add	x9, x9, x10, lsl #2
  4040bc:	mov	w8, #0x1                   	// #1
  4040c0:	br	x9
  4040c4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4040c8:	mov	w9, #0x1                   	// #1
  4040cc:	strb	w9, [x8, #968]
  4040d0:	b	40407c <ferror@plt+0x1a2c>
  4040d4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4040d8:	mov	w9, #0x1                   	// #1
  4040dc:	strb	w9, [x8, #964]
  4040e0:	b	40407c <ferror@plt+0x1a2c>
  4040e4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4040e8:	mov	w9, #0x1                   	// #1
  4040ec:	strb	w9, [x8, #948]
  4040f0:	b	40407c <ferror@plt+0x1a2c>
  4040f4:	mov	w8, #0x1                   	// #1
  4040f8:	str	w8, [sp, #28]
  4040fc:	b	40407c <ferror@plt+0x1a2c>
  404100:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404104:	mov	w9, #0x1                   	// #1
  404108:	strb	w9, [x8, #940]
  40410c:	b	40407c <ferror@plt+0x1a2c>
  404110:	mov	w8, #0x1                   	// #1
  404114:	str	w8, [sp, #24]
  404118:	b	40407c <ferror@plt+0x1a2c>
  40411c:	add	w8, w19, #0x2
  404120:	sbfiz	x1, x8, #3, #32
  404124:	mov	x0, x28
  404128:	bl	402260 <realloc@plt>
  40412c:	cbz	x0, 40473c <ferror@plt+0x20ec>
  404130:	adrp	x28, 42d000 <ferror@plt+0x2a9b0>
  404134:	ldr	x8, [x28, #880]
  404138:	sxtw	x9, w19
  40413c:	mov	x26, x0
  404140:	str	x8, [x0, w19, sxtw #3]
  404144:	add	x19, x9, #0x1
  404148:	str	xzr, [x0, x19, lsl #3]
  40414c:	adrp	x0, 418000 <ferror@plt+0x159b0>
  404150:	add	x0, x0, #0x2e
  404154:	bl	404c20 <ferror@plt+0x25d0>
  404158:	ldr	x0, [x28, #880]
  40415c:	bl	404c20 <ferror@plt+0x25d0>
  404160:	mov	w8, w23
  404164:	mov	x28, x26
  404168:	b	404084 <ferror@plt+0x1a34>
  40416c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404170:	add	x8, x8, #0x3cc
  404174:	mov	w9, #0x1                   	// #1
  404178:	strb	w9, [x8]
  40417c:	strb	w9, [x8, #4]
  404180:	strb	w9, [x8, #8]
  404184:	b	40407c <ferror@plt+0x1a2c>
  404188:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40418c:	mov	w9, #0x1                   	// #1
  404190:	strb	w9, [x8, #944]
  404194:	b	40407c <ferror@plt+0x1a2c>
  404198:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40419c:	ldr	x8, [x8, #880]
  4041a0:	str	x8, [sp, #40]
  4041a4:	b	40407c <ferror@plt+0x1a2c>
  4041a8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4041ac:	mov	w9, #0x1                   	// #1
  4041b0:	strb	w9, [x8, #956]
  4041b4:	b	40407c <ferror@plt+0x1a2c>
  4041b8:	mov	w8, #0x1                   	// #1
  4041bc:	str	w8, [sp, #48]
  4041c0:	b	40407c <ferror@plt+0x1a2c>
  4041c4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4041c8:	ldr	x8, [x8, #880]
  4041cc:	str	x8, [sp, #32]
  4041d0:	b	40407c <ferror@plt+0x1a2c>
  4041d4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4041d8:	mov	w9, #0x1                   	// #1
  4041dc:	strb	w9, [x8, #960]
  4041e0:	b	40407c <ferror@plt+0x1a2c>
  4041e4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4041e8:	mov	w9, #0x1                   	// #1
  4041ec:	strb	w9, [x8, #952]
  4041f0:	b	40407c <ferror@plt+0x1a2c>
  4041f4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4041f8:	mov	w9, #0x1                   	// #1
  4041fc:	strb	w9, [x8, #976]
  404200:	b	40407c <ferror@plt+0x1a2c>
  404204:	adrp	x0, 418000 <ferror@plt+0x159b0>
  404208:	add	x0, x0, #0x34
  40420c:	bl	404c20 <ferror@plt+0x25d0>
  404210:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404214:	str	wzr, [x8, #828]
  404218:	b	40407c <ferror@plt+0x1a2c>
  40421c:	adrp	x0, 418000 <ferror@plt+0x159b0>
  404220:	add	x0, x0, #0x31
  404224:	bl	404c20 <ferror@plt+0x25d0>
  404228:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40422c:	mov	w9, #0x1                   	// #1
  404230:	strb	w9, [x8, #984]
  404234:	b	40407c <ferror@plt+0x1a2c>
  404238:	adrp	x0, 418000 <ferror@plt+0x159b0>
  40423c:	add	x0, x0, #0x37
  404240:	bl	404c20 <ferror@plt+0x25d0>
  404244:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404248:	ldr	w9, [x8, #828]
  40424c:	add	w9, w9, #0x1
  404250:	str	w9, [x8, #828]
  404254:	b	40407c <ferror@plt+0x1a2c>
  404258:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40425c:	ldrsw	x21, [x8, #888]
  404260:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404264:	ldrb	w0, [x8, #984]
  404268:	sub	w25, w22, w21
  40426c:	bl	40a1f4 <ferror@plt+0x7ba4>
  404270:	ldr	w19, [sp, #48]
  404274:	orr	w8, w25, w19
  404278:	cbz	w8, 404350 <ferror@plt+0x1d00>
  40427c:	ldp	x9, x4, [sp, #32]
  404280:	orr	x8, x9, x4
  404284:	cbz	x8, 40435c <ferror@plt+0x1d0c>
  404288:	adrp	x8, 419000 <ferror@plt+0x169b0>
  40428c:	add	x8, x8, #0x832
  404290:	cmp	x9, #0x0
  404294:	csel	x22, x8, x9, eq  // eq = none
  404298:	cbnz	x4, 4042b4 <ferror@plt+0x1c64>
  40429c:	add	x0, sp, #0x38
  4042a0:	add	x19, sp, #0x38
  4042a4:	bl	4025b0 <uname@plt>
  4042a8:	tbnz	w0, #31, 4048a8 <ferror@plt+0x2258>
  4042ac:	add	x4, x19, #0x82
  4042b0:	ldr	w19, [sp, #48]
  4042b4:	adrp	x2, 417000 <ferror@plt+0x149b0>
  4042b8:	add	x2, x2, #0x973
  4042bc:	add	x0, sp, #0x1c0
  4042c0:	mov	w1, #0x1000                	// #4096
  4042c4:	mov	x3, x22
  4042c8:	add	x24, sp, #0x1c0
  4042cc:	bl	402170 <snprintf@plt>
  4042d0:	mov	x0, x24
  4042d4:	mov	x1, x28
  4042d8:	bl	40bf40 <ferror@plt+0x98f0>
  4042dc:	cbnz	x0, 404370 <ferror@plt+0x1d20>
  4042e0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4042e4:	add	x1, x1, #0x22b
  4042e8:	b	404744 <ferror@plt+0x20f4>
  4042ec:	adrp	x1, 416000 <ferror@plt+0x139b0>
  4042f0:	add	x1, x1, #0xff5
  4042f4:	mov	w0, #0x3                   	// #3
  4042f8:	bl	40a230 <ferror@plt+0x7be0>
  4042fc:	b	40474c <ferror@plt+0x20fc>
  404300:	adrp	x0, 416000 <ferror@plt+0x139b0>
  404304:	add	x0, x0, #0xfbd
  404308:	bl	402340 <puts@plt>
  40430c:	adrp	x0, 416000 <ferror@plt+0x139b0>
  404310:	add	x0, x0, #0xfcd
  404314:	bl	402340 <puts@plt>
  404318:	mov	w23, wzr
  40431c:	b	404750 <ferror@plt+0x2100>
  404320:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404324:	ldr	x1, [x8, #904]
  404328:	adrp	x0, 418000 <ferror@plt+0x159b0>
  40432c:	add	x0, x0, #0x1ab
  404330:	mov	x2, x1
  404334:	mov	x3, x1
  404338:	mov	x4, x1
  40433c:	mov	x5, x1
  404340:	mov	x6, x1
  404344:	bl	402580 <printf@plt>
  404348:	mov	w23, wzr
  40434c:	b	404750 <ferror@plt+0x2100>
  404350:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404354:	add	x1, x1, #0x3a
  404358:	b	404744 <ferror@plt+0x20f4>
  40435c:	mov	x24, xzr
  404360:	mov	x0, x24
  404364:	mov	x1, x28
  404368:	bl	40bf40 <ferror@plt+0x98f0>
  40436c:	cbz	x0, 4042e0 <ferror@plt+0x1c90>
  404370:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404374:	ldr	w1, [x8, #828]
  404378:	mov	x22, x0
  40437c:	bl	40a38c <ferror@plt+0x7d3c>
  404380:	mov	x0, x22
  404384:	bl	40cdb0 <ferror@plt+0xa760>
  404388:	str	x28, [sp, #8]
  40438c:	cbz	w19, 404798 <ferror@plt+0x2148>
  404390:	mov	x0, x22
  404394:	bl	40e558 <ferror@plt+0xbf08>
  404398:	adrp	x19, 42d000 <ferror@plt+0x2a9b0>
  40439c:	cbz	x0, 404424 <ferror@plt+0x1dd4>
  4043a0:	mov	x23, x0
  4043a4:	bl	40e8a4 <ferror@plt+0xc254>
  4043a8:	tbz	w0, #0, 40441c <ferror@plt+0x1dcc>
  4043ac:	adrp	x24, 418000 <ferror@plt+0x159b0>
  4043b0:	adrp	x25, 418000 <ferror@plt+0x159b0>
  4043b4:	add	x24, x24, #0x14e
  4043b8:	add	x25, x25, #0xb6
  4043bc:	b	4043d4 <ferror@plt+0x1d84>
  4043c0:	mov	w0, #0xa                   	// #10
  4043c4:	bl	4020e0 <putc@plt>
  4043c8:	mov	x0, x23
  4043cc:	bl	40e8a4 <ferror@plt+0xc254>
  4043d0:	tbz	w0, #0, 40441c <ferror@plt+0x1dcc>
  4043d4:	mov	x0, x23
  4043d8:	bl	40e818 <ferror@plt+0xc1c8>
  4043dc:	mov	x2, x0
  4043e0:	mov	x0, x24
  4043e4:	mov	x1, x25
  4043e8:	bl	402580 <printf@plt>
  4043ec:	mov	x0, x23
  4043f0:	bl	40e838 <ferror@plt+0xc1e8>
  4043f4:	ldr	x1, [x19, #896]
  4043f8:	cbz	x0, 4043c0 <ferror@plt+0x1d70>
  4043fc:	mov	x26, x0
  404400:	mov	w0, #0x20                  	// #32
  404404:	bl	4020e0 <putc@plt>
  404408:	mov	x0, x26
  40440c:	bl	402340 <puts@plt>
  404410:	mov	x0, x23
  404414:	bl	40e8a4 <ferror@plt+0xc254>
  404418:	tbnz	w0, #0, 4043d4 <ferror@plt+0x1d84>
  40441c:	mov	x0, x23
  404420:	bl	40e8dc <ferror@plt+0xc28c>
  404424:	mov	x0, x22
  404428:	bl	40e5c0 <ferror@plt+0xbf70>
  40442c:	cbz	x0, 4044b4 <ferror@plt+0x1e64>
  404430:	mov	x23, x0
  404434:	bl	40e8a4 <ferror@plt+0xc254>
  404438:	tbz	w0, #0, 4044ac <ferror@plt+0x1e5c>
  40443c:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404440:	adrp	x25, 418000 <ferror@plt+0x159b0>
  404444:	add	x24, x24, #0x14e
  404448:	add	x25, x25, #0x9c
  40444c:	b	404464 <ferror@plt+0x1e14>
  404450:	mov	w0, #0xa                   	// #10
  404454:	bl	4020e0 <putc@plt>
  404458:	mov	x0, x23
  40445c:	bl	40e8a4 <ferror@plt+0xc254>
  404460:	tbz	w0, #0, 4044ac <ferror@plt+0x1e5c>
  404464:	mov	x0, x23
  404468:	bl	40e818 <ferror@plt+0xc1c8>
  40446c:	mov	x2, x0
  404470:	mov	x0, x24
  404474:	mov	x1, x25
  404478:	bl	402580 <printf@plt>
  40447c:	mov	x0, x23
  404480:	bl	40e838 <ferror@plt+0xc1e8>
  404484:	ldr	x1, [x19, #896]
  404488:	cbz	x0, 404450 <ferror@plt+0x1e00>
  40448c:	mov	x26, x0
  404490:	mov	w0, #0x20                  	// #32
  404494:	bl	4020e0 <putc@plt>
  404498:	mov	x0, x26
  40449c:	bl	402340 <puts@plt>
  4044a0:	mov	x0, x23
  4044a4:	bl	40e8a4 <ferror@plt+0xc254>
  4044a8:	tbnz	w0, #0, 404464 <ferror@plt+0x1e14>
  4044ac:	mov	x0, x23
  4044b0:	bl	40e8dc <ferror@plt+0xc28c>
  4044b4:	mov	x0, x22
  4044b8:	bl	40e634 <ferror@plt+0xbfe4>
  4044bc:	cbz	x0, 404544 <ferror@plt+0x1ef4>
  4044c0:	mov	x23, x0
  4044c4:	bl	40e8a4 <ferror@plt+0xc254>
  4044c8:	tbz	w0, #0, 40453c <ferror@plt+0x1eec>
  4044cc:	adrp	x24, 418000 <ferror@plt+0x159b0>
  4044d0:	adrp	x25, 418000 <ferror@plt+0x159b0>
  4044d4:	add	x24, x24, #0x14e
  4044d8:	add	x25, x25, #0xab
  4044dc:	b	4044f4 <ferror@plt+0x1ea4>
  4044e0:	mov	w0, #0xa                   	// #10
  4044e4:	bl	4020e0 <putc@plt>
  4044e8:	mov	x0, x23
  4044ec:	bl	40e8a4 <ferror@plt+0xc254>
  4044f0:	tbz	w0, #0, 40453c <ferror@plt+0x1eec>
  4044f4:	mov	x0, x23
  4044f8:	bl	40e818 <ferror@plt+0xc1c8>
  4044fc:	mov	x2, x0
  404500:	mov	x0, x24
  404504:	mov	x1, x25
  404508:	bl	402580 <printf@plt>
  40450c:	mov	x0, x23
  404510:	bl	40e838 <ferror@plt+0xc1e8>
  404514:	ldr	x1, [x19, #896]
  404518:	cbz	x0, 4044e0 <ferror@plt+0x1e90>
  40451c:	mov	x26, x0
  404520:	mov	w0, #0x20                  	// #32
  404524:	bl	4020e0 <putc@plt>
  404528:	mov	x0, x26
  40452c:	bl	402340 <puts@plt>
  404530:	mov	x0, x23
  404534:	bl	40e8a4 <ferror@plt+0xc254>
  404538:	tbnz	w0, #0, 4044f4 <ferror@plt+0x1ea4>
  40453c:	mov	x0, x23
  404540:	bl	40e8dc <ferror@plt+0xc28c>
  404544:	mov	x0, x22
  404548:	bl	40e6ac <ferror@plt+0xc05c>
  40454c:	cbz	x0, 4045d4 <ferror@plt+0x1f84>
  404550:	mov	x23, x0
  404554:	bl	40e8a4 <ferror@plt+0xc254>
  404558:	tbz	w0, #0, 4045cc <ferror@plt+0x1f7c>
  40455c:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404560:	adrp	x25, 418000 <ferror@plt+0x159b0>
  404564:	add	x24, x24, #0x14e
  404568:	add	x25, x25, #0x84
  40456c:	b	404584 <ferror@plt+0x1f34>
  404570:	mov	w0, #0xa                   	// #10
  404574:	bl	4020e0 <putc@plt>
  404578:	mov	x0, x23
  40457c:	bl	40e8a4 <ferror@plt+0xc254>
  404580:	tbz	w0, #0, 4045cc <ferror@plt+0x1f7c>
  404584:	mov	x0, x23
  404588:	bl	40e818 <ferror@plt+0xc1c8>
  40458c:	mov	x2, x0
  404590:	mov	x0, x24
  404594:	mov	x1, x25
  404598:	bl	402580 <printf@plt>
  40459c:	mov	x0, x23
  4045a0:	bl	40e838 <ferror@plt+0xc1e8>
  4045a4:	ldr	x1, [x19, #896]
  4045a8:	cbz	x0, 404570 <ferror@plt+0x1f20>
  4045ac:	mov	x26, x0
  4045b0:	mov	w0, #0x20                  	// #32
  4045b4:	bl	4020e0 <putc@plt>
  4045b8:	mov	x0, x26
  4045bc:	bl	402340 <puts@plt>
  4045c0:	mov	x0, x23
  4045c4:	bl	40e8a4 <ferror@plt+0xc254>
  4045c8:	tbnz	w0, #0, 404584 <ferror@plt+0x1f34>
  4045cc:	mov	x0, x23
  4045d0:	bl	40e8dc <ferror@plt+0xc28c>
  4045d4:	mov	x0, x22
  4045d8:	bl	40e724 <ferror@plt+0xc0d4>
  4045dc:	cbz	x0, 404664 <ferror@plt+0x2014>
  4045e0:	mov	x23, x0
  4045e4:	bl	40e8a4 <ferror@plt+0xc254>
  4045e8:	tbz	w0, #0, 40465c <ferror@plt+0x200c>
  4045ec:	adrp	x24, 418000 <ferror@plt+0x159b0>
  4045f0:	adrp	x25, 41b000 <ferror@plt+0x189b0>
  4045f4:	add	x24, x24, #0x14e
  4045f8:	add	x25, x25, #0x761
  4045fc:	b	404614 <ferror@plt+0x1fc4>
  404600:	mov	w0, #0xa                   	// #10
  404604:	bl	4020e0 <putc@plt>
  404608:	mov	x0, x23
  40460c:	bl	40e8a4 <ferror@plt+0xc254>
  404610:	tbz	w0, #0, 40465c <ferror@plt+0x200c>
  404614:	mov	x0, x23
  404618:	bl	40e818 <ferror@plt+0xc1c8>
  40461c:	mov	x2, x0
  404620:	mov	x0, x24
  404624:	mov	x1, x25
  404628:	bl	402580 <printf@plt>
  40462c:	mov	x0, x23
  404630:	bl	40e838 <ferror@plt+0xc1e8>
  404634:	ldr	x1, [x19, #896]
  404638:	cbz	x0, 404600 <ferror@plt+0x1fb0>
  40463c:	mov	x26, x0
  404640:	mov	w0, #0x20                  	// #32
  404644:	bl	4020e0 <putc@plt>
  404648:	mov	x0, x26
  40464c:	bl	402340 <puts@plt>
  404650:	mov	x0, x23
  404654:	bl	40e8a4 <ferror@plt+0xc254>
  404658:	tbnz	w0, #0, 404614 <ferror@plt+0x1fc4>
  40465c:	mov	x0, x23
  404660:	bl	40e8dc <ferror@plt+0xc28c>
  404664:	mov	x0, x22
  404668:	bl	40e79c <ferror@plt+0xc14c>
  40466c:	cbz	x0, 4046f4 <ferror@plt+0x20a4>
  404670:	mov	x23, x0
  404674:	bl	40e8a4 <ferror@plt+0xc254>
  404678:	tbz	w0, #0, 4046ec <ferror@plt+0x209c>
  40467c:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404680:	adrp	x25, 41a000 <ferror@plt+0x179b0>
  404684:	add	x24, x24, #0x14e
  404688:	add	x25, x25, #0x179
  40468c:	b	4046a4 <ferror@plt+0x2054>
  404690:	mov	w0, #0xa                   	// #10
  404694:	bl	4020e0 <putc@plt>
  404698:	mov	x0, x23
  40469c:	bl	40e8a4 <ferror@plt+0xc254>
  4046a0:	tbz	w0, #0, 4046ec <ferror@plt+0x209c>
  4046a4:	mov	x0, x23
  4046a8:	bl	40e818 <ferror@plt+0xc1c8>
  4046ac:	mov	x2, x0
  4046b0:	mov	x0, x24
  4046b4:	mov	x1, x25
  4046b8:	bl	402580 <printf@plt>
  4046bc:	mov	x0, x23
  4046c0:	bl	40e838 <ferror@plt+0xc1e8>
  4046c4:	ldr	x1, [x19, #896]
  4046c8:	cbz	x0, 404690 <ferror@plt+0x2040>
  4046cc:	mov	x26, x0
  4046d0:	mov	w0, #0x20                  	// #32
  4046d4:	bl	4020e0 <putc@plt>
  4046d8:	mov	x0, x26
  4046dc:	bl	402340 <puts@plt>
  4046e0:	mov	x0, x23
  4046e4:	bl	40e8a4 <ferror@plt+0xc254>
  4046e8:	tbnz	w0, #0, 4046a4 <ferror@plt+0x2054>
  4046ec:	mov	x0, x23
  4046f0:	bl	40e8dc <ferror@plt+0xc28c>
  4046f4:	adrp	x0, 418000 <ferror@plt+0x159b0>
  4046f8:	add	x0, x0, #0xa01
  4046fc:	bl	402340 <puts@plt>
  404700:	ldr	x0, [x19, #896]
  404704:	bl	402490 <fflush@plt>
  404708:	mov	w1, #0x1                   	// #1
  40470c:	mov	w2, #0x1                   	// #1
  404710:	mov	x0, x22
  404714:	bl	40d054 <ferror@plt+0xaa04>
  404718:	mov	w1, #0x2                   	// #2
  40471c:	mov	w2, #0x1                   	// #1
  404720:	mov	x0, x22
  404724:	bl	40d054 <ferror@plt+0xaa04>
  404728:	mov	w23, wzr
  40472c:	mov	x0, x22
  404730:	bl	40c224 <ferror@plt+0x9bd4>
  404734:	ldr	x28, [sp, #8]
  404738:	b	404750 <ferror@plt+0x2100>
  40473c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  404740:	add	x1, x1, #0x116
  404744:	mov	w0, #0x3                   	// #3
  404748:	bl	40a230 <ferror@plt+0x7be0>
  40474c:	mov	w23, #0xffffffff            	// #-1
  404750:	bl	40a21c <ferror@plt+0x7bcc>
  404754:	ldr	x8, [sp, #16]
  404758:	cmp	x20, x8
  40475c:	b.eq	404768 <ferror@plt+0x2118>  // b.none
  404760:	mov	x0, x20
  404764:	bl	402400 <free@plt>
  404768:	mov	x0, x28
  40476c:	bl	402400 <free@plt>
  404770:	lsr	w0, w23, #31
  404774:	add	sp, sp, #0x1, lsl #12
  404778:	add	sp, sp, #0x1d0
  40477c:	ldp	x20, x19, [sp, #80]
  404780:	ldp	x22, x21, [sp, #64]
  404784:	ldp	x24, x23, [sp, #48]
  404788:	ldp	x26, x25, [sp, #32]
  40478c:	ldp	x28, x27, [sp, #16]
  404790:	ldp	x29, x30, [sp], #96
  404794:	ret
  404798:	ldr	w8, [sp, #28]
  40479c:	add	x19, x20, x21, lsl #3
  4047a0:	cbz	w8, 404820 <ferror@plt+0x21d0>
  4047a4:	ldr	x24, [x19]
  4047a8:	sub	x2, x29, #0x10
  4047ac:	mov	x0, x22
  4047b0:	str	xzr, [sp, #56]
  4047b4:	mov	x1, x24
  4047b8:	bl	410adc <ferror@plt+0xe48c>
  4047bc:	tbnz	w0, #31, 4048b4 <ferror@plt+0x2264>
  4047c0:	ldur	x0, [x29, #-16]
  4047c4:	add	x1, sp, #0x38
  4047c8:	bl	413694 <ferror@plt+0x11044>
  4047cc:	tbnz	w0, #31, 4048e4 <ferror@plt+0x2294>
  4047d0:	ldr	x23, [sp, #56]
  4047d4:	cbz	x23, 4049f4 <ferror@plt+0x23a4>
  4047d8:	adrp	x24, 418000 <ferror@plt+0x159b0>
  4047dc:	add	x24, x24, #0xa5b
  4047e0:	mov	x0, x23
  4047e4:	bl	4138ac <ferror@plt+0x1125c>
  4047e8:	mov	x25, x0
  4047ec:	mov	x0, x23
  4047f0:	bl	4138c4 <ferror@plt+0x11274>
  4047f4:	mov	x1, x0
  4047f8:	mov	x0, x24
  4047fc:	mov	x2, x25
  404800:	bl	402580 <printf@plt>
  404804:	ldr	x0, [sp, #56]
  404808:	mov	x1, x23
  40480c:	bl	40d34c <ferror@plt+0xacfc>
  404810:	mov	x23, x0
  404814:	cbnz	x0, 4047e0 <ferror@plt+0x2190>
  404818:	ldr	x0, [sp, #56]
  40481c:	b	4049f8 <ferror@plt+0x23a8>
  404820:	ldr	w8, [sp, #24]
  404824:	cbz	w8, 404918 <ferror@plt+0x22c8>
  404828:	ldr	x24, [x19]
  40482c:	sub	x2, x29, #0x10
  404830:	mov	x0, x22
  404834:	str	xzr, [sp, #56]
  404838:	mov	x1, x24
  40483c:	bl	410adc <ferror@plt+0xe48c>
  404840:	tbnz	w0, #31, 4048b4 <ferror@plt+0x2264>
  404844:	ldur	x0, [x29, #-16]
  404848:	add	x1, sp, #0x38
  40484c:	bl	4138e0 <ferror@plt+0x11290>
  404850:	tbnz	w0, #31, 404a08 <ferror@plt+0x23b8>
  404854:	ldr	x23, [sp, #56]
  404858:	cbz	x23, 404a88 <ferror@plt+0x2438>
  40485c:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404860:	add	x24, x24, #0xa5b
  404864:	mov	x0, x23
  404868:	bl	413af8 <ferror@plt+0x114a8>
  40486c:	mov	x25, x0
  404870:	mov	x0, x23
  404874:	bl	413b10 <ferror@plt+0x114c0>
  404878:	mov	x1, x0
  40487c:	mov	x0, x24
  404880:	mov	x2, x25
  404884:	bl	402580 <printf@plt>
  404888:	ldr	x0, [sp, #56]
  40488c:	mov	x1, x23
  404890:	bl	40d34c <ferror@plt+0xacfc>
  404894:	mov	x23, x0
  404898:	cbnz	x0, 404864 <ferror@plt+0x2214>
  40489c:	ldr	x0, [sp, #56]
  4048a0:	bl	413ac0 <ferror@plt+0x11470>
  4048a4:	b	4049fc <ferror@plt+0x23ac>
  4048a8:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4048ac:	add	x1, x1, #0x95f
  4048b0:	b	404744 <ferror@plt+0x20f4>
  4048b4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4048b8:	ldrb	w8, [x8, #936]
  4048bc:	mov	w9, #0x2                   	// #2
  4048c0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4048c4:	mov	w23, w0
  4048c8:	cmp	w8, #0x0
  4048cc:	mov	w8, #0x4                   	// #4
  4048d0:	csel	w0, w8, w9, ne  // ne = any
  4048d4:	add	x1, x1, #0xd14
  4048d8:	mov	x2, x24
  4048dc:	bl	40a230 <ferror@plt+0x7be0>
  4048e0:	b	40472c <ferror@plt+0x20dc>
  4048e4:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4048e8:	ldrb	w8, [x8, #936]
  4048ec:	mov	w23, w0
  4048f0:	mov	w9, #0x2                   	// #2
  4048f4:	mov	w10, #0x4                   	// #4
  4048f8:	cmp	w8, #0x0
  4048fc:	neg	w0, w0
  404900:	csel	w25, w10, w9, ne  // ne = any
  404904:	bl	4022a0 <strerror@plt>
  404908:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40490c:	mov	x3, x0
  404910:	add	x1, x1, #0xa36
  404914:	b	404a38 <ferror@plt+0x23e8>
  404918:	cbz	w23, 404a50 <ferror@plt+0x2400>
  40491c:	cmp	w25, #0x1
  404920:	b.lt	404728 <ferror@plt+0x20d8>  // b.tstop
  404924:	adrp	x24, 417000 <ferror@plt+0x149b0>
  404928:	mov	x21, xzr
  40492c:	mov	w23, wzr
  404930:	mov	w28, w25
  404934:	add	x24, x24, #0xd14
  404938:	b	404954 <ferror@plt+0x2304>
  40493c:	mov	w25, w0
  404940:	cmp	w25, #0x0
  404944:	add	x21, x21, #0x1
  404948:	csel	w23, w25, w23, lt  // lt = tstop
  40494c:	cmp	x21, x28
  404950:	b.eq	40472c <ferror@plt+0x20dc>  // b.none
  404954:	ldr	x27, [x19, x21, lsl #3]
  404958:	add	x2, sp, #0x38
  40495c:	mov	x0, x22
  404960:	str	xzr, [sp, #56]
  404964:	mov	x1, x27
  404968:	bl	4110d4 <ferror@plt+0xea84>
  40496c:	tbnz	w0, #31, 40493c <ferror@plt+0x22ec>
  404970:	ldr	x26, [sp, #56]
  404974:	cbnz	x26, 4049a4 <ferror@plt+0x2354>
  404978:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40497c:	ldrb	w8, [x8, #936]
  404980:	mov	w9, #0x4                   	// #4
  404984:	mov	x1, x24
  404988:	mov	x2, x27
  40498c:	cmp	w8, #0x0
  404990:	mov	w8, #0x2                   	// #2
  404994:	csel	w0, w9, w8, ne  // ne = any
  404998:	bl	40a230 <ferror@plt+0x7be0>
  40499c:	ldr	x26, [sp, #56]
  4049a0:	cbz	x26, 4049e8 <ferror@plt+0x2398>
  4049a4:	mov	x0, x26
  4049a8:	bl	41152c <ferror@plt+0xeedc>
  4049ac:	mov	w1, #0x1                   	// #1
  4049b0:	mov	x27, x0
  4049b4:	bl	404f38 <ferror@plt+0x28e8>
  4049b8:	mov	w25, w0
  4049bc:	mov	x0, x27
  4049c0:	bl	411044 <ferror@plt+0xe9f4>
  4049c4:	tbnz	w25, #31, 4049dc <ferror@plt+0x238c>
  4049c8:	ldr	x0, [sp, #56]
  4049cc:	mov	x1, x26
  4049d0:	bl	40d34c <ferror@plt+0xacfc>
  4049d4:	mov	x26, x0
  4049d8:	cbnz	x0, 4049a4 <ferror@plt+0x2354>
  4049dc:	ldr	x0, [sp, #56]
  4049e0:	bl	410d04 <ferror@plt+0xe6b4>
  4049e4:	b	404940 <ferror@plt+0x22f0>
  4049e8:	mov	x0, xzr
  4049ec:	mov	w25, #0xfffffffe            	// #-2
  4049f0:	b	4049e0 <ferror@plt+0x2390>
  4049f4:	mov	x0, xzr
  4049f8:	bl	413874 <ferror@plt+0x11224>
  4049fc:	ldur	x0, [x29, #-16]
  404a00:	bl	411044 <ferror@plt+0xe9f4>
  404a04:	b	404728 <ferror@plt+0x20d8>
  404a08:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404a0c:	ldrb	w8, [x8, #936]
  404a10:	mov	w23, w0
  404a14:	mov	w9, #0x2                   	// #2
  404a18:	mov	w10, #0x4                   	// #4
  404a1c:	cmp	w8, #0x0
  404a20:	neg	w0, w0
  404a24:	csel	w25, w10, w9, ne  // ne = any
  404a28:	bl	4022a0 <strerror@plt>
  404a2c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404a30:	mov	x3, x0
  404a34:	add	x1, x1, #0xa67
  404a38:	mov	w0, w25
  404a3c:	mov	x2, x24
  404a40:	bl	40a230 <ferror@plt+0x7be0>
  404a44:	ldur	x0, [x29, #-16]
  404a48:	bl	411044 <ferror@plt+0xe9f4>
  404a4c:	b	40472c <ferror@plt+0x20dc>
  404a50:	cbz	w27, 404a94 <ferror@plt+0x2444>
  404a54:	cmp	w25, #0x1
  404a58:	b.lt	404728 <ferror@plt+0x20d8>  // b.tstop
  404a5c:	mov	w23, wzr
  404a60:	mov	w21, w25
  404a64:	ldr	x1, [x19], #8
  404a68:	mov	x0, x22
  404a6c:	mov	x2, xzr
  404a70:	bl	404cd8 <ferror@plt+0x2688>
  404a74:	cmp	w0, #0x0
  404a78:	csel	w23, w0, w23, lt  // lt = tstop
  404a7c:	subs	x21, x21, #0x1
  404a80:	b.ne	404a64 <ferror@plt+0x2414>  // b.any
  404a84:	b	40472c <ferror@plt+0x20dc>
  404a88:	mov	x0, xzr
  404a8c:	bl	413ac0 <ferror@plt+0x11470>
  404a90:	b	4049fc <ferror@plt+0x23ac>
  404a94:	cmp	w25, #0x2
  404a98:	b.lt	404bfc <ferror@plt+0x25ac>  // b.tstop
  404a9c:	mov	w8, w25
  404aa0:	add	x9, x20, x21, lsl #3
  404aa4:	mov	x28, xzr
  404aa8:	mov	x27, xzr
  404aac:	sub	x8, x8, #0x1
  404ab0:	add	x21, x9, #0x8
  404ab4:	b	404b0c <ferror@plt+0x24bc>
  404ab8:	ldr	x1, [x21], #8
  404abc:	add	x0, x26, x28
  404ac0:	sub	x27, x25, x1
  404ac4:	mov	x2, x27
  404ac8:	sub	x23, x23, x27
  404acc:	bl	401ff0 <memcpy@plt>
  404ad0:	add	x8, x27, x28
  404ad4:	ldr	x28, [sp, #40]
  404ad8:	add	x24, x8, #0x1
  404adc:	mov	w27, #0x22                  	// #34
  404ae0:	add	x0, x26, x24
  404ae4:	mov	x1, x25
  404ae8:	mov	x2, x23
  404aec:	strb	w27, [x28, x8]
  404af0:	bl	401ff0 <memcpy@plt>
  404af4:	add	x8, x24, x23
  404af8:	strh	w27, [x28, x8]
  404afc:	add	x27, x8, #0x1
  404b00:	ldr	x8, [sp, #48]
  404b04:	subs	x8, x8, #0x1
  404b08:	b.eq	404c00 <ferror@plt+0x25b0>  // b.none
  404b0c:	ldr	x25, [x21]
  404b10:	str	x8, [sp, #48]
  404b14:	mov	x0, x25
  404b18:	bl	402030 <strlen@plt>
  404b1c:	mov	x23, x0
  404b20:	mov	w1, #0x3d                  	// #61
  404b24:	mov	x0, x25
  404b28:	bl	402430 <strchr@plt>
  404b2c:	mov	x25, x0
  404b30:	cbz	x0, 404b68 <ferror@plt+0x2518>
  404b34:	ldrb	w8, [x25, #1]!
  404b38:	mov	x24, xzr
  404b3c:	cmp	w8, #0x22
  404b40:	b.eq	404b6c <ferror@plt+0x251c>  // b.none
  404b44:	cmp	w8, #0x27
  404b48:	b.eq	404b6c <ferror@plt+0x251c>  // b.none
  404b4c:	mov	w1, #0x20                  	// #32
  404b50:	mov	x0, x25
  404b54:	bl	402430 <strchr@plt>
  404b58:	cmp	x0, #0x0
  404b5c:	cset	w8, ne  // ne = any
  404b60:	lsl	x24, x8, #1
  404b64:	b	404b6c <ferror@plt+0x251c>
  404b68:	mov	x24, xzr
  404b6c:	add	x8, x27, x23
  404b70:	add	x8, x8, x24
  404b74:	add	x1, x8, #0x2
  404b78:	mov	x0, x28
  404b7c:	bl	402260 <realloc@plt>
  404b80:	cbz	x0, 404bd0 <ferror@plt+0x2580>
  404b84:	mov	x26, x0
  404b88:	str	x26, [sp, #40]
  404b8c:	cbz	x27, 404ba4 <ferror@plt+0x2554>
  404b90:	mov	w9, #0x20                  	// #32
  404b94:	add	x28, x27, #0x1
  404b98:	mov	x8, x26
  404b9c:	strb	w9, [x26, x27]
  404ba0:	b	404ba8 <ferror@plt+0x2558>
  404ba4:	mov	x28, xzr
  404ba8:	cbnz	x24, 404ab8 <ferror@plt+0x2468>
  404bac:	ldr	x1, [x21], #8
  404bb0:	add	x0, x26, x28
  404bb4:	add	x2, x23, #0x1
  404bb8:	bl	401ff0 <memcpy@plt>
  404bbc:	add	x27, x28, x23
  404bc0:	ldp	x28, x8, [sp, #40]
  404bc4:	subs	x8, x8, #0x1
  404bc8:	b.ne	404b0c <ferror@plt+0x24bc>  // b.any
  404bcc:	b	404c00 <ferror@plt+0x25b0>
  404bd0:	bl	4025a0 <__errno_location@plt>
  404bd4:	ldr	w21, [x0]
  404bd8:	mov	x0, x28
  404bdc:	bl	402400 <free@plt>
  404be0:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404be4:	add	x1, x1, #0xb28
  404be8:	mov	w0, #0x3                   	// #3
  404bec:	bl	40a230 <ferror@plt+0x7be0>
  404bf0:	cbz	w21, 404bfc <ferror@plt+0x25ac>
  404bf4:	neg	w23, w21
  404bf8:	b	40472c <ferror@plt+0x20dc>
  404bfc:	mov	x28, xzr
  404c00:	ldr	x1, [x19]
  404c04:	mov	x0, x22
  404c08:	mov	x2, x28
  404c0c:	bl	404cd8 <ferror@plt+0x2688>
  404c10:	mov	w23, w0
  404c14:	mov	x0, x28
  404c18:	bl	402400 <free@plt>
  404c1c:	b	40472c <ferror@plt+0x20dc>
  404c20:	stp	x29, x30, [sp, #-32]!
  404c24:	str	x19, [sp, #16]
  404c28:	mov	x19, x0
  404c2c:	adrp	x0, 418000 <ferror@plt+0x159b0>
  404c30:	add	x0, x0, #0x57
  404c34:	mov	x29, sp
  404c38:	bl	4025c0 <getenv@plt>
  404c3c:	cbz	x0, 404c9c <ferror@plt+0x264c>
  404c40:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404c44:	mov	x2, x0
  404c48:	add	x1, x1, #0x14e
  404c4c:	add	x0, x29, #0x18
  404c50:	mov	x3, x19
  404c54:	bl	402140 <asprintf@plt>
  404c58:	tbnz	w0, #31, 404cbc <ferror@plt+0x266c>
  404c5c:	ldr	x1, [x29, #24]
  404c60:	adrp	x0, 418000 <ferror@plt+0x159b0>
  404c64:	add	x0, x0, #0x57
  404c68:	mov	w2, #0x1                   	// #1
  404c6c:	bl	4020a0 <setenv@plt>
  404c70:	tbz	w0, #31, 404c88 <ferror@plt+0x2638>
  404c74:	ldr	x2, [x29, #24]
  404c78:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404c7c:	add	x1, x1, #0x181
  404c80:	mov	w0, #0x3                   	// #3
  404c84:	bl	40a230 <ferror@plt+0x7be0>
  404c88:	ldr	x0, [x29, #24]
  404c8c:	bl	402400 <free@plt>
  404c90:	ldr	x19, [sp, #16]
  404c94:	ldp	x29, x30, [sp], #32
  404c98:	ret
  404c9c:	adrp	x0, 418000 <ferror@plt+0x159b0>
  404ca0:	add	x0, x0, #0x57
  404ca4:	mov	w2, #0x1                   	// #1
  404ca8:	mov	x1, x19
  404cac:	bl	4020a0 <setenv@plt>
  404cb0:	ldr	x19, [sp, #16]
  404cb4:	ldp	x29, x30, [sp], #32
  404cb8:	ret
  404cbc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404cc0:	add	x1, x1, #0x154
  404cc4:	mov	w0, #0x3                   	// #3
  404cc8:	bl	40a230 <ferror@plt+0x7be0>
  404ccc:	ldr	x19, [sp, #16]
  404cd0:	ldp	x29, x30, [sp], #32
  404cd4:	ret
  404cd8:	sub	sp, sp, #0x70
  404cdc:	stp	x20, x19, [sp, #96]
  404ce0:	mov	x19, x2
  404ce4:	add	x2, sp, #0x8
  404ce8:	stp	x29, x30, [sp, #16]
  404cec:	stp	x28, x27, [sp, #32]
  404cf0:	stp	x26, x25, [sp, #48]
  404cf4:	stp	x24, x23, [sp, #64]
  404cf8:	stp	x22, x21, [sp, #80]
  404cfc:	add	x29, sp, #0x10
  404d00:	mov	x22, x1
  404d04:	mov	x23, x0
  404d08:	str	xzr, [sp, #8]
  404d0c:	bl	4110d4 <ferror@plt+0xea84>
  404d10:	tbnz	w0, #31, 404ebc <ferror@plt+0x286c>
  404d14:	ldr	x20, [sp, #8]
  404d18:	cbz	x20, 404ebc <ferror@plt+0x286c>
  404d1c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404d20:	add	x8, x8, #0x3b4
  404d24:	ldrb	w9, [x8, #16]
  404d28:	ldrb	w10, [x8, #12]
  404d2c:	ldrb	w11, [x8, #20]
  404d30:	mov	w12, #0x2                   	// #2
  404d34:	adrp	x13, 42d000 <ferror@plt+0x2a9b0>
  404d38:	orr	w9, w9, w10
  404d3c:	orr	w10, w10, w11
  404d40:	ldrb	w11, [x8, #4]
  404d44:	tst	w9, #0x1
  404d48:	csel	w12, w12, wzr, ne  // ne = any
  404d4c:	bfxil	w12, w10, #0, #1
  404d50:	cmp	w11, #0x0
  404d54:	ldrb	w11, [x8, #24]
  404d58:	orr	w10, w12, #0x4
  404d5c:	csel	w10, w10, w12, ne  // ne = any
  404d60:	ldrb	w12, [x8, #28]
  404d64:	ldr	w13, [x13, #828]
  404d68:	cmp	w11, #0x0
  404d6c:	orr	w11, w10, #0x8
  404d70:	csel	w10, w11, w10, ne  // ne = any
  404d74:	ldrb	w11, [x8, #32]
  404d78:	cmp	w12, #0x0
  404d7c:	orr	w12, w10, #0x10
  404d80:	csel	w10, w12, w10, ne  // ne = any
  404d84:	cmp	w13, #0x4
  404d88:	cset	w13, gt
  404d8c:	orr	w11, w11, w13
  404d90:	ldrb	w13, [x8, #8]
  404d94:	adrp	x9, 405000 <ferror@plt+0x29b0>
  404d98:	ldrb	w8, [x8]
  404d9c:	add	x9, x9, #0x524
  404da0:	tst	w11, #0x1
  404da4:	mov	w12, #0x40000               	// #262144
  404da8:	mov	w11, #0x60000               	// #393216
  404dac:	csel	x22, x9, xzr, ne  // ne = any
  404db0:	cmp	w13, #0x0
  404db4:	csel	w9, w11, w12, ne  // ne = any
  404db8:	cmp	w8, #0x0
  404dbc:	orr	w8, w10, w9
  404dc0:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404dc4:	orr	w9, w8, #0x20
  404dc8:	adrp	x26, 418000 <ferror@plt+0x159b0>
  404dcc:	mov	w21, w0
  404dd0:	adrp	x23, 42d000 <ferror@plt+0x2a9b0>
  404dd4:	add	x24, x24, #0xb87
  404dd8:	csel	w25, w9, w8, ne  // ne = any
  404ddc:	add	x26, x26, #0xc0b
  404de0:	b	404e04 <ferror@plt+0x27b4>
  404de4:	mov	w21, wzr
  404de8:	mov	x0, x27
  404dec:	bl	411044 <ferror@plt+0xe9f4>
  404df0:	ldr	x0, [sp, #8]
  404df4:	mov	x1, x20
  404df8:	bl	40d34c <ferror@plt+0xacfc>
  404dfc:	mov	x20, x0
  404e00:	cbz	x0, 404ee8 <ferror@plt+0x2898>
  404e04:	mov	x0, x20
  404e08:	bl	41152c <ferror@plt+0xeedc>
  404e0c:	ldrb	w8, [x23, #944]
  404e10:	mov	x27, x0
  404e14:	cmp	w8, #0x1
  404e18:	b.ne	404e2c <ferror@plt+0x27dc>  // b.any
  404e1c:	bl	411548 <ferror@plt+0xeef8>
  404e20:	bl	402340 <puts@plt>
  404e24:	tbz	w21, #31, 404de4 <ferror@plt+0x2794>
  404e28:	b	404e4c <ferror@plt+0x27fc>
  404e2c:	mov	w1, w25
  404e30:	mov	x2, x19
  404e34:	mov	x3, xzr
  404e38:	mov	x4, xzr
  404e3c:	mov	x5, x22
  404e40:	bl	411914 <ferror@plt+0xf2c4>
  404e44:	mov	w21, w0
  404e48:	tbz	w21, #31, 404de4 <ferror@plt+0x2794>
  404e4c:	mov	x0, x27
  404e50:	cmn	w21, #0x2
  404e54:	b.eq	404e78 <ferror@plt+0x2828>  // b.none
  404e58:	cmn	w21, #0x11
  404e5c:	b.ne	404e94 <ferror@plt+0x2844>  // b.any
  404e60:	bl	411548 <ferror@plt+0xeef8>
  404e64:	mov	x2, x0
  404e68:	mov	w0, #0x3                   	// #3
  404e6c:	mov	x1, x24
  404e70:	bl	40a230 <ferror@plt+0x7be0>
  404e74:	b	404de8 <ferror@plt+0x2798>
  404e78:	bl	411548 <ferror@plt+0xeef8>
  404e7c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404e80:	mov	x2, x0
  404e84:	mov	w0, #0x3                   	// #3
  404e88:	add	x1, x1, #0xbb8
  404e8c:	bl	40a230 <ferror@plt+0x7be0>
  404e90:	b	404de8 <ferror@plt+0x2798>
  404e94:	bl	411548 <ferror@plt+0xeef8>
  404e98:	mov	x28, x0
  404e9c:	neg	w0, w21
  404ea0:	bl	4022a0 <strerror@plt>
  404ea4:	mov	x3, x0
  404ea8:	mov	w0, #0x3                   	// #3
  404eac:	mov	x1, x26
  404eb0:	mov	x2, x28
  404eb4:	bl	40a230 <ferror@plt+0x7be0>
  404eb8:	b	404de8 <ferror@plt+0x2798>
  404ebc:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404ec0:	ldrb	w8, [x8, #936]
  404ec4:	mov	w9, #0x2                   	// #2
  404ec8:	cmp	w8, #0x0
  404ecc:	mov	w8, #0x4                   	// #4
  404ed0:	csel	w19, w8, w9, ne  // ne = any
  404ed4:	cbz	x23, 404ef4 <ferror@plt+0x28a4>
  404ed8:	mov	x0, x23
  404edc:	bl	40bf38 <ferror@plt+0x98e8>
  404ee0:	mov	x3, x0
  404ee4:	b	404efc <ferror@plt+0x28ac>
  404ee8:	ldr	x0, [sp, #8]
  404eec:	bl	410d04 <ferror@plt+0xe6b4>
  404ef0:	b	404f14 <ferror@plt+0x28c4>
  404ef4:	adrp	x3, 418000 <ferror@plt+0x159b0>
  404ef8:	add	x3, x3, #0xb7d
  404efc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404f00:	add	x1, x1, #0xb58
  404f04:	mov	w0, w19
  404f08:	mov	x2, x22
  404f0c:	bl	40a230 <ferror@plt+0x7be0>
  404f10:	mov	w21, #0xfffffffe            	// #-2
  404f14:	mov	w0, w21
  404f18:	ldp	x20, x19, [sp, #96]
  404f1c:	ldp	x22, x21, [sp, #80]
  404f20:	ldp	x24, x23, [sp, #64]
  404f24:	ldp	x26, x25, [sp, #48]
  404f28:	ldp	x28, x27, [sp, #32]
  404f2c:	ldp	x29, x30, [sp, #16]
  404f30:	add	sp, sp, #0x70
  404f34:	ret
  404f38:	sub	sp, sp, #0x60
  404f3c:	stp	x29, x30, [sp, #16]
  404f40:	stp	x26, x25, [sp, #32]
  404f44:	stp	x24, x23, [sp, #48]
  404f48:	stp	x22, x21, [sp, #64]
  404f4c:	stp	x20, x19, [sp, #80]
  404f50:	add	x29, sp, #0x10
  404f54:	mov	w23, w1
  404f58:	mov	x20, x0
  404f5c:	bl	411548 <ferror@plt+0xeef8>
  404f60:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  404f64:	ldrb	w8, [x8, #952]
  404f68:	mov	x19, x0
  404f6c:	mov	x22, xzr
  404f70:	stp	xzr, xzr, [sp]
  404f74:	tbnz	w8, #0, 404f98 <ferror@plt+0x2948>
  404f78:	add	x1, sp, #0x8
  404f7c:	mov	x2, sp
  404f80:	mov	x0, x20
  404f84:	bl	4122a0 <ferror@plt+0xfc50>
  404f88:	tbnz	w0, #31, 40515c <ferror@plt+0x2b0c>
  404f8c:	mov	x0, x20
  404f90:	bl	412500 <ferror@plt+0xfeb0>
  404f94:	mov	x22, x0
  404f98:	adrp	x26, 42d000 <ferror@plt+0x2a9b0>
  404f9c:	cbnz	x22, 404fb8 <ferror@plt+0x2968>
  404fa0:	ldrb	w8, [x26, #972]
  404fa4:	tbnz	w8, #0, 404fb8 <ferror@plt+0x2968>
  404fa8:	mov	x0, x20
  404fac:	bl	4127e4 <ferror@plt+0x10194>
  404fb0:	tbnz	w0, #31, 405198 <ferror@plt+0x2b48>
  404fb4:	cbz	w0, 4051c0 <ferror@plt+0x2b70>
  404fb8:	ldr	x21, [sp]
  404fbc:	mov	x0, x21
  404fc0:	bl	40d3e4 <ferror@plt+0xad94>
  404fc4:	cbz	x0, 404ffc <ferror@plt+0x29ac>
  404fc8:	mov	x24, x0
  404fcc:	mov	x0, x24
  404fd0:	bl	41152c <ferror@plt+0xeedc>
  404fd4:	mov	w1, wzr
  404fd8:	mov	x25, x0
  404fdc:	bl	404f38 <ferror@plt+0x28e8>
  404fe0:	mov	x0, x25
  404fe4:	bl	411044 <ferror@plt+0xe9f4>
  404fe8:	mov	x0, x21
  404fec:	mov	x1, x24
  404ff0:	bl	40d3f0 <ferror@plt+0xada0>
  404ff4:	mov	x24, x0
  404ff8:	cbnz	x0, 404fcc <ferror@plt+0x297c>
  404ffc:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405000:	ldrb	w8, [x8, #940]
  405004:	cmp	w8, #0x1
  405008:	b.ne	405060 <ferror@plt+0x2a10>  // b.any
  40500c:	tbz	w23, #0, 405060 <ferror@plt+0x2a10>
  405010:	mov	x0, x20
  405014:	bl	41141c <ferror@plt+0xedcc>
  405018:	mov	x23, x0
  40501c:	bl	40d3e4 <ferror@plt+0xad94>
  405020:	cbz	x0, 405060 <ferror@plt+0x2a10>
  405024:	mov	x24, x0
  405028:	mov	x0, x24
  40502c:	bl	41152c <ferror@plt+0xeedc>
  405030:	mov	w1, wzr
  405034:	mov	x25, x0
  405038:	bl	404f38 <ferror@plt+0x28e8>
  40503c:	mov	w21, w0
  405040:	mov	x0, x25
  405044:	bl	411044 <ferror@plt+0xe9f4>
  405048:	tbnz	w21, #31, 405308 <ferror@plt+0x2cb8>
  40504c:	mov	x0, x23
  405050:	mov	x1, x24
  405054:	bl	40d3f0 <ferror@plt+0xada0>
  405058:	mov	x24, x0
  40505c:	cbnz	x0, 405028 <ferror@plt+0x29d8>
  405060:	cbnz	x22, 4050ac <ferror@plt+0x2a5c>
  405064:	ldrb	w8, [x26, #972]
  405068:	tbnz	w8, #0, 4050ac <ferror@plt+0x2a5c>
  40506c:	mov	x0, x20
  405070:	bl	412d14 <ferror@plt+0x106c4>
  405074:	cmp	w0, #0x1
  405078:	b.lt	405184 <ferror@plt+0x2b34>  // b.tstop
  40507c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405080:	ldrb	w8, [x8, #936]
  405084:	mov	w9, #0x2                   	// #2
  405088:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40508c:	add	x1, x1, #0xac9
  405090:	cmp	w8, #0x0
  405094:	mov	w8, #0x4                   	// #4
  405098:	csel	w0, w8, w9, ne  // ne = any
  40509c:	mov	x2, x19
  4050a0:	bl	40a230 <ferror@plt+0x7be0>
  4050a4:	mov	w21, #0xfffffff0            	// #-16
  4050a8:	b	405308 <ferror@plt+0x2cb8>
  4050ac:	cbz	x22, 405184 <ferror@plt+0x2b34>
  4050b0:	mov	x0, x20
  4050b4:	bl	411548 <ferror@plt+0xeef8>
  4050b8:	mov	x19, x0
  4050bc:	mov	x0, x22
  4050c0:	bl	402280 <strdup@plt>
  4050c4:	cbz	x0, 405304 <ferror@plt+0x2cb4>
  4050c8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4050cc:	add	x1, x1, #0xae9
  4050d0:	mov	x21, x0
  4050d4:	bl	402500 <strstr@plt>
  4050d8:	cbz	x0, 4051f8 <ferror@plt+0x2ba8>
  4050dc:	mov	x23, x0
  4050e0:	mov	x0, x21
  4050e4:	bl	402030 <strlen@plt>
  4050e8:	adrp	x22, 418000 <ferror@plt+0x159b0>
  4050ec:	sub	x26, x0, #0xd
  4050f0:	add	x22, x22, #0xae9
  4050f4:	add	x0, x26, #0x1
  4050f8:	bl	4021c0 <malloc@plt>
  4050fc:	cbz	x0, 4052fc <ferror@plt+0x2cac>
  405100:	sub	x24, x23, x21
  405104:	sub	x8, x21, x23
  405108:	mov	x1, x21
  40510c:	mov	x2, x24
  405110:	mov	x20, x0
  405114:	add	x25, x23, #0xd
  405118:	add	x23, x26, x8
  40511c:	bl	401ff0 <memcpy@plt>
  405120:	add	x0, x20, x24
  405124:	mov	x1, x25
  405128:	mov	x2, x23
  40512c:	bl	401ff0 <memcpy@plt>
  405130:	mov	x0, x21
  405134:	strb	wzr, [x20, x26]
  405138:	bl	402400 <free@plt>
  40513c:	mov	x0, x20
  405140:	mov	x1, x22
  405144:	bl	402500 <strstr@plt>
  405148:	mov	x23, x0
  40514c:	sub	x26, x26, #0xd
  405150:	mov	x21, x20
  405154:	cbnz	x0, 4050f4 <ferror@plt+0x2aa4>
  405158:	b	4051fc <ferror@plt+0x2bac>
  40515c:	mov	w21, w0
  405160:	neg	w0, w0
  405164:	bl	4022a0 <strerror@plt>
  405168:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40516c:	mov	x3, x0
  405170:	add	x1, x1, #0xa88
  405174:	mov	w0, #0x4                   	// #4
  405178:	mov	x2, x19
  40517c:	bl	40a230 <ferror@plt+0x7be0>
  405180:	b	405318 <ferror@plt+0x2cc8>
  405184:	mov	x0, x20
  405188:	bl	405338 <ferror@plt+0x2ce8>
  40518c:	mov	w21, w0
  405190:	tbz	w21, #31, 4052b4 <ferror@plt+0x2c64>
  405194:	b	405308 <ferror@plt+0x2cb8>
  405198:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40519c:	ldrb	w8, [x8, #948]
  4051a0:	cmp	w8, #0x1
  4051a4:	b.ne	4051f0 <ferror@plt+0x2ba0>  // b.any
  4051a8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4051ac:	ldrb	w8, [x8, #936]
  4051b0:	mov	w9, #0x2                   	// #2
  4051b4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4051b8:	add	x1, x1, #0xaac
  4051bc:	b	4051d4 <ferror@plt+0x2b84>
  4051c0:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4051c4:	ldrb	w8, [x8, #936]
  4051c8:	mov	w9, #0x2                   	// #2
  4051cc:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4051d0:	add	x1, x1, #0x504
  4051d4:	cmp	w8, #0x0
  4051d8:	mov	w8, #0x4                   	// #4
  4051dc:	csel	w0, w8, w9, ne  // ne = any
  4051e0:	mov	x2, x19
  4051e4:	bl	40a230 <ferror@plt+0x7be0>
  4051e8:	mov	w21, #0xfffffffe            	// #-2
  4051ec:	b	405308 <ferror@plt+0x2cb8>
  4051f0:	mov	w21, wzr
  4051f4:	b	405308 <ferror@plt+0x2cb8>
  4051f8:	mov	x20, x21
  4051fc:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  405200:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405204:	add	x0, x0, #0x404
  405208:	add	x1, x1, #0xab
  40520c:	mov	x2, x20
  405210:	bl	405468 <ferror@plt+0x2e18>
  405214:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405218:	ldrb	w8, [x8, #976]
  40521c:	tbz	w8, #0, 405228 <ferror@plt+0x2bd8>
  405220:	mov	w21, wzr
  405224:	b	4052a8 <ferror@plt+0x2c58>
  405228:	adrp	x22, 418000 <ferror@plt+0x159b0>
  40522c:	add	x22, x22, #0xaf7
  405230:	mov	w2, #0x1                   	// #1
  405234:	mov	x0, x22
  405238:	mov	x1, x19
  40523c:	bl	4020a0 <setenv@plt>
  405240:	mov	x0, x20
  405244:	bl	402270 <system@plt>
  405248:	mov	w21, w0
  40524c:	mov	x0, x22
  405250:	bl	4024c0 <unsetenv@plt>
  405254:	cmn	w21, #0x1
  405258:	b.eq	405264 <ferror@plt+0x2c14>  // b.none
  40525c:	and	w8, w21, #0xff00
  405260:	cbz	w8, 4052a8 <ferror@plt+0x2c58>
  405264:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405268:	ldrb	w8, [x8, #936]
  40526c:	mov	w9, #0x2                   	// #2
  405270:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405274:	adrp	x2, 418000 <ferror@plt+0x159b0>
  405278:	cmp	w8, #0x0
  40527c:	mov	w8, #0x4                   	// #4
  405280:	csel	w0, w8, w9, ne  // ne = any
  405284:	add	x1, x1, #0xb07
  405288:	add	x2, x2, #0xab
  40528c:	mov	x3, x19
  405290:	bl	40a230 <ferror@plt+0x7be0>
  405294:	cmn	w21, #0x1
  405298:	b.eq	4052a8 <ferror@plt+0x2c58>  // b.none
  40529c:	mov	w8, wzr
  4052a0:	lsr	w9, w21, #8
  4052a4:	sub	w21, w8, w9, uxtb
  4052a8:	mov	x0, x20
  4052ac:	bl	402400 <free@plt>
  4052b0:	tbnz	w21, #31, 405308 <ferror@plt+0x2cb8>
  4052b4:	ldr	x19, [sp, #8]
  4052b8:	mov	x0, x19
  4052bc:	bl	40d3e4 <ferror@plt+0xad94>
  4052c0:	cbz	x0, 405308 <ferror@plt+0x2cb8>
  4052c4:	mov	x20, x0
  4052c8:	mov	x0, x20
  4052cc:	bl	41152c <ferror@plt+0xeedc>
  4052d0:	mov	w1, wzr
  4052d4:	mov	x22, x0
  4052d8:	bl	404f38 <ferror@plt+0x28e8>
  4052dc:	mov	x0, x22
  4052e0:	bl	411044 <ferror@plt+0xe9f4>
  4052e4:	mov	x0, x19
  4052e8:	mov	x1, x20
  4052ec:	bl	40d3f0 <ferror@plt+0xada0>
  4052f0:	mov	x20, x0
  4052f4:	cbnz	x0, 4052c8 <ferror@plt+0x2c78>
  4052f8:	b	405308 <ferror@plt+0x2cb8>
  4052fc:	mov	x0, x21
  405300:	bl	402400 <free@plt>
  405304:	mov	w21, #0xfffffff4            	// #-12
  405308:	ldr	x0, [sp, #8]
  40530c:	bl	410d04 <ferror@plt+0xe6b4>
  405310:	ldr	x0, [sp]
  405314:	bl	410d04 <ferror@plt+0xe6b4>
  405318:	mov	w0, w21
  40531c:	ldp	x20, x19, [sp, #80]
  405320:	ldp	x22, x21, [sp, #64]
  405324:	ldp	x24, x23, [sp, #48]
  405328:	ldp	x26, x25, [sp, #32]
  40532c:	ldp	x29, x30, [sp, #16]
  405330:	add	sp, sp, #0x60
  405334:	ret
  405338:	stp	x29, x30, [sp, #-48]!
  40533c:	stp	x22, x21, [sp, #16]
  405340:	stp	x20, x19, [sp, #32]
  405344:	mov	x29, sp
  405348:	mov	x20, x0
  40534c:	bl	411548 <ferror@plt+0xeef8>
  405350:	mov	x21, x0
  405354:	mov	x0, x20
  405358:	bl	411548 <ferror@plt+0xeef8>
  40535c:	mov	x1, x0
  405360:	adrp	x0, 418000 <ferror@plt+0x159b0>
  405364:	add	x0, x0, #0xadf
  405368:	bl	405468 <ferror@plt+0x2e18>
  40536c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405370:	ldrb	w8, [x8, #976]
  405374:	tbz	w8, #0, 405380 <ferror@plt+0x2d30>
  405378:	mov	w19, wzr
  40537c:	b	405440 <ferror@plt+0x2df0>
  405380:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405384:	ldrb	w8, [x8, #960]
  405388:	mov	x0, x20
  40538c:	cmp	w8, #0x0
  405390:	mov	w8, #0x200                 	// #512
  405394:	csel	w1, w8, wzr, ne  // ne = any
  405398:	bl	4115cc <ferror@plt+0xef7c>
  40539c:	mov	w19, w0
  4053a0:	cmn	w0, #0x11
  4053a4:	b.ne	4053e4 <ferror@plt+0x2d94>  // b.any
  4053a8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4053ac:	ldrb	w8, [x8, #948]
  4053b0:	cmp	w8, #0x1
  4053b4:	b.ne	405454 <ferror@plt+0x2e04>  // b.any
  4053b8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4053bc:	ldrb	w8, [x8, #936]
  4053c0:	mov	w9, #0x2                   	// #2
  4053c4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4053c8:	add	x1, x1, #0xaac
  4053cc:	cmp	w8, #0x0
  4053d0:	mov	w8, #0x4                   	// #4
  4053d4:	csel	w0, w8, w9, ne  // ne = any
  4053d8:	mov	x2, x21
  4053dc:	bl	40a230 <ferror@plt+0x7be0>
  4053e0:	mov	w19, #0xffffffef            	// #-17
  4053e4:	mov	x0, x20
  4053e8:	bl	41141c <ferror@plt+0xedcc>
  4053ec:	cbz	x0, 405440 <ferror@plt+0x2df0>
  4053f0:	mov	x20, x0
  4053f4:	mov	x21, x0
  4053f8:	b	405418 <ferror@plt+0x2dc8>
  4053fc:	mov	x0, x22
  405400:	bl	411044 <ferror@plt+0xe9f4>
  405404:	mov	x0, x20
  405408:	mov	x1, x21
  40540c:	bl	40d34c <ferror@plt+0xacfc>
  405410:	mov	x21, x0
  405414:	cbz	x0, 405438 <ferror@plt+0x2de8>
  405418:	mov	x0, x21
  40541c:	bl	41152c <ferror@plt+0xeedc>
  405420:	mov	x22, x0
  405424:	bl	412d14 <ferror@plt+0x106c4>
  405428:	cbnz	w0, 4053fc <ferror@plt+0x2dac>
  40542c:	mov	x0, x22
  405430:	bl	405338 <ferror@plt+0x2ce8>
  405434:	b	4053fc <ferror@plt+0x2dac>
  405438:	mov	x0, x20
  40543c:	bl	410d04 <ferror@plt+0xe6b4>
  405440:	mov	w0, w19
  405444:	ldp	x20, x19, [sp, #32]
  405448:	ldp	x22, x21, [sp, #16]
  40544c:	ldp	x29, x30, [sp], #48
  405450:	ret
  405454:	mov	w19, wzr
  405458:	mov	x0, x20
  40545c:	bl	41141c <ferror@plt+0xedcc>
  405460:	cbnz	x0, 4053f0 <ferror@plt+0x2da0>
  405464:	b	405440 <ferror@plt+0x2df0>
  405468:	sub	sp, sp, #0x120
  40546c:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  405470:	ldr	w9, [x9, #828]
  405474:	stp	x29, x30, [sp, #256]
  405478:	add	x29, sp, #0x100
  40547c:	mov	x8, x0
  405480:	cmp	w9, #0x4
  405484:	stp	x28, x19, [sp, #272]
  405488:	stp	x1, x2, [x29, #-120]
  40548c:	stp	x3, x4, [x29, #-104]
  405490:	stp	x5, x6, [x29, #-88]
  405494:	stur	x7, [x29, #-72]
  405498:	stp	q0, q1, [sp]
  40549c:	str	q2, [sp, #32]
  4054a0:	stp	q3, q4, [sp, #48]
  4054a4:	stp	q5, q6, [sp, #80]
  4054a8:	str	q7, [sp, #112]
  4054ac:	b.gt	4054cc <ferror@plt+0x2e7c>
  4054b0:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  4054b4:	ldrb	w9, [x9, #980]
  4054b8:	cbnz	w9, 4054cc <ferror@plt+0x2e7c>
  4054bc:	ldp	x28, x19, [sp, #272]
  4054c0:	ldp	x29, x30, [sp, #256]
  4054c4:	add	sp, sp, #0x120
  4054c8:	ret
  4054cc:	mov	x9, #0xffffffffffffffc8    	// #-56
  4054d0:	mov	x11, sp
  4054d4:	movk	x9, #0xff80, lsl #32
  4054d8:	sub	x12, x29, #0x78
  4054dc:	add	x11, x11, #0x80
  4054e0:	add	x10, x29, #0x20
  4054e4:	stp	x11, x9, [x29, #-16]
  4054e8:	add	x9, x12, #0x38
  4054ec:	adrp	x19, 42d000 <ferror@plt+0x2a9b0>
  4054f0:	stp	x10, x9, [x29, #-32]
  4054f4:	ldp	q0, q1, [x29, #-32]
  4054f8:	ldr	x0, [x19, #896]
  4054fc:	sub	x2, x29, #0x40
  405500:	mov	x1, x8
  405504:	stp	q0, q1, [x29, #-64]
  405508:	bl	402560 <vfprintf@plt>
  40550c:	ldr	x0, [x19, #896]
  405510:	bl	402490 <fflush@plt>
  405514:	ldp	x28, x19, [sp, #272]
  405518:	ldp	x29, x30, [sp, #256]
  40551c:	add	sp, sp, #0x120
  405520:	ret
  405524:	stp	x29, x30, [sp, #-32]!
  405528:	stp	x20, x19, [sp, #16]
  40552c:	mov	x19, x2
  405530:	mov	x20, x0
  405534:	mov	x29, sp
  405538:	tbz	w1, #0, 405550 <ferror@plt+0x2f00>
  40553c:	mov	x0, x20
  405540:	bl	4121fc <ferror@plt+0xfbac>
  405544:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405548:	add	x8, x8, #0xc26
  40554c:	b	40556c <ferror@plt+0x2f1c>
  405550:	mov	x0, x20
  405554:	bl	411554 <ferror@plt+0xef04>
  405558:	cbz	x0, 405584 <ferror@plt+0x2f34>
  40555c:	mov	x0, x20
  405560:	bl	411554 <ferror@plt+0xef04>
  405564:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405568:	add	x8, x8, #0xc41
  40556c:	mov	x2, x19
  405570:	ldp	x20, x19, [sp, #16]
  405574:	mov	x1, x0
  405578:	mov	x0, x8
  40557c:	ldp	x29, x30, [sp], #32
  405580:	b	402580 <printf@plt>
  405584:	mov	x0, x20
  405588:	bl	4127e4 <ferror@plt+0x10194>
  40558c:	cbz	w0, 40559c <ferror@plt+0x2f4c>
  405590:	ldp	x20, x19, [sp, #16]
  405594:	ldp	x29, x30, [sp], #32
  405598:	ret
  40559c:	mov	x0, x20
  4055a0:	bl	411548 <ferror@plt+0xeef8>
  4055a4:	ldp	x20, x19, [sp, #16]
  4055a8:	adrp	x8, 418000 <ferror@plt+0x159b0>
  4055ac:	add	x8, x8, #0xc35
  4055b0:	mov	x1, x0
  4055b4:	mov	x0, x8
  4055b8:	ldp	x29, x30, [sp], #32
  4055bc:	b	402580 <printf@plt>
  4055c0:	stp	x29, x30, [sp, #-96]!
  4055c4:	stp	x28, x27, [sp, #16]
  4055c8:	stp	x26, x25, [sp, #32]
  4055cc:	stp	x24, x23, [sp, #48]
  4055d0:	stp	x22, x21, [sp, #64]
  4055d4:	stp	x20, x19, [sp, #80]
  4055d8:	mov	x29, sp
  4055dc:	sub	sp, sp, #0x3, lsl #12
  4055e0:	sub	sp, sp, #0xb00
  4055e4:	mov	x24, x1
  4055e8:	mov	w23, w0
  4055ec:	mov	w8, #0x1010                	// #4112
  4055f0:	add	x9, sp, #0x90
  4055f4:	add	x0, sp, #0x90
  4055f8:	mov	w2, #0x1030                	// #4144
  4055fc:	mov	w1, wzr
  405600:	add	x20, x9, x8
  405604:	str	xzr, [sp, #4680]
  405608:	bl	402200 <memset@plt>
  40560c:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  405610:	adrp	x27, 41a000 <ferror@plt+0x179b0>
  405614:	adrp	x21, 419000 <ferror@plt+0x169b0>
  405618:	mov	w19, wzr
  40561c:	mov	w25, wzr
  405620:	movi	v0.2d, #0x0
  405624:	add	x22, x22, #0x5e0
  405628:	add	x27, x27, #0x5f8
  40562c:	add	x21, x21, #0x0
  405630:	adrp	x26, 42d000 <ferror@plt+0x2a9b0>
  405634:	mov	w28, #0x1                   	// #1
  405638:	stp	xzr, xzr, [sp, #48]
  40563c:	str	wzr, [sp, #40]
  405640:	stp	xzr, xzr, [sp, #16]
  405644:	str	xzr, [sp, #32]
  405648:	str	xzr, [sp, #128]
  40564c:	stp	q0, q0, [sp, #64]
  405650:	stp	q0, q0, [sp, #96]
  405654:	b	405670 <ferror@plt+0x3020>
  405658:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40565c:	mov	w0, #0x4                   	// #4
  405660:	add	x1, x1, #0x162
  405664:	bl	40a230 <ferror@plt+0x7be0>
  405668:	mov	w8, w25
  40566c:	mov	w25, w8
  405670:	add	x4, sp, #0x1, lsl #12
  405674:	add	x4, x4, #0x250
  405678:	mov	w0, w23
  40567c:	mov	x1, x24
  405680:	mov	x2, x22
  405684:	mov	x3, x27
  405688:	str	wzr, [sp, #4688]
  40568c:	bl	402370 <getopt_long@plt>
  405690:	add	w8, w0, #0x1
  405694:	mov	w2, w0
  405698:	cmp	w8, #0x78
  40569c:	b.hi	40579c <ferror@plt+0x314c>  // b.pmore
  4056a0:	adr	x9, 40566c <ferror@plt+0x301c>
  4056a4:	ldrh	w10, [x21, x8, lsl #1]
  4056a8:	add	x9, x9, x10, lsl #2
  4056ac:	mov	w8, #0x1                   	// #1
  4056b0:	br	x9
  4056b4:	ldr	w8, [sp, #4688]
  4056b8:	cmp	w8, #0x1
  4056bc:	b.lt	405658 <ferror@plt+0x3008>  // b.tstop
  4056c0:	lsl	x8, x8, #5
  4056c4:	ldr	x2, [x27, x8]
  4056c8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4056cc:	mov	w0, #0x4                   	// #4
  4056d0:	add	x1, x1, #0x142
  4056d4:	bl	40a230 <ferror@plt+0x7be0>
  4056d8:	b	405668 <ferror@plt+0x3018>
  4056dc:	ldr	x8, [x26, #880]
  4056e0:	str	x8, [sp, #16]
  4056e4:	b	405668 <ferror@plt+0x3018>
  4056e8:	ldr	x0, [sp, #56]
  4056ec:	cbz	x0, 4056f4 <ferror@plt+0x30a4>
  4056f0:	bl	402400 <free@plt>
  4056f4:	ldr	x0, [x26, #880]
  4056f8:	bl	40bbfc <ferror@plt+0x95ac>
  4056fc:	str	x0, [sp, #56]
  405700:	b	405668 <ferror@plt+0x3018>
  405704:	ldr	x0, [sp, #48]
  405708:	add	w8, w19, #0x2
  40570c:	sbfiz	x1, x8, #3, #32
  405710:	bl	402260 <realloc@plt>
  405714:	cbz	x0, 40583c <ferror@plt+0x31ec>
  405718:	ldr	x8, [x26, #880]
  40571c:	sxtw	x9, w19
  405720:	str	x0, [sp, #48]
  405724:	str	x8, [x0, w19, sxtw #3]
  405728:	add	x19, x9, #0x1
  40572c:	str	xzr, [x0, x19, lsl #3]
  405730:	b	405668 <ferror@plt+0x3018>
  405734:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405738:	ldr	x8, [x8, #896]
  40573c:	str	x8, [sp, #32]
  405740:	b	405668 <ferror@plt+0x3018>
  405744:	strb	w28, [x20, #3]
  405748:	b	405668 <ferror@plt+0x3018>
  40574c:	ldr	x8, [x26, #880]
  405750:	strb	w28, [x20, #1]
  405754:	str	x8, [sp, #24]
  405758:	b	405668 <ferror@plt+0x3018>
  40575c:	mov	w8, #0x1                   	// #1
  405760:	str	w8, [sp, #40]
  405764:	b	405668 <ferror@plt+0x3018>
  405768:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  40576c:	ldr	w8, [x9, #832]
  405770:	add	w8, w8, #0x1
  405774:	str	w8, [x9, #832]
  405778:	b	405668 <ferror@plt+0x3018>
  40577c:	strb	w28, [x20, #2]
  405780:	b	405668 <ferror@plt+0x3018>
  405784:	ldr	x8, [x26, #880]
  405788:	ldrb	w9, [x8, #1]
  40578c:	cbnz	w9, 405934 <ferror@plt+0x32e4>
  405790:	ldrb	w8, [x8]
  405794:	strb	w8, [x20]
  405798:	b	405668 <ferror@plt+0x3018>
  40579c:	adrp	x1, 416000 <ferror@plt+0x139b0>
  4057a0:	add	x1, x1, #0xff5
  4057a4:	mov	w0, #0x3                   	// #3
  4057a8:	bl	40a230 <ferror@plt+0x7be0>
  4057ac:	b	406a1c <ferror@plt+0x43cc>
  4057b0:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4057b4:	add	x0, x0, #0xfbd
  4057b8:	bl	402340 <puts@plt>
  4057bc:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4057c0:	add	x0, x0, #0xfcd
  4057c4:	bl	402340 <puts@plt>
  4057c8:	mov	w21, wzr
  4057cc:	b	406a58 <ferror@plt+0x4408>
  4057d0:	adrp	x26, 42d000 <ferror@plt+0x2a9b0>
  4057d4:	ldrsw	x8, [x26, #888]
  4057d8:	cmp	w8, w23
  4057dc:	b.ge	40585c <ferror@plt+0x320c>  // b.tcont
  4057e0:	ldr	x0, [x24, x8, lsl #3]
  4057e4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4057e8:	add	x2, sp, #0x1, lsl #12
  4057ec:	add	x3, sp, #0x1, lsl #12
  4057f0:	add	x1, x1, #0x6c0
  4057f4:	add	x2, x2, #0x250
  4057f8:	add	x3, x3, #0xc0
  4057fc:	bl	402510 <__isoc99_sscanf@plt>
  405800:	ldrsw	x8, [x26, #888]
  405804:	cmp	w0, #0x2
  405808:	ldr	x4, [x24, x8, lsl #3]
  40580c:	b.ne	405948 <ferror@plt+0x32f8>  // b.any
  405810:	add	w8, w8, #0x1
  405814:	str	x4, [sp, #144]
  405818:	str	w8, [x26, #888]
  40581c:	b	40587c <ferror@plt+0x322c>
  405820:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405824:	ldr	x1, [x8, #904]
  405828:	adrp	x0, 419000 <ferror@plt+0x169b0>
  40582c:	add	x0, x0, #0x2eb
  405830:	bl	402580 <printf@plt>
  405834:	mov	w21, wzr
  405838:	b	406a58 <ferror@plt+0x4408>
  40583c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405840:	ldr	x3, [x8, #872]
  405844:	adrp	x0, 419000 <ferror@plt+0x169b0>
  405848:	add	x0, x0, #0x10f
  40584c:	mov	w1, #0x15                  	// #21
  405850:	mov	w2, #0x1                   	// #1
  405854:	bl	402460 <fwrite@plt>
  405858:	b	406a1c <ferror@plt+0x43cc>
  40585c:	add	x0, sp, #0x1, lsl #12
  405860:	add	x0, x0, #0xc0
  405864:	add	x19, sp, #0x1, lsl #12
  405868:	add	x19, x19, #0xc0
  40586c:	bl	4025b0 <uname@plt>
  405870:	tbnz	w0, #31, 405960 <ferror@plt+0x3310>
  405874:	add	x4, x19, #0x82
  405878:	str	x4, [sp, #144]
  40587c:	ldr	x10, [sp, #56]
  405880:	add	x8, sp, #0x90
  405884:	adrp	x9, 419000 <ferror@plt+0x169b0>
  405888:	add	x9, x9, #0x832
  40588c:	cmp	x10, #0x0
  405890:	add	x21, x8, #0x8
  405894:	adrp	x2, 417000 <ferror@plt+0x149b0>
  405898:	csel	x3, x9, x10, eq  // eq = none
  40589c:	add	x2, x2, #0x973
  4058a0:	mov	w1, #0x1000                	// #4096
  4058a4:	mov	x0, x21
  4058a8:	bl	402170 <snprintf@plt>
  4058ac:	ldr	w8, [x26, #888]
  4058b0:	sxtw	x9, w0
  4058b4:	str	x9, [sp, #4248]
  4058b8:	cmp	w8, w23
  4058bc:	ldr	w8, [sp, #40]
  4058c0:	csinc	w25, w25, wzr, ne  // ne = any
  4058c4:	cbz	w8, 405a4c <ferror@plt+0x33fc>
  4058c8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  4058cc:	ldr	x8, [x8, #896]
  4058d0:	ldr	x9, [sp, #32]
  4058d4:	cmp	x9, x8
  4058d8:	b.eq	405984 <ferror@plt+0x3334>  // b.none
  4058dc:	mov	x0, x21
  4058e0:	bl	4020f0 <opendir@plt>
  4058e4:	cbz	x0, 40599c <ferror@plt+0x334c>
  4058e8:	mov	x22, x0
  4058ec:	bl	4024b0 <dirfd@plt>
  4058f0:	adrp	x2, 419000 <ferror@plt+0x169b0>
  4058f4:	mov	w1, w0
  4058f8:	add	x2, x2, #0x6e7
  4058fc:	sub	x3, x29, #0x98
  405900:	mov	w0, wzr
  405904:	mov	w4, wzr
  405908:	bl	402640 <__fxstatat@plt>
  40590c:	cbz	w0, 4059c0 <ferror@plt+0x3370>
  405910:	bl	4025a0 <__errno_location@plt>
  405914:	ldr	w8, [x0]
  405918:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40591c:	add	x1, x1, #0x6f3
  405920:	mov	w0, #0x3                   	// #3
  405924:	mov	x2, x21
  405928:	neg	w27, w8
  40592c:	bl	40a230 <ferror@plt+0x7be0>
  405930:	b	405a0c <ferror@plt+0x33bc>
  405934:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405938:	add	x1, x1, #0x125
  40593c:	mov	w0, #0x2                   	// #2
  405940:	bl	40a230 <ferror@plt+0x7be0>
  405944:	b	406a1c <ferror@plt+0x43cc>
  405948:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40594c:	add	x1, x1, #0x181
  405950:	mov	w0, #0x3                   	// #3
  405954:	mov	x2, x4
  405958:	bl	40a230 <ferror@plt+0x7be0>
  40595c:	b	406a1c <ferror@plt+0x43cc>
  405960:	bl	4025a0 <__errno_location@plt>
  405964:	ldr	w0, [x0]
  405968:	bl	4022a0 <strerror@plt>
  40596c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405970:	mov	x2, x0
  405974:	add	x1, x1, #0x198
  405978:	mov	w0, #0x2                   	// #2
  40597c:	bl	40a230 <ferror@plt+0x7be0>
  405980:	b	406a1c <ferror@plt+0x43cc>
  405984:	mov	w21, wzr
  405988:	add	x0, sp, #0x40
  40598c:	bl	407be8 <ferror@plt+0x5598>
  405990:	ldr	x0, [sp, #4264]
  405994:	cbnz	x0, 405a30 <ferror@plt+0x33e0>
  405998:	b	407238 <ferror@plt+0x4be8>
  40599c:	bl	4025a0 <__errno_location@plt>
  4059a0:	ldr	w8, [x0]
  4059a4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4059a8:	add	x1, x1, #0x6c6
  4059ac:	mov	w0, #0x3                   	// #3
  4059b0:	mov	x2, x21
  4059b4:	neg	w27, w8
  4059b8:	bl	40a230 <ferror@plt+0x7be0>
  4059bc:	b	405a14 <ferror@plt+0x33c4>
  4059c0:	mov	x0, x21
  4059c4:	bl	402030 <strlen@plt>
  4059c8:	mov	x27, x0
  4059cc:	add	x0, sp, #0x1, lsl #12
  4059d0:	add	x0, x0, #0x250
  4059d4:	add	x19, sp, #0x1, lsl #12
  4059d8:	mov	x1, x21
  4059dc:	mov	x2, x27
  4059e0:	add	x19, x19, #0x250
  4059e4:	bl	401ff0 <memcpy@plt>
  4059e8:	ldur	x1, [x29, #-64]
  4059ec:	add	x3, sp, #0x1, lsl #12
  4059f0:	mov	w8, #0x2f                  	// #47
  4059f4:	add	x2, x27, #0x1
  4059f8:	add	x3, x3, #0x250
  4059fc:	mov	x0, x22
  405a00:	strh	w8, [x19, x27]
  405a04:	bl	407cb4 <ferror@plt+0x5664>
  405a08:	mov	w27, w0
  405a0c:	mov	x0, x22
  405a10:	bl	402290 <closedir@plt>
  405a14:	cmp	w27, #0x1
  405a18:	b.ne	405a48 <ferror@plt+0x33f8>  // b.any
  405a1c:	mov	w21, wzr
  405a20:	add	x0, sp, #0x40
  405a24:	bl	407be8 <ferror@plt+0x5598>
  405a28:	ldr	x0, [sp, #4264]
  405a2c:	cbz	x0, 407238 <ferror@plt+0x4be8>
  405a30:	ldr	x8, [x0]
  405a34:	str	x8, [sp, #4264]
  405a38:	bl	402400 <free@plt>
  405a3c:	ldr	x0, [sp, #4264]
  405a40:	cbnz	x0, 405a30 <ferror@plt+0x33e0>
  405a44:	b	407238 <ferror@plt+0x4be8>
  405a48:	mov	w25, #0x1                   	// #1
  405a4c:	add	x1, sp, #0x1, lsl #12
  405a50:	add	x1, x1, #0x248
  405a54:	mov	x0, x21
  405a58:	bl	40bf40 <ferror@plt+0x98f0>
  405a5c:	cbz	x0, 405ae0 <ferror@plt+0x3490>
  405a60:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  405a64:	ldr	w1, [x8, #832]
  405a68:	mov	x22, x0
  405a6c:	bl	40a38c <ferror@plt+0x7d3c>
  405a70:	add	x9, sp, #0x40
  405a74:	add	x19, x9, #0x10
  405a78:	add	x8, sp, #0x90
  405a7c:	mov	w1, #0x80                  	// #128
  405a80:	mov	x0, x19
  405a84:	stp	x8, x22, [sp, #64]
  405a88:	bl	40a9e8 <ferror@plt+0x8398>
  405a8c:	mov	w0, #0x200                 	// #512
  405a90:	mov	x1, xzr
  405a94:	bl	40abb0 <ferror@plt+0x8560>
  405a98:	str	x0, [sp, #112]
  405a9c:	cbz	x0, 405af8 <ferror@plt+0x34a8>
  405aa0:	mov	w0, #0x200                 	// #512
  405aa4:	mov	x1, xzr
  405aa8:	bl	40abb0 <ferror@plt+0x8560>
  405aac:	str	x0, [sp, #120]
  405ab0:	cbz	x0, 405b04 <ferror@plt+0x34b4>
  405ab4:	adrp	x1, 407000 <ferror@plt+0x49b0>
  405ab8:	add	x1, x1, #0xf78
  405abc:	mov	w0, #0x800                 	// #2048
  405ac0:	bl	40abb0 <ferror@plt+0x8560>
  405ac4:	str	x0, [sp, #128]
  405ac8:	cbnz	x0, 405b44 <ferror@plt+0x34f4>
  405acc:	bl	4025a0 <__errno_location@plt>
  405ad0:	ldr	w21, [x0]
  405ad4:	ldr	x0, [sp, #120]
  405ad8:	bl	40ac24 <ferror@plt+0x85d4>
  405adc:	b	405b0c <ferror@plt+0x34bc>
  405ae0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405ae4:	add	x1, x1, #0x1ac
  405ae8:	mov	w0, #0x2                   	// #2
  405aec:	mov	x2, x21
  405af0:	bl	40a230 <ferror@plt+0x7be0>
  405af4:	b	406a1c <ferror@plt+0x43cc>
  405af8:	bl	4025a0 <__errno_location@plt>
  405afc:	ldr	w21, [x0]
  405b00:	b	405b14 <ferror@plt+0x34c4>
  405b04:	bl	4025a0 <__errno_location@plt>
  405b08:	ldr	w21, [x0]
  405b0c:	ldr	x0, [sp, #112]
  405b10:	bl	40ac24 <ferror@plt+0x85d4>
  405b14:	cmp	w21, #0x0
  405b18:	b.le	405b44 <ferror@plt+0x34f4>
  405b1c:	mov	w0, w21
  405b20:	bl	4022a0 <strerror@plt>
  405b24:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405b28:	mov	x2, x0
  405b2c:	add	x1, x1, #0x1cf
  405b30:	mov	w0, #0x2                   	// #2
  405b34:	bl	40a230 <ferror@plt+0x7be0>
  405b38:	mov	x0, x22
  405b3c:	bl	40c224 <ferror@plt+0x9bd4>
  405b40:	b	406a1c <ferror@plt+0x43cc>
  405b44:	ldr	x22, [sp, #24]
  405b48:	str	x19, [sp, #8]
  405b4c:	cbz	x22, 405d4c <ferror@plt+0x36fc>
  405b50:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405b54:	add	x1, x1, #0xd3d
  405b58:	mov	x0, x22
  405b5c:	bl	4021b0 <fopen@plt>
  405b60:	cbz	x0, 405ecc <ferror@plt+0x387c>
  405b64:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405b68:	mov	x20, x0
  405b6c:	add	x1, x1, #0x81e
  405b70:	mov	w0, #0x7                   	// #7
  405b74:	mov	x2, x22
  405b78:	bl	40a230 <ferror@plt+0x7be0>
  405b7c:	add	x0, sp, #0x1, lsl #12
  405b80:	add	x0, x0, #0x250
  405b84:	mov	w1, #0x2800                	// #10240
  405b88:	mov	x2, x20
  405b8c:	bl	4020b0 <fgets_unlocked@plt>
  405b90:	cbz	x0, 405ce0 <ferror@plt+0x3690>
  405b94:	adrp	x26, 419000 <ferror@plt+0x169b0>
  405b98:	mov	w21, #0x1                   	// #1
  405b9c:	add	x26, x26, #0x830
  405ba0:	b	405bdc <ferror@plt+0x358c>
  405ba4:	ldr	x2, [sp, #24]
  405ba8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405bac:	mov	w0, #0x3                   	// #3
  405bb0:	add	x1, x1, #0x83b
  405bb4:	mov	w3, w21
  405bb8:	mov	x4, x28
  405bbc:	bl	40a230 <ferror@plt+0x7be0>
  405bc0:	add	x0, sp, #0x1, lsl #12
  405bc4:	add	x0, x0, #0x250
  405bc8:	mov	w1, #0x2800                	// #10240
  405bcc:	mov	x2, x20
  405bd0:	bl	4020b0 <fgets_unlocked@plt>
  405bd4:	add	w21, w21, #0x1
  405bd8:	cbz	x0, 405ce0 <ferror@plt+0x3690>
  405bdc:	add	x0, sp, #0x1, lsl #12
  405be0:	add	x0, x0, #0x250
  405be4:	mov	x1, x26
  405be8:	bl	402020 <strtok@plt>
  405bec:	mov	x28, x0
  405bf0:	mov	x0, xzr
  405bf4:	mov	x1, x26
  405bf8:	bl	402020 <strtok@plt>
  405bfc:	mov	x27, x0
  405c00:	mov	x0, xzr
  405c04:	mov	x1, x26
  405c08:	bl	402020 <strtok@plt>
  405c0c:	cbz	x28, 405bc0 <ferror@plt+0x3570>
  405c10:	cbz	x27, 405bc0 <ferror@plt+0x3570>
  405c14:	cbz	x0, 405bc0 <ferror@plt+0x3570>
  405c18:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405c1c:	add	x1, x1, #0x833
  405c20:	bl	402390 <strcmp@plt>
  405c24:	cbnz	w0, 405bc0 <ferror@plt+0x3570>
  405c28:	sub	x1, x29, #0x98
  405c2c:	mov	w2, #0x10                  	// #16
  405c30:	mov	x0, x28
  405c34:	bl	402440 <strtoull@plt>
  405c38:	ldur	x8, [x29, #-152]
  405c3c:	ldrb	w8, [x8]
  405c40:	cbnz	w8, 405ba4 <ferror@plt+0x3554>
  405c44:	mov	x8, x27
  405c48:	ldrb	w9, [x8], #1
  405c4c:	ldr	x10, [sp, #64]
  405c50:	mov	w11, #0x1010                	// #4112
  405c54:	mov	x22, x0
  405c58:	ldrb	w10, [x10, x11]
  405c5c:	cmp	w9, w10
  405c60:	csel	x0, x8, x27, eq  // eq = none
  405c64:	mov	x19, x0
  405c68:	bl	402030 <strlen@plt>
  405c6c:	mov	x28, x0
  405c70:	add	x0, x0, #0x11
  405c74:	bl	4021c0 <malloc@plt>
  405c78:	cbz	x0, 405bc0 <ferror@plt+0x3570>
  405c7c:	stp	xzr, x22, [x0]
  405c80:	add	x22, x0, #0x10
  405c84:	mov	x27, x0
  405c88:	add	x2, x28, #0x1
  405c8c:	mov	x0, x22
  405c90:	mov	x1, x19
  405c94:	bl	401ff0 <memcpy@plt>
  405c98:	ldr	x0, [sp, #128]
  405c9c:	mov	x1, x22
  405ca0:	mov	x2, x27
  405ca4:	bl	40accc <ferror@plt+0x867c>
  405ca8:	tbnz	w0, #31, 405cd4 <ferror@plt+0x3684>
  405cac:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405cb0:	adrp	x5, 419000 <ferror@plt+0x169b0>
  405cb4:	mov	w0, #0x7                   	// #7
  405cb8:	add	x1, x1, #0x874
  405cbc:	mov	x2, x27
  405cc0:	mov	x3, x22
  405cc4:	mov	x4, xzr
  405cc8:	add	x5, x5, #0x832
  405ccc:	bl	40a230 <ferror@plt+0x7be0>
  405cd0:	b	405bc0 <ferror@plt+0x3570>
  405cd4:	mov	x0, x27
  405cd8:	bl	402400 <free@plt>
  405cdc:	b	405bc0 <ferror@plt+0x3570>
  405ce0:	mov	w0, #0x1e                  	// #30
  405ce4:	bl	4021c0 <malloc@plt>
  405ce8:	cbz	x0, 405fa8 <ferror@plt+0x3958>
  405cec:	adrp	x8, 419000 <ferror@plt+0x169b0>
  405cf0:	add	x8, x8, #0x890
  405cf4:	ldr	x9, [x8]
  405cf8:	mov	x21, x0
  405cfc:	ldr	x0, [sp, #128]
  405d00:	ldur	x8, [x8, #6]
  405d04:	mov	x22, x21
  405d08:	stp	xzr, xzr, [x21]
  405d0c:	str	x9, [x22, #16]!
  405d10:	mov	x1, x22
  405d14:	mov	x2, x21
  405d18:	stur	x8, [x21, #22]
  405d1c:	bl	40accc <ferror@plt+0x867c>
  405d20:	tbnz	w0, #31, 405fa0 <ferror@plt+0x3950>
  405d24:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405d28:	adrp	x5, 419000 <ferror@plt+0x169b0>
  405d2c:	add	x1, x1, #0x874
  405d30:	add	x5, x5, #0x832
  405d34:	mov	w0, #0x7                   	// #7
  405d38:	mov	x2, x21
  405d3c:	mov	x3, x22
  405d40:	mov	x4, xzr
  405d44:	bl	40a230 <ferror@plt+0x7be0>
  405d48:	b	405fa8 <ferror@plt+0x3958>
  405d4c:	ldr	x21, [sp, #16]
  405d50:	cbz	x21, 405f80 <ferror@plt+0x3930>
  405d54:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405d58:	add	x1, x1, #0xd3d
  405d5c:	mov	x0, x21
  405d60:	bl	4021b0 <fopen@plt>
  405d64:	mov	x20, x21
  405d68:	cbz	x0, 4060cc <ferror@plt+0x3a7c>
  405d6c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405d70:	mov	x22, x0
  405d74:	add	x1, x1, #0x8dd
  405d78:	mov	w0, #0x7                   	// #7
  405d7c:	mov	x2, x20
  405d80:	str	w25, [sp, #40]
  405d84:	bl	40a230 <ferror@plt+0x7be0>
  405d88:	add	x0, sp, #0x1, lsl #12
  405d8c:	add	x0, x0, #0x250
  405d90:	mov	w1, #0x2800                	// #10240
  405d94:	mov	x2, x22
  405d98:	bl	4020b0 <fgets_unlocked@plt>
  405d9c:	cbz	x0, 405f14 <ferror@plt+0x38c4>
  405da0:	mov	w21, #0x1                   	// #1
  405da4:	mov	w19, #0x1010                	// #4112
  405da8:	b	405de8 <ferror@plt+0x3798>
  405dac:	add	x4, sp, #0x1, lsl #12
  405db0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405db4:	add	x4, x4, #0x250
  405db8:	mov	w0, #0x3                   	// #3
  405dbc:	add	x1, x1, #0x8f2
  405dc0:	mov	x2, x20
  405dc4:	mov	w3, w21
  405dc8:	bl	40a230 <ferror@plt+0x7be0>
  405dcc:	add	x0, sp, #0x1, lsl #12
  405dd0:	add	x0, x0, #0x250
  405dd4:	mov	w1, #0x2800                	// #10240
  405dd8:	mov	x2, x22
  405ddc:	bl	4020b0 <fgets_unlocked@plt>
  405de0:	add	w21, w21, #0x1
  405de4:	cbz	x0, 405f14 <ferror@plt+0x38c4>
  405de8:	add	x0, sp, #0x1, lsl #12
  405dec:	add	x0, x0, #0x250
  405df0:	mov	w1, #0x20                  	// #32
  405df4:	bl	402430 <strchr@plt>
  405df8:	cbz	x0, 405dac <ferror@plt+0x375c>
  405dfc:	add	x0, x0, #0x1
  405e00:	mov	w1, #0x20                  	// #32
  405e04:	bl	402430 <strchr@plt>
  405e08:	cbz	x0, 405dac <ferror@plt+0x375c>
  405e0c:	ldrb	w8, [x0, #1]!
  405e10:	ldr	x9, [sp, #64]
  405e14:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405e18:	mov	w2, #0xa                   	// #10
  405e1c:	add	x1, x1, #0x8b9
  405e20:	ldrb	w9, [x9, x19]
  405e24:	cmp	w8, w9
  405e28:	cinc	x27, x0, eq  // eq = none
  405e2c:	mov	x0, x27
  405e30:	bl	4021e0 <strncmp@plt>
  405e34:	cbnz	w0, 405dcc <ferror@plt+0x377c>
  405e38:	mov	w1, #0xa                   	// #10
  405e3c:	mov	x0, x27
  405e40:	bl	402430 <strchr@plt>
  405e44:	cbz	x0, 405e4c <ferror@plt+0x37fc>
  405e48:	strb	wzr, [x0]
  405e4c:	add	x25, x27, #0xa
  405e50:	mov	x0, x25
  405e54:	bl	402030 <strlen@plt>
  405e58:	mov	x27, x0
  405e5c:	add	x0, x0, #0x11
  405e60:	bl	4021c0 <malloc@plt>
  405e64:	cbz	x0, 405dcc <ferror@plt+0x377c>
  405e68:	add	x2, x27, #0x1
  405e6c:	add	x27, x0, #0x10
  405e70:	mov	x28, x0
  405e74:	stp	xzr, xzr, [x0]
  405e78:	mov	x0, x27
  405e7c:	mov	x1, x25
  405e80:	bl	401ff0 <memcpy@plt>
  405e84:	ldr	x0, [sp, #128]
  405e88:	mov	x1, x27
  405e8c:	mov	x2, x28
  405e90:	bl	40accc <ferror@plt+0x867c>
  405e94:	tbnz	w0, #31, 405ec0 <ferror@plt+0x3870>
  405e98:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405e9c:	adrp	x5, 419000 <ferror@plt+0x169b0>
  405ea0:	mov	w0, #0x7                   	// #7
  405ea4:	add	x1, x1, #0x874
  405ea8:	mov	x2, x28
  405eac:	mov	x3, x27
  405eb0:	mov	x4, xzr
  405eb4:	add	x5, x5, #0x832
  405eb8:	bl	40a230 <ferror@plt+0x7be0>
  405ebc:	b	405dcc <ferror@plt+0x377c>
  405ec0:	mov	x0, x28
  405ec4:	bl	402400 <free@plt>
  405ec8:	b	405dcc <ferror@plt+0x377c>
  405ecc:	bl	4025a0 <__errno_location@plt>
  405ed0:	ldr	w21, [x0]
  405ed4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405ed8:	add	x1, x1, #0x808
  405edc:	mov	w0, #0x7                   	// #7
  405ee0:	mov	x2, x22
  405ee4:	bl	40a230 <ferror@plt+0x7be0>
  405ee8:	cmp	w21, #0x1
  405eec:	b.lt	4061e4 <ferror@plt+0x3b94>  // b.tstop
  405ef0:	mov	w0, w21
  405ef4:	bl	4022a0 <strerror@plt>
  405ef8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405efc:	mov	x3, x0
  405f00:	add	x1, x1, #0x1e0
  405f04:	mov	w0, #0x2                   	// #2
  405f08:	mov	x2, x22
  405f0c:	bl	40a230 <ferror@plt+0x7be0>
  405f10:	b	406a1c <ferror@plt+0x43cc>
  405f14:	mov	w0, #0x1e                  	// #30
  405f18:	bl	4021c0 <malloc@plt>
  405f1c:	cbz	x0, 40611c <ferror@plt+0x3acc>
  405f20:	adrp	x8, 419000 <ferror@plt+0x169b0>
  405f24:	add	x8, x8, #0x890
  405f28:	ldr	x9, [x8]
  405f2c:	mov	x21, x0
  405f30:	ldr	x0, [sp, #128]
  405f34:	ldur	x8, [x8, #6]
  405f38:	mov	x25, x21
  405f3c:	stp	xzr, xzr, [x21]
  405f40:	str	x9, [x25, #16]!
  405f44:	mov	x1, x25
  405f48:	mov	x2, x21
  405f4c:	stur	x8, [x21, #22]
  405f50:	bl	40accc <ferror@plt+0x867c>
  405f54:	tbnz	w0, #31, 406114 <ferror@plt+0x3ac4>
  405f58:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405f5c:	adrp	x5, 419000 <ferror@plt+0x169b0>
  405f60:	add	x1, x1, #0x874
  405f64:	add	x5, x5, #0x832
  405f68:	mov	w0, #0x7                   	// #7
  405f6c:	mov	x2, x21
  405f70:	mov	x3, x25
  405f74:	mov	x4, xzr
  405f78:	bl	40a230 <ferror@plt+0x7be0>
  405f7c:	b	40611c <ferror@plt+0x3acc>
  405f80:	ldrb	w8, [x20, #2]
  405f84:	cbz	w8, 4061e4 <ferror@plt+0x3b94>
  405f88:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405f8c:	add	x1, x1, #0x1f7
  405f90:	mov	w0, #0x4                   	// #4
  405f94:	bl	40a230 <ferror@plt+0x7be0>
  405f98:	strb	wzr, [x20, #2]
  405f9c:	b	4061e4 <ferror@plt+0x3b94>
  405fa0:	mov	x0, x21
  405fa4:	bl	402400 <free@plt>
  405fa8:	mov	w0, #0x26                  	// #38
  405fac:	bl	4021c0 <malloc@plt>
  405fb0:	adrp	x26, 42d000 <ferror@plt+0x2a9b0>
  405fb4:	cbz	x0, 406020 <ferror@plt+0x39d0>
  405fb8:	adrp	x8, 419000 <ferror@plt+0x169b0>
  405fbc:	add	x8, x8, #0x89e
  405fc0:	mov	x21, x0
  405fc4:	add	x22, x0, #0x10
  405fc8:	ldr	x0, [sp, #128]
  405fcc:	ldur	x9, [x8, #14]
  405fd0:	ldr	q0, [x8]
  405fd4:	mov	x1, x22
  405fd8:	mov	x2, x21
  405fdc:	stp	xzr, xzr, [x21]
  405fe0:	stur	x9, [x21, #30]
  405fe4:	str	q0, [x21, #16]
  405fe8:	bl	40accc <ferror@plt+0x867c>
  405fec:	tbnz	w0, #31, 406018 <ferror@plt+0x39c8>
  405ff0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405ff4:	adrp	x5, 419000 <ferror@plt+0x169b0>
  405ff8:	add	x1, x1, #0x874
  405ffc:	add	x5, x5, #0x832
  406000:	mov	w0, #0x7                   	// #7
  406004:	mov	x2, x21
  406008:	mov	x3, x22
  40600c:	mov	x4, xzr
  406010:	bl	40a230 <ferror@plt+0x7be0>
  406014:	b	406020 <ferror@plt+0x39d0>
  406018:	mov	x0, x21
  40601c:	bl	402400 <free@plt>
  406020:	ldr	x8, [sp, #64]
  406024:	mov	w9, #0x1010                	// #4112
  406028:	ldr	x0, [sp, #128]
  40602c:	ldrb	w8, [x8, x9]
  406030:	adrp	x9, 419000 <ferror@plt+0x169b0>
  406034:	add	x9, x9, #0x8b4
  406038:	cmp	w8, #0x54
  40603c:	cinc	x1, x9, eq  // eq = none
  406040:	bl	40b078 <ferror@plt+0x8a28>
  406044:	cbz	x0, 406068 <ferror@plt+0x3a18>
  406048:	ldr	x2, [sp, #24]
  40604c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406050:	add	x1, x1, #0x860
  406054:	mov	w0, #0x7                   	// #7
  406058:	bl	40a230 <ferror@plt+0x7be0>
  40605c:	mov	x0, x20
  406060:	bl	402180 <fclose@plt>
  406064:	b	4061e4 <ferror@plt+0x3b94>
  406068:	mov	w0, #0x15                  	// #21
  40606c:	bl	4021c0 <malloc@plt>
  406070:	cbz	x0, 406048 <ferror@plt+0x39f8>
  406074:	mov	x21, x0
  406078:	mov	w8, #0x4f54                	// #20308
  40607c:	mov	x22, x0
  406080:	ldr	x0, [sp, #128]
  406084:	movk	w8, #0x2e43, lsl #16
  406088:	str	w8, [x22, #16]!
  40608c:	mov	x1, x22
  406090:	mov	x2, x21
  406094:	stp	xzr, xzr, [x21]
  406098:	strb	wzr, [x21, #20]
  40609c:	bl	40accc <ferror@plt+0x867c>
  4060a0:	tbnz	w0, #31, 406188 <ferror@plt+0x3b38>
  4060a4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4060a8:	adrp	x5, 419000 <ferror@plt+0x169b0>
  4060ac:	add	x1, x1, #0x874
  4060b0:	add	x5, x5, #0x832
  4060b4:	mov	w0, #0x7                   	// #7
  4060b8:	mov	x2, x21
  4060bc:	mov	x3, x22
  4060c0:	mov	x4, xzr
  4060c4:	bl	40a230 <ferror@plt+0x7be0>
  4060c8:	b	406048 <ferror@plt+0x39f8>
  4060cc:	bl	4025a0 <__errno_location@plt>
  4060d0:	ldr	w21, [x0]
  4060d4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4060d8:	add	x1, x1, #0x8c4
  4060dc:	mov	w0, #0x7                   	// #7
  4060e0:	mov	x2, x20
  4060e4:	bl	40a230 <ferror@plt+0x7be0>
  4060e8:	cmp	w21, #0x1
  4060ec:	b.lt	4061e4 <ferror@plt+0x3b94>  // b.tstop
  4060f0:	mov	w0, w21
  4060f4:	bl	4022a0 <strerror@plt>
  4060f8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4060fc:	mov	x3, x0
  406100:	add	x1, x1, #0x1e0
  406104:	mov	w0, #0x2                   	// #2
  406108:	mov	x2, x20
  40610c:	bl	40a230 <ferror@plt+0x7be0>
  406110:	b	406a1c <ferror@plt+0x43cc>
  406114:	mov	x0, x21
  406118:	bl	402400 <free@plt>
  40611c:	mov	w0, #0x26                  	// #38
  406120:	bl	4021c0 <malloc@plt>
  406124:	cbz	x0, 40619c <ferror@plt+0x3b4c>
  406128:	adrp	x8, 419000 <ferror@plt+0x169b0>
  40612c:	add	x8, x8, #0x89e
  406130:	mov	x21, x0
  406134:	add	x25, x0, #0x10
  406138:	ldr	x0, [sp, #128]
  40613c:	ldur	x9, [x8, #14]
  406140:	ldr	q0, [x8]
  406144:	mov	x1, x25
  406148:	mov	x2, x21
  40614c:	stp	xzr, xzr, [x21]
  406150:	stur	x9, [x21, #30]
  406154:	str	q0, [x21, #16]
  406158:	bl	40accc <ferror@plt+0x867c>
  40615c:	tbnz	w0, #31, 406194 <ferror@plt+0x3b44>
  406160:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406164:	adrp	x5, 419000 <ferror@plt+0x169b0>
  406168:	add	x1, x1, #0x874
  40616c:	add	x5, x5, #0x832
  406170:	mov	w0, #0x7                   	// #7
  406174:	mov	x2, x21
  406178:	mov	x3, x25
  40617c:	mov	x4, xzr
  406180:	bl	40a230 <ferror@plt+0x7be0>
  406184:	b	40619c <ferror@plt+0x3b4c>
  406188:	mov	x0, x21
  40618c:	bl	402400 <free@plt>
  406190:	b	406048 <ferror@plt+0x39f8>
  406194:	mov	x0, x21
  406198:	bl	402400 <free@plt>
  40619c:	ldr	x8, [sp, #64]
  4061a0:	mov	w9, #0x1010                	// #4112
  4061a4:	ldr	x0, [sp, #128]
  4061a8:	ldrb	w8, [x8, x9]
  4061ac:	adrp	x9, 419000 <ferror@plt+0x169b0>
  4061b0:	add	x9, x9, #0x8b4
  4061b4:	cmp	w8, #0x54
  4061b8:	cinc	x1, x9, eq  // eq = none
  4061bc:	bl	40b078 <ferror@plt+0x8a28>
  4061c0:	cbz	x0, 40725c <ferror@plt+0x4c0c>
  4061c4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4061c8:	add	x1, x1, #0x90b
  4061cc:	mov	w0, #0x7                   	// #7
  4061d0:	mov	x2, x20
  4061d4:	bl	40a230 <ferror@plt+0x7be0>
  4061d8:	mov	x0, x22
  4061dc:	bl	402180 <fclose@plt>
  4061e0:	ldr	w25, [sp, #40]
  4061e4:	cbz	w25, 4067a0 <ferror@plt+0x4150>
  4061e8:	ldr	x9, [sp, #48]
  4061ec:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  4061f0:	add	x8, x8, #0x858
  4061f4:	stp	xzr, xzr, [x29, #-168]
  4061f8:	cmp	x9, #0x0
  4061fc:	csel	x19, x8, x9, eq  // eq = none
  406200:	ldr	x26, [x19]
  406204:	cbz	x26, 4067fc <ferror@plt+0x41ac>
  406208:	adrp	x22, 419000 <ferror@plt+0x169b0>
  40620c:	adrp	x23, 419000 <ferror@plt+0x169b0>
  406210:	adrp	x24, 419000 <ferror@plt+0x169b0>
  406214:	adrp	x27, 419000 <ferror@plt+0x169b0>
  406218:	mov	x20, xzr
  40621c:	add	x22, x22, #0x980
  406220:	add	x23, x23, #0x9f7
  406224:	add	x24, x24, #0x9f1
  406228:	add	x27, x27, #0x954
  40622c:	b	406250 <ferror@plt+0x3c00>
  406230:	sub	x0, x29, #0xa8
  406234:	sub	x1, x29, #0xa0
  406238:	mov	x2, x26
  40623c:	mov	x3, xzr
  406240:	bl	4080e4 <ferror@plt+0x5a94>
  406244:	add	x20, x20, #0x1
  406248:	ldr	x26, [x19, x20, lsl #3]
  40624c:	cbz	x26, 40638c <ferror@plt+0x3d3c>
  406250:	sub	x2, x29, #0x98
  406254:	mov	w0, wzr
  406258:	mov	x1, x26
  40625c:	bl	4025d0 <__xstat@plt>
  406260:	cbz	w0, 406284 <ferror@plt+0x3c34>
  406264:	mov	w0, #0x7                   	// #7
  406268:	mov	x1, x27
  40626c:	mov	x2, x26
  406270:	bl	40a230 <ferror@plt+0x7be0>
  406274:	add	x20, x20, #0x1
  406278:	ldr	x26, [x19, x20, lsl #3]
  40627c:	cbnz	x26, 406250 <ferror@plt+0x3c00>
  406280:	b	40638c <ferror@plt+0x3d3c>
  406284:	ldur	w8, [x29, #-136]
  406288:	and	w8, w8, #0xf000
  40628c:	cmp	w8, #0x4, lsl #12
  406290:	b.ne	406230 <ferror@plt+0x3be0>  // b.any
  406294:	mov	x0, x26
  406298:	bl	4020f0 <opendir@plt>
  40629c:	cbz	x0, 40637c <ferror@plt+0x3d2c>
  4062a0:	mov	x28, x0
  4062a4:	bl	402250 <readdir@plt>
  4062a8:	cbz	x0, 406368 <ferror@plt+0x3d18>
  4062ac:	mov	x25, x0
  4062b0:	b	4062d8 <ferror@plt+0x3c88>
  4062b4:	mov	w0, #0x6                   	// #6
  4062b8:	mov	x1, x23
  4062bc:	mov	x2, x26
  4062c0:	mov	x3, x21
  4062c4:	bl	40a230 <ferror@plt+0x7be0>
  4062c8:	mov	x0, x28
  4062cc:	bl	402250 <readdir@plt>
  4062d0:	mov	x25, x0
  4062d4:	cbz	x0, 406368 <ferror@plt+0x3d18>
  4062d8:	add	x21, x25, #0x13
  4062dc:	mov	x0, x21
  4062e0:	bl	402030 <strlen@plt>
  4062e4:	ldrb	w8, [x25, #19]
  4062e8:	cmp	w8, #0x2e
  4062ec:	b.eq	4062c8 <ferror@plt+0x3c78>  // b.none
  4062f0:	cmp	x0, #0x6
  4062f4:	b.cc	4062b4 <ferror@plt+0x3c64>  // b.lo, b.ul, b.last
  4062f8:	add	x8, x25, x0
  4062fc:	add	x0, x8, #0xe
  406300:	mov	x1, x24
  406304:	bl	402390 <strcmp@plt>
  406308:	cbnz	w0, 4062b4 <ferror@plt+0x3c64>
  40630c:	mov	x0, x28
  406310:	bl	4024b0 <dirfd@plt>
  406314:	add	x3, sp, #0x1, lsl #12
  406318:	mov	w1, w0
  40631c:	add	x3, x3, #0x250
  406320:	mov	w0, wzr
  406324:	mov	x2, x21
  406328:	mov	w4, wzr
  40632c:	bl	402640 <__fxstatat@plt>
  406330:	ldr	w8, [sp, #4704]
  406334:	and	w8, w8, #0xf000
  406338:	cmp	w8, #0x4, lsl #12
  40633c:	b.ne	406350 <ferror@plt+0x3d00>  // b.any
  406340:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406344:	mov	w0, #0x3                   	// #3
  406348:	add	x1, x1, #0xa18
  40634c:	b	4062bc <ferror@plt+0x3c6c>
  406350:	sub	x0, x29, #0xa8
  406354:	sub	x1, x29, #0xa0
  406358:	mov	x2, x26
  40635c:	mov	x3, x21
  406360:	bl	4080e4 <ferror@plt+0x5a94>
  406364:	b	4062c8 <ferror@plt+0x3c78>
  406368:	mov	x0, x28
  40636c:	bl	402290 <closedir@plt>
  406370:	mov	w0, #0x7                   	// #7
  406374:	mov	x1, x22
  406378:	b	40626c <ferror@plt+0x3c1c>
  40637c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406380:	mov	w0, #0x3                   	// #3
  406384:	add	x1, x1, #0x96d
  406388:	b	40626c <ferror@plt+0x3c1c>
  40638c:	ldur	x8, [x29, #-160]
  406390:	str	x8, [sp, #24]
  406394:	cbz	x8, 406804 <ferror@plt+0x41b4>
  406398:	ldur	x24, [x29, #-168]
  40639c:	adrp	x26, 419000 <ferror@plt+0x169b0>
  4063a0:	mov	x20, xzr
  4063a4:	add	x26, x26, #0xa64
  4063a8:	str	x24, [sp]
  4063ac:	b	4063d4 <ferror@plt+0x3d84>
  4063b0:	mov	x0, x25
  4063b4:	bl	402180 <fclose@plt>
  4063b8:	ldr	x21, [sp, #40]
  4063bc:	mov	x0, x21
  4063c0:	bl	402400 <free@plt>
  4063c4:	ldr	x8, [sp, #24]
  4063c8:	add	x20, x20, #0x1
  4063cc:	cmp	x20, x8
  4063d0:	b.eq	406808 <ferror@plt+0x41b8>  // b.none
  4063d4:	ldr	x21, [x24, x20, lsl #3]
  4063d8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4063dc:	add	x1, x1, #0xd3d
  4063e0:	stur	wzr, [x29, #-20]
  4063e4:	add	x19, x21, #0x18
  4063e8:	mov	x0, x19
  4063ec:	bl	4021b0 <fopen@plt>
  4063f0:	cbz	x0, 406788 <ferror@plt+0x4138>
  4063f4:	mov	x25, x0
  4063f8:	str	x21, [sp, #40]
  4063fc:	b	406424 <ferror@plt+0x3dd4>
  406400:	ldur	w3, [x29, #-20]
  406404:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406408:	mov	w0, #0x3                   	// #3
  40640c:	add	x1, x1, #0xb0a
  406410:	mov	x2, x19
  406414:	mov	x4, x21
  406418:	bl	40a230 <ferror@plt+0x7be0>
  40641c:	mov	x0, x28
  406420:	bl	402400 <free@plt>
  406424:	sub	x1, x29, #0x14
  406428:	mov	x0, x25
  40642c:	bl	40ba94 <ferror@plt+0x9444>
  406430:	mov	x28, x0
  406434:	cbz	x0, 4063b0 <ferror@plt+0x3d60>
  406438:	ldrb	w8, [x28]
  40643c:	cbz	w8, 40641c <ferror@plt+0x3dcc>
  406440:	cmp	w8, #0x23
  406444:	b.eq	40641c <ferror@plt+0x3dcc>  // b.none
  406448:	sub	x2, x29, #0x98
  40644c:	mov	x0, x28
  406450:	mov	x1, x26
  406454:	bl	4021a0 <strtok_r@plt>
  406458:	cbz	x0, 40641c <ferror@plt+0x3dcc>
  40645c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406460:	add	x1, x1, #0xa67
  406464:	mov	x21, x0
  406468:	bl	402390 <strcmp@plt>
  40646c:	cbz	w0, 4064d4 <ferror@plt+0x3e84>
  406470:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406474:	mov	x0, x21
  406478:	add	x1, x1, #0xa6e
  40647c:	bl	402390 <strcmp@plt>
  406480:	cbz	w0, 406510 <ferror@plt+0x3ec0>
  406484:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  406488:	mov	x0, x21
  40648c:	add	x1, x1, #0x878
  406490:	bl	402390 <strcmp@plt>
  406494:	cbz	w0, 4065c8 <ferror@plt+0x3f78>
  406498:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40649c:	mov	x0, x21
  4064a0:	add	x1, x1, #0xacc
  4064a4:	bl	402390 <strcmp@plt>
  4064a8:	cbz	w0, 4064c0 <ferror@plt+0x3e70>
  4064ac:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4064b0:	mov	x0, x21
  4064b4:	add	x1, x1, #0xad4
  4064b8:	bl	402390 <strcmp@plt>
  4064bc:	cbnz	w0, 406400 <ferror@plt+0x3db0>
  4064c0:	ldur	w3, [x29, #-20]
  4064c4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4064c8:	mov	w0, #0x6                   	// #6
  4064cc:	add	x1, x1, #0xae3
  4064d0:	b	406410 <ferror@plt+0x3dc0>
  4064d4:	sub	x2, x29, #0x98
  4064d8:	mov	x0, xzr
  4064dc:	mov	x1, x26
  4064e0:	bl	4021a0 <strtok_r@plt>
  4064e4:	cbz	x0, 40641c <ferror@plt+0x3dcc>
  4064e8:	mov	x1, x0
  4064ec:	add	x0, sp, #0x90
  4064f0:	bl	407fc8 <ferror@plt+0x5978>
  4064f4:	sub	x2, x29, #0x98
  4064f8:	mov	x0, xzr
  4064fc:	mov	x1, x26
  406500:	bl	4021a0 <strtok_r@plt>
  406504:	mov	x1, x0
  406508:	cbnz	x0, 4064ec <ferror@plt+0x3e9c>
  40650c:	b	40641c <ferror@plt+0x3dcc>
  406510:	sub	x2, x29, #0x98
  406514:	mov	x0, xzr
  406518:	mov	x1, x26
  40651c:	bl	4021a0 <strtok_r@plt>
  406520:	mov	x23, x0
  406524:	sub	x2, x29, #0x98
  406528:	mov	x0, xzr
  40652c:	mov	x1, x26
  406530:	bl	4021a0 <strtok_r@plt>
  406534:	mov	x22, x0
  406538:	sub	x2, x29, #0x98
  40653c:	mov	x0, xzr
  406540:	mov	x1, x26
  406544:	bl	4021a0 <strtok_r@plt>
  406548:	cbz	x23, 406400 <ferror@plt+0x3db0>
  40654c:	cbz	x22, 406400 <ferror@plt+0x3db0>
  406550:	mov	x27, x0
  406554:	cbz	x0, 406400 <ferror@plt+0x3db0>
  406558:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40655c:	mov	x0, x22
  406560:	add	x1, x1, #0xb37
  406564:	bl	402390 <strcmp@plt>
  406568:	cbz	w0, 406670 <ferror@plt+0x4020>
  40656c:	add	x0, sp, #0x1, lsl #12
  406570:	add	x0, x0, #0x250
  406574:	mov	w2, #0x9                   	// #9
  406578:	mov	x1, x22
  40657c:	bl	402540 <regcomp@plt>
  406580:	cbnz	w0, 4065b4 <ferror@plt+0x3f64>
  406584:	ldr	x1, [sp, #144]
  406588:	add	x0, sp, #0x1, lsl #12
  40658c:	add	x0, x0, #0x250
  406590:	mov	x2, xzr
  406594:	mov	x3, xzr
  406598:	mov	w4, wzr
  40659c:	bl	402520 <regexec@plt>
  4065a0:	mov	w21, w0
  4065a4:	add	x0, sp, #0x1, lsl #12
  4065a8:	add	x0, x0, #0x250
  4065ac:	bl	402530 <regfree@plt>
  4065b0:	cbz	w21, 406670 <ferror@plt+0x4020>
  4065b4:	ldur	w3, [x29, #-20]
  4065b8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4065bc:	mov	w0, #0x6                   	// #6
  4065c0:	add	x1, x1, #0xa77
  4065c4:	b	406664 <ferror@plt+0x4014>
  4065c8:	sub	x2, x29, #0x98
  4065cc:	mov	x0, xzr
  4065d0:	mov	x1, x26
  4065d4:	bl	4021a0 <strtok_r@plt>
  4065d8:	mov	x22, x0
  4065dc:	sub	x2, x29, #0x98
  4065e0:	mov	x0, xzr
  4065e4:	mov	x1, x26
  4065e8:	bl	4021a0 <strtok_r@plt>
  4065ec:	cbz	x22, 406400 <ferror@plt+0x3db0>
  4065f0:	mov	x23, x0
  4065f4:	cbz	x0, 406400 <ferror@plt+0x3db0>
  4065f8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4065fc:	mov	x0, x22
  406600:	add	x1, x1, #0xb37
  406604:	bl	402390 <strcmp@plt>
  406608:	cbz	w0, 406708 <ferror@plt+0x40b8>
  40660c:	add	x0, sp, #0x1, lsl #12
  406610:	add	x0, x0, #0x250
  406614:	mov	w2, #0x9                   	// #9
  406618:	mov	x1, x22
  40661c:	bl	402540 <regcomp@plt>
  406620:	cbnz	w0, 406654 <ferror@plt+0x4004>
  406624:	ldr	x1, [sp, #144]
  406628:	add	x0, sp, #0x1, lsl #12
  40662c:	add	x0, x0, #0x250
  406630:	mov	x2, xzr
  406634:	mov	x3, xzr
  406638:	mov	w4, wzr
  40663c:	bl	402520 <regexec@plt>
  406640:	mov	w21, w0
  406644:	add	x0, sp, #0x1, lsl #12
  406648:	add	x0, x0, #0x250
  40664c:	bl	402530 <regfree@plt>
  406650:	cbz	w21, 406708 <ferror@plt+0x40b8>
  406654:	ldur	w3, [x29, #-20]
  406658:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40665c:	mov	w0, #0x6                   	// #6
  406660:	add	x1, x1, #0xaa0
  406664:	mov	x2, x19
  406668:	mov	x4, x22
  40666c:	b	406418 <ferror@plt+0x3dc8>
  406670:	mov	x0, x23
  406674:	bl	402030 <strlen@plt>
  406678:	mov	x22, x0
  40667c:	mov	x0, x27
  406680:	bl	402030 <strlen@plt>
  406684:	add	x8, x22, x0
  406688:	mov	x21, x0
  40668c:	add	x0, x8, #0x12
  406690:	str	x22, [sp, #16]
  406694:	bl	4021c0 <malloc@plt>
  406698:	cbz	x0, 406760 <ferror@plt+0x4110>
  40669c:	add	x24, x0, #0x10
  4066a0:	mov	x22, x0
  4066a4:	mov	x0, x24
  4066a8:	mov	x1, x27
  4066ac:	mov	x2, x21
  4066b0:	bl	401ff0 <memcpy@plt>
  4066b4:	mov	x1, x23
  4066b8:	ldr	x23, [sp, #16]
  4066bc:	mov	w8, #0x2f                  	// #47
  4066c0:	strb	w8, [x24, x21]
  4066c4:	add	x21, x21, #0x1
  4066c8:	add	x0, x24, x21
  4066cc:	mov	x2, x23
  4066d0:	bl	401ff0 <memcpy@plt>
  4066d4:	add	x8, x21, x23
  4066d8:	strb	wzr, [x24, x8]
  4066dc:	mov	x2, x24
  4066e0:	ldr	x24, [sp]
  4066e4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4066e8:	mov	w0, #0x7                   	// #7
  4066ec:	add	x1, x1, #0xb56
  4066f0:	str	x8, [x22, #8]
  4066f4:	bl	40a230 <ferror@plt+0x7be0>
  4066f8:	ldr	x8, [sp, #4264]
  4066fc:	str	x22, [sp, #4264]
  406700:	str	x8, [x22]
  406704:	b	40641c <ferror@plt+0x3dcc>
  406708:	mov	x0, x23
  40670c:	bl	402030 <strlen@plt>
  406710:	mov	x22, x0
  406714:	add	x0, x0, #0x11
  406718:	bl	4021c0 <malloc@plt>
  40671c:	cbz	x0, 406774 <ferror@plt+0x4124>
  406720:	add	x24, x0, #0x10
  406724:	mov	x21, x0
  406728:	mov	x0, x24
  40672c:	mov	x1, x23
  406730:	bl	4024a0 <strcpy@plt>
  406734:	mov	x2, x24
  406738:	ldr	x24, [sp]
  40673c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406740:	mov	w0, #0x7                   	// #7
  406744:	add	x1, x1, #0xb85
  406748:	str	x22, [x21, #8]
  40674c:	bl	40a230 <ferror@plt+0x7be0>
  406750:	ldr	x8, [sp, #4280]
  406754:	str	x21, [sp, #4280]
  406758:	str	x8, [x21]
  40675c:	b	40641c <ferror@plt+0x3dcc>
  406760:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406764:	mov	w0, #0x3                   	// #3
  406768:	add	x1, x1, #0xb39
  40676c:	bl	40a230 <ferror@plt+0x7be0>
  406770:	b	40641c <ferror@plt+0x3dcc>
  406774:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406778:	mov	w0, #0x3                   	// #3
  40677c:	add	x1, x1, #0xb68
  406780:	bl	40a230 <ferror@plt+0x7be0>
  406784:	b	40641c <ferror@plt+0x3dcc>
  406788:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40678c:	mov	w0, #0x3                   	// #3
  406790:	add	x1, x1, #0xa51
  406794:	mov	x2, x19
  406798:	bl	40a230 <ferror@plt+0x7be0>
  40679c:	b	4063bc <ferror@plt+0x3d6c>
  4067a0:	ldrsw	x8, [x26, #888]
  4067a4:	cmp	w8, w23
  4067a8:	b.ge	40685c <ferror@plt+0x420c>  // b.tcont
  4067ac:	add	x19, x24, x8, lsl #3
  4067b0:	sub	w20, w23, w8
  4067b4:	ldr	x21, [x19]
  4067b8:	ldrb	w8, [x21]
  4067bc:	cmp	w8, #0x2f
  4067c0:	b.ne	4072c0 <ferror@plt+0x4c70>  // b.any
  4067c4:	ldr	x0, [sp, #72]
  4067c8:	add	x2, sp, #0x1, lsl #12
  4067cc:	add	x2, x2, #0x250
  4067d0:	mov	x1, x21
  4067d4:	bl	410adc <ferror@plt+0xe48c>
  4067d8:	tbnz	w0, #31, 4072d4 <ferror@plt+0x4c84>
  4067dc:	ldr	x1, [sp, #4688]
  4067e0:	add	x0, sp, #0x40
  4067e4:	bl	4079fc <ferror@plt+0x53ac>
  4067e8:	tbnz	w0, #31, 407344 <ferror@plt+0x4cf4>
  4067ec:	subs	w20, w20, #0x1
  4067f0:	add	x19, x19, #0x8
  4067f4:	b.ne	4067b4 <ferror@plt+0x4164>  // b.any
  4067f8:	b	40685c <ferror@plt+0x420c>
  4067fc:	mov	x24, xzr
  406800:	b	406808 <ferror@plt+0x41b8>
  406804:	ldur	x24, [x29, #-168]
  406808:	mov	x0, x24
  40680c:	bl	402400 <free@plt>
  406810:	ldr	x8, [sp, #4272]
  406814:	cbnz	x8, 406828 <ferror@plt+0x41d8>
  406818:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40681c:	add	x1, x1, #0x922
  406820:	add	x0, sp, #0x90
  406824:	bl	407fc8 <ferror@plt+0x5978>
  406828:	ldr	x8, [sp, #64]
  40682c:	add	x0, sp, #0x40
  406830:	add	x1, x8, #0x8
  406834:	bl	408318 <ferror@plt+0x5cc8>
  406838:	tbnz	w0, #31, 4069e8 <ferror@plt+0x4398>
  40683c:	ldr	x8, [sp, #64]
  406840:	ldr	x19, [x8, #4136]
  406844:	cbz	x19, 40685c <ferror@plt+0x420c>
  406848:	add	x1, x19, #0x10
  40684c:	add	x0, sp, #0x40
  406850:	bl	408318 <ferror@plt+0x5cc8>
  406854:	ldr	x19, [x19]
  406858:	cbnz	x19, 406848 <ferror@plt+0x41f8>
  40685c:	ldr	x0, [sp, #120]
  406860:	add	x1, sp, #0x1, lsl #12
  406864:	add	x1, x1, #0x250
  406868:	bl	40b3f8 <ferror@plt+0x8da8>
  40686c:	ldr	x22, [sp, #8]
  406870:	add	x0, sp, #0x1, lsl #12
  406874:	add	x0, x0, #0x250
  406878:	sub	x2, x29, #0x98
  40687c:	mov	x1, xzr
  406880:	bl	40b408 <ferror@plt+0x8db8>
  406884:	tbz	w0, #0, 4068b8 <ferror@plt+0x4268>
  406888:	ldur	x1, [x29, #-152]
  40688c:	ldr	x8, [sp, #88]
  406890:	mov	x0, x22
  406894:	strh	w8, [x1, #104]
  406898:	bl	40aa24 <ferror@plt+0x83d4>
  40689c:	tbz	w0, #31, 406870 <ferror@plt+0x4220>
  4068a0:	neg	w0, w0
  4068a4:	bl	4022a0 <strerror@plt>
  4068a8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4068ac:	mov	x2, x0
  4068b0:	add	x1, x1, #0x27d
  4068b4:	b	4069fc <ferror@plt+0x43ac>
  4068b8:	ldr	x8, [sp, #64]
  4068bc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4068c0:	add	x1, x1, #0xd31
  4068c4:	add	x0, x8, #0x8
  4068c8:	bl	408ba0 <ferror@plt+0x6550>
  4068cc:	cbz	x0, 406adc <ferror@plt+0x448c>
  4068d0:	mov	x21, x0
  4068d4:	add	x0, sp, #0x1, lsl #12
  4068d8:	add	x0, x0, #0x250
  4068dc:	mov	w1, #0x1000                	// #4096
  4068e0:	add	x20, sp, #0x1, lsl #12
  4068e4:	mov	x2, x21
  4068e8:	add	x20, x20, #0x250
  4068ec:	bl	402610 <fgets@plt>
  4068f0:	mov	w19, wzr
  4068f4:	cbnz	x0, 4069a0 <ferror@plt+0x4350>
  4068f8:	mov	x0, x21
  4068fc:	mov	x1, xzr
  406900:	mov	w2, wzr
  406904:	bl	402310 <fseek@plt>
  406908:	add	x0, sp, #0x1, lsl #12
  40690c:	add	x0, x0, #0x250
  406910:	mov	w1, #0x1000                	// #4096
  406914:	add	x20, sp, #0x1, lsl #12
  406918:	mov	x2, x21
  40691c:	add	x20, x20, #0x250
  406920:	bl	402610 <fgets@plt>
  406924:	cbz	x0, 406a90 <ferror@plt+0x4440>
  406928:	neg	w19, w19
  40692c:	b	40694c <ferror@plt+0x42fc>
  406930:	add	x0, sp, #0x1, lsl #12
  406934:	add	x0, x0, #0x250
  406938:	mov	w1, #0x1000                	// #4096
  40693c:	mov	x2, x21
  406940:	bl	402610 <fgets@plt>
  406944:	add	w19, w19, #0x1
  406948:	cbz	x0, 406a90 <ferror@plt+0x4440>
  40694c:	add	x0, sp, #0x1, lsl #12
  406950:	add	x0, x0, #0x250
  406954:	bl	402030 <strlen@plt>
  406958:	cbz	x0, 406930 <ferror@plt+0x42e0>
  40695c:	ldr	x8, [sp, #112]
  406960:	add	x1, sp, #0x1, lsl #12
  406964:	add	x9, x0, x20
  406968:	add	x1, x1, #0x250
  40696c:	mov	x0, x8
  406970:	sturb	wzr, [x9, #-1]
  406974:	bl	40b078 <ferror@plt+0x8a28>
  406978:	cbz	x0, 406930 <ferror@plt+0x42e0>
  40697c:	str	w19, [x0, #96]
  406980:	b	406930 <ferror@plt+0x42e0>
  406984:	add	x0, sp, #0x1, lsl #12
  406988:	add	x0, x0, #0x250
  40698c:	mov	w1, #0x1000                	// #4096
  406990:	mov	x2, x21
  406994:	add	w19, w19, #0x1
  406998:	bl	402610 <fgets@plt>
  40699c:	cbz	x0, 4068f8 <ferror@plt+0x42a8>
  4069a0:	add	x0, sp, #0x1, lsl #12
  4069a4:	add	x0, x0, #0x250
  4069a8:	bl	402030 <strlen@plt>
  4069ac:	cbz	x0, 406984 <ferror@plt+0x4334>
  4069b0:	add	x8, x0, x20
  4069b4:	ldurb	w8, [x8, #-1]
  4069b8:	cmp	w8, #0xa
  4069bc:	b.eq	406984 <ferror@plt+0x4334>  // b.none
  4069c0:	ldr	x8, [sp, #64]
  4069c4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4069c8:	adrp	x3, 419000 <ferror@plt+0x169b0>
  4069cc:	add	w4, w19, #0x1
  4069d0:	add	x2, x8, #0x8
  4069d4:	add	x1, x1, #0xd3f
  4069d8:	add	x3, x3, #0xd31
  4069dc:	mov	w0, #0x3                   	// #3
  4069e0:	bl	40a230 <ferror@plt+0x7be0>
  4069e4:	b	406ad4 <ferror@plt+0x4484>
  4069e8:	neg	w0, w0
  4069ec:	bl	4022a0 <strerror@plt>
  4069f0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4069f4:	mov	x2, x0
  4069f8:	add	x1, x1, #0x20a
  4069fc:	mov	w0, #0x2                   	// #2
  406a00:	bl	40a230 <ferror@plt+0x7be0>
  406a04:	add	x0, sp, #0x40
  406a08:	bl	407be8 <ferror@plt+0x5598>
  406a0c:	b	406a1c <ferror@plt+0x43cc>
  406a10:	ldr	x8, [x0]
  406a14:	str	x8, [sp, #4264]
  406a18:	bl	402400 <free@plt>
  406a1c:	ldr	x0, [sp, #4264]
  406a20:	cbnz	x0, 406a10 <ferror@plt+0x43c0>
  406a24:	b	406a34 <ferror@plt+0x43e4>
  406a28:	ldr	x8, [x0]
  406a2c:	str	x8, [sp, #4272]
  406a30:	bl	402400 <free@plt>
  406a34:	ldr	x0, [sp, #4272]
  406a38:	cbnz	x0, 406a28 <ferror@plt+0x43d8>
  406a3c:	b	406a4c <ferror@plt+0x43fc>
  406a40:	ldr	x8, [x0]
  406a44:	str	x8, [sp, #4280]
  406a48:	bl	402400 <free@plt>
  406a4c:	ldr	x0, [sp, #4280]
  406a50:	cbnz	x0, 406a40 <ferror@plt+0x43f0>
  406a54:	mov	w21, #0x1                   	// #1
  406a58:	ldr	x0, [sp, #48]
  406a5c:	bl	402400 <free@plt>
  406a60:	ldr	x0, [sp, #56]
  406a64:	bl	402400 <free@plt>
  406a68:	mov	w0, w21
  406a6c:	add	sp, sp, #0x3, lsl #12
  406a70:	add	sp, sp, #0xb00
  406a74:	ldp	x20, x19, [sp, #80]
  406a78:	ldp	x22, x21, [sp, #64]
  406a7c:	ldp	x24, x23, [sp, #48]
  406a80:	ldp	x26, x25, [sp, #32]
  406a84:	ldp	x28, x27, [sp, #16]
  406a88:	ldp	x29, x30, [sp], #96
  406a8c:	ret
  406a90:	adrp	x1, 408000 <ferror@plt+0x59b0>
  406a94:	add	x1, x1, #0xc64
  406a98:	mov	x0, x22
  406a9c:	bl	40ab98 <ferror@plt+0x8548>
  406aa0:	ldr	x8, [sp, #88]
  406aa4:	cbz	x8, 406ad4 <ferror@plt+0x4484>
  406aa8:	ldr	x9, [sp, #80]
  406aac:	subs	x12, x8, #0x1
  406ab0:	b.ne	4072f8 <ferror@plt+0x4ca8>  // b.any
  406ab4:	mov	x11, xzr
  406ab8:	mov	w10, wzr
  406abc:	ldr	x12, [x9, x11, lsl #3]
  406ac0:	add	w11, w10, #0x1
  406ac4:	cmp	x8, x11
  406ac8:	strh	w10, [x12, #104]
  406acc:	mov	w10, w11
  406ad0:	b.hi	406abc <ferror@plt+0x446c>  // b.pmore
  406ad4:	mov	x0, x21
  406ad8:	bl	402180 <fclose@plt>
  406adc:	ldr	x2, [sp, #88]
  406ae0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406ae4:	add	x1, x1, #0xda9
  406ae8:	mov	w0, #0x7                   	// #7
  406aec:	bl	40a230 <ferror@plt+0x7be0>
  406af0:	ldr	x21, [sp, #88]
  406af4:	cmp	x21, #0x1
  406af8:	b.lt	406d30 <ferror@plt+0x46e0>  // b.tstop
  406afc:	ldr	x19, [sp, #80]
  406b00:	adrp	x24, 419000 <ferror@plt+0x169b0>
  406b04:	mov	w20, #0x1010                	// #4112
  406b08:	add	x24, x24, #0x874
  406b0c:	add	x25, x19, x21, lsl #3
  406b10:	b	406b4c <ferror@plt+0x44fc>
  406b14:	mov	x0, xzr
  406b18:	bl	413ac0 <ferror@plt+0x11470>
  406b1c:	mov	x1, x21
  406b20:	ldr	x0, [x1], #32
  406b24:	bl	413010 <ferror@plt+0x109c0>
  406b28:	mov	x1, x21
  406b2c:	ldr	x0, [x1], #40
  406b30:	bl	413b2c <ferror@plt+0x114dc>
  406b34:	ldr	x0, [x21]
  406b38:	bl	411044 <ferror@plt+0xe9f4>
  406b3c:	add	x19, x19, #0x8
  406b40:	cmp	x19, x25
  406b44:	str	xzr, [x21]
  406b48:	b.cs	406d2c <ferror@plt+0x46dc>  // b.hs, b.nlast
  406b4c:	ldr	x21, [x19]
  406b50:	str	xzr, [sp, #4688]
  406b54:	add	x1, sp, #0x1, lsl #12
  406b58:	add	x1, x1, #0x250
  406b5c:	ldr	x0, [x21]
  406b60:	bl	4138e0 <ferror@plt+0x11290>
  406b64:	tbnz	w0, #31, 406ce4 <ferror@plt+0x4694>
  406b68:	ldr	x26, [sp, #4688]
  406b6c:	cbz	x26, 406b14 <ferror@plt+0x44c4>
  406b70:	cbnz	x21, 406ba8 <ferror@plt+0x4558>
  406b74:	b	406c60 <ferror@plt+0x4610>
  406b78:	ldr	x5, [x21, #8]
  406b7c:	mov	w0, #0x7                   	// #7
  406b80:	mov	x1, x24
  406b84:	mov	x2, x27
  406b88:	mov	x3, x28
  406b8c:	mov	x4, x21
  406b90:	bl	40a230 <ferror@plt+0x7be0>
  406b94:	ldr	x8, [x26]
  406b98:	ldr	x0, [sp, #4688]
  406b9c:	cmp	x8, x0
  406ba0:	csel	x26, xzr, x8, eq  // eq = none
  406ba4:	cbz	x26, 406b18 <ferror@plt+0x44c8>
  406ba8:	mov	x0, x26
  406bac:	bl	413af8 <ferror@plt+0x114a8>
  406bb0:	mov	x22, x0
  406bb4:	mov	x0, x26
  406bb8:	bl	413b10 <ferror@plt+0x114c0>
  406bbc:	mov	x8, x22
  406bc0:	ldrb	w9, [x8], #1
  406bc4:	ldr	x10, [sp, #64]
  406bc8:	mov	x28, x0
  406bcc:	ldrb	w10, [x10, x20]
  406bd0:	cmp	w9, w10
  406bd4:	csel	x22, x8, x22, eq  // eq = none
  406bd8:	mov	x0, x22
  406bdc:	bl	402030 <strlen@plt>
  406be0:	mov	x23, x0
  406be4:	add	x0, x0, #0x11
  406be8:	bl	4021c0 <malloc@plt>
  406bec:	cbz	x0, 406b94 <ferror@plt+0x4544>
  406bf0:	stp	x21, x28, [x0]
  406bf4:	add	x28, x0, #0x10
  406bf8:	mov	x27, x0
  406bfc:	add	x2, x23, #0x1
  406c00:	mov	x0, x28
  406c04:	mov	x1, x22
  406c08:	bl	401ff0 <memcpy@plt>
  406c0c:	ldr	x0, [sp, #128]
  406c10:	mov	x1, x28
  406c14:	mov	x2, x27
  406c18:	bl	40accc <ferror@plt+0x867c>
  406c1c:	tbz	w0, #31, 406b78 <ferror@plt+0x4528>
  406c20:	mov	x0, x27
  406c24:	bl	402400 <free@plt>
  406c28:	b	406b94 <ferror@plt+0x4544>
  406c2c:	adrp	x5, 419000 <ferror@plt+0x169b0>
  406c30:	mov	w0, #0x7                   	// #7
  406c34:	mov	x1, x24
  406c38:	mov	x2, x27
  406c3c:	mov	x3, x28
  406c40:	mov	x4, xzr
  406c44:	add	x5, x5, #0x832
  406c48:	bl	40a230 <ferror@plt+0x7be0>
  406c4c:	ldr	x8, [x26]
  406c50:	ldr	x0, [sp, #4688]
  406c54:	cmp	x8, x0
  406c58:	csel	x26, xzr, x8, eq  // eq = none
  406c5c:	cbz	x26, 406b18 <ferror@plt+0x44c8>
  406c60:	mov	x0, x26
  406c64:	bl	413af8 <ferror@plt+0x114a8>
  406c68:	mov	x22, x0
  406c6c:	mov	x0, x26
  406c70:	bl	413b10 <ferror@plt+0x114c0>
  406c74:	mov	x8, x22
  406c78:	ldrb	w9, [x8], #1
  406c7c:	ldr	x10, [sp, #64]
  406c80:	mov	x28, x0
  406c84:	ldrb	w10, [x10, x20]
  406c88:	cmp	w9, w10
  406c8c:	csel	x22, x8, x22, eq  // eq = none
  406c90:	mov	x0, x22
  406c94:	bl	402030 <strlen@plt>
  406c98:	mov	x23, x0
  406c9c:	add	x0, x0, #0x11
  406ca0:	bl	4021c0 <malloc@plt>
  406ca4:	cbz	x0, 406c4c <ferror@plt+0x45fc>
  406ca8:	stp	xzr, x28, [x0]
  406cac:	add	x28, x0, #0x10
  406cb0:	mov	x27, x0
  406cb4:	add	x2, x23, #0x1
  406cb8:	mov	x0, x28
  406cbc:	mov	x1, x22
  406cc0:	bl	401ff0 <memcpy@plt>
  406cc4:	ldr	x0, [sp, #128]
  406cc8:	mov	x1, x28
  406ccc:	mov	x2, x27
  406cd0:	bl	40accc <ferror@plt+0x867c>
  406cd4:	tbz	w0, #31, 406c2c <ferror@plt+0x45dc>
  406cd8:	mov	x0, x27
  406cdc:	bl	402400 <free@plt>
  406ce0:	b	406c4c <ferror@plt+0x45fc>
  406ce4:	ldr	x22, [x21, #8]
  406ce8:	cmn	w0, #0x2
  406cec:	b.ne	406d08 <ferror@plt+0x46b8>  // b.any
  406cf0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406cf4:	mov	w0, #0x7                   	// #7
  406cf8:	add	x1, x1, #0xdc5
  406cfc:	mov	x2, x22
  406d00:	bl	40a230 <ferror@plt+0x7be0>
  406d04:	b	406b1c <ferror@plt+0x44cc>
  406d08:	neg	w0, w0
  406d0c:	bl	4022a0 <strerror@plt>
  406d10:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406d14:	mov	x3, x0
  406d18:	mov	w0, #0x3                   	// #3
  406d1c:	add	x1, x1, #0xdde
  406d20:	mov	x2, x22
  406d24:	bl	40a230 <ferror@plt+0x7be0>
  406d28:	b	406b1c <ferror@plt+0x44cc>
  406d2c:	ldr	x21, [sp, #88]
  406d30:	ldr	x0, [sp, #128]
  406d34:	bl	40b3f0 <ferror@plt+0x8da0>
  406d38:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406d3c:	mov	w3, w0
  406d40:	add	x1, x1, #0xe02
  406d44:	mov	w0, #0x7                   	// #7
  406d48:	mov	x2, x21
  406d4c:	bl	40a230 <ferror@plt+0x7be0>
  406d50:	ldr	x0, [sp, #128]
  406d54:	ldr	x21, [sp, #88]
  406d58:	bl	40b3f0 <ferror@plt+0x8da0>
  406d5c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406d60:	mov	w3, w0
  406d64:	add	x1, x1, #0xe2c
  406d68:	mov	w0, #0x7                   	// #7
  406d6c:	mov	x2, x21
  406d70:	bl	40a230 <ferror@plt+0x7be0>
  406d74:	ldr	x21, [sp, #88]
  406d78:	cmp	x21, #0x1
  406d7c:	b.lt	406f74 <ferror@plt+0x4924>  // b.tstop
  406d80:	ldr	x19, [sp, #80]
  406d84:	mov	w20, #0x1010                	// #4112
  406d88:	add	x8, x19, x21, lsl #3
  406d8c:	str	x8, [sp, #40]
  406d90:	b	406db8 <ferror@plt+0x4768>
  406d94:	ldr	x2, [x23, #8]
  406d98:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406d9c:	mov	w0, #0x7                   	// #7
  406da0:	add	x1, x1, #0xe59
  406da4:	bl	40a230 <ferror@plt+0x7be0>
  406da8:	ldr	x8, [sp, #40]
  406dac:	add	x19, x19, #0x8
  406db0:	cmp	x19, x8
  406db4:	b.cs	406f70 <ferror@plt+0x4920>  // b.hs, b.nlast
  406db8:	ldr	x23, [x19]
  406dbc:	ldr	x8, [x23, #40]
  406dc0:	cbz	x8, 406d94 <ferror@plt+0x4744>
  406dc4:	ldr	x2, [x23, #8]
  406dc8:	ldr	x21, [sp, #64]
  406dcc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406dd0:	mov	w0, #0x7                   	// #7
  406dd4:	add	x1, x1, #0xeac
  406dd8:	bl	40a230 <ferror@plt+0x7be0>
  406ddc:	ldr	x28, [x23, #40]
  406de0:	cbz	x28, 406da8 <ferror@plt+0x4758>
  406de4:	mov	w8, #0x1011                	// #4113
  406de8:	add	x25, x21, x8
  406dec:	add	x21, x23, #0x30
  406df0:	b	406e08 <ferror@plt+0x47b8>
  406df4:	ldr	x8, [x28]
  406df8:	ldr	x9, [x23, #40]
  406dfc:	cmp	x8, x9
  406e00:	csel	x28, xzr, x8, eq  // eq = none
  406e04:	cbz	x28, 406da8 <ferror@plt+0x4758>
  406e08:	mov	x0, x28
  406e0c:	bl	413d50 <ferror@plt+0x11700>
  406e10:	mov	x22, x0
  406e14:	mov	x0, x28
  406e18:	bl	413d68 <ferror@plt+0x11718>
  406e1c:	mov	x24, x0
  406e20:	mov	x0, x28
  406e24:	bl	413d84 <ferror@plt+0x11734>
  406e28:	ldr	x8, [sp, #64]
  406e2c:	mov	x9, x22
  406e30:	mov	w26, w0
  406e34:	ldr	x0, [sp, #128]
  406e38:	ldrb	w8, [x8, x20]
  406e3c:	ldrb	w10, [x9], #1
  406e40:	cmp	w10, #0x2e
  406e44:	csel	x10, x22, x9, ne  // ne = any
  406e48:	ldrb	w10, [x10]
  406e4c:	csel	x9, x9, x22, eq  // eq = none
  406e50:	cmp	w10, w8
  406e54:	cinc	x1, x9, eq  // eq = none
  406e58:	bl	40b078 <ferror@plt+0x8a28>
  406e5c:	cbz	x0, 406ed4 <ferror@plt+0x4884>
  406e60:	ldrb	w8, [x25]
  406e64:	mov	x27, x0
  406e68:	cbz	w8, 406ebc <ferror@plt+0x486c>
  406e6c:	cmp	w26, #0x57
  406e70:	b.eq	406ebc <ferror@plt+0x486c>  // b.none
  406e74:	ldr	x3, [x27, #8]
  406e78:	cmp	x3, x24
  406e7c:	b.eq	406ebc <ferror@plt+0x486c>  // b.none
  406e80:	ldr	x4, [x23, #8]
  406e84:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406e88:	add	x2, x27, #0x10
  406e8c:	mov	w0, #0x7                   	// #7
  406e90:	add	x1, x1, #0xf00
  406e94:	mov	x5, x24
  406e98:	bl	40a230 <ferror@plt+0x7be0>
  406e9c:	ldrb	w8, [x25, #1]
  406ea0:	cbz	w8, 406ebc <ferror@plt+0x486c>
  406ea4:	ldr	x2, [x23, #8]
  406ea8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406eac:	mov	w0, #0x4                   	// #4
  406eb0:	add	x1, x1, #0xf23
  406eb4:	mov	x3, x22
  406eb8:	bl	40a230 <ferror@plt+0x7be0>
  406ebc:	mov	x22, x27
  406ec0:	ldr	x2, [x23, #8]
  406ec4:	ldr	x8, [x22], #16
  406ec8:	cbz	x8, 406f1c <ferror@plt+0x48cc>
  406ecc:	ldr	x4, [x8, #8]
  406ed0:	b	406f24 <ferror@plt+0x48d4>
  406ed4:	ldr	x2, [x23, #8]
  406ed8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406edc:	mov	w0, #0x7                   	// #7
  406ee0:	add	x1, x1, #0xec3
  406ee4:	mov	w3, w26
  406ee8:	mov	x4, x22
  406eec:	bl	40a230 <ferror@plt+0x7be0>
  406ef0:	cmp	w26, #0x57
  406ef4:	b.eq	406df4 <ferror@plt+0x47a4>  // b.none
  406ef8:	ldrb	w8, [x25, #1]
  406efc:	cbz	w8, 406df4 <ferror@plt+0x47a4>
  406f00:	ldr	x2, [x23, #8]
  406f04:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406f08:	mov	w0, #0x4                   	// #4
  406f0c:	add	x1, x1, #0xee4
  406f10:	mov	x3, x22
  406f14:	bl	40a230 <ferror@plt+0x7be0>
  406f18:	b	406df4 <ferror@plt+0x47a4>
  406f1c:	adrp	x4, 419000 <ferror@plt+0x169b0>
  406f20:	add	x4, x4, #0xf61
  406f24:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406f28:	mov	w0, #0x7                   	// #7
  406f2c:	add	x1, x1, #0xf4c
  406f30:	mov	x3, x22
  406f34:	bl	40a230 <ferror@plt+0x7be0>
  406f38:	ldr	x1, [x27]
  406f3c:	cbz	x1, 406df4 <ferror@plt+0x47a4>
  406f40:	mov	x0, x21
  406f44:	bl	40aab0 <ferror@plt+0x8460>
  406f48:	tbnz	w0, #31, 406df4 <ferror@plt+0x47a4>
  406f4c:	ldr	x8, [x27]
  406f50:	mov	x2, x22
  406f54:	ldrh	w9, [x8, #106]
  406f58:	ldr	x3, [x8, #8]
  406f5c:	add	w9, w9, #0x1
  406f60:	strh	w9, [x8, #106]
  406f64:	ldr	x1, [x23, #8]
  406f68:	bl	408c7c <ferror@plt+0x662c>
  406f6c:	b	406df4 <ferror@plt+0x47a4>
  406f70:	ldr	x21, [sp, #88]
  406f74:	ldr	x0, [sp, #128]
  406f78:	bl	40b3f0 <ferror@plt+0x8da0>
  406f7c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406f80:	mov	w3, w0
  406f84:	add	x1, x1, #0xe7d
  406f88:	mov	w0, #0x7                   	// #7
  406f8c:	mov	x2, x21
  406f90:	bl	40a230 <ferror@plt+0x7be0>
  406f94:	ldr	x19, [sp, #88]
  406f98:	lsl	w8, w19, #1
  406f9c:	and	x8, x8, #0x1fffe
  406fa0:	add	x0, x8, x8, lsl #1
  406fa4:	bl	4021c0 <malloc@plt>
  406fa8:	cbz	x0, 406a04 <ferror@plt+0x43b4>
  406fac:	and	w21, w19, #0xffff
  406fb0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406fb4:	mov	x22, x0
  406fb8:	add	x1, x1, #0xf7e
  406fbc:	mov	w0, #0x7                   	// #7
  406fc0:	mov	w2, w21
  406fc4:	bl	40a230 <ferror@plt+0x7be0>
  406fc8:	ldr	x8, [sp, #88]
  406fcc:	mov	w9, #0xffff                	// #65535
  406fd0:	cmp	x8, x9
  406fd4:	b.cs	4079bc <ferror@plt+0x536c>  // b.hs, b.nlast
  406fd8:	ldr	x20, [sp, #80]
  406fdc:	cbz	w21, 407118 <ferror@plt+0x4ac8>
  406fe0:	lsl	x11, x21, #1
  406fe4:	add	x10, x22, x11
  406fe8:	mov	w12, wzr
  406fec:	mov	w9, wzr
  406ff0:	add	x11, x10, x11
  406ff4:	mov	x13, x20
  406ff8:	b	40700c <ferror@plt+0x49bc>
  406ffc:	add	w12, w12, #0x1
  407000:	cmp	w21, w12, uxth
  407004:	add	x13, x13, #0x8
  407008:	b.ls	407030 <ferror@plt+0x49e0>  // b.plast
  40700c:	ldr	x14, [x13]
  407010:	and	x15, x12, #0xffff
  407014:	ldrh	w14, [x14, #106]
  407018:	strh	w14, [x22, x15, lsl #1]
  40701c:	cbnz	w14, 406ffc <ferror@plt+0x49ac>
  407020:	and	x14, x9, #0xffff
  407024:	add	w9, w9, #0x1
  407028:	strh	w12, [x10, x14, lsl #1]
  40702c:	b	406ffc <ferror@plt+0x49ac>
  407030:	tst	w9, #0xffff
  407034:	b.eq	4070c8 <ferror@plt+0x4a78>  // b.none
  407038:	mov	w12, wzr
  40703c:	b	40704c <ferror@plt+0x49fc>
  407040:	tst	w9, #0xffff
  407044:	add	w12, w12, #0x1
  407048:	b.eq	4070c0 <ferror@plt+0x4a70>  // b.none
  40704c:	sub	w9, w9, #0x1
  407050:	and	x13, x9, #0xffff
  407054:	ldrh	w14, [x10, x13, lsl #1]
  407058:	and	w15, w12, #0xffff
  40705c:	and	x16, x12, #0xffff
  407060:	ldr	x13, [x20, x14, lsl #3]
  407064:	str	w15, [x13, #100]
  407068:	strh	w14, [x11, x16, lsl #1]
  40706c:	ldr	x14, [x13, #56]
  407070:	cmp	x14, #0x1
  407074:	b.lt	407040 <ferror@plt+0x49f0>  // b.tstop
  407078:	ldr	x13, [x13, #48]
  40707c:	add	x14, x13, x14, lsl #3
  407080:	b	407090 <ferror@plt+0x4a40>
  407084:	add	x13, x13, #0x8
  407088:	cmp	x13, x14
  40708c:	b.cs	407040 <ferror@plt+0x49f0>  // b.hs, b.nlast
  407090:	ldr	x15, [x13]
  407094:	ldrh	w15, [x15, #104]
  407098:	ldrh	w16, [x22, x15, lsl #1]
  40709c:	cbz	w16, 40799c <ferror@plt+0x534c>
  4070a0:	sub	w16, w16, #0x1
  4070a4:	tst	w16, #0xffff
  4070a8:	strh	w16, [x22, x15, lsl #1]
  4070ac:	b.ne	407084 <ferror@plt+0x4a34>  // b.any
  4070b0:	and	x16, x9, #0xffff
  4070b4:	add	w9, w9, #0x1
  4070b8:	strh	w15, [x10, x16, lsl #1]
  4070bc:	b	407084 <ferror@plt+0x4a34>
  4070c0:	cmp	w21, w12, uxth
  4070c4:	b.ls	407118 <ferror@plt+0x4ac8>  // b.plast
  4070c8:	tst	w19, #0xffff
  4070cc:	b.eq	407518 <ferror@plt+0x4ec8>  // b.none
  4070d0:	mov	x20, xzr
  4070d4:	mov	x23, xzr
  4070d8:	mov	x21, xzr
  4070dc:	and	x19, x19, #0xffff
  4070e0:	b	4070f0 <ferror@plt+0x4aa0>
  4070e4:	add	x20, x20, #0x1
  4070e8:	cmp	x19, x20
  4070ec:	b.eq	407520 <ferror@plt+0x4ed0>  // b.none
  4070f0:	ldrh	w8, [x22, x20, lsl #1]
  4070f4:	cbz	w8, 4070e4 <ferror@plt+0x4a94>
  4070f8:	ldr	x8, [sp, #80]
  4070fc:	mov	x0, x21
  407100:	ldr	x1, [x8, x20, lsl #3]
  407104:	bl	40d134 <ferror@plt+0xaae4>
  407108:	cbz	x0, 407808 <ferror@plt+0x51b8>
  40710c:	add	x23, x23, #0x1
  407110:	mov	x21, x0
  407114:	b	4070e4 <ferror@plt+0x4a94>
  407118:	cmp	x8, #0x1
  40711c:	b.lt	40715c <ferror@plt+0x4b0c>  // b.tstop
  407120:	adrp	x23, 408000 <ferror@plt+0x59b0>
  407124:	add	x19, x20, x8, lsl #3
  407128:	add	x23, x23, #0xd1c
  40712c:	b	40713c <ferror@plt+0x4aec>
  407130:	add	x20, x20, #0x8
  407134:	cmp	x20, x19
  407138:	b.cs	40715c <ferror@plt+0x4b0c>  // b.hs, b.nlast
  40713c:	ldr	x8, [x20]
  407140:	ldr	x9, [x8, #56]
  407144:	cmp	x9, #0x2
  407148:	b.cc	407130 <ferror@plt+0x4ae0>  // b.lo, b.ul, b.last
  40714c:	add	x0, x8, #0x30
  407150:	mov	x1, x23
  407154:	bl	40ab98 <ferror@plt+0x8548>
  407158:	b	407130 <ferror@plt+0x4ae0>
  40715c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407160:	add	x1, x1, #0x29
  407164:	mov	w0, #0x7                   	// #7
  407168:	mov	w2, w21
  40716c:	bl	40a230 <ferror@plt+0x7be0>
  407170:	mov	x0, x22
  407174:	bl	402400 <free@plt>
  407178:	ldr	x19, [sp, #64]
  40717c:	sub	x0, x29, #0x98
  407180:	mov	x1, xzr
  407184:	bl	402220 <gettimeofday@plt>
  407188:	ldr	x21, [sp, #32]
  40718c:	cbz	x21, 407370 <ferror@plt+0x4d20>
  407190:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  407194:	add	x20, sp, #0x1, lsl #12
  407198:	adrp	x19, 42d000 <ferror@plt+0x2a9b0>
  40719c:	add	x8, x8, #0x890
  4071a0:	add	x20, x20, #0x250
  4071a4:	str	x8, [x19, #992]
  4071a8:	movi	v0.2d, #0x0
  4071ac:	stur	q0, [x20, #239]
  4071b0:	str	q0, [sp, #4912]
  4071b4:	str	q0, [sp, #4896]
  4071b8:	str	q0, [sp, #4880]
  4071bc:	str	q0, [sp, #4864]
  4071c0:	str	q0, [sp, #4848]
  4071c4:	str	q0, [sp, #4832]
  4071c8:	str	q0, [sp, #4816]
  4071cc:	str	q0, [sp, #4800]
  4071d0:	str	q0, [sp, #4784]
  4071d4:	str	q0, [sp, #4768]
  4071d8:	str	q0, [sp, #4752]
  4071dc:	str	q0, [sp, #4736]
  4071e0:	str	q0, [sp, #4720]
  4071e4:	str	q0, [sp, #4704]
  4071e8:	str	q0, [sp, #4688]
  4071ec:	ldr	x8, [x8, #8]
  4071f0:	add	x0, sp, #0x40
  4071f4:	mov	x1, x21
  4071f8:	blr	x8
  4071fc:	ldr	x9, [x19, #992]
  407200:	add	x8, x9, #0x10
  407204:	str	x8, [x19, #992]
  407208:	ldr	x9, [x9, #16]
  40720c:	cbnz	x9, 4071a8 <ferror@plt+0x4b58>
  407210:	mov	w19, wzr
  407214:	lsr	w21, w19, #31
  407218:	add	x0, sp, #0x40
  40721c:	bl	407be8 <ferror@plt+0x5598>
  407220:	ldr	x0, [sp, #4264]
  407224:	cbnz	x0, 405a30 <ferror@plt+0x33e0>
  407228:	b	407238 <ferror@plt+0x4be8>
  40722c:	ldr	x8, [x0]
  407230:	str	x8, [sp, #4272]
  407234:	bl	402400 <free@plt>
  407238:	ldr	x0, [sp, #4272]
  40723c:	cbnz	x0, 40722c <ferror@plt+0x4bdc>
  407240:	b	407250 <ferror@plt+0x4c00>
  407244:	ldr	x8, [x0]
  407248:	str	x8, [sp, #4280]
  40724c:	bl	402400 <free@plt>
  407250:	ldr	x0, [sp, #4280]
  407254:	cbnz	x0, 407244 <ferror@plt+0x4bf4>
  407258:	b	406a58 <ferror@plt+0x4408>
  40725c:	mov	w0, #0x15                  	// #21
  407260:	bl	4021c0 <malloc@plt>
  407264:	cbz	x0, 4061c4 <ferror@plt+0x3b74>
  407268:	mov	x21, x0
  40726c:	mov	w8, #0x4f54                	// #20308
  407270:	mov	x25, x0
  407274:	ldr	x0, [sp, #128]
  407278:	movk	w8, #0x2e43, lsl #16
  40727c:	str	w8, [x25, #16]!
  407280:	mov	x1, x25
  407284:	mov	x2, x21
  407288:	stp	xzr, xzr, [x21]
  40728c:	strb	wzr, [x21, #20]
  407290:	bl	40accc <ferror@plt+0x867c>
  407294:	tbnz	w0, #31, 407820 <ferror@plt+0x51d0>
  407298:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40729c:	adrp	x5, 419000 <ferror@plt+0x169b0>
  4072a0:	add	x1, x1, #0x874
  4072a4:	add	x5, x5, #0x832
  4072a8:	mov	w0, #0x7                   	// #7
  4072ac:	mov	x2, x21
  4072b0:	mov	x3, x25
  4072b4:	mov	x4, xzr
  4072b8:	bl	40a230 <ferror@plt+0x7be0>
  4072bc:	b	4061c4 <ferror@plt+0x3b74>
  4072c0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4072c4:	add	x1, x1, #0x228
  4072c8:	mov	w0, #0x2                   	// #2
  4072cc:	mov	x2, x21
  4072d0:	b	406a00 <ferror@plt+0x43b0>
  4072d4:	neg	w0, w0
  4072d8:	bl	4022a0 <strerror@plt>
  4072dc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4072e0:	mov	x3, x0
  4072e4:	add	x1, x1, #0x240
  4072e8:	mov	w0, #0x2                   	// #2
  4072ec:	mov	x2, x21
  4072f0:	bl	40a230 <ferror@plt+0x7be0>
  4072f4:	b	406a04 <ferror@plt+0x43b4>
  4072f8:	mov	w10, wzr
  4072fc:	cmn	w12, #0x1
  407300:	mov	x11, xzr
  407304:	b.eq	406abc <ferror@plt+0x446c>  // b.none
  407308:	lsr	x12, x12, #32
  40730c:	cbnz	x12, 406abc <ferror@plt+0x446c>
  407310:	and	x11, x8, #0xfffffffffffffffe
  407314:	mov	w10, w11
  407318:	add	x13, x9, x12, lsl #3
  40731c:	ldp	x14, x13, [x13]
  407320:	orr	w15, w12, #0x1
  407324:	strh	w12, [x14, #104]
  407328:	add	x12, x12, #0x2
  40732c:	cmp	x11, x12
  407330:	strh	w15, [x13, #104]
  407334:	b.ne	407318 <ferror@plt+0x4cc8>  // b.any
  407338:	cmp	x8, x11
  40733c:	b.ne	406abc <ferror@plt+0x446c>  // b.any
  407340:	b	406ad4 <ferror@plt+0x4484>
  407344:	neg	w0, w0
  407348:	bl	4022a0 <strerror@plt>
  40734c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407350:	mov	x3, x0
  407354:	add	x1, x1, #0x260
  407358:	mov	w0, #0x2                   	// #2
  40735c:	mov	x2, x21
  407360:	bl	40a230 <ferror@plt+0x7be0>
  407364:	ldr	x0, [sp, #4688]
  407368:	bl	411044 <ferror@plt+0xe9f4>
  40736c:	b	406a04 <ferror@plt+0x43b4>
  407370:	add	x22, x19, #0x8
  407374:	mov	x0, x22
  407378:	mov	w1, wzr
  40737c:	bl	4021d0 <open@plt>
  407380:	add	x20, sp, #0x1, lsl #12
  407384:	add	x20, x20, #0x250
  407388:	tbnz	w0, #31, 40782c <ferror@plt+0x51dc>
  40738c:	ldp	x24, x23, [x29, #-152]
  407390:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  407394:	adrp	x25, 41a000 <ferror@plt+0x179b0>
  407398:	mov	w21, w0
  40739c:	adrp	x19, 42d000 <ferror@plt+0x2a9b0>
  4073a0:	add	x8, x8, #0x890
  4073a4:	add	x25, x25, #0x1b9
  4073a8:	str	x8, [x19, #992]
  4073ac:	b	4073e8 <ferror@plt+0x4d98>
  4073b0:	add	x3, sp, #0x1, lsl #12
  4073b4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4073b8:	add	x3, x3, #0x250
  4073bc:	mov	w0, #0x3                   	// #3
  4073c0:	mov	w4, #0xc1                  	// #193
  4073c4:	mov	w5, #0x1a4                 	// #420
  4073c8:	add	x1, x1, #0x1c7
  4073cc:	mov	x2, x22
  4073d0:	bl	40a230 <ferror@plt+0x7be0>
  4073d4:	ldr	x9, [x19, #992]
  4073d8:	add	x8, x9, #0x10
  4073dc:	str	x8, [x19, #992]
  4073e0:	ldr	x9, [x9, #16]
  4073e4:	cbz	x9, 407864 <ferror@plt+0x5214>
  4073e8:	movi	v0.2d, #0x0
  4073ec:	stur	q0, [x20, #239]
  4073f0:	str	q0, [sp, #4912]
  4073f4:	str	q0, [sp, #4896]
  4073f8:	str	q0, [sp, #4880]
  4073fc:	str	q0, [sp, #4864]
  407400:	str	q0, [sp, #4848]
  407404:	str	q0, [sp, #4832]
  407408:	str	q0, [sp, #4816]
  40740c:	str	q0, [sp, #4800]
  407410:	str	q0, [sp, #4784]
  407414:	str	q0, [sp, #4768]
  407418:	str	q0, [sp, #4752]
  40741c:	str	q0, [sp, #4736]
  407420:	str	q0, [sp, #4720]
  407424:	str	q0, [sp, #4704]
  407428:	str	q0, [sp, #4688]
  40742c:	ldr	x26, [x8]
  407430:	bl	402190 <getpid@plt>
  407434:	mov	w4, w0
  407438:	add	x0, sp, #0x1, lsl #12
  40743c:	add	x0, x0, #0x250
  407440:	mov	w1, #0xff                  	// #255
  407444:	mov	x2, x25
  407448:	mov	x3, x26
  40744c:	mov	x5, x23
  407450:	mov	x6, x24
  407454:	bl	402170 <snprintf@plt>
  407458:	add	x1, sp, #0x1, lsl #12
  40745c:	add	x1, x1, #0x250
  407460:	mov	w2, #0xc1                  	// #193
  407464:	mov	w3, #0x1a4                 	// #420
  407468:	mov	w0, w21
  40746c:	bl	402570 <openat@plt>
  407470:	tbnz	w0, #31, 4073b0 <ferror@plt+0x4d60>
  407474:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407478:	add	x1, x1, #0x1e3
  40747c:	mov	w28, w0
  407480:	bl	402210 <fdopen@plt>
  407484:	cbz	x0, 4074ec <ferror@plt+0x4e9c>
  407488:	ldr	x8, [x19, #992]
  40748c:	mov	x26, x0
  407490:	add	x0, sp, #0x40
  407494:	mov	x1, x26
  407498:	ldr	x8, [x8, #8]
  40749c:	blr	x8
  4074a0:	mov	w27, w0
  4074a4:	mov	x0, x26
  4074a8:	bl	402650 <ferror@plt>
  4074ac:	mov	w28, w0
  4074b0:	mov	x0, x26
  4074b4:	bl	402180 <fclose@plt>
  4074b8:	tbnz	w27, #31, 4078b8 <ferror@plt+0x5268>
  4074bc:	ldr	x8, [x19, #992]
  4074c0:	add	x1, sp, #0x1, lsl #12
  4074c4:	mov	w26, w0
  4074c8:	add	x1, x1, #0x250
  4074cc:	ldr	x3, [x8]
  4074d0:	mov	w0, w21
  4074d4:	mov	w2, w21
  4074d8:	bl	402410 <renameat@plt>
  4074dc:	cbnz	w0, 407928 <ferror@plt+0x52d8>
  4074e0:	orr	w8, w26, w28
  4074e4:	cbz	w8, 4073d4 <ferror@plt+0x4d84>
  4074e8:	b	407960 <ferror@plt+0x5310>
  4074ec:	add	x4, sp, #0x1, lsl #12
  4074f0:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4074f4:	add	x4, x4, #0x250
  4074f8:	mov	w0, #0x3                   	// #3
  4074fc:	add	x1, x1, #0x1e6
  407500:	mov	w2, w28
  407504:	mov	x3, x22
  407508:	bl	40a230 <ferror@plt+0x7be0>
  40750c:	mov	w0, w28
  407510:	bl	4022b0 <close@plt>
  407514:	b	4073d4 <ferror@plt+0x4d84>
  407518:	mov	x21, xzr
  40751c:	mov	x23, xzr
  407520:	lsl	x0, x23, #3
  407524:	bl	4021c0 <malloc@plt>
  407528:	mov	x28, x0
  40752c:	cbz	x0, 4077f4 <ferror@plt+0x51a4>
  407530:	mov	w0, #0x10                  	// #16
  407534:	mov	x1, xzr
  407538:	bl	40abb0 <ferror@plt+0x8560>
  40753c:	str	x0, [sp, #40]
  407540:	cbz	x0, 4077f4 <ferror@plt+0x51a4>
  407544:	stp	x23, x28, [sp, #16]
  407548:	mov	w23, #0x1                   	// #1
  40754c:	b	407554 <ferror@plt+0x4f04>
  407550:	tbnz	w26, #31, 407888 <ferror@plt+0x5238>
  407554:	cbz	x21, 40786c <ferror@plt+0x521c>
  407558:	ldr	x19, [x21, #16]
  40755c:	mov	x0, x21
  407560:	bl	40d278 <ferror@plt+0xac28>
  407564:	mov	x21, x0
  407568:	mov	w0, #0x10                  	// #16
  40756c:	bl	4021c0 <malloc@plt>
  407570:	cbz	x0, 407850 <ferror@plt+0x5200>
  407574:	mov	x24, x0
  407578:	stp	xzr, x19, [x0]
  40757c:	mov	x0, xzr
  407580:	mov	x1, x24
  407584:	bl	40d134 <ferror@plt+0xaae4>
  407588:	cbz	x0, 407850 <ferror@plt+0x5200>
  40758c:	mov	x27, x0
  407590:	mov	w19, #0x1                   	// #1
  407594:	str	x24, [x28]
  407598:	str	x24, [sp, #32]
  40759c:	sub	x19, x19, #0x1
  4075a0:	ldr	x20, [x28, x19, lsl #3]
  4075a4:	ldr	x1, [x20, #8]
  4075a8:	ldrb	w8, [x1, #108]
  4075ac:	cbz	w8, 4075bc <ferror@plt+0x4f6c>
  4075b0:	ldr	x8, [x24, #8]
  4075b4:	cmp	x1, x8
  4075b8:	b.eq	4075dc <ferror@plt+0x4f8c>  // b.none
  4075bc:	ldr	x8, [x1, #56]
  4075c0:	strb	w23, [x1, #108]
  4075c4:	cbnz	x8, 407734 <ferror@plt+0x50e4>
  4075c8:	mov	x0, x21
  4075cc:	bl	40d2c8 <ferror@plt+0xac78>
  4075d0:	mov	x21, x0
  4075d4:	cbnz	x19, 40759c <ferror@plt+0x4f4c>
  4075d8:	b	4077a0 <ferror@plt+0x5150>
  4075dc:	mov	w8, #0x2d20                	// #11552
  4075e0:	add	x0, sp, #0x1, lsl #12
  4075e4:	movk	w8, #0x203e, lsl #16
  4075e8:	add	x0, x0, #0x250
  4075ec:	mov	w1, #0x3                   	// #3
  4075f0:	sturb	wzr, [x29, #-148]
  4075f4:	stur	w8, [x29, #-152]
  4075f8:	bl	40a9e8 <ferror@plt+0x8398>
  4075fc:	ldr	x25, [x20]
  407600:	cbz	x25, 407654 <ferror@plt+0x5004>
  407604:	mov	x23, xzr
  407608:	mov	x28, xzr
  40760c:	ldr	x8, [x25, #8]
  407610:	add	x0, sp, #0x1, lsl #12
  407614:	add	x0, x0, #0x250
  407618:	mov	x1, x25
  40761c:	ldr	x24, [x8, #88]
  407620:	bl	40aa24 <ferror@plt+0x83d4>
  407624:	ldr	x8, [x25, #8]
  407628:	ldr	x0, [sp, #40]
  40762c:	mov	x2, xzr
  407630:	add	x1, x8, #0x78
  407634:	bl	40accc <ferror@plt+0x867c>
  407638:	cbnz	w0, 4077a8 <ferror@plt+0x5158>
  40763c:	ldr	x25, [x25]
  407640:	add	x8, x28, x24
  407644:	sub	x28, x8, #0x1
  407648:	add	x23, x23, #0x1
  40764c:	cbnz	x25, 40760c <ferror@plt+0x4fbc>
  407650:	b	40765c <ferror@plt+0x500c>
  407654:	mov	x23, xzr
  407658:	mov	x28, xzr
  40765c:	ldr	x26, [x20, #8]
  407660:	sub	x0, x29, #0x98
  407664:	ldr	x24, [x26, #88]
  407668:	bl	402030 <strlen@plt>
  40766c:	add	x8, x24, x28
  407670:	madd	x0, x0, x23, x8
  407674:	bl	4021c0 <malloc@plt>
  407678:	ldr	w8, [sp, #4696]
  40767c:	mov	x25, x0
  407680:	mov	x28, xzr
  407684:	subs	w8, w8, #0x1
  407688:	b.mi	4076f0 <ferror@plt+0x50a0>  // b.first
  40768c:	mov	w23, w8
  407690:	ldr	x8, [sp, #4688]
  407694:	add	x0, x25, x28
  407698:	ldr	x24, [x8, x23, lsl #3]
  40769c:	ldr	x8, [x24, #8]
  4076a0:	ldr	x9, [x8, #88]
  4076a4:	add	x1, x8, #0x78
  4076a8:	sub	x26, x9, #0x1
  4076ac:	mov	x2, x26
  4076b0:	bl	401ff0 <memcpy@plt>
  4076b4:	add	x26, x26, x28
  4076b8:	add	x0, x25, x26
  4076bc:	sub	x1, x29, #0x98
  4076c0:	bl	4024a0 <strcpy@plt>
  4076c4:	sub	x0, x29, #0x98
  4076c8:	bl	402030 <strlen@plt>
  4076cc:	ldr	x1, [x24, #8]
  4076d0:	add	x28, x0, x26
  4076d4:	mov	x0, x21
  4076d8:	bl	40d2c8 <ferror@plt+0xac78>
  4076dc:	mov	x21, x0
  4076e0:	cmp	x23, #0x0
  4076e4:	sub	x23, x23, #0x1
  4076e8:	b.gt	407690 <ferror@plt+0x5040>
  4076ec:	ldr	x26, [x20, #8]
  4076f0:	add	x0, x25, x28
  4076f4:	add	x1, x26, #0x78
  4076f8:	bl	4024a0 <strcpy@plt>
  4076fc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407700:	mov	w0, #0x3                   	// #3
  407704:	add	x1, x1, #0x12d
  407708:	mov	x2, x25
  40770c:	bl	40a230 <ferror@plt+0x7be0>
  407710:	mov	x0, x25
  407714:	bl	402400 <free@plt>
  407718:	add	x0, sp, #0x1, lsl #12
  40771c:	add	x0, x0, #0x250
  407720:	bl	40ab70 <ferror@plt+0x8520>
  407724:	ldp	x28, x24, [sp, #24]
  407728:	mov	w23, #0x1                   	// #1
  40772c:	cbnz	x19, 40759c <ferror@plt+0x4f4c>
  407730:	b	4077a0 <ferror@plt+0x5150>
  407734:	cmp	x8, #0x1
  407738:	b.lt	407794 <ferror@plt+0x5144>  // b.tstop
  40773c:	ldr	x23, [x1, #48]
  407740:	mov	x25, x27
  407744:	add	x26, x23, x8, lsl #3
  407748:	ldr	x24, [x23]
  40774c:	mov	w0, #0x10                  	// #16
  407750:	bl	4021c0 <malloc@plt>
  407754:	cbz	x0, 4077d8 <ferror@plt+0x5188>
  407758:	ldr	x8, [sp, #16]
  40775c:	mov	x1, x0
  407760:	stp	x20, x24, [x0]
  407764:	cmp	x19, x8
  407768:	b.cs	4079dc <ferror@plt+0x538c>  // b.hs, b.nlast
  40776c:	mov	x0, x25
  407770:	str	x1, [x28, x19, lsl #3]
  407774:	bl	40d134 <ferror@plt+0xaae4>
  407778:	cbz	x0, 4077d8 <ferror@plt+0x5188>
  40777c:	add	x23, x23, #0x8
  407780:	mov	x27, x0
  407784:	cmp	x23, x26
  407788:	add	x19, x19, #0x1
  40778c:	mov	x25, x0
  407790:	b.cc	407748 <ferror@plt+0x50f8>  // b.lo, b.ul, b.last
  407794:	ldr	x24, [sp, #32]
  407798:	mov	w23, #0x1                   	// #1
  40779c:	cbnz	x19, 40759c <ferror@plt+0x4f4c>
  4077a0:	mov	w26, wzr
  4077a4:	b	4077b4 <ferror@plt+0x5164>
  4077a8:	ldr	x28, [sp, #24]
  4077ac:	mov	w26, w0
  4077b0:	mov	w23, #0x1                   	// #1
  4077b4:	cbz	x27, 407550 <ferror@plt+0x4f00>
  4077b8:	ldr	x25, [x27, #16]
  4077bc:	mov	x0, x27
  4077c0:	bl	40d278 <ferror@plt+0xac28>
  4077c4:	mov	x27, x0
  4077c8:	mov	x0, x25
  4077cc:	bl	402400 <free@plt>
  4077d0:	cbnz	x27, 4077b8 <ferror@plt+0x5168>
  4077d4:	b	407550 <ferror@plt+0x4f00>
  4077d8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4077dc:	mov	w0, #0x3                   	// #3
  4077e0:	add	x1, x1, #0x5d
  4077e4:	bl	40a230 <ferror@plt+0x7be0>
  4077e8:	mov	w26, #0xfffffff4            	// #-12
  4077ec:	mov	x27, x25
  4077f0:	b	4077b0 <ferror@plt+0x5160>
  4077f4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4077f8:	add	x1, x1, #0x5d
  4077fc:	mov	w0, #0x3                   	// #3
  407800:	bl	40a230 <ferror@plt+0x7be0>
  407804:	b	407890 <ferror@plt+0x5240>
  407808:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40780c:	add	x1, x1, #0x5d
  407810:	mov	w0, #0x3                   	// #3
  407814:	bl	40a230 <ferror@plt+0x7be0>
  407818:	mov	x28, xzr
  40781c:	b	407890 <ferror@plt+0x5240>
  407820:	mov	x0, x21
  407824:	bl	402400 <free@plt>
  407828:	b	4061c4 <ferror@plt+0x3b74>
  40782c:	bl	4025a0 <__errno_location@plt>
  407830:	ldr	w8, [x0]
  407834:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407838:	add	x1, x1, #0x6c6
  40783c:	mov	w0, #0x2                   	// #2
  407840:	mov	x2, x22
  407844:	neg	w19, w8
  407848:	bl	40a230 <ferror@plt+0x7be0>
  40784c:	b	407214 <ferror@plt+0x4bc4>
  407850:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407854:	add	x1, x1, #0x5d
  407858:	mov	w0, #0x3                   	// #3
  40785c:	bl	40a230 <ferror@plt+0x7be0>
  407860:	b	407888 <ferror@plt+0x5238>
  407864:	mov	w19, wzr
  407868:	b	40798c <ferror@plt+0x533c>
  40786c:	ldr	x0, [sp, #40]
  407870:	bl	40b3f0 <ferror@plt+0x8da0>
  407874:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407878:	mov	w2, w0
  40787c:	add	x1, x1, #0x79
  407880:	mov	w0, #0x3                   	// #3
  407884:	bl	40a230 <ferror@plt+0x7be0>
  407888:	ldr	x0, [sp, #40]
  40788c:	bl	40ac24 <ferror@plt+0x85d4>
  407890:	cbz	x21, 4078a4 <ferror@plt+0x5254>
  407894:	mov	x0, x21
  407898:	bl	40d278 <ferror@plt+0xac28>
  40789c:	mov	x21, x0
  4078a0:	cbnz	x0, 407894 <ferror@plt+0x5244>
  4078a4:	mov	x0, x28
  4078a8:	bl	402400 <free@plt>
  4078ac:	mov	x0, x22
  4078b0:	bl	402400 <free@plt>
  4078b4:	b	406a04 <ferror@plt+0x43b4>
  4078b8:	add	x1, sp, #0x1, lsl #12
  4078bc:	add	x1, x1, #0x250
  4078c0:	mov	w0, w21
  4078c4:	mov	w2, wzr
  4078c8:	neg	w23, w27
  4078cc:	bl	402110 <unlinkat@plt>
  4078d0:	cbz	w0, 4078f0 <ferror@plt+0x52a0>
  4078d4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4078d8:	add	x3, sp, #0x1, lsl #12
  4078dc:	add	x1, x1, #0x1fc
  4078e0:	add	x3, x3, #0x250
  4078e4:	mov	w0, #0x3                   	// #3
  4078e8:	mov	x2, x22
  4078ec:	bl	40a230 <ferror@plt+0x7be0>
  4078f0:	ldr	x8, [x19, #992]
  4078f4:	mov	w0, w23
  4078f8:	ldr	x22, [x8]
  4078fc:	bl	4022a0 <strerror@plt>
  407900:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407904:	mov	x3, x0
  407908:	add	x1, x1, #0x212
  40790c:	mov	w0, #0x3                   	// #3
  407910:	mov	x2, x22
  407914:	bl	40a230 <ferror@plt+0x7be0>
  407918:	bl	4025a0 <__errno_location@plt>
  40791c:	ldr	w8, [x0]
  407920:	neg	w19, w8
  407924:	b	40798c <ferror@plt+0x533c>
  407928:	bl	4025a0 <__errno_location@plt>
  40792c:	ldr	x8, [x19, #992]
  407930:	ldr	w9, [x0]
  407934:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407938:	add	x3, sp, #0x1, lsl #12
  40793c:	ldr	x5, [x8]
  407940:	add	x1, x1, #0x232
  407944:	add	x3, x3, #0x250
  407948:	mov	w0, #0x2                   	// #2
  40794c:	mov	x2, x22
  407950:	mov	x4, x22
  407954:	neg	w19, w9
  407958:	bl	40a230 <ferror@plt+0x7be0>
  40795c:	b	40798c <ferror@plt+0x533c>
  407960:	ldr	x8, [x19, #992]
  407964:	mov	w0, #0x1c                  	// #28
  407968:	ldr	x22, [x8]
  40796c:	bl	4022a0 <strerror@plt>
  407970:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407974:	mov	x3, x0
  407978:	add	x1, x1, #0x250
  40797c:	mov	w0, #0x3                   	// #3
  407980:	mov	x2, x22
  407984:	bl	40a230 <ferror@plt+0x7be0>
  407988:	mov	w19, #0xffffffe4            	// #-28
  40798c:	tbnz	w21, #31, 407214 <ferror@plt+0x4bc4>
  407990:	mov	w0, w21
  407994:	bl	4022b0 <close@plt>
  407998:	b	407214 <ferror@plt+0x4bc4>
  40799c:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  4079a0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4079a4:	adrp	x3, 419000 <ferror@plt+0x169b0>
  4079a8:	add	x0, x0, #0x16
  4079ac:	add	x1, x1, #0xfd4
  4079b0:	add	x3, x3, #0xfe3
  4079b4:	mov	w2, #0x784                 	// #1924
  4079b8:	bl	402590 <__assert_fail@plt>
  4079bc:	adrp	x0, 419000 <ferror@plt+0x169b0>
  4079c0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4079c4:	adrp	x3, 419000 <ferror@plt+0x169b0>
  4079c8:	add	x0, x0, #0xfb1
  4079cc:	add	x1, x1, #0xfd4
  4079d0:	add	x3, x3, #0xfe3
  4079d4:	mov	w2, #0x767                 	// #1895
  4079d8:	bl	402590 <__assert_fail@plt>
  4079dc:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  4079e0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4079e4:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  4079e8:	add	x0, x0, #0xa1
  4079ec:	add	x1, x1, #0xfd4
  4079f0:	add	x3, x3, #0xb1
  4079f4:	mov	w2, #0x700                 	// #1792
  4079f8:	bl	402590 <__assert_fail@plt>
  4079fc:	stp	x29, x30, [sp, #-96]!
  407a00:	stp	x26, x25, [sp, #32]
  407a04:	stp	x24, x23, [sp, #48]
  407a08:	stp	x22, x21, [sp, #64]
  407a0c:	stp	x20, x19, [sp, #80]
  407a10:	str	x27, [sp, #16]
  407a14:	ldr	x27, [x0]
  407a18:	mov	x20, x0
  407a1c:	mov	x0, x1
  407a20:	mov	x29, sp
  407a24:	mov	x21, x1
  407a28:	bl	411548 <ferror@plt+0xeef8>
  407a2c:	mov	x24, x0
  407a30:	bl	402030 <strlen@plt>
  407a34:	mov	x22, x0
  407a38:	add	x1, x0, #0x79
  407a3c:	mov	w0, #0x1                   	// #1
  407a40:	bl	402230 <calloc@plt>
  407a44:	cbz	x0, 407ad0 <ferror@plt+0x5480>
  407a48:	str	x21, [x0]
  407a4c:	ldr	w8, [x20, #24]
  407a50:	add	x23, x22, #0x1
  407a54:	mov	w9, #0x7fffffff            	// #2147483647
  407a58:	add	x22, x0, #0x78
  407a5c:	add	w8, w8, #0x1
  407a60:	mov	x19, x0
  407a64:	stp	w8, w9, [x0, #96]
  407a68:	mov	x0, x22
  407a6c:	mov	x1, x24
  407a70:	mov	x2, x23
  407a74:	bl	401ff0 <memcpy@plt>
  407a78:	add	x0, x19, #0x30
  407a7c:	mov	w1, #0x4                   	// #4
  407a80:	str	x23, [x19, #88]
  407a84:	bl	40a9e8 <ferror@plt+0x8398>
  407a88:	mov	x0, x21
  407a8c:	bl	411554 <ferror@plt+0xef04>
  407a90:	bl	402280 <strdup@plt>
  407a94:	mov	w1, #0x2f                  	// #47
  407a98:	mov	x24, x0
  407a9c:	str	x0, [x19, #8]
  407aa0:	bl	4022d0 <strrchr@plt>
  407aa4:	sub	x8, x0, x24
  407aa8:	str	x8, [x19, #80]
  407aac:	ldr	x26, [x27, #4104]
  407ab0:	mov	x25, x0
  407ab4:	add	x1, x27, #0x8
  407ab8:	mov	x0, x24
  407abc:	mov	x2, x26
  407ac0:	bl	4021e0 <strncmp@plt>
  407ac4:	cbz	w0, 407ad8 <ferror@plt+0x5488>
  407ac8:	mov	x8, xzr
  407acc:	b	407ae8 <ferror@plt+0x5498>
  407ad0:	mov	w24, #0xfffffff4            	// #-12
  407ad4:	b	407bc8 <ferror@plt+0x5578>
  407ad8:	add	x8, x24, x26
  407adc:	ldrb	w9, [x8], #1
  407ae0:	cmp	w9, #0x2f
  407ae4:	csel	x8, x8, xzr, eq  // eq = none
  407ae8:	str	x8, [x19, #16]
  407aec:	ldr	x0, [x20, #56]
  407af0:	mov	x1, x22
  407af4:	mov	x2, x19
  407af8:	bl	40aeac <ferror@plt+0x885c>
  407afc:	tbnz	w0, #31, 407b5c <ferror@plt+0x550c>
  407b00:	ldr	x0, [x19, #16]
  407b04:	cbz	x0, 407b38 <ferror@plt+0x54e8>
  407b08:	sub	x8, x25, x0
  407b0c:	add	x23, x8, x23
  407b10:	add	x1, x23, #0x4
  407b14:	bl	40b54c <ferror@plt+0x8efc>
  407b18:	add	x8, x23, x0
  407b1c:	str	x0, [x19, #24]
  407b20:	strb	wzr, [x8, #3]
  407b24:	ldr	x0, [x20, #48]
  407b28:	ldr	x1, [x19, #24]
  407b2c:	mov	x2, x19
  407b30:	bl	40aeac <ferror@plt+0x885c>
  407b34:	tbnz	w0, #31, 407b84 <ferror@plt+0x5534>
  407b38:	ldr	x4, [x19, #8]
  407b3c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407b40:	add	x1, x1, #0xd18
  407b44:	mov	w0, #0x7                   	// #7
  407b48:	mov	x2, x19
  407b4c:	mov	x3, x21
  407b50:	bl	40a230 <ferror@plt+0x7be0>
  407b54:	mov	w24, wzr
  407b58:	b	407bc8 <ferror@plt+0x5578>
  407b5c:	mov	w24, w0
  407b60:	neg	w0, w0
  407b64:	bl	4022a0 <strerror@plt>
  407b68:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407b6c:	mov	x3, x0
  407b70:	add	x1, x1, #0xd00
  407b74:	mov	w0, #0x3                   	// #3
  407b78:	mov	x2, x22
  407b7c:	bl	40a230 <ferror@plt+0x7be0>
  407b80:	b	407bb8 <ferror@plt+0x5568>
  407b84:	ldr	x21, [x19, #24]
  407b88:	mov	w24, w0
  407b8c:	neg	w0, w0
  407b90:	bl	4022a0 <strerror@plt>
  407b94:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407b98:	mov	x3, x0
  407b9c:	add	x1, x1, #0xd00
  407ba0:	mov	w0, #0x3                   	// #3
  407ba4:	mov	x2, x21
  407ba8:	bl	40a230 <ferror@plt+0x7be0>
  407bac:	ldr	x0, [x20, #56]
  407bb0:	mov	x1, x22
  407bb4:	bl	40b1d8 <ferror@plt+0x8b88>
  407bb8:	ldr	x0, [x19, #24]
  407bbc:	bl	402400 <free@plt>
  407bc0:	mov	x0, x19
  407bc4:	bl	402400 <free@plt>
  407bc8:	mov	w0, w24
  407bcc:	ldp	x20, x19, [sp, #80]
  407bd0:	ldp	x22, x21, [sp, #64]
  407bd4:	ldp	x24, x23, [sp, #48]
  407bd8:	ldp	x26, x25, [sp, #32]
  407bdc:	ldr	x27, [sp, #16]
  407be0:	ldp	x29, x30, [sp], #96
  407be4:	ret
  407be8:	stp	x29, x30, [sp, #-64]!
  407bec:	stp	x22, x21, [sp, #32]
  407bf0:	stp	x20, x19, [sp, #48]
  407bf4:	mov	x19, x0
  407bf8:	ldr	x0, [x0, #64]
  407bfc:	str	x23, [sp, #16]
  407c00:	mov	x29, sp
  407c04:	bl	40ac24 <ferror@plt+0x85d4>
  407c08:	ldr	x0, [x19, #48]
  407c0c:	bl	40ac24 <ferror@plt+0x85d4>
  407c10:	ldr	x0, [x19, #56]
  407c14:	bl	40ac24 <ferror@plt+0x85d4>
  407c18:	ldr	x8, [x19, #24]
  407c1c:	add	x20, x19, #0x10
  407c20:	cbz	x8, 407c94 <ferror@plt+0x5644>
  407c24:	adrp	x21, 419000 <ferror@plt+0x169b0>
  407c28:	mov	x23, xzr
  407c2c:	add	x21, x21, #0xce6
  407c30:	ldr	x8, [x19, #16]
  407c34:	mov	w0, #0x7                   	// #7
  407c38:	mov	x1, x21
  407c3c:	ldr	x22, [x8, x23, lsl #3]
  407c40:	ldp	x3, x4, [x22]
  407c44:	mov	x2, x22
  407c48:	bl	40a230 <ferror@plt+0x7be0>
  407c4c:	add	x0, x22, #0x30
  407c50:	bl	40ab70 <ferror@plt+0x8520>
  407c54:	ldr	x0, [x22]
  407c58:	bl	411044 <ferror@plt+0xe9f4>
  407c5c:	ldr	x0, [x22, #32]
  407c60:	bl	41363c <ferror@plt+0x10fec>
  407c64:	ldr	x0, [x22, #40]
  407c68:	bl	413d18 <ferror@plt+0x116c8>
  407c6c:	ldr	x0, [x22, #24]
  407c70:	bl	402400 <free@plt>
  407c74:	ldr	x0, [x22, #8]
  407c78:	bl	402400 <free@plt>
  407c7c:	mov	x0, x22
  407c80:	bl	402400 <free@plt>
  407c84:	ldr	x8, [x19, #24]
  407c88:	add	x23, x23, #0x1
  407c8c:	cmp	x23, x8
  407c90:	b.cc	407c30 <ferror@plt+0x55e0>  // b.lo, b.ul, b.last
  407c94:	mov	x0, x20
  407c98:	bl	40ab70 <ferror@plt+0x8520>
  407c9c:	ldr	x0, [x19, #8]
  407ca0:	ldp	x20, x19, [sp, #48]
  407ca4:	ldp	x22, x21, [sp, #32]
  407ca8:	ldr	x23, [sp, #16]
  407cac:	ldp	x29, x30, [sp], #64
  407cb0:	b	40c224 <ferror@plt+0x9bd4>
  407cb4:	sub	sp, sp, #0xf0
  407cb8:	stp	x29, x30, [sp, #144]
  407cbc:	stp	x28, x27, [sp, #160]
  407cc0:	stp	x26, x25, [sp, #176]
  407cc4:	stp	x24, x23, [sp, #192]
  407cc8:	stp	x22, x21, [sp, #208]
  407ccc:	stp	x20, x19, [sp, #224]
  407cd0:	add	x29, sp, #0x90
  407cd4:	mov	x20, x3
  407cd8:	mov	x21, x2
  407cdc:	str	x1, [sp]
  407ce0:	mov	x22, x0
  407ce4:	bl	4024b0 <dirfd@plt>
  407ce8:	mov	w23, w0
  407cec:	mov	x0, x22
  407cf0:	bl	402250 <readdir@plt>
  407cf4:	cbz	x0, 407f2c <ferror@plt+0x58dc>
  407cf8:	adrp	x25, 419000 <ferror@plt+0x169b0>
  407cfc:	adrp	x26, 419000 <ferror@plt+0x169b0>
  407d00:	add	x24, x20, x21
  407d04:	mov	w8, #0x1                   	// #1
  407d08:	add	x25, x25, #0x71b
  407d0c:	add	x26, x26, #0x721
  407d10:	str	w8, [sp, #12]
  407d14:	b	407d40 <ferror@plt+0x56f0>
  407d18:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407d1c:	mov	w0, #0x3                   	// #3
  407d20:	add	x1, x1, #0x728
  407d24:	mov	x2, x20
  407d28:	mov	x3, x19
  407d2c:	strb	wzr, [x24]
  407d30:	bl	40a230 <ferror@plt+0x7be0>
  407d34:	mov	x0, x22
  407d38:	bl	402250 <readdir@plt>
  407d3c:	cbz	x0, 407f34 <ferror@plt+0x58e4>
  407d40:	mov	x19, x0
  407d44:	ldrb	w8, [x19, #19]!
  407d48:	cmp	w8, #0x2e
  407d4c:	b.ne	407d68 <ferror@plt+0x5718>  // b.any
  407d50:	ldrb	w8, [x0, #20]
  407d54:	cbz	w8, 407d34 <ferror@plt+0x56e4>
  407d58:	cmp	w8, #0x2e
  407d5c:	b.ne	407d68 <ferror@plt+0x5718>  // b.any
  407d60:	ldrb	w8, [x0, #21]
  407d64:	cbz	w8, 407d34 <ferror@plt+0x56e4>
  407d68:	mov	x0, x19
  407d6c:	mov	x1, x25
  407d70:	bl	402390 <strcmp@plt>
  407d74:	cbz	w0, 407d34 <ferror@plt+0x56e4>
  407d78:	mov	x0, x19
  407d7c:	mov	x1, x26
  407d80:	bl	402390 <strcmp@plt>
  407d84:	cbz	w0, 407d34 <ferror@plt+0x56e4>
  407d88:	mov	x0, x19
  407d8c:	bl	402030 <strlen@plt>
  407d90:	add	x28, x0, x21
  407d94:	add	x8, x28, #0x2
  407d98:	cmp	x8, #0x1, lsl #12
  407d9c:	b.cs	407d18 <ferror@plt+0x56c8>  // b.hs, b.nlast
  407da0:	mov	x27, x0
  407da4:	add	x3, sp, #0x10
  407da8:	mov	w0, wzr
  407dac:	mov	w1, w23
  407db0:	mov	x2, x19
  407db4:	mov	w4, wzr
  407db8:	bl	402640 <__fxstatat@plt>
  407dbc:	tbnz	w0, #31, 407e0c <ferror@plt+0x57bc>
  407dc0:	ldr	w8, [sp, #32]
  407dc4:	and	w3, w8, #0xf000
  407dc8:	cmp	w3, #0x8, lsl #12
  407dcc:	b.eq	407e28 <ferror@plt+0x57d8>  // b.none
  407dd0:	cmp	w3, #0x4, lsl #12
  407dd4:	b.ne	407e64 <ferror@plt+0x5814>  // b.any
  407dd8:	add	x2, x27, #0x1
  407ddc:	mov	x0, x24
  407de0:	mov	x1, x19
  407de4:	bl	401ff0 <memcpy@plt>
  407de8:	add	x8, x28, #0x101
  407dec:	cmp	x8, #0x1, lsl #12
  407df0:	b.cc	407e7c <ferror@plt+0x582c>  // b.lo, b.ul, b.last
  407df4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407df8:	mov	w0, #0x3                   	// #3
  407dfc:	add	x1, x1, #0x754
  407e00:	mov	x2, x20
  407e04:	bl	40a230 <ferror@plt+0x7be0>
  407e08:	b	407d34 <ferror@plt+0x56e4>
  407e0c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407e10:	mov	w0, #0x3                   	// #3
  407e14:	add	x1, x1, #0x73f
  407e18:	mov	w2, w23
  407e1c:	mov	x3, x19
  407e20:	bl	40a230 <ferror@plt+0x7be0>
  407e24:	b	407d34 <ferror@plt+0x56e4>
  407e28:	mov	x0, x19
  407e2c:	mov	x1, x27
  407e30:	bl	40b808 <ferror@plt+0x91b8>
  407e34:	tbz	w0, #0, 407d34 <ferror@plt+0x56e4>
  407e38:	add	x2, x27, #0x1
  407e3c:	mov	x0, x24
  407e40:	mov	x1, x19
  407e44:	bl	401ff0 <memcpy@plt>
  407e48:	ldr	x3, [sp, #104]
  407e4c:	ldr	x8, [sp]
  407e50:	cmp	x3, x8
  407e54:	b.gt	407f58 <ferror@plt+0x5908>
  407e58:	mov	w8, #0x1                   	// #1
  407e5c:	str	w8, [sp, #12]
  407e60:	b	407d34 <ferror@plt+0x56e4>
  407e64:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407e68:	mov	w0, #0x3                   	// #3
  407e6c:	add	x1, x1, #0x7be
  407e70:	mov	x2, x20
  407e74:	bl	40a230 <ferror@plt+0x7be0>
  407e78:	b	407d34 <ferror@plt+0x56e4>
  407e7c:	mov	w0, w23
  407e80:	mov	x1, x19
  407e84:	mov	w2, wzr
  407e88:	bl	402570 <openat@plt>
  407e8c:	tbnz	w0, #31, 407efc <ferror@plt+0x58ac>
  407e90:	mov	w27, w0
  407e94:	bl	4022f0 <fdopendir@plt>
  407e98:	cbz	x0, 407f0c <ferror@plt+0x58bc>
  407e9c:	ldr	x1, [sp]
  407ea0:	mov	w8, #0x2f                  	// #47
  407ea4:	add	x2, x28, #0x1
  407ea8:	mov	x3, x20
  407eac:	mov	x19, x0
  407eb0:	strh	w8, [x20, x28]
  407eb4:	bl	407cb4 <ferror@plt+0x5664>
  407eb8:	mov	w27, w0
  407ebc:	mov	x0, x19
  407ec0:	bl	402290 <closedir@plt>
  407ec4:	cbz	w27, 407f70 <ferror@plt+0x5920>
  407ec8:	str	w27, [sp, #12]
  407ecc:	tbz	w27, #31, 407d34 <ferror@plt+0x56e4>
  407ed0:	ldr	w8, [sp, #12]
  407ed4:	strb	wzr, [x20, x28]
  407ed8:	neg	w0, w8
  407edc:	bl	4022a0 <strerror@plt>
  407ee0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407ee4:	mov	x3, x0
  407ee8:	mov	w0, #0x3                   	// #3
  407eec:	add	x1, x1, #0x7dc
  407ef0:	mov	x2, x20
  407ef4:	bl	40a230 <ferror@plt+0x7be0>
  407ef8:	b	407e58 <ferror@plt+0x5808>
  407efc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407f00:	mov	w0, #0x3                   	// #3
  407f04:	add	x1, x1, #0x773
  407f08:	b	407e18 <ferror@plt+0x57c8>
  407f0c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407f10:	mov	w0, #0x3                   	// #3
  407f14:	add	x1, x1, #0x791
  407f18:	mov	w2, w27
  407f1c:	bl	40a230 <ferror@plt+0x7be0>
  407f20:	mov	w0, w27
  407f24:	bl	4022b0 <close@plt>
  407f28:	b	407d34 <ferror@plt+0x56e4>
  407f2c:	mov	w8, #0x1                   	// #1
  407f30:	str	w8, [sp, #12]
  407f34:	ldr	w0, [sp, #12]
  407f38:	ldp	x20, x19, [sp, #224]
  407f3c:	ldp	x22, x21, [sp, #208]
  407f40:	ldp	x24, x23, [sp, #192]
  407f44:	ldp	x26, x25, [sp, #176]
  407f48:	ldp	x28, x27, [sp, #160]
  407f4c:	ldp	x29, x30, [sp, #144]
  407f50:	add	sp, sp, #0xf0
  407f54:	ret
  407f58:	ldr	x4, [sp]
  407f5c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407f60:	add	x1, x1, #0x7a4
  407f64:	mov	w0, #0x7                   	// #7
  407f68:	mov	x2, x20
  407f6c:	bl	40a230 <ferror@plt+0x7be0>
  407f70:	str	wzr, [sp, #12]
  407f74:	b	407f34 <ferror@plt+0x58e4>
  407f78:	stp	x29, x30, [sp, #-32]!
  407f7c:	str	x19, [sp, #16]
  407f80:	mov	x3, x0
  407f84:	ldr	x4, [x3], #16
  407f88:	mov	x19, x0
  407f8c:	mov	x29, sp
  407f90:	cbz	x4, 407f9c <ferror@plt+0x594c>
  407f94:	ldr	x5, [x4, #8]
  407f98:	b	407fa4 <ferror@plt+0x5954>
  407f9c:	adrp	x5, 419000 <ferror@plt+0x169b0>
  407fa0:	add	x5, x5, #0x832
  407fa4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407fa8:	add	x1, x1, #0x7eb
  407fac:	mov	w0, #0x7                   	// #7
  407fb0:	mov	x2, x19
  407fb4:	bl	40a230 <ferror@plt+0x7be0>
  407fb8:	mov	x0, x19
  407fbc:	ldr	x19, [sp, #16]
  407fc0:	ldp	x29, x30, [sp], #32
  407fc4:	b	402400 <free@plt>
  407fc8:	stp	x29, x30, [sp, #-64]!
  407fcc:	stp	x20, x19, [sp, #48]
  407fd0:	mov	x20, x1
  407fd4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407fd8:	mov	x19, x0
  407fdc:	add	x1, x1, #0x881
  407fe0:	mov	x0, x20
  407fe4:	stp	x24, x23, [sp, #16]
  407fe8:	stp	x22, x21, [sp, #32]
  407fec:	mov	x29, sp
  407ff0:	bl	402390 <strcmp@plt>
  407ff4:	cbz	w0, 408030 <ferror@plt+0x59e0>
  407ff8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  407ffc:	add	x1, x1, #0x878
  408000:	mov	x0, x20
  408004:	bl	402390 <strcmp@plt>
  408008:	cbz	w0, 4080ac <ferror@plt+0x5a5c>
  40800c:	mov	x0, x20
  408010:	bl	402030 <strlen@plt>
  408014:	mov	w24, wzr
  408018:	mov	w21, wzr
  40801c:	add	x22, x0, #0x1
  408020:	add	x0, x22, #0x18
  408024:	bl	4021c0 <malloc@plt>
  408028:	cbnz	x0, 408048 <ferror@plt+0x59f8>
  40802c:	b	4080c4 <ferror@plt+0x5a74>
  408030:	mov	x22, xzr
  408034:	mov	w24, #0x1                   	// #1
  408038:	mov	w21, #0x1                   	// #1
  40803c:	add	x0, x22, #0x18
  408040:	bl	4021c0 <malloc@plt>
  408044:	cbz	x0, 4080c4 <ferror@plt+0x5a74>
  408048:	mov	x23, x0
  40804c:	str	w21, [x0, #8]
  408050:	cbz	w24, 40805c <ferror@plt+0x5a0c>
  408054:	str	xzr, [x23, #16]
  408058:	b	408074 <ferror@plt+0x5a24>
  40805c:	sub	x8, x22, #0x1
  408060:	add	x0, x23, #0x18
  408064:	mov	x1, x20
  408068:	mov	x2, x22
  40806c:	str	x8, [x23, #16]
  408070:	bl	401ff0 <memcpy@plt>
  408074:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408078:	add	x1, x1, #0xbb2
  40807c:	mov	w0, #0x7                   	// #7
  408080:	mov	x2, x20
  408084:	mov	w3, w21
  408088:	bl	40a230 <ferror@plt+0x7be0>
  40808c:	ldr	x8, [x19, #4128]
  408090:	str	x8, [x23]
  408094:	str	x23, [x19, #4128]
  408098:	ldp	x20, x19, [sp, #48]
  40809c:	ldp	x22, x21, [sp, #32]
  4080a0:	ldp	x24, x23, [sp, #16]
  4080a4:	ldp	x29, x30, [sp], #64
  4080a8:	ret
  4080ac:	mov	x22, xzr
  4080b0:	mov	w21, #0x2                   	// #2
  4080b4:	mov	w24, #0x1                   	// #1
  4080b8:	add	x0, x22, #0x18
  4080bc:	bl	4021c0 <malloc@plt>
  4080c0:	cbnz	x0, 408048 <ferror@plt+0x59f8>
  4080c4:	ldp	x20, x19, [sp, #48]
  4080c8:	ldp	x22, x21, [sp, #32]
  4080cc:	ldp	x24, x23, [sp, #16]
  4080d0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4080d4:	add	x1, x1, #0xb97
  4080d8:	mov	w0, #0x3                   	// #3
  4080dc:	ldp	x29, x30, [sp], #64
  4080e0:	b	40a230 <ferror@plt+0x7be0>
  4080e4:	sub	sp, sp, #0x80
  4080e8:	stp	x24, x23, [sp, #80]
  4080ec:	mov	x24, x0
  4080f0:	mov	x0, x2
  4080f4:	stp	x29, x30, [sp, #32]
  4080f8:	stp	x28, x27, [sp, #48]
  4080fc:	stp	x26, x25, [sp, #64]
  408100:	stp	x22, x21, [sp, #96]
  408104:	stp	x20, x19, [sp, #112]
  408108:	add	x29, sp, #0x20
  40810c:	mov	x20, x3
  408110:	mov	x26, x2
  408114:	mov	x21, x1
  408118:	bl	402030 <strlen@plt>
  40811c:	mov	x22, x0
  408120:	cbz	x20, 408238 <ferror@plt+0x5be8>
  408124:	mov	x0, x20
  408128:	bl	402030 <strlen@plt>
  40812c:	mov	x23, x0
  408130:	ldr	x27, [x21]
  408134:	ldr	x25, [x24]
  408138:	cbz	x27, 408260 <ferror@plt+0x5c10>
  40813c:	mov	x28, xzr
  408140:	mov	w19, #0x1                   	// #1
  408144:	ldr	x8, [x25, x28, lsl #3]
  408148:	mov	x0, x20
  40814c:	ldr	x1, [x8, #16]
  408150:	bl	402390 <strcmp@plt>
  408154:	cbz	w0, 4082ac <ferror@plt+0x5c5c>
  408158:	tbnz	w0, #31, 408170 <ferror@plt+0x5b20>
  40815c:	add	x28, x28, #0x1
  408160:	cmp	x27, x28
  408164:	cset	w19, hi  // hi = pmore
  408168:	b.ne	408144 <ferror@plt+0x5af4>  // b.any
  40816c:	mov	x28, x27
  408170:	str	x26, [sp, #16]
  408174:	stur	x21, [x29, #-8]
  408178:	add	x21, x22, x23
  40817c:	add	x0, x21, #0x1a
  408180:	bl	4021c0 <malloc@plt>
  408184:	cbz	x0, 408280 <ferror@plt+0x5c30>
  408188:	add	x8, x27, #0x1
  40818c:	mov	x26, x0
  408190:	lsl	x1, x8, #3
  408194:	mov	x0, x25
  408198:	str	x8, [sp, #8]
  40819c:	bl	402260 <realloc@plt>
  4081a0:	cbz	x0, 4082e4 <ferror@plt+0x5c94>
  4081a4:	mov	x25, x0
  4081a8:	str	x0, [x24]
  4081ac:	tbz	w19, #0, 4081c4 <ferror@plt+0x5b74>
  4081b0:	add	x1, x25, x28, lsl #3
  4081b4:	sub	x8, x27, x28
  4081b8:	add	x0, x1, #0x8
  4081bc:	lsl	x2, x8, #3
  4081c0:	bl	402000 <memmove@plt>
  4081c4:	stp	x22, x23, [x26]
  4081c8:	ldr	x1, [sp, #16]
  4081cc:	add	x24, x26, #0x18
  4081d0:	add	x19, x24, x22
  4081d4:	str	x26, [x25, x28, lsl #3]
  4081d8:	add	x25, x19, #0x1
  4081dc:	mov	x0, x24
  4081e0:	mov	x2, x22
  4081e4:	str	x25, [x26, #16]
  4081e8:	bl	401ff0 <memcpy@plt>
  4081ec:	mov	w8, #0x2f                  	// #47
  4081f0:	mov	x0, x25
  4081f4:	mov	x1, x20
  4081f8:	mov	x2, x23
  4081fc:	strb	w8, [x19]
  408200:	bl	401ff0 <memcpy@plt>
  408204:	add	x8, x21, x24
  408208:	strb	wzr, [x8, #1]
  40820c:	ldur	x8, [x29, #-8]
  408210:	ldr	x9, [sp, #8]
  408214:	str	x9, [x8]
  408218:	ldp	x20, x19, [sp, #112]
  40821c:	ldp	x22, x21, [sp, #96]
  408220:	ldp	x24, x23, [sp, #80]
  408224:	ldp	x26, x25, [sp, #64]
  408228:	ldp	x28, x27, [sp, #48]
  40822c:	ldp	x29, x30, [sp, #32]
  408230:	add	sp, sp, #0x80
  408234:	ret
  408238:	mov	x0, x26
  40823c:	bl	4023a0 <basename@plt>
  408240:	mov	x20, x0
  408244:	bl	402030 <strlen@plt>
  408248:	mvn	x8, x0
  40824c:	mov	x23, x0
  408250:	add	x22, x22, x8
  408254:	ldr	x27, [x21]
  408258:	ldr	x25, [x24]
  40825c:	cbnz	x27, 40813c <ferror@plt+0x5aec>
  408260:	str	x26, [sp, #16]
  408264:	stur	x21, [x29, #-8]
  408268:	mov	x28, xzr
  40826c:	mov	w19, wzr
  408270:	add	x21, x22, x23
  408274:	add	x0, x21, #0x1a
  408278:	bl	4021c0 <malloc@plt>
  40827c:	cbnz	x0, 408188 <ferror@plt+0x5b38>
  408280:	ldp	x20, x19, [sp, #112]
  408284:	ldp	x22, x21, [sp, #96]
  408288:	ldp	x24, x23, [sp, #80]
  40828c:	ldp	x26, x25, [sp, #64]
  408290:	ldp	x28, x27, [sp, #48]
  408294:	ldp	x29, x30, [sp, #32]
  408298:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40829c:	add	x1, x1, #0x9cd
  4082a0:	mov	w0, #0x3                   	// #3
  4082a4:	add	sp, sp, #0x80
  4082a8:	b	40a230 <ferror@plt+0x7be0>
  4082ac:	mov	w2, w22
  4082b0:	mov	x3, x26
  4082b4:	mov	x4, x20
  4082b8:	ldp	x20, x19, [sp, #112]
  4082bc:	ldp	x22, x21, [sp, #96]
  4082c0:	ldp	x24, x23, [sp, #80]
  4082c4:	ldp	x26, x25, [sp, #64]
  4082c8:	ldp	x28, x27, [sp, #48]
  4082cc:	ldp	x29, x30, [sp, #32]
  4082d0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4082d4:	add	x1, x1, #0x9a4
  4082d8:	mov	w0, #0x7                   	// #7
  4082dc:	add	sp, sp, #0x80
  4082e0:	b	40a230 <ferror@plt+0x7be0>
  4082e4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4082e8:	add	x1, x1, #0x9cd
  4082ec:	mov	w0, #0x3                   	// #3
  4082f0:	bl	40a230 <ferror@plt+0x7be0>
  4082f4:	mov	x0, x26
  4082f8:	ldp	x20, x19, [sp, #112]
  4082fc:	ldp	x22, x21, [sp, #96]
  408300:	ldp	x24, x23, [sp, #80]
  408304:	ldp	x26, x25, [sp, #64]
  408308:	ldp	x28, x27, [sp, #48]
  40830c:	ldp	x29, x30, [sp, #32]
  408310:	add	sp, sp, #0x80
  408314:	b	402400 <free@plt>
  408318:	sub	sp, sp, #0x160
  40831c:	stp	x22, x21, [sp, #320]
  408320:	mov	x21, x0
  408324:	add	x8, sp, #0x20
  408328:	mov	w9, #0x100                 	// #256
  40832c:	mov	x0, x1
  408330:	stp	x29, x30, [sp, #288]
  408334:	stp	x28, x23, [sp, #304]
  408338:	stp	x20, x19, [sp, #336]
  40833c:	add	x29, sp, #0x120
  408340:	mov	x19, x1
  408344:	stp	x8, x9, [sp, #8]
  408348:	strb	wzr, [sp, #24]
  40834c:	bl	4020f0 <opendir@plt>
  408350:	cbz	x0, 4083ac <ferror@plt+0x5d5c>
  408354:	mov	x20, x0
  408358:	mov	x0, x19
  40835c:	bl	402030 <strlen@plt>
  408360:	mov	x22, x0
  408364:	add	x1, x0, #0x2
  408368:	add	x0, sp, #0x8
  40836c:	bl	40b490 <ferror@plt+0x8e40>
  408370:	tbnz	w0, #31, 4083d0 <ferror@plt+0x5d80>
  408374:	ldr	x23, [sp, #8]
  408378:	mov	x1, x19
  40837c:	mov	x2, x22
  408380:	mov	x0, x23
  408384:	bl	401ff0 <memcpy@plt>
  408388:	mov	w8, #0x2f                  	// #47
  40838c:	add	x2, x22, #0x1
  408390:	add	x3, sp, #0x8
  408394:	mov	x0, x21
  408398:	mov	x1, x20
  40839c:	strh	w8, [x23, x22]
  4083a0:	bl	408400 <ferror@plt+0x5db0>
  4083a4:	mov	w21, w0
  4083a8:	b	4083d4 <ferror@plt+0x5d84>
  4083ac:	bl	4025a0 <__errno_location@plt>
  4083b0:	ldr	w8, [x0]
  4083b4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4083b8:	add	x1, x1, #0x6c6
  4083bc:	mov	w0, #0x3                   	// #3
  4083c0:	mov	x2, x19
  4083c4:	neg	w21, w8
  4083c8:	bl	40a230 <ferror@plt+0x7be0>
  4083cc:	b	4083dc <ferror@plt+0x5d8c>
  4083d0:	mov	w21, #0xfffffff4            	// #-12
  4083d4:	mov	x0, x20
  4083d8:	bl	402290 <closedir@plt>
  4083dc:	add	x0, sp, #0x8
  4083e0:	bl	40b538 <ferror@plt+0x8ee8>
  4083e4:	mov	w0, w21
  4083e8:	ldp	x20, x19, [sp, #336]
  4083ec:	ldp	x22, x21, [sp, #320]
  4083f0:	ldp	x28, x23, [sp, #304]
  4083f4:	ldp	x29, x30, [sp, #288]
  4083f8:	add	sp, sp, #0x160
  4083fc:	ret
  408400:	str	x0, [sp, #-240]!
  408404:	mov	x0, x1
  408408:	stp	x29, x30, [sp, #144]
  40840c:	stp	x28, x27, [sp, #160]
  408410:	stp	x26, x25, [sp, #176]
  408414:	stp	x24, x23, [sp, #192]
  408418:	stp	x22, x21, [sp, #208]
  40841c:	stp	x20, x19, [sp, #224]
  408420:	add	x29, sp, #0x90
  408424:	mov	x27, x3
  408428:	mov	x20, x2
  40842c:	mov	x21, x1
  408430:	bl	4024b0 <dirfd@plt>
  408434:	mov	w22, w0
  408438:	mov	x0, x21
  40843c:	bl	402250 <readdir@plt>
  408440:	cbz	x0, 408664 <ferror@plt+0x6014>
  408444:	adrp	x19, 419000 <ferror@plt+0x169b0>
  408448:	adrp	x28, 419000 <ferror@plt+0x169b0>
  40844c:	mov	x26, x0
  408450:	add	x19, x19, #0x71b
  408454:	add	x28, x28, #0x721
  408458:	stp	w22, wzr, [sp, #8]
  40845c:	b	40849c <ferror@plt+0x5e4c>
  408460:	neg	w0, w23
  408464:	strb	wzr, [x28, x25]
  408468:	bl	4022a0 <strerror@plt>
  40846c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408470:	mov	x3, x0
  408474:	mov	w0, #0x3                   	// #3
  408478:	add	x1, x1, #0x7dc
  40847c:	mov	x2, x28
  408480:	bl	40a230 <ferror@plt+0x7be0>
  408484:	str	wzr, [sp, #12]
  408488:	mov	x28, x24
  40848c:	mov	x0, x21
  408490:	bl	402250 <readdir@plt>
  408494:	mov	x26, x0
  408498:	cbz	x0, 408668 <ferror@plt+0x6018>
  40849c:	mov	x22, x26
  4084a0:	ldrb	w8, [x22, #19]!
  4084a4:	cmp	w8, #0x2e
  4084a8:	b.ne	4084c4 <ferror@plt+0x5e74>  // b.any
  4084ac:	ldrb	w8, [x26, #20]
  4084b0:	cbz	w8, 40848c <ferror@plt+0x5e3c>
  4084b4:	cmp	w8, #0x2e
  4084b8:	b.ne	4084c4 <ferror@plt+0x5e74>  // b.any
  4084bc:	ldrb	w8, [x26, #21]
  4084c0:	cbz	w8, 40848c <ferror@plt+0x5e3c>
  4084c4:	mov	x0, x22
  4084c8:	mov	x1, x19
  4084cc:	bl	402390 <strcmp@plt>
  4084d0:	cbz	w0, 40848c <ferror@plt+0x5e3c>
  4084d4:	mov	x0, x22
  4084d8:	mov	x1, x28
  4084dc:	bl	402390 <strcmp@plt>
  4084e0:	cbz	w0, 40848c <ferror@plt+0x5e3c>
  4084e4:	mov	x0, x22
  4084e8:	bl	402030 <strlen@plt>
  4084ec:	add	x25, x0, x20
  4084f0:	mov	x23, x0
  4084f4:	add	x1, x25, #0x2
  4084f8:	mov	x0, x27
  4084fc:	bl	40b490 <ferror@plt+0x8e40>
  408500:	tbnz	w0, #31, 408550 <ferror@plt+0x5f00>
  408504:	mov	x24, x28
  408508:	ldr	x28, [x27]
  40850c:	add	x2, x23, #0x1
  408510:	mov	x1, x22
  408514:	add	x0, x28, x20
  408518:	bl	401ff0 <memcpy@plt>
  40851c:	ldrb	w8, [x26, #18]
  408520:	cmp	w8, #0x4
  408524:	b.eq	4085bc <ferror@plt+0x5f6c>  // b.none
  408528:	cmp	w8, #0x8
  40852c:	b.ne	40856c <ferror@plt+0x5f1c>  // b.any
  408530:	ldr	x0, [sp]
  408534:	mov	x1, x20
  408538:	mov	x2, x23
  40853c:	mov	x3, x28
  408540:	bl	40868c <ferror@plt+0x603c>
  408544:	mov	w23, w0
  408548:	tbz	w23, #31, 408610 <ferror@plt+0x5fc0>
  40854c:	b	408460 <ferror@plt+0x5e10>
  408550:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408554:	mov	w0, #0x3                   	// #3
  408558:	add	x1, x1, #0xbd4
  40855c:	bl	40a230 <ferror@plt+0x7be0>
  408560:	mov	w8, #0xfffffff4            	// #-12
  408564:	str	w8, [sp, #12]
  408568:	b	40848c <ferror@plt+0x5e3c>
  40856c:	ldr	w26, [sp, #8]
  408570:	add	x3, sp, #0x10
  408574:	mov	w0, wzr
  408578:	mov	x2, x22
  40857c:	mov	w1, w26
  408580:	mov	w4, wzr
  408584:	bl	402640 <__fxstatat@plt>
  408588:	tbnz	w0, #31, 408628 <ferror@plt+0x5fd8>
  40858c:	ldr	w8, [sp, #32]
  408590:	and	w3, w8, #0xf000
  408594:	cmp	w3, #0x4, lsl #12
  408598:	b.eq	4085bc <ferror@plt+0x5f6c>  // b.none
  40859c:	cmp	w3, #0x8, lsl #12
  4085a0:	b.eq	408530 <ferror@plt+0x5ee0>  // b.none
  4085a4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4085a8:	mov	w0, #0x3                   	// #3
  4085ac:	add	x1, x1, #0x7be
  4085b0:	mov	x2, x28
  4085b4:	bl	40a230 <ferror@plt+0x7be0>
  4085b8:	b	408488 <ferror@plt+0x5e38>
  4085bc:	ldr	w26, [sp, #8]
  4085c0:	mov	x1, x22
  4085c4:	mov	w2, wzr
  4085c8:	mov	w0, w26
  4085cc:	bl	402570 <openat@plt>
  4085d0:	tbnz	w0, #31, 408618 <ferror@plt+0x5fc8>
  4085d4:	mov	w23, w0
  4085d8:	bl	4022f0 <fdopendir@plt>
  4085dc:	cbz	x0, 408644 <ferror@plt+0x5ff4>
  4085e0:	mov	x22, x0
  4085e4:	ldr	x0, [sp]
  4085e8:	mov	w8, #0x2f                  	// #47
  4085ec:	add	x2, x25, #0x1
  4085f0:	mov	x1, x22
  4085f4:	mov	x3, x27
  4085f8:	strh	w8, [x28, x25]
  4085fc:	bl	408400 <ferror@plt+0x5db0>
  408600:	mov	w23, w0
  408604:	mov	x0, x22
  408608:	bl	402290 <closedir@plt>
  40860c:	tbnz	w23, #31, 408460 <ferror@plt+0x5e10>
  408610:	str	w23, [sp, #12]
  408614:	b	408488 <ferror@plt+0x5e38>
  408618:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40861c:	mov	w0, #0x3                   	// #3
  408620:	add	x1, x1, #0x773
  408624:	b	408634 <ferror@plt+0x5fe4>
  408628:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40862c:	mov	w0, #0x3                   	// #3
  408630:	add	x1, x1, #0x73f
  408634:	mov	w2, w26
  408638:	mov	x3, x22
  40863c:	bl	40a230 <ferror@plt+0x7be0>
  408640:	b	408488 <ferror@plt+0x5e38>
  408644:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408648:	mov	w0, #0x3                   	// #3
  40864c:	add	x1, x1, #0x791
  408650:	mov	w2, w23
  408654:	bl	40a230 <ferror@plt+0x7be0>
  408658:	mov	w0, w23
  40865c:	bl	4022b0 <close@plt>
  408660:	b	408488 <ferror@plt+0x5e38>
  408664:	str	wzr, [sp, #12]
  408668:	ldr	w0, [sp, #12]
  40866c:	ldp	x20, x19, [sp, #224]
  408670:	ldp	x22, x21, [sp, #208]
  408674:	ldp	x24, x23, [sp, #192]
  408678:	ldp	x26, x25, [sp, #176]
  40867c:	ldp	x28, x27, [sp, #160]
  408680:	ldp	x29, x30, [sp, #144]
  408684:	add	sp, sp, #0xf0
  408688:	ret
  40868c:	stp	x29, x30, [sp, #-96]!
  408690:	stp	x28, x27, [sp, #16]
  408694:	stp	x26, x25, [sp, #32]
  408698:	stp	x24, x23, [sp, #48]
  40869c:	stp	x22, x21, [sp, #64]
  4086a0:	stp	x20, x19, [sp, #80]
  4086a4:	mov	x29, sp
  4086a8:	sub	sp, sp, #0x1, lsl #12
  4086ac:	sub	sp, sp, #0x70
  4086b0:	mov	x20, x1
  4086b4:	mov	x24, x0
  4086b8:	add	x0, x3, x1
  4086bc:	mov	x1, x2
  4086c0:	mov	x28, x3
  4086c4:	bl	40b808 <ferror@plt+0x91b8>
  4086c8:	tbz	w0, #0, 408afc <ferror@plt+0x64ac>
  4086cc:	add	x1, sp, #0x60
  4086d0:	add	x2, sp, #0x58
  4086d4:	mov	x0, x28
  4086d8:	bl	40b744 <ferror@plt+0x90f4>
  4086dc:	cbz	x0, 408830 <ferror@plt+0x61e0>
  4086e0:	ldr	x8, [x24]
  4086e4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4086e8:	add	x1, x1, #0xc03
  4086ec:	add	x3, sp, #0x60
  4086f0:	ldr	x8, [x8, #4104]
  4086f4:	mov	w0, #0x7                   	// #7
  4086f8:	add	x8, x28, x8
  4086fc:	add	x19, x8, #0x1
  408700:	mov	x2, x19
  408704:	bl	40a230 <ferror@plt+0x7be0>
  408708:	ldr	x0, [x24, #56]
  40870c:	add	x1, sp, #0x60
  408710:	bl	40b078 <ferror@plt+0x8a28>
  408714:	cbz	x0, 408ad8 <ferror@plt+0x6488>
  408718:	str	x19, [sp, #24]
  40871c:	ldr	x23, [x0, #8]
  408720:	ldr	x8, [sp, #88]
  408724:	ldp	x9, x10, [x0, #80]
  408728:	ldr	x19, [x24]
  40872c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408730:	mov	x26, x0
  408734:	add	x1, x1, #0xc66
  408738:	mov	w0, #0x7                   	// #7
  40873c:	mov	x2, x23
  408740:	mov	x3, x28
  408744:	add	x25, x8, x20
  408748:	add	x27, x10, x9
  40874c:	bl	40a230 <ferror@plt+0x7be0>
  408750:	ldr	x20, [x19, #4104]
  408754:	add	x22, x19, #0x8
  408758:	mov	x0, x28
  40875c:	mov	x1, x22
  408760:	mov	x2, x20
  408764:	bl	4021e0 <strncmp@plt>
  408768:	mvn	x21, x20
  40876c:	add	x8, x28, x20
  408770:	cmp	w0, #0x0
  408774:	add	x9, x25, x21
  408778:	csel	x9, x9, xzr, eq  // eq = none
  40877c:	csinc	x8, xzr, x8, ne  // ne = any
  408780:	mov	x0, x23
  408784:	mov	x1, x22
  408788:	mov	x2, x20
  40878c:	str	x9, [sp, #72]
  408790:	str	x8, [sp, #56]
  408794:	bl	4021e0 <strncmp@plt>
  408798:	str	x19, [sp, #40]
  40879c:	ldr	x19, [x19, #4120]
  4087a0:	add	x8, x23, x20
  4087a4:	add	x9, x27, x21
  4087a8:	cmp	w0, #0x0
  4087ac:	csel	x9, x9, xzr, eq  // eq = none
  4087b0:	csinc	x8, xzr, x8, ne  // ne = any
  4087b4:	str	x9, [sp, #64]
  4087b8:	str	x8, [sp, #48]
  4087bc:	cbz	x19, 40884c <ferror@plt+0x61fc>
  4087c0:	adrp	x20, 419000 <ferror@plt+0x169b0>
  4087c4:	add	x20, x20, #0xc89
  4087c8:	b	4087d4 <ferror@plt+0x6184>
  4087cc:	ldr	x19, [x19]
  4087d0:	cbz	x19, 40884c <ferror@plt+0x61fc>
  4087d4:	add	x22, x19, #0x10
  4087d8:	mov	w0, #0x7                   	// #7
  4087dc:	mov	x1, x20
  4087e0:	mov	x2, x22
  4087e4:	bl	40a230 <ferror@plt+0x7be0>
  4087e8:	ldr	x21, [x19, #8]
  4087ec:	ldr	x8, [sp, #72]
  4087f0:	cmp	x8, x21
  4087f4:	b.ne	40880c <ferror@plt+0x61bc>  // b.any
  4087f8:	ldr	x1, [sp, #56]
  4087fc:	ldr	x2, [sp, #72]
  408800:	mov	x0, x22
  408804:	bl	402240 <bcmp@plt>
  408808:	cbz	w0, 408a3c <ferror@plt+0x63ec>
  40880c:	ldr	x8, [sp, #64]
  408810:	cmp	x8, x21
  408814:	b.ne	4087cc <ferror@plt+0x617c>  // b.any
  408818:	ldr	x1, [sp, #48]
  40881c:	ldr	x2, [sp, #64]
  408820:	mov	x0, x22
  408824:	bl	402240 <bcmp@plt>
  408828:	cbnz	w0, 4087cc <ferror@plt+0x617c>
  40882c:	b	408b28 <ferror@plt+0x64d8>
  408830:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408834:	add	x1, x1, #0xbdf
  408838:	mov	w0, #0x3                   	// #3
  40883c:	mov	x2, x28
  408840:	bl	40a230 <ferror@plt+0x7be0>
  408844:	mov	w20, #0xffffffea            	// #-22
  408848:	b	408b00 <ferror@plt+0x64b0>
  40884c:	ldr	x8, [sp, #40]
  408850:	stp	x24, x26, [sp, #8]
  408854:	ldr	x24, [x8, #4128]
  408858:	cbz	x24, 408a00 <ferror@plt+0x63b0>
  40885c:	ldr	x22, [sp, #48]
  408860:	adrp	x19, 419000 <ferror@plt+0x169b0>
  408864:	str	x28, [sp, #80]
  408868:	mov	w28, wzr
  40886c:	mov	w26, #0xffffffff            	// #-1
  408870:	add	x19, x19, #0xc96
  408874:	mov	w21, #0xffffffff            	// #-1
  408878:	mov	w8, #0xffffffff            	// #-1
  40887c:	str	w8, [sp, #36]
  408880:	b	408894 <ferror@plt+0x6244>
  408884:	str	w28, [sp, #36]
  408888:	ldr	x24, [x24]
  40888c:	add	w28, w28, #0x1
  408890:	cbz	x24, 4089ec <ferror@plt+0x639c>
  408894:	ldr	w8, [x24, #8]
  408898:	cmp	w8, #0x2
  40889c:	b.eq	4088b4 <ferror@plt+0x6264>  // b.none
  4088a0:	cmp	w8, #0x1
  4088a4:	b.ne	4088c0 <ferror@plt+0x6270>  // b.any
  4088a8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  4088ac:	add	x2, x2, #0x881
  4088b0:	b	4088c4 <ferror@plt+0x6274>
  4088b4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  4088b8:	add	x2, x2, #0x878
  4088bc:	b	4088c4 <ferror@plt+0x6274>
  4088c0:	add	x2, x24, #0x18
  4088c4:	mov	w0, #0x7                   	// #7
  4088c8:	mov	x1, x19
  4088cc:	bl	40a230 <ferror@plt+0x7be0>
  4088d0:	ldr	w8, [x24, #8]
  4088d4:	cmp	w8, #0x1
  4088d8:	b.eq	408884 <ferror@plt+0x6234>  // b.none
  4088dc:	cmp	w8, #0x2
  4088e0:	b.ne	40896c <ferror@plt+0x631c>  // b.any
  4088e4:	ldr	x8, [sp, #40]
  4088e8:	ldr	x19, [x8, #4136]
  4088ec:	cbnz	x19, 408908 <ferror@plt+0x62b8>
  4088f0:	adrp	x19, 419000 <ferror@plt+0x169b0>
  4088f4:	add	x19, x19, #0xc96
  4088f8:	b	408888 <ferror@plt+0x6238>
  4088fc:	ldr	x19, [x19]
  408900:	add	w28, w28, #0x1
  408904:	cbz	x19, 4089d4 <ferror@plt+0x6384>
  408908:	ldr	x22, [x19, #8]
  40890c:	add	x20, x19, #0x10
  408910:	cmp	x25, x22
  408914:	b.ls	40893c <ferror@plt+0x62ec>  // b.plast
  408918:	ldr	x0, [sp, #80]
  40891c:	ldrb	w8, [x0, x22]
  408920:	cmp	w8, #0x2f
  408924:	b.ne	40893c <ferror@plt+0x62ec>  // b.any
  408928:	mov	x1, x20
  40892c:	mov	x2, x22
  408930:	bl	402240 <bcmp@plt>
  408934:	cmp	w0, #0x0
  408938:	csel	w26, w28, w26, eq  // eq = none
  40893c:	cmp	x27, x22
  408940:	b.ls	4088fc <ferror@plt+0x62ac>  // b.plast
  408944:	ldrb	w8, [x23, x22]
  408948:	cmp	w8, #0x2f
  40894c:	b.ne	4088fc <ferror@plt+0x62ac>  // b.any
  408950:	mov	x0, x23
  408954:	mov	x1, x20
  408958:	mov	x2, x22
  40895c:	bl	402240 <bcmp@plt>
  408960:	cmp	w0, #0x0
  408964:	csel	w21, w28, w21, eq  // eq = none
  408968:	b	4088fc <ferror@plt+0x62ac>
  40896c:	ldr	x20, [x24, #16]
  408970:	ldr	x8, [sp, #72]
  408974:	cmp	x8, x20
  408978:	b.ls	4089a0 <ferror@plt+0x6350>  // b.plast
  40897c:	ldr	x8, [sp, #56]
  408980:	ldrb	w8, [x8, x20]
  408984:	cmp	w8, #0x2f
  408988:	b.ne	4089a0 <ferror@plt+0x6350>  // b.any
  40898c:	ldr	x1, [sp, #56]
  408990:	add	x0, x24, #0x18
  408994:	mov	x2, x20
  408998:	bl	402240 <bcmp@plt>
  40899c:	cbz	w0, 4089e4 <ferror@plt+0x6394>
  4089a0:	ldr	x8, [sp, #64]
  4089a4:	cmp	x8, x20
  4089a8:	b.ls	408888 <ferror@plt+0x6238>  // b.plast
  4089ac:	ldrb	w8, [x22, x20]
  4089b0:	cmp	w8, #0x2f
  4089b4:	b.ne	408888 <ferror@plt+0x6238>  // b.any
  4089b8:	add	x0, x24, #0x18
  4089bc:	mov	x1, x22
  4089c0:	mov	x2, x20
  4089c4:	bl	402240 <bcmp@plt>
  4089c8:	cmp	w0, #0x0
  4089cc:	csel	w21, w28, w21, eq  // eq = none
  4089d0:	b	408888 <ferror@plt+0x6238>
  4089d4:	ldr	x22, [sp, #48]
  4089d8:	adrp	x19, 419000 <ferror@plt+0x169b0>
  4089dc:	add	x19, x19, #0xc96
  4089e0:	b	408888 <ferror@plt+0x6238>
  4089e4:	mov	w26, w28
  4089e8:	b	408888 <ferror@plt+0x6238>
  4089ec:	ldr	x28, [sp, #80]
  4089f0:	ldr	x24, [sp, #8]
  4089f4:	ldr	w2, [sp, #36]
  4089f8:	tbz	w26, #31, 408a10 <ferror@plt+0x63c0>
  4089fc:	b	408a0c <ferror@plt+0x63bc>
  408a00:	ldr	x24, [sp, #8]
  408a04:	mov	w21, #0xffffffff            	// #-1
  408a08:	mov	w2, #0xffffffff            	// #-1
  408a0c:	mov	w26, w2
  408a10:	cmp	w21, #0x0
  408a14:	csel	w20, w2, w21, lt  // lt = tstop
  408a18:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408a1c:	add	x1, x1, #0xca1
  408a20:	mov	w0, #0x7                   	// #7
  408a24:	mov	w3, w20
  408a28:	mov	w4, w26
  408a2c:	bl	40a230 <ferror@plt+0x7be0>
  408a30:	cmp	w26, w20
  408a34:	ldr	x26, [sp, #16]
  408a38:	b.le	408b28 <ferror@plt+0x64d8>
  408a3c:	ldr	x2, [x26, #16]
  408a40:	ldr	x3, [sp, #24]
  408a44:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408a48:	add	x1, x1, #0xc38
  408a4c:	mov	w0, #0x7                   	// #7
  408a50:	bl	40a230 <ferror@plt+0x7be0>
  408a54:	ldp	x3, x4, [x26]
  408a58:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408a5c:	add	x1, x1, #0xccd
  408a60:	mov	w0, #0x7                   	// #7
  408a64:	mov	x2, x26
  408a68:	bl	40a230 <ferror@plt+0x7be0>
  408a6c:	ldr	x1, [x26, #24]
  408a70:	cbz	x1, 408a7c <ferror@plt+0x642c>
  408a74:	ldr	x0, [x24, #48]
  408a78:	bl	40b1d8 <ferror@plt+0x8b88>
  408a7c:	ldr	x0, [x24, #56]
  408a80:	add	x1, x26, #0x78
  408a84:	bl	40b1d8 <ferror@plt+0x8b88>
  408a88:	ldp	x3, x4, [x26]
  408a8c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408a90:	add	x1, x1, #0xce6
  408a94:	mov	w0, #0x7                   	// #7
  408a98:	mov	x2, x26
  408a9c:	bl	40a230 <ferror@plt+0x7be0>
  408aa0:	add	x0, x26, #0x30
  408aa4:	bl	40ab70 <ferror@plt+0x8520>
  408aa8:	ldr	x0, [x26]
  408aac:	bl	411044 <ferror@plt+0xe9f4>
  408ab0:	ldr	x0, [x26, #32]
  408ab4:	bl	41363c <ferror@plt+0x10fec>
  408ab8:	ldr	x0, [x26, #40]
  408abc:	bl	413d18 <ferror@plt+0x116c8>
  408ac0:	ldr	x0, [x26, #24]
  408ac4:	bl	402400 <free@plt>
  408ac8:	ldr	x0, [x26, #8]
  408acc:	bl	402400 <free@plt>
  408ad0:	mov	x0, x26
  408ad4:	bl	402400 <free@plt>
  408ad8:	ldr	x0, [x24, #8]
  408adc:	sub	x2, x29, #0x10
  408ae0:	mov	x1, x28
  408ae4:	bl	410adc <ferror@plt+0xe48c>
  408ae8:	tbnz	w0, #31, 408b48 <ferror@plt+0x64f8>
  408aec:	ldur	x1, [x29, #-16]
  408af0:	mov	x0, x24
  408af4:	bl	4079fc <ferror@plt+0x53ac>
  408af8:	tbnz	w0, #31, 408b70 <ferror@plt+0x6520>
  408afc:	mov	w20, wzr
  408b00:	mov	w0, w20
  408b04:	add	sp, sp, #0x1, lsl #12
  408b08:	add	sp, sp, #0x70
  408b0c:	ldp	x20, x19, [sp, #80]
  408b10:	ldp	x22, x21, [sp, #64]
  408b14:	ldp	x24, x23, [sp, #48]
  408b18:	ldp	x26, x25, [sp, #32]
  408b1c:	ldp	x28, x27, [sp, #16]
  408b20:	ldp	x29, x30, [sp], #96
  408b24:	ret
  408b28:	ldr	x3, [x26, #8]
  408b2c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408b30:	add	x1, x1, #0xc10
  408b34:	mov	w0, #0x7                   	// #7
  408b38:	mov	x2, x28
  408b3c:	bl	40a230 <ferror@plt+0x7be0>
  408b40:	mov	w20, wzr
  408b44:	b	408b00 <ferror@plt+0x64b0>
  408b48:	mov	w20, w0
  408b4c:	neg	w0, w0
  408b50:	bl	4022a0 <strerror@plt>
  408b54:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408b58:	mov	x3, x0
  408b5c:	add	x1, x1, #0x240
  408b60:	mov	w0, #0x3                   	// #3
  408b64:	mov	x2, x28
  408b68:	bl	40a230 <ferror@plt+0x7be0>
  408b6c:	b	408b00 <ferror@plt+0x64b0>
  408b70:	mov	w20, w0
  408b74:	neg	w0, w0
  408b78:	bl	4022a0 <strerror@plt>
  408b7c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408b80:	mov	x3, x0
  408b84:	add	x1, x1, #0x260
  408b88:	mov	w0, #0x3                   	// #3
  408b8c:	mov	x2, x28
  408b90:	bl	40a230 <ferror@plt+0x7be0>
  408b94:	ldur	x0, [x29, #-16]
  408b98:	bl	411044 <ferror@plt+0xe9f4>
  408b9c:	b	408b00 <ferror@plt+0x64b0>
  408ba0:	stp	x29, x30, [sp, #-48]!
  408ba4:	stp	x20, x19, [sp, #32]
  408ba8:	mov	x20, x1
  408bac:	mov	w1, wzr
  408bb0:	stp	x22, x21, [sp, #16]
  408bb4:	mov	x29, sp
  408bb8:	mov	x21, x0
  408bbc:	bl	4021d0 <open@plt>
  408bc0:	tbnz	w0, #31, 408c10 <ferror@plt+0x65c0>
  408bc4:	mov	x1, x20
  408bc8:	mov	w2, wzr
  408bcc:	mov	w19, w0
  408bd0:	bl	402570 <openat@plt>
  408bd4:	tbnz	w0, #31, 408c2c <ferror@plt+0x65dc>
  408bd8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408bdc:	add	x1, x1, #0xd3d
  408be0:	mov	w22, w0
  408be4:	bl	402210 <fdopen@plt>
  408be8:	mov	x21, x0
  408bec:	cbnz	x0, 408c48 <ferror@plt+0x65f8>
  408bf0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408bf4:	add	x1, x1, #0xd81
  408bf8:	mov	w0, #0x4                   	// #4
  408bfc:	mov	x2, x20
  408c00:	bl	40a230 <ferror@plt+0x7be0>
  408c04:	mov	w0, w22
  408c08:	bl	4022b0 <close@plt>
  408c0c:	b	408c48 <ferror@plt+0x65f8>
  408c10:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408c14:	add	x1, x1, #0x6c6
  408c18:	mov	w0, #0x4                   	// #4
  408c1c:	mov	x2, x21
  408c20:	bl	40a230 <ferror@plt+0x7be0>
  408c24:	mov	x21, xzr
  408c28:	b	408c50 <ferror@plt+0x6600>
  408c2c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408c30:	add	x1, x1, #0xd64
  408c34:	mov	w0, #0x4                   	// #4
  408c38:	mov	x2, x20
  408c3c:	mov	x3, x21
  408c40:	bl	40a230 <ferror@plt+0x7be0>
  408c44:	mov	x21, xzr
  408c48:	mov	w0, w19
  408c4c:	bl	4022b0 <close@plt>
  408c50:	mov	x0, x21
  408c54:	ldp	x20, x19, [sp, #32]
  408c58:	ldp	x22, x21, [sp, #16]
  408c5c:	ldp	x29, x30, [sp], #48
  408c60:	ret
  408c64:	ldr	x8, [x0]
  408c68:	ldr	x9, [x1]
  408c6c:	ldr	w8, [x8, #96]
  408c70:	ldr	w9, [x9, #96]
  408c74:	sub	w0, w8, w9
  408c78:	ret
  408c7c:	sub	sp, sp, #0x120
  408c80:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  408c84:	ldr	w8, [x8, #832]
  408c88:	stp	x29, x30, [sp, #256]
  408c8c:	add	x29, sp, #0x100
  408c90:	stp	x28, x19, [sp, #272]
  408c94:	cmp	w8, #0x5
  408c98:	stp	x1, x2, [x29, #-120]
  408c9c:	stp	x3, x4, [x29, #-104]
  408ca0:	stp	x5, x6, [x29, #-88]
  408ca4:	stur	x7, [x29, #-72]
  408ca8:	stp	q0, q1, [sp]
  408cac:	str	q2, [sp, #32]
  408cb0:	stp	q3, q4, [sp, #48]
  408cb4:	stp	q5, q6, [sp, #80]
  408cb8:	str	q7, [sp, #112]
  408cbc:	b.lt	408d0c <ferror@plt+0x66bc>  // b.tstop
  408cc0:	mov	x8, #0xffffffffffffffc8    	// #-56
  408cc4:	mov	x10, sp
  408cc8:	movk	x8, #0xff80, lsl #32
  408ccc:	sub	x11, x29, #0x78
  408cd0:	add	x10, x10, #0x80
  408cd4:	add	x9, x29, #0x20
  408cd8:	stp	x10, x8, [x29, #-16]
  408cdc:	add	x8, x11, #0x38
  408ce0:	adrp	x19, 42d000 <ferror@plt+0x2a9b0>
  408ce4:	stp	x9, x8, [x29, #-32]
  408ce8:	ldp	q0, q1, [x29, #-32]
  408cec:	ldr	x0, [x19, #896]
  408cf0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408cf4:	add	x1, x1, #0xf6b
  408cf8:	sub	x2, x29, #0x40
  408cfc:	stp	q0, q1, [x29, #-64]
  408d00:	bl	402560 <vfprintf@plt>
  408d04:	ldr	x0, [x19, #896]
  408d08:	bl	402490 <fflush@plt>
  408d0c:	ldp	x28, x19, [sp, #272]
  408d10:	ldp	x29, x30, [sp, #256]
  408d14:	add	sp, sp, #0x120
  408d18:	ret
  408d1c:	ldr	x8, [x0]
  408d20:	ldr	x9, [x1]
  408d24:	ldr	w8, [x8, #100]
  408d28:	ldr	w9, [x9, #100]
  408d2c:	sub	w0, w8, w9
  408d30:	ret
  408d34:	sub	sp, sp, #0x70
  408d38:	stp	x29, x30, [sp, #16]
  408d3c:	stp	x28, x27, [sp, #32]
  408d40:	stp	x26, x25, [sp, #48]
  408d44:	stp	x24, x23, [sp, #64]
  408d48:	stp	x22, x21, [sp, #80]
  408d4c:	stp	x20, x19, [sp, #96]
  408d50:	ldr	x8, [x0, #24]
  408d54:	add	x29, sp, #0x10
  408d58:	cbz	x8, 408e80 <ferror@plt+0x6830>
  408d5c:	adrp	x21, 41a000 <ferror@plt+0x179b0>
  408d60:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  408d64:	adrp	x24, 41a000 <ferror@plt+0x179b0>
  408d68:	mov	x19, x0
  408d6c:	mov	x20, x1
  408d70:	mov	x23, xzr
  408d74:	add	x21, x21, #0x286
  408d78:	add	x22, x22, #0x28a
  408d7c:	add	x24, x24, #0x937
  408d80:	b	408db8 <ferror@plt+0x6768>
  408d84:	mov	x0, x25
  408d88:	bl	402400 <free@plt>
  408d8c:	mov	w0, #0x3                   	// #3
  408d90:	mov	x1, x22
  408d94:	mov	x2, x26
  408d98:	bl	40a230 <ferror@plt+0x7be0>
  408d9c:	mov	w0, #0xa                   	// #10
  408da0:	mov	x1, x20
  408da4:	bl	4020e0 <putc@plt>
  408da8:	ldr	x8, [x19, #24]
  408dac:	add	x23, x23, #0x1
  408db0:	cmp	x23, x8
  408db4:	b.cs	408e80 <ferror@plt+0x6830>  // b.hs, b.nlast
  408db8:	ldr	x8, [x19, #16]
  408dbc:	ldr	x27, [x8, x23, lsl #3]
  408dc0:	ldr	x26, [x27, #16]
  408dc4:	cbnz	x26, 408dcc <ferror@plt+0x677c>
  408dc8:	ldr	x26, [x27, #8]
  408dcc:	mov	x0, x20
  408dd0:	mov	x1, x21
  408dd4:	mov	x2, x26
  408dd8:	bl	402600 <fprintf@plt>
  408ddc:	ldr	x8, [x27, #56]
  408de0:	cbz	x8, 408d9c <ferror@plt+0x674c>
  408de4:	mov	x0, x27
  408de8:	str	xzr, [sp, #8]
  408dec:	bl	409a9c <ferror@plt+0x744c>
  408df0:	cbz	x0, 408d8c <ferror@plt+0x673c>
  408df4:	mov	x28, x0
  408df8:	lsl	x0, x0, #3
  408dfc:	bl	4021c0 <malloc@plt>
  408e00:	cbz	x0, 408d8c <ferror@plt+0x673c>
  408e04:	mov	x25, x0
  408e08:	add	x3, sp, #0x8
  408e0c:	mov	x0, x27
  408e10:	mov	x1, x25
  408e14:	mov	x2, x28
  408e18:	bl	409af8 <ferror@plt+0x74a8>
  408e1c:	tbnz	w0, #31, 408d84 <ferror@plt+0x6734>
  408e20:	ldr	x26, [sp, #8]
  408e24:	adrp	x3, 408000 <ferror@plt+0x59b0>
  408e28:	mov	w2, #0x8                   	// #8
  408e2c:	mov	x0, x25
  408e30:	mov	x1, x26
  408e34:	add	x3, x3, #0xd1c
  408e38:	bl	402130 <qsort@plt>
  408e3c:	cbz	x26, 408e74 <ferror@plt+0x6824>
  408e40:	mov	x27, x25
  408e44:	b	408e60 <ferror@plt+0x6810>
  408e48:	mov	x0, x20
  408e4c:	mov	x1, x24
  408e50:	bl	402600 <fprintf@plt>
  408e54:	subs	x26, x26, #0x1
  408e58:	add	x27, x27, #0x8
  408e5c:	b.eq	408e74 <ferror@plt+0x6824>  // b.none
  408e60:	ldr	x8, [x27]
  408e64:	ldr	x2, [x8, #16]
  408e68:	cbnz	x2, 408e48 <ferror@plt+0x67f8>
  408e6c:	ldr	x2, [x8, #8]
  408e70:	b	408e48 <ferror@plt+0x67f8>
  408e74:	mov	x0, x25
  408e78:	bl	402400 <free@plt>
  408e7c:	b	408d9c <ferror@plt+0x674c>
  408e80:	ldp	x20, x19, [sp, #96]
  408e84:	ldp	x22, x21, [sp, #80]
  408e88:	ldp	x24, x23, [sp, #64]
  408e8c:	ldp	x26, x25, [sp, #48]
  408e90:	ldp	x28, x27, [sp, #32]
  408e94:	ldp	x29, x30, [sp, #16]
  408e98:	mov	w0, wzr
  408e9c:	add	sp, sp, #0x70
  408ea0:	ret
  408ea4:	sub	sp, sp, #0x80
  408ea8:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  408eac:	ldr	x8, [x8, #896]
  408eb0:	stp	x29, x30, [sp, #32]
  408eb4:	stp	x28, x27, [sp, #48]
  408eb8:	stp	x26, x25, [sp, #64]
  408ebc:	cmp	x8, x1
  408ec0:	stp	x24, x23, [sp, #80]
  408ec4:	stp	x22, x21, [sp, #96]
  408ec8:	stp	x20, x19, [sp, #112]
  408ecc:	add	x29, sp, #0x20
  408ed0:	b.eq	409150 <ferror@plt+0x6b00>  // b.none
  408ed4:	mov	x19, x1
  408ed8:	mov	x20, x0
  408edc:	mov	w0, #0x418                 	// #1048
  408ee0:	mov	w1, #0x1                   	// #1
  408ee4:	bl	402230 <calloc@plt>
  408ee8:	mov	x21, x0
  408eec:	adrp	x0, 419000 <ferror@plt+0x169b0>
  408ef0:	add	x0, x0, #0x832
  408ef4:	bl	402280 <strdup@plt>
  408ef8:	mov	w8, #0x80                  	// #128
  408efc:	str	x0, [x21]
  408f00:	strb	w8, [x21, #16]
  408f04:	str	x21, [sp, #16]
  408f08:	cbz	x21, 409158 <ferror@plt+0x6b08>
  408f0c:	ldr	x8, [x20, #24]
  408f10:	str	x19, [sp]
  408f14:	cbz	x8, 409138 <ferror@plt+0x6ae8>
  408f18:	mov	x24, xzr
  408f1c:	mov	w19, #0x20                  	// #32
  408f20:	str	x20, [sp, #8]
  408f24:	b	408f48 <ferror@plt+0x68f8>
  408f28:	mov	x0, x25
  408f2c:	bl	402400 <free@plt>
  408f30:	mov	x0, x27
  408f34:	bl	402400 <free@plt>
  408f38:	ldr	x8, [x20, #24]
  408f3c:	add	x24, x24, #0x1
  408f40:	cmp	x24, x8
  408f44:	b.cs	409138 <ferror@plt+0x6ae8>  // b.hs, b.nlast
  408f48:	ldr	x8, [x20, #16]
  408f4c:	ldr	x26, [x8, x24, lsl #3]
  408f50:	ldr	x23, [x26, #16]
  408f54:	cbnz	x23, 408f5c <ferror@plt+0x690c>
  408f58:	ldr	x23, [x26, #8]
  408f5c:	mov	x0, x26
  408f60:	stur	xzr, [x29, #-8]
  408f64:	bl	409a9c <ferror@plt+0x744c>
  408f68:	mov	x28, x0
  408f6c:	cbz	x0, 408fd4 <ferror@plt+0x6984>
  408f70:	lsl	x0, x28, #3
  408f74:	bl	4021c0 <malloc@plt>
  408f78:	mov	x27, x0
  408f7c:	cbz	x0, 408fb4 <ferror@plt+0x6964>
  408f80:	sub	x3, x29, #0x8
  408f84:	mov	x0, x26
  408f88:	mov	x1, x27
  408f8c:	mov	x2, x28
  408f90:	bl	409af8 <ferror@plt+0x74a8>
  408f94:	tbnz	w0, #31, 408fe8 <ferror@plt+0x6998>
  408f98:	ldur	x28, [x29, #-8]
  408f9c:	adrp	x3, 408000 <ferror@plt+0x59b0>
  408fa0:	mov	w2, #0x8                   	// #8
  408fa4:	mov	x0, x27
  408fa8:	mov	x1, x28
  408fac:	add	x3, x3, #0xd1c
  408fb0:	bl	402130 <qsort@plt>
  408fb4:	cbz	x28, 408ff8 <ferror@plt+0x69a8>
  408fb8:	cbnz	x27, 408ff8 <ferror@plt+0x69a8>
  408fbc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  408fc0:	mov	w0, #0x3                   	// #3
  408fc4:	add	x1, x1, #0x28a
  408fc8:	mov	x2, x23
  408fcc:	bl	40a230 <ferror@plt+0x7be0>
  408fd0:	b	408f38 <ferror@plt+0x68e8>
  408fd4:	mov	x0, x23
  408fd8:	bl	402030 <strlen@plt>
  408fdc:	mov	x27, xzr
  408fe0:	add	x22, x0, #0x1
  408fe4:	b	409044 <ferror@plt+0x69f4>
  408fe8:	mov	x0, x27
  408fec:	bl	402400 <free@plt>
  408ff0:	mov	x27, xzr
  408ff4:	cbnz	x28, 408fb8 <ferror@plt+0x6968>
  408ff8:	mov	x0, x23
  408ffc:	bl	402030 <strlen@plt>
  409000:	cmp	x28, #0x0
  409004:	add	x22, x0, #0x1
  409008:	cset	w21, eq  // eq = none
  40900c:	cbz	x28, 409044 <ferror@plt+0x69f4>
  409010:	mov	x25, xzr
  409014:	b	409030 <ferror@plt+0x69e0>
  409018:	bl	402030 <strlen@plt>
  40901c:	add	x8, x22, x0
  409020:	add	x25, x25, #0x1
  409024:	cmp	x28, x25
  409028:	add	x22, x8, #0x1
  40902c:	b.eq	409048 <ferror@plt+0x69f8>  // b.none
  409030:	ldr	x8, [x27, x25, lsl #3]
  409034:	ldr	x0, [x8, #16]
  409038:	cbnz	x0, 409018 <ferror@plt+0x69c8>
  40903c:	ldr	x0, [x8, #8]
  409040:	b	409018 <ferror@plt+0x69c8>
  409044:	mov	w21, #0x1                   	// #1
  409048:	add	x0, x22, #0x1
  40904c:	bl	4021c0 <malloc@plt>
  409050:	cbz	x0, 4090cc <ferror@plt+0x6a7c>
  409054:	mov	x25, x0
  409058:	mov	x0, x23
  40905c:	bl	402030 <strlen@plt>
  409060:	mov	x22, x0
  409064:	mov	x0, x25
  409068:	mov	x1, x23
  40906c:	mov	x2, x22
  409070:	bl	401ff0 <memcpy@plt>
  409074:	mov	w8, #0x3a                  	// #58
  409078:	strb	w8, [x25, x22]
  40907c:	add	x8, x22, #0x1
  409080:	tbz	w21, #0, 4090e8 <ferror@plt+0x6a98>
  409084:	strb	wzr, [x25, x8]
  409088:	ldrh	w3, [x26, #104]
  40908c:	ldr	x0, [sp, #16]
  409090:	add	x1, x26, #0x78
  409094:	mov	x2, x25
  409098:	bl	409bbc <ferror@plt+0x756c>
  40909c:	ldr	x20, [sp, #8]
  4090a0:	cbz	w0, 408f28 <ferror@plt+0x68d8>
  4090a4:	ldr	x8, [x20]
  4090a8:	mov	w9, #0x1013                	// #4115
  4090ac:	ldrb	w8, [x8, x9]
  4090b0:	cbz	w8, 408f28 <ferror@plt+0x68d8>
  4090b4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4090b8:	mov	w0, #0x4                   	// #4
  4090bc:	add	x1, x1, #0x2d8
  4090c0:	mov	x2, x25
  4090c4:	bl	40a230 <ferror@plt+0x7be0>
  4090c8:	b	408f28 <ferror@plt+0x68d8>
  4090cc:	mov	x0, x27
  4090d0:	bl	402400 <free@plt>
  4090d4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4090d8:	mov	w0, #0x3                   	// #3
  4090dc:	add	x1, x1, #0x2b7
  4090e0:	bl	40a230 <ferror@plt+0x7be0>
  4090e4:	b	408f38 <ferror@plt+0x68e8>
  4090e8:	mov	x21, x27
  4090ec:	b	40911c <ferror@plt+0x6acc>
  4090f0:	mov	x0, x23
  4090f4:	bl	402030 <strlen@plt>
  4090f8:	mov	x22, x0
  4090fc:	add	x0, x25, x20
  409100:	mov	x1, x23
  409104:	mov	x2, x22
  409108:	bl	401ff0 <memcpy@plt>
  40910c:	add	x8, x22, x20
  409110:	subs	x28, x28, #0x1
  409114:	add	x21, x21, #0x8
  409118:	b.eq	409084 <ferror@plt+0x6a34>  // b.none
  40911c:	ldr	x9, [x21]
  409120:	strb	w19, [x25, x8]
  409124:	add	x20, x8, #0x1
  409128:	ldr	x23, [x9, #16]
  40912c:	cbnz	x23, 4090f0 <ferror@plt+0x6aa0>
  409130:	ldr	x23, [x9, #8]
  409134:	b	4090f0 <ferror@plt+0x6aa0>
  409138:	ldr	x19, [sp, #16]
  40913c:	ldr	x1, [sp]
  409140:	mov	x0, x19
  409144:	bl	409e94 <ferror@plt+0x7844>
  409148:	mov	x0, x19
  40914c:	bl	409fb8 <ferror@plt+0x7968>
  409150:	mov	w0, wzr
  409154:	b	40915c <ferror@plt+0x6b0c>
  409158:	mov	w0, #0xfffffff4            	// #-12
  40915c:	ldp	x20, x19, [sp, #112]
  409160:	ldp	x22, x21, [sp, #96]
  409164:	ldp	x24, x23, [sp, #80]
  409168:	ldp	x26, x25, [sp, #64]
  40916c:	ldp	x28, x27, [sp, #48]
  409170:	ldp	x29, x30, [sp, #32]
  409174:	add	sp, sp, #0x80
  409178:	ret
  40917c:	stp	x29, x30, [sp, #-96]!
  409180:	stp	x20, x19, [sp, #80]
  409184:	mov	x19, x1
  409188:	mov	x20, x0
  40918c:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  409190:	add	x0, x0, #0x398
  409194:	mov	w1, #0x2d                  	// #45
  409198:	mov	w2, #0x1                   	// #1
  40919c:	mov	x3, x19
  4091a0:	stp	x28, x27, [sp, #16]
  4091a4:	stp	x26, x25, [sp, #32]
  4091a8:	stp	x24, x23, [sp, #48]
  4091ac:	stp	x22, x21, [sp, #64]
  4091b0:	mov	x29, sp
  4091b4:	bl	402460 <fwrite@plt>
  4091b8:	ldr	x8, [x20, #24]
  4091bc:	cbz	x8, 409254 <ferror@plt+0x6c04>
  4091c0:	adrp	x21, 418000 <ferror@plt+0x159b0>
  4091c4:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  4091c8:	mov	x27, xzr
  4091cc:	add	x21, x21, #0x84
  4091d0:	add	x22, x22, #0x3c6
  4091d4:	b	4091e8 <ferror@plt+0x6b98>
  4091d8:	ldr	x8, [x20, #24]
  4091dc:	add	x27, x27, #0x1
  4091e0:	cmp	x27, x8
  4091e4:	b.cs	409254 <ferror@plt+0x6c04>  // b.hs, b.nlast
  4091e8:	ldr	x9, [x20, #16]
  4091ec:	ldr	x28, [x9, x27, lsl #3]
  4091f0:	ldr	x23, [x28, #32]
  4091f4:	cbz	x23, 4091dc <ferror@plt+0x6b8c>
  4091f8:	add	x24, x28, #0x78
  4091fc:	b	409214 <ferror@plt+0x6bc4>
  409200:	ldr	x8, [x23]
  409204:	ldr	x9, [x28, #32]
  409208:	cmp	x8, x9
  40920c:	csel	x23, xzr, x8, eq  // eq = none
  409210:	cbz	x23, 4091d8 <ferror@plt+0x6b88>
  409214:	mov	x0, x23
  409218:	bl	413674 <ferror@plt+0x11024>
  40921c:	mov	x26, x0
  409220:	mov	x0, x23
  409224:	bl	413684 <ferror@plt+0x11034>
  409228:	mov	x25, x0
  40922c:	mov	x0, x26
  409230:	mov	x1, x21
  409234:	bl	402390 <strcmp@plt>
  409238:	cbnz	w0, 409200 <ferror@plt+0x6bb0>
  40923c:	mov	x0, x19
  409240:	mov	x1, x22
  409244:	mov	x2, x25
  409248:	mov	x3, x24
  40924c:	bl	402600 <fprintf@plt>
  409250:	b	409200 <ferror@plt+0x6bb0>
  409254:	ldp	x20, x19, [sp, #80]
  409258:	ldp	x22, x21, [sp, #64]
  40925c:	ldp	x24, x23, [sp, #48]
  409260:	ldp	x26, x25, [sp, #32]
  409264:	ldp	x28, x27, [sp, #16]
  409268:	mov	w0, wzr
  40926c:	ldp	x29, x30, [sp], #96
  409270:	ret
  409274:	stp	x29, x30, [sp, #-96]!
  409278:	stp	x28, x27, [sp, #16]
  40927c:	stp	x26, x25, [sp, #32]
  409280:	stp	x24, x23, [sp, #48]
  409284:	stp	x22, x21, [sp, #64]
  409288:	stp	x20, x19, [sp, #80]
  40928c:	mov	x29, sp
  409290:	sub	sp, sp, #0x1, lsl #12
  409294:	sub	sp, sp, #0x10
  409298:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40929c:	ldr	x8, [x8, #896]
  4092a0:	cmp	x8, x1
  4092a4:	b.eq	4093dc <ferror@plt+0x6d8c>  // b.none
  4092a8:	mov	x19, x1
  4092ac:	mov	x20, x0
  4092b0:	mov	w0, #0x418                 	// #1048
  4092b4:	mov	w1, #0x1                   	// #1
  4092b8:	bl	402230 <calloc@plt>
  4092bc:	mov	x21, x0
  4092c0:	adrp	x0, 419000 <ferror@plt+0x169b0>
  4092c4:	add	x0, x0, #0x832
  4092c8:	bl	402280 <strdup@plt>
  4092cc:	mov	w8, #0x80                  	// #128
  4092d0:	str	x0, [x21]
  4092d4:	strb	w8, [x21, #16]
  4092d8:	cbz	x21, 4093e4 <ferror@plt+0x6d94>
  4092dc:	ldr	x8, [x20, #24]
  4092e0:	str	x19, [sp]
  4092e4:	cbz	x8, 4093c8 <ferror@plt+0x6d78>
  4092e8:	adrp	x22, 418000 <ferror@plt+0x159b0>
  4092ec:	mov	x19, xzr
  4092f0:	add	x22, x22, #0x84
  4092f4:	mov	w24, #0x1013                	// #4115
  4092f8:	b	40930c <ferror@plt+0x6cbc>
  4092fc:	ldr	x8, [x20, #24]
  409300:	add	x19, x19, #0x1
  409304:	cmp	x19, x8
  409308:	b.cs	4093c8 <ferror@plt+0x6d78>  // b.hs, b.nlast
  40930c:	ldr	x9, [x20, #16]
  409310:	ldr	x23, [x9, x19, lsl #3]
  409314:	ldr	x25, [x23, #32]
  409318:	cbz	x25, 409300 <ferror@plt+0x6cb0>
  40931c:	add	x26, x23, #0x78
  409320:	b	40934c <ferror@plt+0x6cfc>
  409324:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  409328:	mov	w0, #0x4                   	// #4
  40932c:	add	x1, x1, #0x3d3
  409330:	mov	x2, x27
  409334:	bl	40a230 <ferror@plt+0x7be0>
  409338:	ldr	x8, [x25]
  40933c:	ldr	x9, [x23, #32]
  409340:	cmp	x8, x9
  409344:	csel	x25, xzr, x8, eq  // eq = none
  409348:	cbz	x25, 4092fc <ferror@plt+0x6cac>
  40934c:	mov	x0, x25
  409350:	bl	413674 <ferror@plt+0x11024>
  409354:	mov	x28, x0
  409358:	mov	x0, x25
  40935c:	bl	413684 <ferror@plt+0x11034>
  409360:	mov	x27, x0
  409364:	mov	x0, x28
  409368:	mov	x1, x22
  40936c:	bl	402390 <strcmp@plt>
  409370:	cbnz	w0, 409338 <ferror@plt+0x6ce8>
  409374:	add	x1, sp, #0x8
  409378:	mov	x0, x27
  40937c:	mov	x2, xzr
  409380:	bl	40b5c8 <ferror@plt+0x8f78>
  409384:	tbnz	w0, #31, 409324 <ferror@plt+0x6cd4>
  409388:	ldrh	w3, [x23, #104]
  40938c:	add	x1, sp, #0x8
  409390:	mov	x0, x21
  409394:	mov	x2, x26
  409398:	bl	409bbc <ferror@plt+0x756c>
  40939c:	cbz	w0, 409338 <ferror@plt+0x6ce8>
  4093a0:	ldr	x8, [x20]
  4093a4:	ldrb	w8, [x8, x24]
  4093a8:	cbz	w8, 409338 <ferror@plt+0x6ce8>
  4093ac:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4093b0:	add	x2, sp, #0x8
  4093b4:	mov	w0, #0x4                   	// #4
  4093b8:	add	x1, x1, #0x3ec
  4093bc:	mov	x3, x26
  4093c0:	bl	40a230 <ferror@plt+0x7be0>
  4093c4:	b	409338 <ferror@plt+0x6ce8>
  4093c8:	ldr	x1, [sp]
  4093cc:	mov	x0, x21
  4093d0:	bl	409e94 <ferror@plt+0x7844>
  4093d4:	mov	x0, x21
  4093d8:	bl	409fb8 <ferror@plt+0x7968>
  4093dc:	mov	w0, wzr
  4093e0:	b	4093e8 <ferror@plt+0x6d98>
  4093e4:	mov	w0, #0xfffffff4            	// #-12
  4093e8:	add	sp, sp, #0x1, lsl #12
  4093ec:	add	sp, sp, #0x10
  4093f0:	ldp	x20, x19, [sp, #80]
  4093f4:	ldp	x22, x21, [sp, #64]
  4093f8:	ldp	x24, x23, [sp, #48]
  4093fc:	ldp	x26, x25, [sp, #32]
  409400:	ldp	x28, x27, [sp, #16]
  409404:	ldp	x29, x30, [sp], #96
  409408:	ret
  40940c:	stp	x29, x30, [sp, #-96]!
  409410:	stp	x20, x19, [sp, #80]
  409414:	mov	x19, x1
  409418:	mov	x20, x0
  40941c:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  409420:	add	x0, x0, #0x40b
  409424:	mov	w1, #0x37                  	// #55
  409428:	mov	w2, #0x1                   	// #1
  40942c:	mov	x3, x19
  409430:	stp	x28, x27, [sp, #16]
  409434:	stp	x26, x25, [sp, #32]
  409438:	stp	x24, x23, [sp, #48]
  40943c:	stp	x22, x21, [sp, #64]
  409440:	mov	x29, sp
  409444:	bl	402460 <fwrite@plt>
  409448:	ldr	x8, [x20, #24]
  40944c:	cbz	x8, 4094e4 <ferror@plt+0x6e94>
  409450:	adrp	x21, 41a000 <ferror@plt+0x179b0>
  409454:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  409458:	mov	x27, xzr
  40945c:	add	x21, x21, #0x179
  409460:	add	x22, x22, #0x443
  409464:	b	409478 <ferror@plt+0x6e28>
  409468:	ldr	x8, [x20, #24]
  40946c:	add	x27, x27, #0x1
  409470:	cmp	x27, x8
  409474:	b.cs	4094e4 <ferror@plt+0x6e94>  // b.hs, b.nlast
  409478:	ldr	x9, [x20, #16]
  40947c:	ldr	x28, [x9, x27, lsl #3]
  409480:	ldr	x23, [x28, #32]
  409484:	cbz	x23, 40946c <ferror@plt+0x6e1c>
  409488:	add	x24, x28, #0x78
  40948c:	b	4094a4 <ferror@plt+0x6e54>
  409490:	ldr	x8, [x23]
  409494:	ldr	x9, [x28, #32]
  409498:	cmp	x8, x9
  40949c:	csel	x23, xzr, x8, eq  // eq = none
  4094a0:	cbz	x23, 409468 <ferror@plt+0x6e18>
  4094a4:	mov	x0, x23
  4094a8:	bl	413674 <ferror@plt+0x11024>
  4094ac:	mov	x26, x0
  4094b0:	mov	x0, x23
  4094b4:	bl	413684 <ferror@plt+0x11034>
  4094b8:	mov	x25, x0
  4094bc:	mov	x0, x26
  4094c0:	mov	x1, x21
  4094c4:	bl	402390 <strcmp@plt>
  4094c8:	cbnz	w0, 409490 <ferror@plt+0x6e40>
  4094cc:	mov	x0, x19
  4094d0:	mov	x1, x22
  4094d4:	mov	x2, x24
  4094d8:	mov	x3, x25
  4094dc:	bl	402600 <fprintf@plt>
  4094e0:	b	409490 <ferror@plt+0x6e40>
  4094e4:	ldp	x20, x19, [sp, #80]
  4094e8:	ldp	x22, x21, [sp, #64]
  4094ec:	ldp	x24, x23, [sp, #48]
  4094f0:	ldp	x26, x25, [sp, #32]
  4094f4:	ldp	x28, x27, [sp, #16]
  4094f8:	mov	w0, wzr
  4094fc:	ldp	x29, x30, [sp], #96
  409500:	ret
  409504:	sub	sp, sp, #0x40
  409508:	stp	x20, x19, [sp, #48]
  40950c:	mov	x19, x1
  409510:	mov	x20, x0
  409514:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  409518:	add	x0, x0, #0x452
  40951c:	mov	w1, #0x31                  	// #49
  409520:	mov	w2, #0x1                   	// #1
  409524:	mov	x3, x19
  409528:	stp	x29, x30, [sp, #32]
  40952c:	add	x29, sp, #0x20
  409530:	bl	402460 <fwrite@plt>
  409534:	ldr	x0, [x20, #64]
  409538:	add	x1, sp, #0x10
  40953c:	bl	40b3f8 <ferror@plt+0x8da8>
  409540:	add	x0, sp, #0x10
  409544:	add	x2, sp, #0x8
  409548:	mov	x1, xzr
  40954c:	bl	40b408 <ferror@plt+0x8db8>
  409550:	tbz	w0, #0, 409598 <ferror@plt+0x6f48>
  409554:	adrp	x20, 41a000 <ferror@plt+0x179b0>
  409558:	add	x20, x20, #0x484
  40955c:	b	409574 <ferror@plt+0x6f24>
  409560:	add	x0, sp, #0x10
  409564:	add	x2, sp, #0x8
  409568:	mov	x1, xzr
  40956c:	bl	40b408 <ferror@plt+0x8db8>
  409570:	tbz	w0, #0, 409598 <ferror@plt+0x6f48>
  409574:	ldr	x8, [sp, #8]
  409578:	ldr	x9, [x8]
  40957c:	cbz	x9, 409560 <ferror@plt+0x6f10>
  409580:	add	x2, x8, #0x10
  409584:	add	x3, x9, #0x78
  409588:	mov	x0, x19
  40958c:	mov	x1, x20
  409590:	bl	402600 <fprintf@plt>
  409594:	b	409560 <ferror@plt+0x6f10>
  409598:	ldp	x20, x19, [sp, #48]
  40959c:	ldp	x29, x30, [sp, #32]
  4095a0:	mov	w0, wzr
  4095a4:	add	sp, sp, #0x40
  4095a8:	ret
  4095ac:	stp	x29, x30, [sp, #-96]!
  4095b0:	str	x28, [sp, #16]
  4095b4:	stp	x26, x25, [sp, #32]
  4095b8:	stp	x24, x23, [sp, #48]
  4095bc:	stp	x22, x21, [sp, #64]
  4095c0:	stp	x20, x19, [sp, #80]
  4095c4:	mov	x29, sp
  4095c8:	sub	sp, sp, #0x430
  4095cc:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  4095d0:	ldr	x9, [x9, #896]
  4095d4:	add	x8, sp, #0x30
  4095d8:	mov	w10, #0x400                 	// #1024
  4095dc:	stp	x8, x10, [sp, #24]
  4095e0:	cmp	x9, x1
  4095e4:	strb	wzr, [sp, #40]
  4095e8:	b.eq	409714 <ferror@plt+0x70c4>  // b.none
  4095ec:	mov	x19, x1
  4095f0:	mov	x20, x0
  4095f4:	mov	w0, #0x418                 	// #1048
  4095f8:	mov	w1, #0x1                   	// #1
  4095fc:	bl	402230 <calloc@plt>
  409600:	mov	x21, x0
  409604:	adrp	x0, 419000 <ferror@plt+0x169b0>
  409608:	add	x0, x0, #0x832
  40960c:	bl	402280 <strdup@plt>
  409610:	mov	w8, #0x80                  	// #128
  409614:	str	x0, [x21]
  409618:	strb	w8, [x21, #16]
  40961c:	cbz	x21, 409740 <ferror@plt+0x70f0>
  409620:	mov	w8, #0x6f62                	// #28514
  409624:	mov	w9, #0x7973                	// #31091
  409628:	movk	w8, #0x3a6c, lsl #16
  40962c:	movk	w9, #0x626d, lsl #16
  409630:	stur	w8, [sp, #51]
  409634:	str	w9, [sp, #48]
  409638:	ldr	x0, [x20, #64]
  40963c:	add	x1, sp, #0x8
  409640:	bl	40b3f8 <ferror@plt+0x8da8>
  409644:	add	x0, sp, #0x8
  409648:	add	x2, x29, #0x18
  40964c:	mov	x1, xzr
  409650:	bl	40b408 <ferror@plt+0x8db8>
  409654:	tbz	w0, #0, 409700 <ferror@plt+0x70b0>
  409658:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  40965c:	mov	w25, #0x1013                	// #4115
  409660:	add	x22, x22, #0x4a0
  409664:	b	40967c <ferror@plt+0x702c>
  409668:	add	x0, sp, #0x8
  40966c:	add	x2, x29, #0x18
  409670:	mov	x1, xzr
  409674:	bl	40b408 <ferror@plt+0x8db8>
  409678:	tbz	w0, #0, 409700 <ferror@plt+0x70b0>
  40967c:	ldr	x26, [x29, #24]
  409680:	ldr	x8, [x26]
  409684:	cbz	x8, 409668 <ferror@plt+0x7018>
  409688:	add	x23, x26, #0x10
  40968c:	mov	x0, x23
  409690:	bl	402030 <strlen@plt>
  409694:	mov	x24, x0
  409698:	add	x1, x0, #0x8
  40969c:	add	x0, sp, #0x18
  4096a0:	bl	40b490 <ferror@plt+0x8e40>
  4096a4:	tbnz	w0, #31, 40971c <ferror@plt+0x70cc>
  4096a8:	ldr	x8, [sp, #24]
  4096ac:	add	x2, x24, #0x1
  4096b0:	mov	x1, x23
  4096b4:	add	x0, x8, #0x7
  4096b8:	bl	401ff0 <memcpy@plt>
  4096bc:	ldr	x8, [x26]
  4096c0:	add	x1, sp, #0x30
  4096c4:	mov	x0, x21
  4096c8:	ldrh	w3, [x8, #104]
  4096cc:	add	x2, x8, #0x78
  4096d0:	bl	409bbc <ferror@plt+0x756c>
  4096d4:	cbz	w0, 409668 <ferror@plt+0x7018>
  4096d8:	ldr	x8, [x20]
  4096dc:	ldrb	w8, [x8, x25]
  4096e0:	cbz	w8, 409668 <ferror@plt+0x7018>
  4096e4:	ldr	x8, [x26]
  4096e8:	add	x2, sp, #0x30
  4096ec:	mov	w0, #0x4                   	// #4
  4096f0:	mov	x1, x22
  4096f4:	add	x3, x8, #0x78
  4096f8:	bl	40a230 <ferror@plt+0x7be0>
  4096fc:	b	409668 <ferror@plt+0x7018>
  409700:	mov	x0, x21
  409704:	mov	x1, x19
  409708:	bl	409e94 <ferror@plt+0x7844>
  40970c:	mov	x0, x21
  409710:	bl	409fb8 <ferror@plt+0x7968>
  409714:	mov	w19, wzr
  409718:	b	409744 <ferror@plt+0x70f4>
  40971c:	mov	x0, x21
  409720:	bl	409fb8 <ferror@plt+0x7968>
  409724:	mov	w0, #0xc                   	// #12
  409728:	bl	4022a0 <strerror@plt>
  40972c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  409730:	mov	x2, x0
  409734:	add	x1, x1, #0x4be
  409738:	mov	w0, #0x3                   	// #3
  40973c:	bl	40a230 <ferror@plt+0x7be0>
  409740:	mov	w19, #0xfffffff4            	// #-12
  409744:	add	x0, sp, #0x18
  409748:	bl	40b538 <ferror@plt+0x8ee8>
  40974c:	mov	w0, w19
  409750:	add	sp, sp, #0x430
  409754:	ldp	x20, x19, [sp, #80]
  409758:	ldp	x22, x21, [sp, #64]
  40975c:	ldp	x24, x23, [sp, #48]
  409760:	ldp	x26, x25, [sp, #32]
  409764:	ldr	x28, [sp, #16]
  409768:	ldp	x29, x30, [sp], #96
  40976c:	ret
  409770:	stp	x29, x30, [sp, #-80]!
  409774:	str	x28, [sp, #16]
  409778:	stp	x24, x23, [sp, #32]
  40977c:	stp	x22, x21, [sp, #48]
  409780:	stp	x20, x19, [sp, #64]
  409784:	mov	x29, sp
  409788:	sub	sp, sp, #0x2, lsl #12
  40978c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  409790:	ldr	x8, [x8, #896]
  409794:	cmp	x8, x1
  409798:	b.eq	409894 <ferror@plt+0x7244>  // b.none
  40979c:	ldr	x8, [x0]
  4097a0:	mov	x19, x1
  4097a4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4097a8:	add	x1, x1, #0x4d2
  4097ac:	add	x0, x8, #0x8
  4097b0:	bl	408ba0 <ferror@plt+0x6550>
  4097b4:	cbz	x0, 4098a8 <ferror@plt+0x7258>
  4097b8:	mov	x20, x0
  4097bc:	mov	w0, #0x418                 	// #1048
  4097c0:	mov	w1, #0x1                   	// #1
  4097c4:	bl	402230 <calloc@plt>
  4097c8:	mov	x21, x0
  4097cc:	adrp	x0, 419000 <ferror@plt+0x169b0>
  4097d0:	add	x0, x0, #0x832
  4097d4:	bl	402280 <strdup@plt>
  4097d8:	mov	w8, #0x80                  	// #128
  4097dc:	str	x0, [x21]
  4097e0:	strb	w8, [x21, #16]
  4097e4:	cbz	x21, 40989c <ferror@plt+0x724c>
  4097e8:	add	x0, sp, #0x1, lsl #12
  4097ec:	mov	w1, #0x1000                	// #4096
  4097f0:	mov	x2, x20
  4097f4:	bl	402610 <fgets@plt>
  4097f8:	cbz	x0, 409878 <ferror@plt+0x7228>
  4097fc:	bl	4023b0 <__ctype_b_loc@plt>
  409800:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  409804:	adrp	x24, 419000 <ferror@plt+0x169b0>
  409808:	mov	x22, x0
  40980c:	add	x23, x23, #0x4e2
  409810:	add	x24, x24, #0x832
  409814:	b	40983c <ferror@plt+0x71ec>
  409818:	add	x2, sp, #0x1, lsl #12
  40981c:	mov	w0, #0x3                   	// #3
  409820:	mov	x1, x23
  409824:	bl	40a230 <ferror@plt+0x7be0>
  409828:	add	x0, sp, #0x1, lsl #12
  40982c:	mov	w1, #0x1000                	// #4096
  409830:	mov	x2, x20
  409834:	bl	402610 <fgets@plt>
  409838:	cbz	x0, 409878 <ferror@plt+0x7228>
  40983c:	add	x9, sp, #0x1
  409840:	ldr	x8, [x22]
  409844:	ldrb	w9, [x9, #4095]
  409848:	ldrh	w8, [x8, x9, lsl #1]
  40984c:	tbz	w8, #10, 409818 <ferror@plt+0x71c8>
  409850:	add	x0, sp, #0x1, lsl #12
  409854:	mov	x1, sp
  409858:	mov	x2, xzr
  40985c:	bl	40b744 <ferror@plt+0x90f4>
  409860:	mov	x1, sp
  409864:	mov	x0, x21
  409868:	mov	x2, x24
  40986c:	mov	w3, wzr
  409870:	bl	409bbc <ferror@plt+0x756c>
  409874:	b	409828 <ferror@plt+0x71d8>
  409878:	mov	x0, x21
  40987c:	mov	x1, x19
  409880:	bl	409e94 <ferror@plt+0x7844>
  409884:	mov	x0, x21
  409888:	bl	409fb8 <ferror@plt+0x7968>
  40988c:	mov	x0, x20
  409890:	bl	402180 <fclose@plt>
  409894:	mov	w0, wzr
  409898:	b	4098a8 <ferror@plt+0x7258>
  40989c:	mov	x0, x20
  4098a0:	bl	402180 <fclose@plt>
  4098a4:	mov	w0, #0xfffffff4            	// #-12
  4098a8:	add	sp, sp, #0x2, lsl #12
  4098ac:	ldp	x20, x19, [sp, #64]
  4098b0:	ldp	x22, x21, [sp, #48]
  4098b4:	ldp	x24, x23, [sp, #32]
  4098b8:	ldr	x28, [sp, #16]
  4098bc:	ldp	x29, x30, [sp], #80
  4098c0:	ret
  4098c4:	sub	sp, sp, #0x80
  4098c8:	stp	x29, x30, [sp, #32]
  4098cc:	stp	x28, x27, [sp, #48]
  4098d0:	stp	x26, x25, [sp, #64]
  4098d4:	stp	x24, x23, [sp, #80]
  4098d8:	stp	x22, x21, [sp, #96]
  4098dc:	stp	x20, x19, [sp, #112]
  4098e0:	ldr	x8, [x0, #24]
  4098e4:	add	x29, sp, #0x20
  4098e8:	str	x1, [sp]
  4098ec:	cbz	x8, 409a78 <ferror@plt+0x7428>
  4098f0:	adrp	x21, 418000 <ferror@plt+0x159b0>
  4098f4:	mov	x23, xzr
  4098f8:	mov	w8, #0x1                   	// #1
  4098fc:	add	x21, x21, #0x84
  409900:	stp	x0, x8, [sp, #8]
  409904:	b	409944 <ferror@plt+0x72f4>
  409908:	ldr	x0, [sp]
  40990c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  409910:	add	x2, x19, #0x78
  409914:	add	x1, x1, #0x565
  409918:	mov	x3, x28
  40991c:	mov	w4, w20
  409920:	mov	w5, w27
  409924:	mov	w6, w25
  409928:	bl	402600 <fprintf@plt>
  40992c:	str	xzr, [sp, #16]
  409930:	ldr	x0, [sp, #8]
  409934:	ldr	x8, [x0, #24]
  409938:	add	x23, x23, #0x1
  40993c:	cmp	x23, x8
  409940:	b.cs	409a78 <ferror@plt+0x7428>  // b.hs, b.nlast
  409944:	ldr	x8, [x0, #16]
  409948:	ldr	x19, [x8, x23, lsl #3]
  40994c:	ldr	x26, [x19, #32]
  409950:	cbz	x26, 409934 <ferror@plt+0x72e4>
  409954:	mov	w25, wzr
  409958:	mov	w27, wzr
  40995c:	mov	w22, wzr
  409960:	mov	x28, xzr
  409964:	b	40997c <ferror@plt+0x732c>
  409968:	ldr	x8, [x26]
  40996c:	ldr	x9, [x19, #32]
  409970:	cmp	x8, x9
  409974:	csel	x26, xzr, x8, eq  // eq = none
  409978:	cbz	x26, 409a28 <ferror@plt+0x73d8>
  40997c:	mov	x0, x26
  409980:	bl	413674 <ferror@plt+0x11024>
  409984:	mov	x24, x0
  409988:	mov	x0, x26
  40998c:	bl	413684 <ferror@plt+0x11034>
  409990:	mov	x20, x0
  409994:	mov	x0, x24
  409998:	mov	x1, x21
  40999c:	bl	402390 <strcmp@plt>
  4099a0:	cbnz	w0, 409968 <ferror@plt+0x7318>
  4099a4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4099a8:	mov	w2, #0x8                   	// #8
  4099ac:	mov	x0, x20
  4099b0:	add	x1, x1, #0x504
  4099b4:	bl	4021e0 <strncmp@plt>
  4099b8:	cbz	w0, 4099e8 <ferror@plt+0x7398>
  4099bc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4099c0:	sub	x2, x29, #0x4
  4099c4:	sub	x3, x29, #0x8
  4099c8:	mov	x0, x20
  4099cc:	add	x1, x1, #0x50d
  4099d0:	bl	402510 <__isoc99_sscanf@plt>
  4099d4:	cmp	w0, #0x2
  4099d8:	b.ne	4099f0 <ferror@plt+0x73a0>  // b.any
  4099dc:	ldp	w25, w27, [x29, #-8]
  4099e0:	mov	w22, #0x63                  	// #99
  4099e4:	b	409a18 <ferror@plt+0x73c8>
  4099e8:	add	x28, x20, #0x8
  4099ec:	b	409a18 <ferror@plt+0x73c8>
  4099f0:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4099f4:	sub	x2, x29, #0x4
  4099f8:	sub	x3, x29, #0x8
  4099fc:	mov	x0, x20
  409a00:	add	x1, x1, #0x51e
  409a04:	bl	402510 <__isoc99_sscanf@plt>
  409a08:	cmp	w0, #0x2
  409a0c:	b.ne	409a18 <ferror@plt+0x73c8>  // b.any
  409a10:	ldp	w25, w27, [x29, #-8]
  409a14:	mov	w22, #0x62                  	// #98
  409a18:	cbz	x28, 409968 <ferror@plt+0x7318>
  409a1c:	tst	w22, #0xff
  409a20:	b.eq	409968 <ferror@plt+0x7318>  // b.none
  409a24:	b	409a34 <ferror@plt+0x73e4>
  409a28:	cbz	x28, 409930 <ferror@plt+0x72e0>
  409a2c:	tst	w22, #0xff
  409a30:	b.eq	409a5c <ferror@plt+0x740c>  // b.none
  409a34:	ldr	x8, [sp, #16]
  409a38:	and	w20, w22, #0xff
  409a3c:	tbz	w8, #0, 409908 <ferror@plt+0x72b8>
  409a40:	ldr	x3, [sp]
  409a44:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  409a48:	mov	w1, #0x34                  	// #52
  409a4c:	mov	w2, #0x1                   	// #1
  409a50:	add	x0, x0, #0x530
  409a54:	bl	402460 <fwrite@plt>
  409a58:	b	409908 <ferror@plt+0x72b8>
  409a5c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  409a60:	add	x2, x19, #0x78
  409a64:	mov	w0, #0x3                   	// #3
  409a68:	add	x1, x1, #0x574
  409a6c:	mov	x3, x28
  409a70:	bl	40a230 <ferror@plt+0x7be0>
  409a74:	b	409930 <ferror@plt+0x72e0>
  409a78:	ldp	x20, x19, [sp, #112]
  409a7c:	ldp	x22, x21, [sp, #96]
  409a80:	ldp	x24, x23, [sp, #80]
  409a84:	ldp	x26, x25, [sp, #64]
  409a88:	ldp	x28, x27, [sp, #48]
  409a8c:	ldp	x29, x30, [sp, #32]
  409a90:	mov	w0, wzr
  409a94:	add	sp, sp, #0x80
  409a98:	ret
  409a9c:	stp	x29, x30, [sp, #-48]!
  409aa0:	stp	x22, x21, [sp, #16]
  409aa4:	stp	x20, x19, [sp, #32]
  409aa8:	ldr	x20, [x0, #56]
  409aac:	mov	x29, sp
  409ab0:	cbz	x20, 409ae0 <ferror@plt+0x7490>
  409ab4:	ldr	x22, [x0, #48]
  409ab8:	mov	x21, xzr
  409abc:	mov	x19, xzr
  409ac0:	ldr	x0, [x22, x21, lsl #3]
  409ac4:	bl	409a9c <ferror@plt+0x744c>
  409ac8:	add	x8, x19, x0
  409acc:	add	x21, x21, #0x1
  409ad0:	cmp	x21, x20
  409ad4:	add	x19, x8, #0x1
  409ad8:	b.cc	409ac0 <ferror@plt+0x7470>  // b.lo, b.ul, b.last
  409adc:	b	409ae4 <ferror@plt+0x7494>
  409ae0:	mov	x19, xzr
  409ae4:	mov	x0, x19
  409ae8:	ldp	x20, x19, [sp, #32]
  409aec:	ldp	x22, x21, [sp, #16]
  409af0:	ldp	x29, x30, [sp], #48
  409af4:	ret
  409af8:	stp	x29, x30, [sp, #-64]!
  409afc:	stp	x22, x21, [sp, #32]
  409b00:	stp	x20, x19, [sp, #48]
  409b04:	ldr	x9, [x0, #56]
  409b08:	str	x23, [sp, #16]
  409b0c:	mov	x29, sp
  409b10:	cbz	x9, 409b9c <ferror@plt+0x754c>
  409b14:	mov	x19, x3
  409b18:	mov	x20, x2
  409b1c:	mov	x21, x0
  409b20:	mov	x22, x1
  409b24:	mov	w0, wzr
  409b28:	mov	x23, xzr
  409b2c:	b	409b3c <ferror@plt+0x74ec>
  409b30:	add	x23, x23, #0x1
  409b34:	cmp	x23, x9
  409b38:	b.cs	409ba8 <ferror@plt+0x7558>  // b.hs, b.nlast
  409b3c:	ldr	x8, [x21, #48]
  409b40:	ldr	x10, [x19]
  409b44:	ldr	x8, [x8, x23, lsl #3]
  409b48:	cbz	x10, 409b68 <ferror@plt+0x7518>
  409b4c:	mov	x11, xzr
  409b50:	ldr	x12, [x22, x11, lsl #3]
  409b54:	cmp	x12, x8
  409b58:	b.eq	409b30 <ferror@plt+0x74e0>  // b.none
  409b5c:	add	x11, x11, #0x1
  409b60:	cmp	x11, x10
  409b64:	b.cc	409b50 <ferror@plt+0x7500>  // b.lo, b.ul, b.last
  409b68:	cmp	x10, x20
  409b6c:	b.cs	409ba4 <ferror@plt+0x7554>  // b.hs, b.nlast
  409b70:	add	x9, x10, #0x1
  409b74:	mov	x0, x8
  409b78:	mov	x1, x22
  409b7c:	mov	x2, x20
  409b80:	mov	x3, x19
  409b84:	str	x8, [x22, x10, lsl #3]
  409b88:	str	x9, [x19]
  409b8c:	bl	409af8 <ferror@plt+0x74a8>
  409b90:	tbnz	w0, #31, 409ba8 <ferror@plt+0x7558>
  409b94:	ldr	x9, [x21, #56]
  409b98:	b	409b30 <ferror@plt+0x74e0>
  409b9c:	mov	w0, wzr
  409ba0:	b	409ba8 <ferror@plt+0x7558>
  409ba4:	mov	w0, #0xffffffe4            	// #-28
  409ba8:	ldp	x20, x19, [sp, #48]
  409bac:	ldp	x22, x21, [sp, #32]
  409bb0:	ldr	x23, [sp, #16]
  409bb4:	ldp	x29, x30, [sp], #64
  409bb8:	ret
  409bbc:	stp	x29, x30, [sp, #-96]!
  409bc0:	stp	x28, x27, [sp, #16]
  409bc4:	stp	x26, x25, [sp, #32]
  409bc8:	stp	x24, x23, [sp, #48]
  409bcc:	stp	x22, x21, [sp, #64]
  409bd0:	stp	x20, x19, [sp, #80]
  409bd4:	ldrb	w8, [x1]
  409bd8:	mov	w20, w3
  409bdc:	mov	x19, x2
  409be0:	mov	x22, x1
  409be4:	mov	x21, x0
  409be8:	mov	x29, sp
  409bec:	cbz	w8, 409c30 <ferror@plt+0x75e0>
  409bf0:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  409bf4:	mov	w24, #0x1                   	// #1
  409bf8:	add	x23, x23, #0x2f3
  409bfc:	b	409c0c <ferror@plt+0x75bc>
  409c00:	ldrb	w8, [x22, x24]
  409c04:	add	x24, x24, #0x1
  409c08:	cbz	w8, 409c30 <ferror@plt+0x75e0>
  409c0c:	sxtb	w9, w8
  409c10:	tbz	w9, #31, 409c00 <ferror@plt+0x75b0>
  409c14:	and	w2, w8, #0xff
  409c18:	mov	w0, #0x2                   	// #2
  409c1c:	mov	x1, x23
  409c20:	mov	w3, w2
  409c24:	mov	x4, x22
  409c28:	bl	40a230 <ferror@plt+0x7be0>
  409c2c:	b	409c00 <ferror@plt+0x75b0>
  409c30:	ldrb	w8, [x19]
  409c34:	cbz	w8, 409c78 <ferror@plt+0x7628>
  409c38:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  409c3c:	mov	w24, #0x1                   	// #1
  409c40:	add	x23, x23, #0x2f3
  409c44:	b	409c54 <ferror@plt+0x7604>
  409c48:	ldrb	w8, [x19, x24]
  409c4c:	add	x24, x24, #0x1
  409c50:	cbz	w8, 409c78 <ferror@plt+0x7628>
  409c54:	sxtb	w9, w8
  409c58:	tbz	w9, #31, 409c48 <ferror@plt+0x75f8>
  409c5c:	and	w2, w8, #0xff
  409c60:	mov	w0, #0x2                   	// #2
  409c64:	mov	x1, x23
  409c68:	mov	w3, w2
  409c6c:	mov	x4, x19
  409c70:	bl	40a230 <ferror@plt+0x7be0>
  409c74:	b	409c48 <ferror@plt+0x75f8>
  409c78:	mov	w24, wzr
  409c7c:	ldr	x25, [x21]
  409c80:	ldrb	w27, [x25]
  409c84:	cbz	w27, 409cc8 <ferror@plt+0x7678>
  409c88:	sxtw	x8, w24
  409c8c:	ldrb	w9, [x22, x8]
  409c90:	cmp	w27, w9
  409c94:	b.ne	409cd0 <ferror@plt+0x7680>  // b.any
  409c98:	add	x8, x22, x8
  409c9c:	mov	w26, #0x1                   	// #1
  409ca0:	and	x9, x26, #0xffffffff
  409ca4:	ldrb	w27, [x25, x9]
  409ca8:	cbz	w27, 409d2c <ferror@plt+0x76dc>
  409cac:	ldrb	w10, [x8, x26]
  409cb0:	add	x26, x26, #0x1
  409cb4:	cmp	w27, w10
  409cb8:	b.eq	409ca0 <ferror@plt+0x7650>  // b.none
  409cbc:	add	x28, x25, x9
  409cc0:	sub	x26, x26, #0x1
  409cc4:	b	409cd8 <ferror@plt+0x7688>
  409cc8:	mov	w26, wzr
  409ccc:	b	409d2c <ferror@plt+0x76dc>
  409cd0:	mov	x26, xzr
  409cd4:	mov	x28, x25
  409cd8:	mov	w0, #0x418                 	// #1048
  409cdc:	mov	w1, #0x1                   	// #1
  409ce0:	bl	402230 <calloc@plt>
  409ce4:	mov	w2, #0x418                 	// #1048
  409ce8:	mov	x1, x21
  409cec:	mov	x23, x0
  409cf0:	bl	401ff0 <memcpy@plt>
  409cf4:	add	w8, w26, #0x1
  409cf8:	add	x0, x25, x8
  409cfc:	bl	402280 <strdup@plt>
  409d00:	str	x0, [x23]
  409d04:	add	x0, x21, #0x8
  409d08:	mov	w2, #0x410                 	// #1040
  409d0c:	mov	w1, wzr
  409d10:	bl	402200 <memset@plt>
  409d14:	add	x8, x21, w27, uxtw #3
  409d18:	strb	wzr, [x28]
  409d1c:	str	x25, [x21]
  409d20:	strb	w27, [x21, #16]
  409d24:	strb	w27, [x21, #17]
  409d28:	str	x23, [x8, #24]
  409d2c:	sxtw	x8, w26
  409d30:	add	x23, x8, w24, sxtw
  409d34:	ldrb	w8, [x22, x23]
  409d38:	cbz	x8, 409d60 <ferror@plt+0x7710>
  409d3c:	add	x24, x21, x8, lsl #3
  409d40:	ldr	x9, [x24, #24]!
  409d44:	cbz	x9, 409dac <ferror@plt+0x775c>
  409d48:	add	w24, w23, #0x1
  409d4c:	mov	x21, x9
  409d50:	ldr	x25, [x21]
  409d54:	ldrb	w27, [x25]
  409d58:	cbnz	w27, 409c88 <ferror@plt+0x7638>
  409d5c:	b	409cc8 <ferror@plt+0x7678>
  409d60:	ldr	x23, [x21, #8]!
  409d64:	cbz	x23, 409e28 <ferror@plt+0x77d8>
  409d68:	mov	w22, wzr
  409d6c:	mov	x24, x23
  409d70:	add	x0, x24, #0xc
  409d74:	mov	x1, x19
  409d78:	bl	402390 <strcmp@plt>
  409d7c:	ldr	x24, [x24]
  409d80:	cmp	w0, #0x0
  409d84:	csinc	w22, w22, wzr, ne  // ne = any
  409d88:	cbnz	x24, 409d70 <ferror@plt+0x7720>
  409d8c:	b	409d9c <ferror@plt+0x774c>
  409d90:	mov	x21, x23
  409d94:	ldr	x23, [x23]
  409d98:	cbz	x23, 409e2c <ferror@plt+0x77dc>
  409d9c:	ldr	w8, [x23, #8]
  409da0:	cmp	w8, w20
  409da4:	b.cc	409d90 <ferror@plt+0x7740>  // b.lo, b.ul, b.last
  409da8:	b	409e2c <ferror@plt+0x77dc>
  409dac:	ldrb	w9, [x21, #16]
  409db0:	cmp	w8, w9
  409db4:	b.cs	409dbc <ferror@plt+0x776c>  // b.hs, b.nlast
  409db8:	strb	w8, [x21, #16]
  409dbc:	ldrb	w9, [x21, #17]
  409dc0:	cmp	w8, w9
  409dc4:	b.ls	409dcc <ferror@plt+0x777c>  // b.plast
  409dc8:	strb	w8, [x21, #17]
  409dcc:	mov	w0, #0x418                 	// #1048
  409dd0:	mov	w1, #0x1                   	// #1
  409dd4:	bl	402230 <calloc@plt>
  409dd8:	add	w8, w23, #0x1
  409ddc:	mov	x21, x0
  409de0:	str	x0, [x24]
  409de4:	add	x0, x22, w8, sxtw
  409de8:	bl	402280 <strdup@plt>
  409dec:	mov	w8, #0x80                  	// #128
  409df0:	str	x0, [x21]
  409df4:	strb	w8, [x21, #16]
  409df8:	ldr	x8, [x21, #8]!
  409dfc:	cbz	x8, 409e28 <ferror@plt+0x77d8>
  409e00:	mov	x9, x8
  409e04:	ldr	x9, [x9]
  409e08:	cbnz	x9, 409e04 <ferror@plt+0x77b4>
  409e0c:	b	409e1c <ferror@plt+0x77cc>
  409e10:	mov	x21, x8
  409e14:	ldr	x8, [x8]
  409e18:	cbz	x8, 409e28 <ferror@plt+0x77d8>
  409e1c:	ldr	w9, [x8, #8]
  409e20:	cmp	w9, w20
  409e24:	b.cc	409e10 <ferror@plt+0x77c0>  // b.lo, b.ul, b.last
  409e28:	mov	w22, wzr
  409e2c:	mov	x0, x19
  409e30:	bl	402030 <strlen@plt>
  409e34:	sxtw	x8, w0
  409e38:	mov	x23, x0
  409e3c:	add	x0, x8, #0x11
  409e40:	mov	w1, #0x1                   	// #1
  409e44:	bl	402230 <calloc@plt>
  409e48:	ldr	x8, [x21]
  409e4c:	mov	x9, #0x100000000           	// #4294967296
  409e50:	add	x9, x9, x23, lsl #32
  409e54:	mov	x24, x0
  409e58:	str	w20, [x0, #8]
  409e5c:	add	x0, x0, #0xc
  409e60:	asr	x2, x9, #32
  409e64:	mov	x1, x19
  409e68:	str	x8, [x24]
  409e6c:	bl	401ff0 <memcpy@plt>
  409e70:	str	x24, [x21]
  409e74:	mov	w0, w22
  409e78:	ldp	x20, x19, [sp, #80]
  409e7c:	ldp	x22, x21, [sp, #64]
  409e80:	ldp	x24, x23, [sp, #48]
  409e84:	ldp	x26, x25, [sp, #32]
  409e88:	ldp	x28, x27, [sp, #16]
  409e8c:	ldp	x29, x30, [sp], #96
  409e90:	ret
  409e94:	stp	x29, x30, [sp, #-48]!
  409e98:	stp	x20, x19, [sp, #32]
  409e9c:	mov	x29, sp
  409ea0:	mov	x19, x1
  409ea4:	mov	w8, #0x7b0                 	// #1968
  409ea8:	mov	x20, x0
  409eac:	movk	w8, #0x57f4, lsl #16
  409eb0:	add	x0, x29, #0x1c
  409eb4:	mov	w1, #0x4                   	// #4
  409eb8:	mov	w2, #0x1                   	// #1
  409ebc:	mov	x3, x19
  409ec0:	str	x21, [sp, #16]
  409ec4:	str	w8, [x29, #28]
  409ec8:	bl	402460 <fwrite@plt>
  409ecc:	mov	w8, #0x200                 	// #512
  409ed0:	movk	w8, #0x100, lsl #16
  409ed4:	add	x0, x29, #0x1c
  409ed8:	mov	w1, #0x4                   	// #4
  409edc:	mov	w2, #0x1                   	// #1
  409ee0:	mov	x3, x19
  409ee4:	str	w8, [x29, #28]
  409ee8:	bl	402460 <fwrite@plt>
  409eec:	mov	x0, x19
  409ef0:	bl	4020c0 <ftell@plt>
  409ef4:	tbnz	x0, #63, 409f78 <ferror@plt+0x7928>
  409ef8:	mov	x21, x0
  409efc:	add	x0, x29, #0x1c
  409f00:	mov	w1, #0x4                   	// #4
  409f04:	mov	w2, #0x1                   	// #1
  409f08:	mov	x3, x19
  409f0c:	str	wzr, [x29, #28]
  409f10:	bl	402460 <fwrite@plt>
  409f14:	mov	x0, x20
  409f18:	mov	x1, x19
  409f1c:	bl	40a038 <ferror@plt+0x79e8>
  409f20:	rev	w8, w0
  409f24:	mov	x0, x19
  409f28:	str	w8, [x29, #28]
  409f2c:	bl	4020c0 <ftell@plt>
  409f30:	tbnz	x0, #63, 409f98 <ferror@plt+0x7948>
  409f34:	mov	x20, x0
  409f38:	mov	x0, x19
  409f3c:	mov	x1, x21
  409f40:	mov	w2, wzr
  409f44:	bl	402310 <fseek@plt>
  409f48:	add	x0, x29, #0x1c
  409f4c:	mov	w1, #0x4                   	// #4
  409f50:	mov	w2, #0x1                   	// #1
  409f54:	mov	x3, x19
  409f58:	bl	402460 <fwrite@plt>
  409f5c:	mov	x0, x19
  409f60:	mov	x1, x20
  409f64:	ldp	x20, x19, [sp, #32]
  409f68:	ldr	x21, [sp, #16]
  409f6c:	mov	w2, wzr
  409f70:	ldp	x29, x30, [sp], #48
  409f74:	b	402310 <fseek@plt>
  409f78:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  409f7c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409f80:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  409f84:	add	x0, x0, #0x33e
  409f88:	add	x1, x1, #0xfd4
  409f8c:	add	x3, x3, #0x352
  409f90:	mov	w2, #0x1a0                 	// #416
  409f94:	bl	402590 <__assert_fail@plt>
  409f98:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  409f9c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409fa0:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  409fa4:	add	x0, x0, #0x386
  409fa8:	add	x1, x1, #0xfd4
  409fac:	add	x3, x3, #0x352
  409fb0:	mov	w2, #0x1a9                 	// #425
  409fb4:	bl	402590 <__assert_fail@plt>
  409fb8:	stp	x29, x30, [sp, #-48]!
  409fbc:	stp	x20, x19, [sp, #32]
  409fc0:	ldrb	w20, [x0, #16]
  409fc4:	ldrb	w8, [x0, #17]
  409fc8:	mov	x19, x0
  409fcc:	str	x21, [sp, #16]
  409fd0:	mov	x29, sp
  409fd4:	cmp	w20, w8
  409fd8:	b.ls	40a010 <ferror@plt+0x79c0>  // b.plast
  409fdc:	ldr	x0, [x19, #8]
  409fe0:	cbz	x0, 409ff4 <ferror@plt+0x79a4>
  409fe4:	ldr	x20, [x0]
  409fe8:	bl	402400 <free@plt>
  409fec:	mov	x0, x20
  409ff0:	cbnz	x20, 409fe4 <ferror@plt+0x7994>
  409ff4:	ldr	x0, [x19]
  409ff8:	bl	402400 <free@plt>
  409ffc:	mov	x0, x19
  40a000:	ldp	x20, x19, [sp, #32]
  40a004:	ldr	x21, [sp, #16]
  40a008:	ldp	x29, x30, [sp], #48
  40a00c:	b	402400 <free@plt>
  40a010:	add	x21, x19, #0x18
  40a014:	b	40a024 <ferror@plt+0x79d4>
  40a018:	cmp	x20, w8, uxtb
  40a01c:	add	x20, x20, #0x1
  40a020:	b.cs	409fdc <ferror@plt+0x798c>  // b.hs, b.nlast
  40a024:	ldr	x0, [x21, x20, lsl #3]
  40a028:	cbz	x0, 40a018 <ferror@plt+0x79c8>
  40a02c:	bl	409fb8 <ferror@plt+0x7968>
  40a030:	ldrb	w8, [x19, #17]
  40a034:	b	40a018 <ferror@plt+0x79c8>
  40a038:	sub	sp, sp, #0x50
  40a03c:	stp	x29, x30, [sp, #16]
  40a040:	stp	x24, x23, [sp, #32]
  40a044:	stp	x22, x21, [sp, #48]
  40a048:	stp	x20, x19, [sp, #64]
  40a04c:	add	x29, sp, #0x10
  40a050:	cbz	x0, 40a0d8 <ferror@plt+0x7a88>
  40a054:	ldrsb	w8, [x0, #16]
  40a058:	mov	x19, x1
  40a05c:	mov	x20, x0
  40a060:	tbnz	w8, #31, 40a0e0 <ferror@plt+0x7a90>
  40a064:	ldrb	w9, [x20, #17]
  40a068:	and	w21, w8, #0xff
  40a06c:	sub	w24, w9, w21
  40a070:	add	w23, w24, #0x1
  40a074:	sbfiz	x0, x23, #2, #32
  40a078:	bl	4021c0 <malloc@plt>
  40a07c:	mov	x22, x0
  40a080:	tbnz	w24, #31, 40a0e8 <ferror@plt+0x7a98>
  40a084:	add	x8, x20, w21, uxtw #3
  40a088:	ldr	x0, [x8, #24]
  40a08c:	mov	x1, x19
  40a090:	bl	40a038 <ferror@plt+0x79e8>
  40a094:	rev	w8, w0
  40a098:	cmp	w23, #0x1
  40a09c:	str	w8, [x22]
  40a0a0:	b.eq	40a0e8 <ferror@plt+0x7a98>  // b.none
  40a0a4:	mov	w21, #0x1                   	// #1
  40a0a8:	ldrb	w8, [x20, #16]
  40a0ac:	mov	x1, x19
  40a0b0:	add	w8, w21, w8
  40a0b4:	add	x8, x20, w8, uxtw #3
  40a0b8:	ldr	x0, [x8, #24]
  40a0bc:	bl	40a038 <ferror@plt+0x79e8>
  40a0c0:	rev	w8, w0
  40a0c4:	str	w8, [x22, x21, lsl #2]
  40a0c8:	add	x21, x21, #0x1
  40a0cc:	cmp	x23, x21
  40a0d0:	b.ne	40a0a8 <ferror@plt+0x7a58>  // b.any
  40a0d4:	b	40a0e8 <ferror@plt+0x7a98>
  40a0d8:	mov	w21, wzr
  40a0dc:	b	40a1d8 <ferror@plt+0x7b88>
  40a0e0:	mov	x22, xzr
  40a0e4:	mov	w23, wzr
  40a0e8:	mov	x0, x19
  40a0ec:	bl	4020c0 <ftell@plt>
  40a0f0:	ldr	x8, [x20]
  40a0f4:	mov	x21, x0
  40a0f8:	ldrb	w9, [x8]
  40a0fc:	cbz	w9, 40a11c <ferror@plt+0x7acc>
  40a100:	mov	x0, x8
  40a104:	mov	x1, x19
  40a108:	bl	402040 <fputs@plt>
  40a10c:	mov	w0, wzr
  40a110:	mov	x1, x19
  40a114:	bl	402120 <fputc@plt>
  40a118:	orr	x21, x21, #0x80000000
  40a11c:	cbz	w23, 40a150 <ferror@plt+0x7b00>
  40a120:	ldrb	w0, [x20, #16]
  40a124:	mov	x1, x19
  40a128:	bl	402120 <fputc@plt>
  40a12c:	ldrb	w0, [x20, #17]
  40a130:	mov	x1, x19
  40a134:	bl	402120 <fputc@plt>
  40a138:	sxtw	x2, w23
  40a13c:	mov	w1, #0x4                   	// #4
  40a140:	mov	x0, x22
  40a144:	mov	x3, x19
  40a148:	bl	402460 <fwrite@plt>
  40a14c:	orr	x21, x21, #0x20000000
  40a150:	mov	x0, x22
  40a154:	bl	402400 <free@plt>
  40a158:	ldr	x8, [x20, #8]
  40a15c:	cbz	x8, 40a1d8 <ferror@plt+0x7b88>
  40a160:	mov	w9, wzr
  40a164:	ldr	x8, [x8]
  40a168:	add	w9, w9, #0x1
  40a16c:	cbnz	x8, 40a164 <ferror@plt+0x7b14>
  40a170:	rev	w8, w9
  40a174:	sub	x0, x29, #0x4
  40a178:	mov	w1, #0x4                   	// #4
  40a17c:	mov	w2, #0x1                   	// #1
  40a180:	mov	x3, x19
  40a184:	stur	w8, [x29, #-4]
  40a188:	bl	402460 <fwrite@plt>
  40a18c:	ldr	x20, [x20, #8]
  40a190:	cbz	x20, 40a1d4 <ferror@plt+0x7b84>
  40a194:	ldr	w8, [x20, #8]
  40a198:	sub	x0, x29, #0x4
  40a19c:	mov	w1, #0x4                   	// #4
  40a1a0:	mov	w2, #0x1                   	// #1
  40a1a4:	rev	w8, w8
  40a1a8:	mov	x3, x19
  40a1ac:	stur	w8, [x29, #-4]
  40a1b0:	bl	402460 <fwrite@plt>
  40a1b4:	add	x0, x20, #0xc
  40a1b8:	mov	x1, x19
  40a1bc:	bl	402040 <fputs@plt>
  40a1c0:	mov	w0, wzr
  40a1c4:	mov	x1, x19
  40a1c8:	bl	402120 <fputc@plt>
  40a1cc:	ldr	x20, [x20]
  40a1d0:	cbnz	x20, 40a194 <ferror@plt+0x7b44>
  40a1d4:	orr	x21, x21, #0x40000000
  40a1d8:	mov	w0, w21
  40a1dc:	ldp	x20, x19, [sp, #64]
  40a1e0:	ldp	x22, x21, [sp, #48]
  40a1e4:	ldp	x24, x23, [sp, #32]
  40a1e8:	ldp	x29, x30, [sp, #16]
  40a1ec:	add	sp, sp, #0x50
  40a1f0:	ret
  40a1f4:	and	w8, w0, #0x1
  40a1f8:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  40a1fc:	strb	w8, [x9, #1000]
  40a200:	tbz	w0, #0, 40a218 <ferror@plt+0x7bc8>
  40a204:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a208:	ldr	x0, [x8, #904]
  40a20c:	mov	w1, #0x2                   	// #2
  40a210:	mov	w2, #0x18                  	// #24
  40a214:	b	402330 <openlog@plt>
  40a218:	ret
  40a21c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a220:	ldrb	w8, [x8, #1000]
  40a224:	cbz	w8, 40a22c <ferror@plt+0x7bdc>
  40a228:	b	402100 <closelog@plt>
  40a22c:	ret
  40a230:	sub	sp, sp, #0x130
  40a234:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a238:	ldr	w8, [x8, #836]
  40a23c:	stp	x29, x30, [sp, #256]
  40a240:	add	x29, sp, #0x100
  40a244:	str	x28, [sp, #272]
  40a248:	cmp	w8, w0
  40a24c:	stp	x20, x19, [sp, #288]
  40a250:	stp	x2, x3, [x29, #-120]
  40a254:	stp	x4, x5, [x29, #-104]
  40a258:	stp	x6, x7, [x29, #-88]
  40a25c:	stp	q1, q2, [sp, #16]
  40a260:	str	q3, [sp, #48]
  40a264:	str	q0, [sp]
  40a268:	stp	q4, q5, [sp, #64]
  40a26c:	stp	q6, q7, [sp, #96]
  40a270:	b.lt	40a33c <ferror@plt+0x7cec>  // b.tstop
  40a274:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a278:	mov	x11, sp
  40a27c:	sub	x12, x29, #0x78
  40a280:	movk	x9, #0xff80, lsl #32
  40a284:	add	x10, x29, #0x30
  40a288:	add	x11, x11, #0x80
  40a28c:	add	x12, x12, #0x30
  40a290:	sub	x8, x29, #0x48
  40a294:	stp	x11, x9, [x29, #-56]
  40a298:	stp	x10, x12, [x29, #-72]
  40a29c:	ldp	q0, q1, [x8]
  40a2a0:	mov	w19, w0
  40a2a4:	sub	x0, x29, #0x28
  40a2a8:	sub	x2, x29, #0x20
  40a2ac:	stp	q0, q1, [x29, #-32]
  40a2b0:	bl	402420 <vasprintf@plt>
  40a2b4:	tbnz	w0, #31, 40a2c4 <ferror@plt+0x7c74>
  40a2b8:	ldur	x8, [x29, #-40]
  40a2bc:	cbnz	x8, 40a2d0 <ferror@plt+0x7c80>
  40a2c0:	b	40a33c <ferror@plt+0x7cec>
  40a2c4:	stur	xzr, [x29, #-40]
  40a2c8:	mov	x8, xzr
  40a2cc:	cbz	x8, 40a33c <ferror@plt+0x7cec>
  40a2d0:	sub	w8, w19, #0x2
  40a2d4:	cmp	w8, #0x6
  40a2d8:	b.cs	40a2ec <ferror@plt+0x7c9c>  // b.hs, b.nlast
  40a2dc:	adrp	x9, 41a000 <ferror@plt+0x179b0>
  40a2e0:	add	x9, x9, #0x970
  40a2e4:	ldr	x20, [x9, w8, sxtw #3]
  40a2e8:	b	40a308 <ferror@plt+0x7cb8>
  40a2ec:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a2f0:	add	x2, x2, #0x961
  40a2f4:	sub	x0, x29, #0x20
  40a2f8:	mov	w1, #0x20                  	// #32
  40a2fc:	mov	w3, w19
  40a300:	sub	x20, x29, #0x20
  40a304:	bl	402170 <snprintf@plt>
  40a308:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a30c:	ldrb	w8, [x8, #1000]
  40a310:	cbz	w8, 40a350 <ferror@plt+0x7d00>
  40a314:	ldur	x3, [x29, #-40]
  40a318:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a31c:	add	x1, x1, #0x934
  40a320:	mov	w0, w19
  40a324:	mov	x2, x20
  40a328:	bl	402050 <syslog@plt>
  40a32c:	ldur	x0, [x29, #-40]
  40a330:	bl	402400 <free@plt>
  40a334:	cmp	w19, #0x2
  40a338:	b.le	40a384 <ferror@plt+0x7d34>
  40a33c:	ldp	x20, x19, [sp, #288]
  40a340:	ldr	x28, [sp, #272]
  40a344:	ldp	x29, x30, [sp, #256]
  40a348:	add	sp, sp, #0x130
  40a34c:	ret
  40a350:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a354:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  40a358:	ldr	x0, [x8, #872]
  40a35c:	ldr	x2, [x9, #904]
  40a360:	ldur	x4, [x29, #-40]
  40a364:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a368:	add	x1, x1, #0x930
  40a36c:	mov	x3, x20
  40a370:	bl	402600 <fprintf@plt>
  40a374:	ldur	x0, [x29, #-40]
  40a378:	bl	402400 <free@plt>
  40a37c:	cmp	w19, #0x2
  40a380:	b.gt	40a33c <ferror@plt+0x7cec>
  40a384:	mov	w0, #0x1                   	// #1
  40a388:	bl	402060 <exit@plt>
  40a38c:	stp	x29, x30, [sp, #-32]!
  40a390:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a394:	str	x19, [sp, #16]
  40a398:	mov	x29, sp
  40a39c:	mov	x19, x0
  40a3a0:	str	w1, [x8, #836]
  40a3a4:	bl	40c1f0 <ferror@plt+0x9ba0>
  40a3a8:	mov	x0, x19
  40a3ac:	ldr	x19, [sp, #16]
  40a3b0:	adrp	x1, 40a000 <ferror@plt+0x79b0>
  40a3b4:	add	x1, x1, #0x3c4
  40a3b8:	mov	x2, xzr
  40a3bc:	ldp	x29, x30, [sp], #32
  40a3c0:	b	40c308 <ferror@plt+0x9cb8>
  40a3c4:	sub	sp, sp, #0x80
  40a3c8:	sub	w8, w1, #0x2
  40a3cc:	stp	x22, x21, [sp, #96]
  40a3d0:	stp	x20, x19, [sp, #112]
  40a3d4:	mov	x22, x6
  40a3d8:	mov	w20, w1
  40a3dc:	cmp	w8, #0x6
  40a3e0:	mov	x21, x5
  40a3e4:	stp	x29, x30, [sp, #80]
  40a3e8:	add	x29, sp, #0x50
  40a3ec:	b.cs	40a400 <ferror@plt+0x7db0>  // b.hs, b.nlast
  40a3f0:	adrp	x9, 41a000 <ferror@plt+0x179b0>
  40a3f4:	add	x9, x9, #0x970
  40a3f8:	ldr	x19, [x9, w8, sxtw #3]
  40a3fc:	b	40a41c <ferror@plt+0x7dcc>
  40a400:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a404:	add	x2, x2, #0x961
  40a408:	sub	x0, x29, #0x20
  40a40c:	mov	w1, #0x20                  	// #32
  40a410:	mov	w3, w20
  40a414:	sub	x19, x29, #0x20
  40a418:	bl	402170 <snprintf@plt>
  40a41c:	ldp	q1, q0, [x22]
  40a420:	add	x0, sp, #0x28
  40a424:	mov	x2, sp
  40a428:	mov	x1, x21
  40a42c:	stp	q1, q0, [sp]
  40a430:	bl	402420 <vasprintf@plt>
  40a434:	tbnz	w0, #31, 40a464 <ferror@plt+0x7e14>
  40a438:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a43c:	ldrb	w8, [x8, #1000]
  40a440:	cbz	w8, 40a478 <ferror@plt+0x7e28>
  40a444:	ldr	x3, [sp, #40]
  40a448:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a44c:	add	x1, x1, #0x934
  40a450:	mov	w0, w20
  40a454:	mov	x2, x19
  40a458:	bl	402050 <syslog@plt>
  40a45c:	ldr	x0, [sp, #40]
  40a460:	bl	402400 <free@plt>
  40a464:	ldp	x20, x19, [sp, #112]
  40a468:	ldp	x22, x21, [sp, #96]
  40a46c:	ldp	x29, x30, [sp, #80]
  40a470:	add	sp, sp, #0x80
  40a474:	ret
  40a478:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a47c:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  40a480:	ldr	x0, [x8, #872]
  40a484:	ldr	x2, [x9, #904]
  40a488:	ldr	x4, [sp, #40]
  40a48c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a490:	add	x1, x1, #0x930
  40a494:	mov	x3, x19
  40a498:	bl	402600 <fprintf@plt>
  40a49c:	b	40a45c <ferror@plt+0x7e0c>
  40a4a0:	stp	x29, x30, [sp, #-96]!
  40a4a4:	stp	x28, x27, [sp, #16]
  40a4a8:	stp	x26, x25, [sp, #32]
  40a4ac:	stp	x24, x23, [sp, #48]
  40a4b0:	stp	x22, x21, [sp, #64]
  40a4b4:	stp	x20, x19, [sp, #80]
  40a4b8:	mov	x29, sp
  40a4bc:	sub	sp, sp, #0x4, lsl #12
  40a4c0:	sub	sp, sp, #0x1a0
  40a4c4:	adrp	x19, 41a000 <ferror@plt+0x179b0>
  40a4c8:	adrp	x25, 41a000 <ferror@plt+0x179b0>
  40a4cc:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  40a4d0:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  40a4d4:	adrp	x28, 41a000 <ferror@plt+0x179b0>
  40a4d8:	mov	x20, x1
  40a4dc:	mov	w21, w0
  40a4e0:	add	x19, x19, #0x9fd
  40a4e4:	add	x25, x25, #0xde8
  40a4e8:	add	x22, x22, #0xe00
  40a4ec:	add	x23, x23, #0xe08
  40a4f0:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  40a4f4:	add	x28, x28, #0xb80
  40a4f8:	add	x4, sp, #0x3, lsl #12
  40a4fc:	add	x4, x4, #0x10
  40a500:	mov	w0, w21
  40a504:	mov	x1, x20
  40a508:	mov	x2, x22
  40a50c:	mov	x3, x23
  40a510:	str	wzr, [sp, #12304]
  40a514:	bl	402370 <getopt_long@plt>
  40a518:	mov	w2, w0
  40a51c:	cmp	w0, #0x65
  40a520:	b.le	40a5e4 <ferror@plt+0x7f94>
  40a524:	cmp	w2, #0x6f
  40a528:	b.eq	40a5c0 <ferror@plt+0x7f70>  // b.none
  40a52c:	cmp	w2, #0x68
  40a530:	b.eq	40a5fc <ferror@plt+0x7fac>  // b.none
  40a534:	cmp	w2, #0x66
  40a538:	b.ne	40a76c <ferror@plt+0x811c>  // b.any
  40a53c:	ldr	x27, [x24, #880]
  40a540:	mov	x0, x28
  40a544:	mov	x26, x28
  40a548:	mov	x1, x27
  40a54c:	bl	402390 <strcmp@plt>
  40a550:	mov	w28, w0
  40a554:	cmp	w0, #0x0
  40a558:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  40a55c:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a560:	add	x8, x8, #0xde8
  40a564:	add	x0, x0, #0xc1a
  40a568:	mov	x1, x27
  40a56c:	csel	x25, x8, x25, eq  // eq = none
  40a570:	bl	402390 <strcmp@plt>
  40a574:	mov	w24, w0
  40a578:	cmp	w0, #0x0
  40a57c:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  40a580:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a584:	add	x8, x8, #0xe88
  40a588:	add	x0, x0, #0xa73
  40a58c:	mov	x1, x27
  40a590:	csel	x25, x8, x25, eq  // eq = none
  40a594:	bl	402390 <strcmp@plt>
  40a598:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  40a59c:	cmp	w0, #0x0
  40a5a0:	add	x8, x8, #0xea0
  40a5a4:	csel	x25, x8, x25, eq  // eq = none
  40a5a8:	cbz	w0, 40a5cc <ferror@plt+0x7f7c>
  40a5ac:	cbz	w24, 40a5d8 <ferror@plt+0x7f88>
  40a5b0:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  40a5b4:	cbnz	w28, 40a810 <ferror@plt+0x81c0>
  40a5b8:	mov	x28, x26
  40a5bc:	b	40a4f8 <ferror@plt+0x7ea8>
  40a5c0:	ldr	x19, [x24, #880]
  40a5c4:	mov	x26, x28
  40a5c8:	b	40a4f8 <ferror@plt+0x7ea8>
  40a5cc:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  40a5d0:	mov	x28, x26
  40a5d4:	b	40a4f8 <ferror@plt+0x7ea8>
  40a5d8:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  40a5dc:	mov	x28, x26
  40a5e0:	b	40a4f8 <ferror@plt+0x7ea8>
  40a5e4:	cmn	w2, #0x1
  40a5e8:	b.eq	40a604 <ferror@plt+0x7fb4>  // b.none
  40a5ec:	cmp	w2, #0x3f
  40a5f0:	b.ne	40a76c <ferror@plt+0x811c>  // b.any
  40a5f4:	mov	w19, #0x1                   	// #1
  40a5f8:	b	40a7e8 <ferror@plt+0x8198>
  40a5fc:	mov	w19, wzr
  40a600:	b	40a784 <ferror@plt+0x8134>
  40a604:	add	x0, sp, #0x4, lsl #12
  40a608:	add	x0, x0, #0x10
  40a60c:	add	x20, sp, #0x4, lsl #12
  40a610:	add	x20, x20, #0x10
  40a614:	bl	4025b0 <uname@plt>
  40a618:	tbnz	w0, #31, 40a82c <ferror@plt+0x81dc>
  40a61c:	add	x21, x20, #0x82
  40a620:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a624:	add	x0, sp, #0x3, lsl #12
  40a628:	add	x2, x2, #0xa5b
  40a62c:	add	x0, x0, #0x10
  40a630:	mov	w1, #0x1000                	// #4096
  40a634:	mov	x3, x21
  40a638:	bl	402170 <snprintf@plt>
  40a63c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40a640:	add	x0, sp, #0x3, lsl #12
  40a644:	add	x1, x1, #0xb10
  40a648:	add	x0, x0, #0x10
  40a64c:	bl	4021b0 <fopen@plt>
  40a650:	cbz	x0, 40a850 <ferror@plt+0x8200>
  40a654:	mov	x20, x0
  40a658:	mov	w1, #0x1ed                 	// #493
  40a65c:	mov	x0, x19
  40a660:	bl	40be58 <ferror@plt+0x9808>
  40a664:	tbnz	w0, #31, 40a880 <ferror@plt+0x8230>
  40a668:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a66c:	add	x1, x1, #0xb2d
  40a670:	mov	x0, x19
  40a674:	bl	4021b0 <fopen@plt>
  40a678:	cbz	x0, 40a88c <ferror@plt+0x823c>
  40a67c:	mov	x21, x0
  40a680:	add	x0, sp, #0x2, lsl #12
  40a684:	add	x0, x0, #0x10
  40a688:	mov	w1, #0x1000                	// #4096
  40a68c:	mov	x2, x20
  40a690:	bl	4020b0 <fgets_unlocked@plt>
  40a694:	mov	w19, wzr
  40a698:	cbz	x0, 40a758 <ferror@plt+0x8108>
  40a69c:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  40a6a0:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  40a6a4:	add	x22, x22, #0xb51
  40a6a8:	adrp	x24, 42d000 <ferror@plt+0x2a9b0>
  40a6ac:	add	x23, x23, #0xb5f
  40a6b0:	b	40a6e4 <ferror@plt+0x8094>
  40a6b4:	ldr	x0, [x24, #872]
  40a6b8:	add	x2, sp, #0x2, lsl #12
  40a6bc:	add	x2, x2, #0x10
  40a6c0:	mov	x1, x23
  40a6c4:	bl	402600 <fprintf@plt>
  40a6c8:	mov	w19, #0x1                   	// #1
  40a6cc:	add	x0, sp, #0x2, lsl #12
  40a6d0:	add	x0, x0, #0x10
  40a6d4:	mov	w1, #0x1000                	// #4096
  40a6d8:	mov	x2, x20
  40a6dc:	bl	4020b0 <fgets_unlocked@plt>
  40a6e0:	cbz	x0, 40a758 <ferror@plt+0x8108>
  40a6e4:	add	x8, sp, #0x1, lsl #12
  40a6e8:	add	x8, x8, #0x11
  40a6ec:	ldrb	w8, [x8, #4095]
  40a6f0:	cmp	w8, #0x23
  40a6f4:	b.eq	40a6cc <ferror@plt+0x807c>  // b.none
  40a6f8:	add	x0, sp, #0x2, lsl #12
  40a6fc:	add	x2, sp, #0x1, lsl #12
  40a700:	add	x0, x0, #0x10
  40a704:	add	x2, x2, #0x10
  40a708:	add	x3, sp, #0x10
  40a70c:	add	x4, sp, #0xc
  40a710:	add	x5, sp, #0x8
  40a714:	add	x6, sp, #0x4
  40a718:	mov	x1, x22
  40a71c:	bl	402510 <__isoc99_sscanf@plt>
  40a720:	cmp	w0, #0x5
  40a724:	b.ne	40a6b4 <ferror@plt+0x8064>  // b.any
  40a728:	ldrb	w3, [sp, #12]
  40a72c:	and	w8, w3, #0xfe
  40a730:	cmp	w8, #0x62
  40a734:	b.ne	40a6b4 <ferror@plt+0x8064>  // b.any
  40a738:	ldr	x8, [x25, #8]
  40a73c:	ldp	w5, w4, [sp, #4]
  40a740:	add	x1, sp, #0x1, lsl #12
  40a744:	add	x1, x1, #0x10
  40a748:	add	x2, sp, #0x10
  40a74c:	mov	x0, x21
  40a750:	blr	x8
  40a754:	b	40a6cc <ferror@plt+0x807c>
  40a758:	mov	x0, x20
  40a75c:	bl	402180 <fclose@plt>
  40a760:	mov	x0, x21
  40a764:	bl	402180 <fclose@plt>
  40a768:	b	40a7e8 <ferror@plt+0x8198>
  40a76c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a770:	ldr	x0, [x8, #872]
  40a774:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a778:	add	x1, x1, #0xa20
  40a77c:	bl	402600 <fprintf@plt>
  40a780:	mov	w19, #0x1                   	// #1
  40a784:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a788:	ldr	x1, [x8, #904]
  40a78c:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a790:	add	x0, x0, #0xca8
  40a794:	bl	402580 <printf@plt>
  40a798:	adrp	x20, 41a000 <ferror@plt+0x179b0>
  40a79c:	add	x20, x20, #0xdc1
  40a7a0:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a7a4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a7a8:	add	x1, x1, #0xb80
  40a7ac:	add	x2, x2, #0xb86
  40a7b0:	mov	x0, x20
  40a7b4:	bl	402580 <printf@plt>
  40a7b8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a7bc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a7c0:	add	x1, x1, #0xc1a
  40a7c4:	add	x2, x2, #0xc23
  40a7c8:	mov	x0, x20
  40a7cc:	bl	402580 <printf@plt>
  40a7d0:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a7d4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a7d8:	add	x1, x1, #0xa73
  40a7dc:	add	x2, x2, #0xc8c
  40a7e0:	mov	x0, x20
  40a7e4:	bl	402580 <printf@plt>
  40a7e8:	mov	w0, w19
  40a7ec:	add	sp, sp, #0x4, lsl #12
  40a7f0:	add	sp, sp, #0x1a0
  40a7f4:	ldp	x20, x19, [sp, #80]
  40a7f8:	ldp	x22, x21, [sp, #64]
  40a7fc:	ldp	x24, x23, [sp, #48]
  40a800:	ldp	x26, x25, [sp, #32]
  40a804:	ldp	x28, x27, [sp, #16]
  40a808:	ldp	x29, x30, [sp], #96
  40a80c:	ret
  40a810:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a814:	ldr	x0, [x8, #872]
  40a818:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a81c:	add	x1, x1, #0xa09
  40a820:	mov	x2, x27
  40a824:	bl	402600 <fprintf@plt>
  40a828:	b	40a780 <ferror@plt+0x8130>
  40a82c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a830:	ldr	x3, [x8, #872]
  40a834:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a838:	add	x0, x0, #0xa45
  40a83c:	mov	w1, #0x15                  	// #21
  40a840:	mov	w2, #0x1                   	// #1
  40a844:	mov	w19, #0x1                   	// #1
  40a848:	bl	402460 <fwrite@plt>
  40a84c:	b	40a7e8 <ferror@plt+0x8198>
  40a850:	bl	4025a0 <__errno_location@plt>
  40a854:	ldr	w8, [x0]
  40a858:	adrp	x9, 42d000 <ferror@plt+0x2a9b0>
  40a85c:	ldr	x0, [x9, #872]
  40a860:	cmp	w8, #0x2
  40a864:	b.ne	40a8b4 <ferror@plt+0x8264>  // b.any
  40a868:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a86c:	add	x1, x1, #0xa7b
  40a870:	mov	x2, x21
  40a874:	bl	402600 <fprintf@plt>
  40a878:	mov	w19, wzr
  40a87c:	b	40a7e8 <ferror@plt+0x8198>
  40a880:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a884:	add	x1, x1, #0xaf6
  40a888:	b	40a894 <ferror@plt+0x8244>
  40a88c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a890:	add	x1, x1, #0xb30
  40a894:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40a898:	ldr	x0, [x8, #872]
  40a89c:	mov	x2, x19
  40a8a0:	bl	402600 <fprintf@plt>
  40a8a4:	mov	x0, x20
  40a8a8:	bl	402180 <fclose@plt>
  40a8ac:	mov	w19, #0x1                   	// #1
  40a8b0:	b	40a7e8 <ferror@plt+0x8198>
  40a8b4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a8b8:	add	x1, x1, #0xaba
  40a8bc:	mov	x2, x21
  40a8c0:	bl	402600 <fprintf@plt>
  40a8c4:	mov	w19, #0x1                   	// #1
  40a8c8:	b	40a7e8 <ferror@plt+0x8198>
  40a8cc:	stp	x29, x30, [sp, #-16]!
  40a8d0:	and	w9, w3, #0xff
  40a8d4:	adrp	x10, 41a000 <ferror@plt+0x179b0>
  40a8d8:	adrp	x11, 41a000 <ferror@plt+0x179b0>
  40a8dc:	mov	x8, x2
  40a8e0:	mov	x2, x1
  40a8e4:	add	x10, x10, #0xc0d
  40a8e8:	add	x11, x11, #0xc03
  40a8ec:	cmp	w9, #0x63
  40a8f0:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a8f4:	mov	w6, w5
  40a8f8:	mov	w5, w4
  40a8fc:	csel	x4, x11, x10, eq  // eq = none
  40a900:	add	x1, x1, #0xbb7
  40a904:	mov	x3, x8
  40a908:	mov	x29, sp
  40a90c:	bl	402600 <fprintf@plt>
  40a910:	lsr	w0, w0, #31
  40a914:	ldp	x29, x30, [sp], #16
  40a918:	ret
  40a91c:	stp	x29, x30, [sp, #-64]!
  40a920:	stp	x22, x21, [sp, #32]
  40a924:	mov	x22, x0
  40a928:	mov	w1, #0x2f                  	// #47
  40a92c:	mov	x0, x2
  40a930:	str	x23, [sp, #16]
  40a934:	stp	x20, x19, [sp, #48]
  40a938:	mov	x29, sp
  40a93c:	mov	w19, w5
  40a940:	mov	w20, w4
  40a944:	mov	w23, w3
  40a948:	mov	x21, x2
  40a94c:	bl	4022d0 <strrchr@plt>
  40a950:	cbz	x0, 40a970 <ferror@plt+0x8320>
  40a954:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a958:	sub	w2, w0, w21
  40a95c:	add	x1, x1, #0xc56
  40a960:	mov	x0, x22
  40a964:	mov	x3, x21
  40a968:	bl	402600 <fprintf@plt>
  40a96c:	tbnz	w0, #31, 40a998 <ferror@plt+0x8348>
  40a970:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a974:	and	w2, w23, #0xff
  40a978:	add	x1, x1, #0xc6e
  40a97c:	mov	x0, x22
  40a980:	mov	x3, x21
  40a984:	mov	w4, w20
  40a988:	mov	w5, w19
  40a98c:	bl	402600 <fprintf@plt>
  40a990:	lsr	w0, w0, #31
  40a994:	b	40a99c <ferror@plt+0x834c>
  40a998:	mov	w0, #0x1                   	// #1
  40a99c:	ldp	x20, x19, [sp, #48]
  40a9a0:	ldp	x22, x21, [sp, #32]
  40a9a4:	ldr	x23, [sp, #16]
  40a9a8:	ldp	x29, x30, [sp], #64
  40a9ac:	ret
  40a9b0:	stp	x29, x30, [sp, #-16]!
  40a9b4:	mov	x8, x2
  40a9b8:	mov	x2, x1
  40a9bc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a9c0:	mov	w6, w5
  40a9c4:	mov	w5, w4
  40a9c8:	and	w4, w3, #0xff
  40a9cc:	add	x1, x1, #0x565
  40a9d0:	mov	x3, x8
  40a9d4:	mov	x29, sp
  40a9d8:	bl	402600 <fprintf@plt>
  40a9dc:	lsr	w0, w0, #31
  40a9e0:	ldp	x29, x30, [sp], #16
  40a9e4:	ret
  40a9e8:	stp	x29, x30, [sp, #-16]!
  40a9ec:	mov	x29, sp
  40a9f0:	cbz	x1, 40aa04 <ferror@plt+0x83b4>
  40a9f4:	stp	xzr, xzr, [x0]
  40a9f8:	stp	xzr, x1, [x0, #16]
  40a9fc:	ldp	x29, x30, [sp], #16
  40aa00:	ret
  40aa04:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40aa08:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40aa0c:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  40aa10:	add	x0, x0, #0xeb8
  40aa14:	add	x1, x1, #0xec1
  40aa18:	add	x3, x3, #0xed0
  40aa1c:	mov	w2, #0x2a                  	// #42
  40aa20:	bl	402590 <__assert_fail@plt>
  40aa24:	stp	x29, x30, [sp, #-48]!
  40aa28:	stp	x20, x19, [sp, #32]
  40aa2c:	mov	x19, x0
  40aa30:	ldr	x0, [x0, #8]
  40aa34:	ldr	x8, [x19, #16]
  40aa38:	mov	x20, x1
  40aa3c:	str	x21, [sp, #16]
  40aa40:	add	x9, x0, #0x1
  40aa44:	cmp	x9, x8
  40aa48:	mov	x29, sp
  40aa4c:	b.cs	40aa58 <ferror@plt+0x8408>  // b.hs, b.nlast
  40aa50:	ldr	x8, [x19]
  40aa54:	b	40aa84 <ferror@plt+0x8434>
  40aa58:	ldr	x9, [x19, #24]
  40aa5c:	ldr	x0, [x19]
  40aa60:	add	x21, x9, x8
  40aa64:	lsl	x1, x21, #3
  40aa68:	bl	402260 <realloc@plt>
  40aa6c:	cbz	x0, 40aa9c <ferror@plt+0x844c>
  40aa70:	mov	x8, x0
  40aa74:	ldr	x0, [x19, #8]
  40aa78:	str	x8, [x19]
  40aa7c:	str	x21, [x19, #16]
  40aa80:	add	x9, x0, #0x1
  40aa84:	str	x20, [x8, x0, lsl #3]
  40aa88:	str	x9, [x19, #8]
  40aa8c:	ldp	x20, x19, [sp, #32]
  40aa90:	ldr	x21, [sp, #16]
  40aa94:	ldp	x29, x30, [sp], #48
  40aa98:	ret
  40aa9c:	mov	w0, #0xfffffff4            	// #-12
  40aaa0:	ldp	x20, x19, [sp, #32]
  40aaa4:	ldr	x21, [sp, #16]
  40aaa8:	ldp	x29, x30, [sp], #48
  40aaac:	ret
  40aab0:	stp	x29, x30, [sp, #-48]!
  40aab4:	stp	x20, x19, [sp, #32]
  40aab8:	mov	x19, x0
  40aabc:	ldr	x0, [x0, #8]
  40aac0:	ldr	x8, [x19]
  40aac4:	mov	x20, x1
  40aac8:	str	x21, [sp, #16]
  40aacc:	cmp	x0, #0x1
  40aad0:	mov	x29, sp
  40aad4:	b.lt	40aaf4 <ferror@plt+0x84a4>  // b.tstop
  40aad8:	add	x9, x8, x0, lsl #3
  40aadc:	mov	x10, x8
  40aae0:	ldr	x11, [x10], #8
  40aae4:	cmp	x11, x20
  40aae8:	b.eq	40ab48 <ferror@plt+0x84f8>  // b.none
  40aaec:	cmp	x10, x9
  40aaf0:	b.cc	40aae0 <ferror@plt+0x8490>  // b.lo, b.ul, b.last
  40aaf4:	ldr	x10, [x19, #16]
  40aaf8:	add	x9, x0, #0x1
  40aafc:	cmp	x9, x10
  40ab00:	b.cc	40ab30 <ferror@plt+0x84e0>  // b.lo, b.ul, b.last
  40ab04:	ldr	x9, [x19, #24]
  40ab08:	mov	x0, x8
  40ab0c:	add	x21, x9, x10
  40ab10:	lsl	x1, x21, #3
  40ab14:	bl	402260 <realloc@plt>
  40ab18:	cbz	x0, 40ab5c <ferror@plt+0x850c>
  40ab1c:	mov	x8, x0
  40ab20:	ldr	x0, [x19, #8]
  40ab24:	str	x8, [x19]
  40ab28:	str	x21, [x19, #16]
  40ab2c:	add	x9, x0, #0x1
  40ab30:	str	x20, [x8, x0, lsl #3]
  40ab34:	str	x9, [x19, #8]
  40ab38:	ldp	x20, x19, [sp, #32]
  40ab3c:	ldr	x21, [sp, #16]
  40ab40:	ldp	x29, x30, [sp], #48
  40ab44:	ret
  40ab48:	mov	w0, #0xffffffef            	// #-17
  40ab4c:	ldp	x20, x19, [sp, #32]
  40ab50:	ldr	x21, [sp, #16]
  40ab54:	ldp	x29, x30, [sp], #48
  40ab58:	ret
  40ab5c:	mov	w0, #0xfffffff4            	// #-12
  40ab60:	ldp	x20, x19, [sp, #32]
  40ab64:	ldr	x21, [sp, #16]
  40ab68:	ldp	x29, x30, [sp], #48
  40ab6c:	ret
  40ab70:	stp	x29, x30, [sp, #-32]!
  40ab74:	str	x19, [sp, #16]
  40ab78:	mov	x19, x0
  40ab7c:	ldr	x0, [x0]
  40ab80:	mov	x29, sp
  40ab84:	bl	402400 <free@plt>
  40ab88:	stp	xzr, xzr, [x19, #8]
  40ab8c:	ldr	x19, [sp, #16]
  40ab90:	ldp	x29, x30, [sp], #32
  40ab94:	ret
  40ab98:	ldp	x8, x9, [x0]
  40ab9c:	mov	w2, #0x8                   	// #8
  40aba0:	mov	x3, x1
  40aba4:	mov	x0, x8
  40aba8:	mov	x1, x9
  40abac:	b	402130 <qsort@plt>
  40abb0:	stp	x29, x30, [sp, #-48]!
  40abb4:	stp	x20, x19, [sp, #32]
  40abb8:	sub	w20, w0, #0x1
  40abbc:	clz	w8, w20
  40abc0:	neg	w8, w8
  40abc4:	mov	w9, #0x1                   	// #1
  40abc8:	str	x21, [sp, #16]
  40abcc:	lsl	w21, w9, w8
  40abd0:	lsl	x8, x21, #4
  40abd4:	mov	x19, x1
  40abd8:	add	x1, x8, #0x18
  40abdc:	mov	w0, #0x1                   	// #1
  40abe0:	mov	x29, sp
  40abe4:	bl	402230 <calloc@plt>
  40abe8:	cbz	x0, 40ac14 <ferror@plt+0x85c4>
  40abec:	lsr	w8, w21, #5
  40abf0:	str	x19, [x0, #16]
  40abf4:	stp	w8, w21, [x0, #4]
  40abf8:	cbz	w8, 40ac0c <ferror@plt+0x85bc>
  40abfc:	cmp	w20, #0x800
  40ac00:	b.cc	40ac14 <ferror@plt+0x85c4>  // b.lo, b.ul, b.last
  40ac04:	mov	w8, #0x40                  	// #64
  40ac08:	b	40ac10 <ferror@plt+0x85c0>
  40ac0c:	mov	w8, #0x4                   	// #4
  40ac10:	str	w8, [x0, #4]
  40ac14:	ldp	x20, x19, [sp, #32]
  40ac18:	ldr	x21, [sp, #16]
  40ac1c:	ldp	x29, x30, [sp], #48
  40ac20:	ret
  40ac24:	cbz	x0, 40acc8 <ferror@plt+0x8678>
  40ac28:	stp	x29, x30, [sp, #-64]!
  40ac2c:	stp	x22, x21, [sp, #32]
  40ac30:	stp	x20, x19, [sp, #48]
  40ac34:	ldr	w8, [x0, #8]
  40ac38:	mov	x19, x0
  40ac3c:	str	x23, [sp, #16]
  40ac40:	mov	x29, sp
  40ac44:	cbz	w8, 40acb0 <ferror@plt+0x8660>
  40ac48:	add	x8, x19, x8, lsl #4
  40ac4c:	add	x20, x8, #0x18
  40ac50:	add	x21, x19, #0x18
  40ac54:	b	40ac68 <ferror@plt+0x8618>
  40ac58:	ldr	x0, [x21], #16
  40ac5c:	bl	402400 <free@plt>
  40ac60:	cmp	x21, x20
  40ac64:	b.cs	40acb0 <ferror@plt+0x8660>  // b.hs, b.nlast
  40ac68:	ldr	x8, [x19, #16]
  40ac6c:	cbz	x8, 40ac58 <ferror@plt+0x8608>
  40ac70:	ldr	w22, [x21, #8]
  40ac74:	cbz	w22, 40ac58 <ferror@plt+0x8608>
  40ac78:	ldr	x23, [x21]
  40ac7c:	ldr	x0, [x23, #8]
  40ac80:	blr	x8
  40ac84:	cmp	w22, #0x1
  40ac88:	b.eq	40ac58 <ferror@plt+0x8608>  // b.none
  40ac8c:	add	x22, x23, x22, lsl #4
  40ac90:	add	x23, x23, #0x10
  40ac94:	ldr	x8, [x19, #16]
  40ac98:	ldr	x0, [x23, #8]
  40ac9c:	blr	x8
  40aca0:	add	x23, x23, #0x10
  40aca4:	cmp	x23, x22
  40aca8:	b.cc	40ac94 <ferror@plt+0x8644>  // b.lo, b.ul, b.last
  40acac:	b	40ac58 <ferror@plt+0x8608>
  40acb0:	mov	x0, x19
  40acb4:	ldp	x20, x19, [sp, #48]
  40acb8:	ldp	x22, x21, [sp, #32]
  40acbc:	ldr	x23, [sp, #16]
  40acc0:	ldp	x29, x30, [sp], #64
  40acc4:	b	402400 <free@plt>
  40acc8:	ret
  40accc:	stp	x29, x30, [sp, #-80]!
  40acd0:	stp	x22, x21, [sp, #48]
  40acd4:	mov	x21, x0
  40acd8:	mov	x0, x1
  40acdc:	str	x25, [sp, #16]
  40ace0:	stp	x24, x23, [sp, #32]
  40ace4:	stp	x20, x19, [sp, #64]
  40ace8:	mov	x29, sp
  40acec:	mov	x19, x2
  40acf0:	mov	x20, x1
  40acf4:	bl	402030 <strlen@plt>
  40acf8:	ubfx	x9, x0, #2, #30
  40acfc:	and	w8, w0, #0x3
  40ad00:	cbz	w9, 40ad70 <ferror@plt+0x8720>
  40ad04:	sub	w10, w9, #0x1
  40ad08:	lsl	x10, x10, #2
  40ad0c:	mov	x11, x20
  40ad10:	ldrh	w12, [x11]
  40ad14:	ldrh	w13, [x11, #2]
  40ad18:	subs	w9, w9, #0x1
  40ad1c:	add	x11, x11, #0x4
  40ad20:	add	w12, w0, w12
  40ad24:	eor	w13, w12, w13, lsl #11
  40ad28:	eor	w12, w13, w12, lsl #16
  40ad2c:	add	w0, w12, w12, lsr #11
  40ad30:	b.ne	40ad10 <ferror@plt+0x86c0>  // b.any
  40ad34:	add	x9, x10, x20
  40ad38:	add	x9, x9, #0x4
  40ad3c:	cmp	w8, #0x1
  40ad40:	b.eq	40ad7c <ferror@plt+0x872c>  // b.none
  40ad44:	cmp	w8, #0x2
  40ad48:	b.eq	40ad90 <ferror@plt+0x8740>  // b.none
  40ad4c:	cmp	w8, #0x3
  40ad50:	b.ne	40ada0 <ferror@plt+0x8750>  // b.any
  40ad54:	ldrh	w8, [x9]
  40ad58:	ldrb	w9, [x9, #2]
  40ad5c:	add	w8, w0, w8
  40ad60:	eor	w8, w8, w8, lsl #16
  40ad64:	eor	w8, w8, w9, lsl #18
  40ad68:	add	w0, w8, w8, lsr #11
  40ad6c:	b	40ada0 <ferror@plt+0x8750>
  40ad70:	mov	x9, x20
  40ad74:	cmp	w8, #0x1
  40ad78:	b.ne	40ad44 <ferror@plt+0x86f4>  // b.any
  40ad7c:	ldrb	w8, [x9]
  40ad80:	add	w8, w0, w8
  40ad84:	eor	w8, w8, w8, lsl #10
  40ad88:	add	w0, w8, w8, lsr #1
  40ad8c:	b	40ada0 <ferror@plt+0x8750>
  40ad90:	ldrh	w8, [x9]
  40ad94:	add	w8, w0, w8
  40ad98:	eor	w8, w8, w8, lsl #11
  40ad9c:	add	w0, w8, w8, lsr #17
  40ada0:	eor	w8, w0, w0, lsl #3
  40ada4:	ldr	w9, [x21, #8]
  40ada8:	add	w8, w8, w8, lsr #5
  40adac:	eor	w8, w8, w8, lsl #4
  40adb0:	add	w8, w8, w8, lsr #17
  40adb4:	eor	w8, w8, w8, lsl #25
  40adb8:	add	w8, w8, w8, lsr #6
  40adbc:	sub	w9, w9, #0x1
  40adc0:	and	w8, w8, w9
  40adc4:	add	x24, x21, w8, uxtw #4
  40adc8:	ldr	w8, [x24, #36]!
  40adcc:	mov	x22, x24
  40add0:	ldr	w23, [x22, #-4]!
  40add4:	sub	x25, x24, #0xc
  40add8:	add	w9, w23, #0x1
  40addc:	cmp	w9, w8
  40ade0:	b.cs	40adec <ferror@plt+0x879c>  // b.hs, b.nlast
  40ade4:	ldr	x0, [x25]
  40ade8:	b	40ae10 <ferror@plt+0x87c0>
  40adec:	ldr	w9, [x21, #4]
  40adf0:	ldr	x0, [x25]
  40adf4:	add	w23, w9, w8
  40adf8:	lsl	x1, x23, #4
  40adfc:	bl	402260 <realloc@plt>
  40ae00:	cbz	x0, 40ae88 <ferror@plt+0x8838>
  40ae04:	str	x0, [x25]
  40ae08:	str	w23, [x24]
  40ae0c:	ldr	w23, [x22]
  40ae10:	add	x25, x0, w23, uxtw #4
  40ae14:	mov	x24, x0
  40ae18:	cmp	x0, x25
  40ae1c:	b.cs	40ae4c <ferror@plt+0x87fc>  // b.hs, b.nlast
  40ae20:	ldr	x1, [x24]
  40ae24:	mov	x0, x20
  40ae28:	bl	402390 <strcmp@plt>
  40ae2c:	cbz	w0, 40ae6c <ferror@plt+0x881c>
  40ae30:	mov	w8, w0
  40ae34:	add	x0, x24, #0x10
  40ae38:	tbz	w8, #31, 40ae14 <ferror@plt+0x87c4>
  40ae3c:	sub	x1, x0, #0x10
  40ae40:	sub	x2, x25, x1
  40ae44:	bl	402000 <memmove@plt>
  40ae48:	ldr	w23, [x22]
  40ae4c:	add	w8, w23, #0x1
  40ae50:	stp	x20, x19, [x24]
  40ae54:	str	w8, [x22]
  40ae58:	ldr	w8, [x21]
  40ae5c:	mov	w0, wzr
  40ae60:	add	w8, w8, #0x1
  40ae64:	str	w8, [x21]
  40ae68:	b	40ae94 <ferror@plt+0x8844>
  40ae6c:	ldr	x8, [x21, #16]
  40ae70:	cbz	x8, 40ae7c <ferror@plt+0x882c>
  40ae74:	ldr	x0, [x24, #8]
  40ae78:	blr	x8
  40ae7c:	mov	w0, wzr
  40ae80:	stp	x20, x19, [x24]
  40ae84:	b	40ae94 <ferror@plt+0x8844>
  40ae88:	bl	4025a0 <__errno_location@plt>
  40ae8c:	ldr	w8, [x0]
  40ae90:	neg	w0, w8
  40ae94:	ldp	x20, x19, [sp, #64]
  40ae98:	ldp	x22, x21, [sp, #48]
  40ae9c:	ldp	x24, x23, [sp, #32]
  40aea0:	ldr	x25, [sp, #16]
  40aea4:	ldp	x29, x30, [sp], #80
  40aea8:	ret
  40aeac:	stp	x29, x30, [sp, #-80]!
  40aeb0:	stp	x20, x19, [sp, #64]
  40aeb4:	mov	x19, x0
  40aeb8:	mov	x0, x1
  40aebc:	str	x25, [sp, #16]
  40aec0:	stp	x24, x23, [sp, #32]
  40aec4:	stp	x22, x21, [sp, #48]
  40aec8:	mov	x29, sp
  40aecc:	mov	x20, x2
  40aed0:	mov	x21, x1
  40aed4:	bl	402030 <strlen@plt>
  40aed8:	ubfx	x9, x0, #2, #30
  40aedc:	and	w8, w0, #0x3
  40aee0:	cbz	w9, 40af50 <ferror@plt+0x8900>
  40aee4:	sub	w10, w9, #0x1
  40aee8:	lsl	x10, x10, #2
  40aeec:	mov	x11, x21
  40aef0:	ldrh	w12, [x11]
  40aef4:	ldrh	w13, [x11, #2]
  40aef8:	subs	w9, w9, #0x1
  40aefc:	add	x11, x11, #0x4
  40af00:	add	w12, w0, w12
  40af04:	eor	w13, w12, w13, lsl #11
  40af08:	eor	w12, w13, w12, lsl #16
  40af0c:	add	w0, w12, w12, lsr #11
  40af10:	b.ne	40aef0 <ferror@plt+0x88a0>  // b.any
  40af14:	add	x9, x10, x21
  40af18:	add	x9, x9, #0x4
  40af1c:	cmp	w8, #0x1
  40af20:	b.eq	40af5c <ferror@plt+0x890c>  // b.none
  40af24:	cmp	w8, #0x2
  40af28:	b.eq	40af70 <ferror@plt+0x8920>  // b.none
  40af2c:	cmp	w8, #0x3
  40af30:	b.ne	40af80 <ferror@plt+0x8930>  // b.any
  40af34:	ldrh	w8, [x9]
  40af38:	ldrb	w9, [x9, #2]
  40af3c:	add	w8, w0, w8
  40af40:	eor	w8, w8, w8, lsl #16
  40af44:	eor	w8, w8, w9, lsl #18
  40af48:	add	w0, w8, w8, lsr #11
  40af4c:	b	40af80 <ferror@plt+0x8930>
  40af50:	mov	x9, x21
  40af54:	cmp	w8, #0x1
  40af58:	b.ne	40af24 <ferror@plt+0x88d4>  // b.any
  40af5c:	ldrb	w8, [x9]
  40af60:	add	w8, w0, w8
  40af64:	eor	w8, w8, w8, lsl #10
  40af68:	add	w0, w8, w8, lsr #1
  40af6c:	b	40af80 <ferror@plt+0x8930>
  40af70:	ldrh	w8, [x9]
  40af74:	add	w8, w0, w8
  40af78:	eor	w8, w8, w8, lsl #11
  40af7c:	add	w0, w8, w8, lsr #17
  40af80:	eor	w8, w0, w0, lsl #3
  40af84:	ldr	w9, [x19, #8]
  40af88:	add	w8, w8, w8, lsr #5
  40af8c:	eor	w8, w8, w8, lsl #4
  40af90:	add	w8, w8, w8, lsr #17
  40af94:	eor	w8, w8, w8, lsl #25
  40af98:	add	w8, w8, w8, lsr #6
  40af9c:	sub	w9, w9, #0x1
  40afa0:	and	w8, w8, w9
  40afa4:	add	x24, x19, w8, uxtw #4
  40afa8:	ldr	w8, [x24, #36]!
  40afac:	mov	x22, x24
  40afb0:	ldr	w23, [x22, #-4]!
  40afb4:	sub	x25, x24, #0xc
  40afb8:	add	w9, w23, #0x1
  40afbc:	cmp	w9, w8
  40afc0:	b.cs	40afcc <ferror@plt+0x897c>  // b.hs, b.nlast
  40afc4:	ldr	x0, [x25]
  40afc8:	b	40aff0 <ferror@plt+0x89a0>
  40afcc:	ldr	w9, [x19, #4]
  40afd0:	ldr	x0, [x25]
  40afd4:	add	w23, w9, w8
  40afd8:	lsl	x1, x23, #4
  40afdc:	bl	402260 <realloc@plt>
  40afe0:	cbz	x0, 40b054 <ferror@plt+0x8a04>
  40afe4:	str	x0, [x25]
  40afe8:	str	w23, [x24]
  40afec:	ldr	w23, [x22]
  40aff0:	add	x25, x0, w23, uxtw #4
  40aff4:	mov	x24, x0
  40aff8:	cmp	x0, x25
  40affc:	b.cs	40b02c <ferror@plt+0x89dc>  // b.hs, b.nlast
  40b000:	ldr	x1, [x24]
  40b004:	mov	x0, x21
  40b008:	bl	402390 <strcmp@plt>
  40b00c:	cbz	w0, 40b04c <ferror@plt+0x89fc>
  40b010:	mov	w8, w0
  40b014:	add	x0, x24, #0x10
  40b018:	tbz	w8, #31, 40aff4 <ferror@plt+0x89a4>
  40b01c:	sub	x1, x0, #0x10
  40b020:	sub	x2, x25, x1
  40b024:	bl	402000 <memmove@plt>
  40b028:	ldr	w23, [x22]
  40b02c:	add	w8, w23, #0x1
  40b030:	stp	x21, x20, [x24]
  40b034:	str	w8, [x22]
  40b038:	ldr	w8, [x19]
  40b03c:	mov	w0, wzr
  40b040:	add	w8, w8, #0x1
  40b044:	str	w8, [x19]
  40b048:	b	40b060 <ferror@plt+0x8a10>
  40b04c:	mov	w0, #0xffffffef            	// #-17
  40b050:	b	40b060 <ferror@plt+0x8a10>
  40b054:	bl	4025a0 <__errno_location@plt>
  40b058:	ldr	w8, [x0]
  40b05c:	neg	w0, w8
  40b060:	ldp	x20, x19, [sp, #64]
  40b064:	ldp	x22, x21, [sp, #48]
  40b068:	ldp	x24, x23, [sp, #32]
  40b06c:	ldr	x25, [sp, #16]
  40b070:	ldp	x29, x30, [sp], #80
  40b074:	ret
  40b078:	stp	x29, x30, [sp, #-64]!
  40b07c:	stp	x20, x19, [sp, #48]
  40b080:	mov	x20, x0
  40b084:	mov	x0, x1
  40b088:	stp	x24, x23, [sp, #16]
  40b08c:	stp	x22, x21, [sp, #32]
  40b090:	mov	x29, sp
  40b094:	mov	x19, x1
  40b098:	bl	402030 <strlen@plt>
  40b09c:	ubfx	x9, x0, #2, #30
  40b0a0:	and	w8, w0, #0x3
  40b0a4:	cbz	w9, 40b114 <ferror@plt+0x8ac4>
  40b0a8:	sub	w10, w9, #0x1
  40b0ac:	lsl	x10, x10, #2
  40b0b0:	mov	x11, x19
  40b0b4:	ldrh	w12, [x11]
  40b0b8:	ldrh	w13, [x11, #2]
  40b0bc:	subs	w9, w9, #0x1
  40b0c0:	add	x11, x11, #0x4
  40b0c4:	add	w12, w0, w12
  40b0c8:	eor	w13, w12, w13, lsl #11
  40b0cc:	eor	w12, w13, w12, lsl #16
  40b0d0:	add	w0, w12, w12, lsr #11
  40b0d4:	b.ne	40b0b4 <ferror@plt+0x8a64>  // b.any
  40b0d8:	add	x9, x10, x19
  40b0dc:	add	x9, x9, #0x4
  40b0e0:	cmp	w8, #0x1
  40b0e4:	b.eq	40b120 <ferror@plt+0x8ad0>  // b.none
  40b0e8:	cmp	w8, #0x2
  40b0ec:	b.eq	40b134 <ferror@plt+0x8ae4>  // b.none
  40b0f0:	cmp	w8, #0x3
  40b0f4:	b.ne	40b144 <ferror@plt+0x8af4>  // b.any
  40b0f8:	ldrh	w8, [x9]
  40b0fc:	ldrb	w9, [x9, #2]
  40b100:	add	w8, w0, w8
  40b104:	eor	w8, w8, w8, lsl #16
  40b108:	eor	w8, w8, w9, lsl #18
  40b10c:	add	w0, w8, w8, lsr #11
  40b110:	b	40b144 <ferror@plt+0x8af4>
  40b114:	mov	x9, x19
  40b118:	cmp	w8, #0x1
  40b11c:	b.ne	40b0e8 <ferror@plt+0x8a98>  // b.any
  40b120:	ldrb	w8, [x9]
  40b124:	add	w8, w0, w8
  40b128:	eor	w8, w8, w8, lsl #10
  40b12c:	add	w0, w8, w8, lsr #1
  40b130:	b	40b144 <ferror@plt+0x8af4>
  40b134:	ldrh	w8, [x9]
  40b138:	add	w8, w0, w8
  40b13c:	eor	w8, w8, w8, lsl #11
  40b140:	add	w0, w8, w8, lsr #17
  40b144:	eor	w8, w0, w0, lsl #3
  40b148:	ldr	w9, [x20, #8]
  40b14c:	add	w8, w8, w8, lsr #5
  40b150:	eor	w8, w8, w8, lsl #4
  40b154:	add	w8, w8, w8, lsr #17
  40b158:	eor	w8, w8, w8, lsl #25
  40b15c:	add	w8, w8, w8, lsr #6
  40b160:	sub	w9, w9, #0x1
  40b164:	and	w8, w8, w9
  40b168:	add	x8, x20, w8, uxtw #4
  40b16c:	ldr	w21, [x8, #32]
  40b170:	cbz	w21, 40b1b8 <ferror@plt+0x8b68>
  40b174:	ldr	x20, [x8, #24]
  40b178:	mov	x22, xzr
  40b17c:	b	40b18c <ferror@plt+0x8b3c>
  40b180:	cmp	x22, x23
  40b184:	mov	x21, x23
  40b188:	b.cs	40b1b8 <ferror@plt+0x8b68>  // b.hs, b.nlast
  40b18c:	add	x8, x21, x22
  40b190:	lsr	x23, x8, #1
  40b194:	add	x24, x20, x23, lsl #4
  40b198:	ldr	x1, [x24]
  40b19c:	mov	x0, x19
  40b1a0:	bl	402390 <strcmp@plt>
  40b1a4:	tbnz	w0, #31, 40b180 <ferror@plt+0x8b30>
  40b1a8:	cbz	w0, 40b1c0 <ferror@plt+0x8b70>
  40b1ac:	add	x22, x23, #0x1
  40b1b0:	mov	x23, x21
  40b1b4:	b	40b180 <ferror@plt+0x8b30>
  40b1b8:	mov	x0, xzr
  40b1bc:	b	40b1c4 <ferror@plt+0x8b74>
  40b1c0:	ldr	x0, [x24, #8]
  40b1c4:	ldp	x20, x19, [sp, #48]
  40b1c8:	ldp	x22, x21, [sp, #32]
  40b1cc:	ldp	x24, x23, [sp, #16]
  40b1d0:	ldp	x29, x30, [sp], #64
  40b1d4:	ret
  40b1d8:	sub	sp, sp, #0x70
  40b1dc:	stp	x22, x21, [sp, #80]
  40b1e0:	mov	x21, x0
  40b1e4:	mov	x0, x1
  40b1e8:	stp	x29, x30, [sp, #16]
  40b1ec:	stp	x28, x27, [sp, #32]
  40b1f0:	stp	x26, x25, [sp, #48]
  40b1f4:	stp	x24, x23, [sp, #64]
  40b1f8:	stp	x20, x19, [sp, #96]
  40b1fc:	add	x29, sp, #0x10
  40b200:	mov	x20, x1
  40b204:	bl	402030 <strlen@plt>
  40b208:	ubfx	x9, x0, #2, #30
  40b20c:	and	w8, w0, #0x3
  40b210:	cbz	w9, 40b280 <ferror@plt+0x8c30>
  40b214:	sub	w10, w9, #0x1
  40b218:	lsl	x10, x10, #2
  40b21c:	mov	x11, x20
  40b220:	ldrh	w12, [x11]
  40b224:	ldrh	w13, [x11, #2]
  40b228:	subs	w9, w9, #0x1
  40b22c:	add	x11, x11, #0x4
  40b230:	add	w12, w0, w12
  40b234:	eor	w13, w12, w13, lsl #11
  40b238:	eor	w12, w13, w12, lsl #16
  40b23c:	add	w0, w12, w12, lsr #11
  40b240:	b.ne	40b220 <ferror@plt+0x8bd0>  // b.any
  40b244:	add	x9, x10, x20
  40b248:	add	x9, x9, #0x4
  40b24c:	cmp	w8, #0x1
  40b250:	b.eq	40b28c <ferror@plt+0x8c3c>  // b.none
  40b254:	cmp	w8, #0x2
  40b258:	b.eq	40b2a0 <ferror@plt+0x8c50>  // b.none
  40b25c:	cmp	w8, #0x3
  40b260:	b.ne	40b2b0 <ferror@plt+0x8c60>  // b.any
  40b264:	ldrh	w8, [x9]
  40b268:	ldrb	w9, [x9, #2]
  40b26c:	add	w8, w0, w8
  40b270:	eor	w8, w8, w8, lsl #16
  40b274:	eor	w8, w8, w9, lsl #18
  40b278:	add	w0, w8, w8, lsr #11
  40b27c:	b	40b2b0 <ferror@plt+0x8c60>
  40b280:	mov	x9, x20
  40b284:	cmp	w8, #0x1
  40b288:	b.ne	40b254 <ferror@plt+0x8c04>  // b.any
  40b28c:	ldrb	w8, [x9]
  40b290:	add	w8, w0, w8
  40b294:	eor	w8, w8, w8, lsl #10
  40b298:	add	w0, w8, w8, lsr #1
  40b29c:	b	40b2b0 <ferror@plt+0x8c60>
  40b2a0:	ldrh	w8, [x9]
  40b2a4:	add	w8, w0, w8
  40b2a8:	eor	w8, w8, w8, lsl #11
  40b2ac:	add	w0, w8, w8, lsr #17
  40b2b0:	eor	w8, w0, w0, lsl #3
  40b2b4:	ldr	w9, [x21, #8]
  40b2b8:	add	w8, w8, w8, lsr #5
  40b2bc:	eor	w8, w8, w8, lsl #4
  40b2c0:	add	w8, w8, w8, lsr #17
  40b2c4:	eor	w8, w8, w8, lsl #25
  40b2c8:	add	w8, w8, w8, lsr #6
  40b2cc:	sub	w9, w9, #0x1
  40b2d0:	and	w23, w8, w9
  40b2d4:	add	x22, x21, w23, uxtw #4
  40b2d8:	ldr	x25, [x22, #24]!
  40b2dc:	mov	x24, x22
  40b2e0:	ldr	w19, [x24, #8]!
  40b2e4:	cbz	w19, 40b330 <ferror@plt+0x8ce0>
  40b2e8:	mov	x27, xzr
  40b2ec:	mov	x26, x19
  40b2f0:	str	x21, [sp, #8]
  40b2f4:	b	40b304 <ferror@plt+0x8cb4>
  40b2f8:	cmp	x27, x28
  40b2fc:	mov	x26, x28
  40b300:	b.cs	40b330 <ferror@plt+0x8ce0>  // b.hs, b.nlast
  40b304:	add	x8, x26, x27
  40b308:	lsr	x28, x8, #1
  40b30c:	add	x21, x25, x28, lsl #4
  40b310:	ldr	x1, [x21]
  40b314:	mov	x0, x20
  40b318:	bl	402390 <strcmp@plt>
  40b31c:	tbnz	w0, #31, 40b2f8 <ferror@plt+0x8ca8>
  40b320:	cbz	w0, 40b354 <ferror@plt+0x8d04>
  40b324:	add	x27, x28, #0x1
  40b328:	mov	x28, x26
  40b32c:	b	40b2f8 <ferror@plt+0x8ca8>
  40b330:	mov	w0, #0xfffffffe            	// #-2
  40b334:	ldp	x20, x19, [sp, #96]
  40b338:	ldp	x22, x21, [sp, #80]
  40b33c:	ldp	x24, x23, [sp, #64]
  40b340:	ldp	x26, x25, [sp, #48]
  40b344:	ldp	x28, x27, [sp, #32]
  40b348:	ldp	x29, x30, [sp, #16]
  40b34c:	add	sp, sp, #0x70
  40b350:	ret
  40b354:	ldr	x26, [sp, #8]
  40b358:	ldr	x8, [x26, #16]
  40b35c:	cbz	x8, 40b370 <ferror@plt+0x8d20>
  40b360:	ldr	x0, [x21, #8]
  40b364:	blr	x8
  40b368:	ldr	x25, [x22]
  40b36c:	ldr	w19, [x24]
  40b370:	add	x8, x25, x19, lsl #4
  40b374:	add	x1, x21, #0x10
  40b378:	sub	x2, x8, x21
  40b37c:	mov	x0, x21
  40b380:	bl	402000 <memmove@plt>
  40b384:	ldr	w8, [x24]
  40b388:	add	x19, x26, x23, lsl #4
  40b38c:	sub	w9, w8, #0x1
  40b390:	str	w9, [x24]
  40b394:	ldp	w10, w8, [x26]
  40b398:	sub	w10, w10, #0x1
  40b39c:	str	w10, [x26]
  40b3a0:	ldr	w10, [x19, #36]!
  40b3a4:	udiv	w9, w9, w8
  40b3a8:	add	w20, w9, #0x1
  40b3ac:	udiv	w10, w10, w8
  40b3b0:	cmp	w20, w10
  40b3b4:	b.cs	40b3e8 <ferror@plt+0x8d98>  // b.hs, b.nlast
  40b3b8:	ldr	x0, [x22]
  40b3bc:	mul	w8, w20, w8
  40b3c0:	lsl	x1, x8, #4
  40b3c4:	bl	402260 <realloc@plt>
  40b3c8:	cbz	x0, 40b334 <ferror@plt+0x8ce4>
  40b3cc:	mov	x8, x0
  40b3d0:	str	x8, [x22]
  40b3d4:	ldr	w8, [x26, #4]
  40b3d8:	mov	w0, wzr
  40b3dc:	mul	w8, w8, w20
  40b3e0:	str	w8, [x19]
  40b3e4:	b	40b334 <ferror@plt+0x8ce4>
  40b3e8:	mov	w0, wzr
  40b3ec:	b	40b334 <ferror@plt+0x8ce4>
  40b3f0:	ldr	w0, [x0]
  40b3f4:	ret
  40b3f8:	movi	d0, #0xffffffff00000000
  40b3fc:	str	x0, [x1]
  40b400:	str	d0, [x1, #8]
  40b404:	ret
  40b408:	ldp	w8, w10, [x0, #8]
  40b40c:	ldr	x9, [x0]
  40b410:	add	w10, w10, #0x1
  40b414:	str	w10, [x0, #12]
  40b418:	add	x11, x9, w8, uxtw #4
  40b41c:	ldr	w11, [x11, #32]
  40b420:	cmp	w10, w11
  40b424:	b.cc	40b454 <ferror@plt+0x8e04>  // b.lo, b.ul, b.last
  40b428:	str	wzr, [x0, #12]
  40b42c:	add	w8, w8, #0x1
  40b430:	str	w8, [x0, #8]
  40b434:	ldr	w10, [x9, #8]
  40b438:	cmp	w8, w10
  40b43c:	b.cs	40b488 <ferror@plt+0x8e38>  // b.hs, b.nlast
  40b440:	add	x10, x9, w8, uxtw #4
  40b444:	ldr	w10, [x10, #32]
  40b448:	cbz	w10, 40b42c <ferror@plt+0x8ddc>
  40b44c:	mov	w10, wzr
  40b450:	mov	w8, w8
  40b454:	add	x8, x9, x8, lsl #4
  40b458:	ldr	x8, [x8, #24]
  40b45c:	cbz	x2, 40b470 <ferror@plt+0x8e20>
  40b460:	mov	w9, w10
  40b464:	add	x9, x8, x9, lsl #4
  40b468:	ldr	x9, [x9, #8]
  40b46c:	str	x9, [x2]
  40b470:	cbz	x1, 40b480 <ferror@plt+0x8e30>
  40b474:	add	x8, x8, w10, uxtw #4
  40b478:	ldr	x8, [x8]
  40b47c:	str	x8, [x1]
  40b480:	mov	w0, #0x1                   	// #1
  40b484:	ret
  40b488:	mov	w0, wzr
  40b48c:	ret
  40b490:	stp	x29, x30, [sp, #-48]!
  40b494:	stp	x22, x21, [sp, #16]
  40b498:	stp	x20, x19, [sp, #32]
  40b49c:	ldr	x21, [x0, #8]
  40b4a0:	mov	x29, sp
  40b4a4:	cmp	x21, x1
  40b4a8:	b.cs	40b4d4 <ferror@plt+0x8e84>  // b.hs, b.nlast
  40b4ac:	ldrb	w8, [x0, #16]
  40b4b0:	mov	x19, x0
  40b4b4:	mov	x20, x1
  40b4b8:	cbz	w8, 40b4e8 <ferror@plt+0x8e98>
  40b4bc:	ldr	x0, [x19]
  40b4c0:	mov	x1, x20
  40b4c4:	bl	402260 <realloc@plt>
  40b4c8:	mov	x22, x0
  40b4cc:	cbnz	x0, 40b504 <ferror@plt+0x8eb4>
  40b4d0:	b	40b524 <ferror@plt+0x8ed4>
  40b4d4:	mov	w0, wzr
  40b4d8:	ldp	x20, x19, [sp, #32]
  40b4dc:	ldp	x22, x21, [sp, #16]
  40b4e0:	ldp	x29, x30, [sp], #48
  40b4e4:	ret
  40b4e8:	mov	x0, x20
  40b4ec:	bl	4021c0 <malloc@plt>
  40b4f0:	cbz	x0, 40b524 <ferror@plt+0x8ed4>
  40b4f4:	ldr	x1, [x19]
  40b4f8:	mov	x2, x21
  40b4fc:	mov	x22, x0
  40b500:	bl	401ff0 <memcpy@plt>
  40b504:	mov	w0, wzr
  40b508:	mov	w8, #0x1                   	// #1
  40b50c:	stp	x22, x20, [x19]
  40b510:	strb	w8, [x19, #16]
  40b514:	ldp	x20, x19, [sp, #32]
  40b518:	ldp	x22, x21, [sp, #16]
  40b51c:	ldp	x29, x30, [sp], #48
  40b520:	ret
  40b524:	mov	w0, #0xfffffff4            	// #-12
  40b528:	ldp	x20, x19, [sp, #32]
  40b52c:	ldp	x22, x21, [sp, #16]
  40b530:	ldp	x29, x30, [sp], #48
  40b534:	ret
  40b538:	ldrb	w8, [x0, #16]
  40b53c:	cbz	w8, 40b548 <ferror@plt+0x8ef8>
  40b540:	ldr	x0, [x0]
  40b544:	b	402400 <free@plt>
  40b548:	ret
  40b54c:	stp	x29, x30, [sp, #-48]!
  40b550:	str	x21, [sp, #16]
  40b554:	mov	x21, x0
  40b558:	mov	x0, x1
  40b55c:	stp	x20, x19, [sp, #32]
  40b560:	mov	x29, sp
  40b564:	mov	x19, x1
  40b568:	bl	4021c0 <malloc@plt>
  40b56c:	mov	x20, x0
  40b570:	cbz	x0, 40b584 <ferror@plt+0x8f34>
  40b574:	mov	x0, x20
  40b578:	mov	x1, x21
  40b57c:	mov	x2, x19
  40b580:	bl	401ff0 <memcpy@plt>
  40b584:	mov	x0, x20
  40b588:	ldp	x20, x19, [sp, #32]
  40b58c:	ldr	x21, [sp, #16]
  40b590:	ldp	x29, x30, [sp], #48
  40b594:	ret
  40b598:	ldrb	w9, [x0]
  40b59c:	cbz	w9, 40b5c4 <ferror@plt+0x8f74>
  40b5a0:	add	x8, x0, #0x1
  40b5a4:	b	40b5b0 <ferror@plt+0x8f60>
  40b5a8:	ldrb	w9, [x8], #1
  40b5ac:	cbz	w9, 40b5c4 <ferror@plt+0x8f74>
  40b5b0:	and	w9, w9, #0xff
  40b5b4:	cmp	w9, w1, uxtb
  40b5b8:	b.ne	40b5a8 <ferror@plt+0x8f58>  // b.any
  40b5bc:	sturb	w2, [x8, #-1]
  40b5c0:	b	40b5a8 <ferror@plt+0x8f58>
  40b5c4:	ret
  40b5c8:	mov	x8, xzr
  40b5cc:	add	x9, x0, #0x1
  40b5d0:	b	40b5f0 <ferror@plt+0x8fa0>
  40b5d4:	cmp	w10, #0x2d
  40b5d8:	b.ne	40b62c <ferror@plt+0x8fdc>  // b.any
  40b5dc:	mov	w10, #0x5f                  	// #95
  40b5e0:	strb	w10, [x1, x8]
  40b5e4:	add	x8, x8, #0x1
  40b5e8:	cmp	x8, #0xfff
  40b5ec:	b.cs	40b644 <ferror@plt+0x8ff4>  // b.hs, b.nlast
  40b5f0:	ldrb	w10, [x0, x8]
  40b5f4:	cmp	w10, #0x5a
  40b5f8:	b.le	40b5d4 <ferror@plt+0x8f84>
  40b5fc:	cmp	w10, #0x5b
  40b600:	b.ne	40b634 <ferror@plt+0x8fe4>  // b.any
  40b604:	ands	w11, w10, #0xff
  40b608:	b.eq	40b63c <ferror@plt+0x8fec>  // b.none
  40b60c:	cmp	w11, #0x5d
  40b610:	b.eq	40b5e0 <ferror@plt+0x8f90>  // b.none
  40b614:	strb	w10, [x1, x8]
  40b618:	ldrb	w10, [x9, x8]
  40b61c:	add	x8, x8, #0x1
  40b620:	ands	w11, w10, #0xff
  40b624:	b.ne	40b60c <ferror@plt+0x8fbc>  // b.any
  40b628:	b	40b63c <ferror@plt+0x8fec>
  40b62c:	cbnz	w10, 40b5e0 <ferror@plt+0x8f90>
  40b630:	b	40b644 <ferror@plt+0x8ff4>
  40b634:	cmp	w10, #0x5d
  40b638:	b.ne	40b5e0 <ferror@plt+0x8f90>  // b.any
  40b63c:	mov	w0, #0xffffffea            	// #-22
  40b640:	ret
  40b644:	mov	w0, wzr
  40b648:	strb	wzr, [x1, x8]
  40b64c:	cbz	x2, 40b640 <ferror@plt+0x8ff0>
  40b650:	str	x8, [x2]
  40b654:	ret
  40b658:	stp	x29, x30, [sp, #-48]!
  40b65c:	stp	x22, x21, [sp, #16]
  40b660:	stp	x20, x19, [sp, #32]
  40b664:	mov	x29, sp
  40b668:	cbz	x0, 40b6d4 <ferror@plt+0x9084>
  40b66c:	adrp	x20, 41a000 <ferror@plt+0x179b0>
  40b670:	mov	x19, x0
  40b674:	mov	w21, wzr
  40b678:	mov	w22, #0x5f                  	// #95
  40b67c:	add	x20, x20, #0xef8
  40b680:	b	40b694 <ferror@plt+0x9044>
  40b684:	cmp	w8, #0x2d
  40b688:	b.ne	40b6c4 <ferror@plt+0x9074>  // b.any
  40b68c:	strb	w22, [x0]
  40b690:	add	w21, w21, #0x1
  40b694:	add	x0, x19, w21, uxtw
  40b698:	ldrb	w8, [x0]
  40b69c:	cmp	w8, #0x5a
  40b6a0:	b.le	40b684 <ferror@plt+0x9034>
  40b6a4:	cmp	w8, #0x5b
  40b6a8:	b.ne	40b6cc <ferror@plt+0x907c>  // b.any
  40b6ac:	mov	x1, x20
  40b6b0:	bl	402550 <strcspn@plt>
  40b6b4:	add	w21, w21, w0
  40b6b8:	ldrb	w8, [x19, w21, uxtw]
  40b6bc:	cbnz	w8, 40b690 <ferror@plt+0x9040>
  40b6c0:	b	40b6d4 <ferror@plt+0x9084>
  40b6c4:	cbnz	w8, 40b690 <ferror@plt+0x9040>
  40b6c8:	b	40b6e8 <ferror@plt+0x9098>
  40b6cc:	cmp	w8, #0x5d
  40b6d0:	b.ne	40b690 <ferror@plt+0x9040>  // b.any
  40b6d4:	mov	w0, #0xffffffea            	// #-22
  40b6d8:	ldp	x20, x19, [sp, #32]
  40b6dc:	ldp	x22, x21, [sp, #16]
  40b6e0:	ldp	x29, x30, [sp], #48
  40b6e4:	ret
  40b6e8:	mov	w0, wzr
  40b6ec:	ldp	x20, x19, [sp, #32]
  40b6f0:	ldp	x22, x21, [sp, #16]
  40b6f4:	ldp	x29, x30, [sp], #48
  40b6f8:	ret
  40b6fc:	mov	x8, xzr
  40b700:	b	40b718 <ferror@plt+0x90c8>
  40b704:	mov	w9, #0x5f                  	// #95
  40b708:	strb	w9, [x1, x8]
  40b70c:	add	x8, x8, #0x1
  40b710:	cmp	x8, #0xfff
  40b714:	b.eq	40b730 <ferror@plt+0x90e0>  // b.none
  40b718:	ldrb	w9, [x0, x8]
  40b71c:	cmp	w9, #0x2d
  40b720:	b.eq	40b704 <ferror@plt+0x90b4>  // b.none
  40b724:	cbz	w9, 40b730 <ferror@plt+0x90e0>
  40b728:	cmp	w9, #0x2e
  40b72c:	b.ne	40b708 <ferror@plt+0x90b8>  // b.any
  40b730:	strb	wzr, [x1, x8]
  40b734:	cbz	x2, 40b73c <ferror@plt+0x90ec>
  40b738:	str	x8, [x2]
  40b73c:	mov	x0, x1
  40b740:	ret
  40b744:	stp	x29, x30, [sp, #-32]!
  40b748:	stp	x20, x19, [sp, #16]
  40b74c:	mov	x29, sp
  40b750:	mov	x20, x2
  40b754:	mov	x19, x1
  40b758:	bl	4023a0 <basename@plt>
  40b75c:	cbz	x0, 40b7c0 <ferror@plt+0x9170>
  40b760:	ldrb	w10, [x0]
  40b764:	cbz	w10, 40b7d4 <ferror@plt+0x9184>
  40b768:	mov	x8, xzr
  40b76c:	add	x9, x0, #0x1
  40b770:	and	w11, w10, #0xff
  40b774:	cmp	w11, #0x2d
  40b778:	b.eq	40b798 <ferror@plt+0x9148>  // b.none
  40b77c:	cbz	w11, 40b7ec <ferror@plt+0x919c>
  40b780:	cmp	w11, #0x2e
  40b784:	b.eq	40b7ec <ferror@plt+0x919c>  // b.none
  40b788:	cmp	x8, #0xffe
  40b78c:	strb	w10, [x19, x8]
  40b790:	b.ne	40b7a8 <ferror@plt+0x9158>  // b.any
  40b794:	b	40b7e8 <ferror@plt+0x9198>
  40b798:	mov	w10, #0x5f                  	// #95
  40b79c:	cmp	x8, #0xffe
  40b7a0:	strb	w10, [x19, x8]
  40b7a4:	b.eq	40b7e8 <ferror@plt+0x9198>  // b.none
  40b7a8:	ldrb	w10, [x9, x8]
  40b7ac:	add	x8, x8, #0x1
  40b7b0:	and	w11, w10, #0xff
  40b7b4:	cmp	w11, #0x2d
  40b7b8:	b.ne	40b77c <ferror@plt+0x912c>  // b.any
  40b7bc:	b	40b798 <ferror@plt+0x9148>
  40b7c0:	mov	x19, xzr
  40b7c4:	mov	x0, x19
  40b7c8:	ldp	x20, x19, [sp, #16]
  40b7cc:	ldp	x29, x30, [sp], #32
  40b7d0:	ret
  40b7d4:	mov	x19, xzr
  40b7d8:	mov	x0, x19
  40b7dc:	ldp	x20, x19, [sp, #16]
  40b7e0:	ldp	x29, x30, [sp], #32
  40b7e4:	ret
  40b7e8:	mov	w8, #0xfff                 	// #4095
  40b7ec:	strb	wzr, [x19, x8]
  40b7f0:	cbz	x20, 40b7c4 <ferror@plt+0x9174>
  40b7f4:	str	x8, [x20]
  40b7f8:	mov	x0, x19
  40b7fc:	ldp	x20, x19, [sp, #16]
  40b800:	ldp	x29, x30, [sp], #32
  40b804:	ret
  40b808:	stp	x29, x30, [sp, #-32]!
  40b80c:	cmp	x1, #0x4
  40b810:	stp	x20, x19, [sp, #16]
  40b814:	mov	x29, sp
  40b818:	b.cc	40b86c <ferror@plt+0x921c>  // b.lo, b.ul, b.last
  40b81c:	mov	x19, x1
  40b820:	add	x20, x0, x1
  40b824:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40b828:	sub	x0, x20, #0x3
  40b82c:	add	x1, x1, #0xefa
  40b830:	bl	402390 <strcmp@plt>
  40b834:	cbz	w0, 40b87c <ferror@plt+0x922c>
  40b838:	cmp	x19, #0x6
  40b83c:	b.ls	40b86c <ferror@plt+0x921c>  // b.plast
  40b840:	sub	x19, x20, #0x6
  40b844:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40b848:	add	x1, x1, #0xefe
  40b84c:	mov	x0, x19
  40b850:	bl	402390 <strcmp@plt>
  40b854:	cbz	w0, 40b87c <ferror@plt+0x922c>
  40b858:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40b85c:	add	x1, x1, #0xf05
  40b860:	mov	x0, x19
  40b864:	bl	402390 <strcmp@plt>
  40b868:	cbz	w0, 40b87c <ferror@plt+0x922c>
  40b86c:	mov	w0, wzr
  40b870:	ldp	x20, x19, [sp, #16]
  40b874:	ldp	x29, x30, [sp], #32
  40b878:	ret
  40b87c:	mov	w0, #0x1                   	// #1
  40b880:	ldp	x20, x19, [sp, #16]
  40b884:	ldp	x29, x30, [sp], #32
  40b888:	ret
  40b88c:	stp	x29, x30, [sp, #-48]!
  40b890:	stp	x22, x21, [sp, #16]
  40b894:	stp	x20, x19, [sp, #32]
  40b898:	mov	x20, x1
  40b89c:	mov	w21, w0
  40b8a0:	mov	x19, xzr
  40b8a4:	sub	x22, x2, #0x1
  40b8a8:	mov	x29, sp
  40b8ac:	b	40b8bc <ferror@plt+0x926c>
  40b8b0:	sub	x22, x22, x0
  40b8b4:	add	x19, x0, x19
  40b8b8:	cbz	x22, 40b8fc <ferror@plt+0x92ac>
  40b8bc:	add	x1, x20, x19
  40b8c0:	mov	w0, w21
  40b8c4:	mov	x2, x22
  40b8c8:	bl	4024e0 <read@plt>
  40b8cc:	cbz	x0, 40b8fc <ferror@plt+0x92ac>
  40b8d0:	cmp	x0, #0x1
  40b8d4:	b.ge	40b8b0 <ferror@plt+0x9260>  // b.tcont
  40b8d8:	bl	4025a0 <__errno_location@plt>
  40b8dc:	ldr	w8, [x0]
  40b8e0:	cmp	w8, #0x4
  40b8e4:	b.eq	40b8b8 <ferror@plt+0x9268>  // b.none
  40b8e8:	cmp	w8, #0xb
  40b8ec:	b.eq	40b8b8 <ferror@plt+0x9268>  // b.none
  40b8f0:	sxtw	x8, w8
  40b8f4:	neg	x19, x8
  40b8f8:	b	40b900 <ferror@plt+0x92b0>
  40b8fc:	strb	wzr, [x20, x19]
  40b900:	mov	x0, x19
  40b904:	ldp	x20, x19, [sp, #32]
  40b908:	ldp	x22, x21, [sp, #16]
  40b90c:	ldp	x29, x30, [sp], #48
  40b910:	ret
  40b914:	stp	x29, x30, [sp, #-48]!
  40b918:	stp	x22, x21, [sp, #16]
  40b91c:	stp	x20, x19, [sp, #32]
  40b920:	mov	x20, x2
  40b924:	mov	x21, x1
  40b928:	mov	w22, w0
  40b92c:	mov	x19, xzr
  40b930:	mov	x29, sp
  40b934:	b	40b944 <ferror@plt+0x92f4>
  40b938:	sub	x20, x20, x0
  40b93c:	add	x19, x0, x19
  40b940:	cbz	x20, 40b980 <ferror@plt+0x9330>
  40b944:	add	x1, x21, x19
  40b948:	mov	w0, w22
  40b94c:	mov	x2, x20
  40b950:	bl	402300 <write@plt>
  40b954:	cbz	x0, 40b980 <ferror@plt+0x9330>
  40b958:	cmp	x0, #0x1
  40b95c:	b.ge	40b938 <ferror@plt+0x92e8>  // b.tcont
  40b960:	bl	4025a0 <__errno_location@plt>
  40b964:	ldr	w8, [x0]
  40b968:	cmp	w8, #0x4
  40b96c:	b.eq	40b940 <ferror@plt+0x92f0>  // b.none
  40b970:	cmp	w8, #0xb
  40b974:	b.eq	40b940 <ferror@plt+0x92f0>  // b.none
  40b978:	sxtw	x8, w8
  40b97c:	neg	x19, x8
  40b980:	mov	x0, x19
  40b984:	ldp	x20, x19, [sp, #32]
  40b988:	ldp	x22, x21, [sp, #16]
  40b98c:	ldp	x29, x30, [sp], #48
  40b990:	ret
  40b994:	sub	sp, sp, #0x70
  40b998:	stp	x24, x23, [sp, #64]
  40b99c:	stp	x22, x21, [sp, #80]
  40b9a0:	stp	x20, x19, [sp, #96]
  40b9a4:	mov	w20, w2
  40b9a8:	mov	x19, x1
  40b9ac:	mov	w22, w0
  40b9b0:	mov	x21, xzr
  40b9b4:	mov	w23, #0x1f                  	// #31
  40b9b8:	add	x24, sp, #0x10
  40b9bc:	stp	x29, x30, [sp, #48]
  40b9c0:	add	x29, sp, #0x30
  40b9c4:	str	xzr, [x1]
  40b9c8:	b	40b9d8 <ferror@plt+0x9388>
  40b9cc:	sub	x23, x23, x0
  40b9d0:	add	x21, x0, x21
  40b9d4:	cbz	x23, 40ba1c <ferror@plt+0x93cc>
  40b9d8:	add	x1, x24, x21
  40b9dc:	mov	w0, w22
  40b9e0:	mov	x2, x23
  40b9e4:	bl	4024e0 <read@plt>
  40b9e8:	cbz	x0, 40ba1c <ferror@plt+0x93cc>
  40b9ec:	cmp	x0, #0x1
  40b9f0:	b.ge	40b9cc <ferror@plt+0x937c>  // b.tcont
  40b9f4:	bl	4025a0 <__errno_location@plt>
  40b9f8:	ldr	w8, [x0]
  40b9fc:	cmp	w8, #0x4
  40ba00:	b.eq	40b9d4 <ferror@plt+0x9384>  // b.none
  40ba04:	cmp	w8, #0xb
  40ba08:	b.eq	40b9d4 <ferror@plt+0x9384>  // b.none
  40ba0c:	sxtw	x8, w8
  40ba10:	neg	x21, x8
  40ba14:	tbz	w21, #31, 40ba28 <ferror@plt+0x93d8>
  40ba18:	b	40ba78 <ferror@plt+0x9428>
  40ba1c:	add	x8, sp, #0x10
  40ba20:	strb	wzr, [x8, x21]
  40ba24:	tbnz	w21, #31, 40ba78 <ferror@plt+0x9428>
  40ba28:	bl	4025a0 <__errno_location@plt>
  40ba2c:	str	wzr, [x0]
  40ba30:	add	x0, sp, #0x10
  40ba34:	add	x1, sp, #0x8
  40ba38:	mov	w2, w20
  40ba3c:	add	x22, sp, #0x10
  40ba40:	bl	4023d0 <strtol@plt>
  40ba44:	ldr	x21, [sp, #8]
  40ba48:	cmp	x21, x22
  40ba4c:	b.eq	40ba68 <ferror@plt+0x9418>  // b.none
  40ba50:	mov	x20, x0
  40ba54:	bl	4023b0 <__ctype_b_loc@plt>
  40ba58:	ldr	x8, [x0]
  40ba5c:	ldrb	w9, [x21]
  40ba60:	ldrh	w8, [x8, x9, lsl #1]
  40ba64:	tbnz	w8, #13, 40ba70 <ferror@plt+0x9420>
  40ba68:	mov	w21, #0xffffffea            	// #-22
  40ba6c:	b	40ba78 <ferror@plt+0x9428>
  40ba70:	mov	w21, wzr
  40ba74:	str	x20, [x19]
  40ba78:	mov	w0, w21
  40ba7c:	ldp	x20, x19, [sp, #96]
  40ba80:	ldp	x22, x21, [sp, #80]
  40ba84:	ldp	x24, x23, [sp, #64]
  40ba88:	ldp	x29, x30, [sp, #48]
  40ba8c:	add	sp, sp, #0x70
  40ba90:	ret
  40ba94:	stp	x29, x30, [sp, #-80]!
  40ba98:	stp	x22, x21, [sp, #48]
  40ba9c:	mov	x21, x0
  40baa0:	mov	w0, #0x100                 	// #256
  40baa4:	str	x25, [sp, #16]
  40baa8:	stp	x24, x23, [sp, #32]
  40baac:	stp	x20, x19, [sp, #64]
  40bab0:	mov	x29, sp
  40bab4:	mov	x20, x1
  40bab8:	bl	4021c0 <malloc@plt>
  40babc:	cbz	x0, 40bba4 <ferror@plt+0x9554>
  40bac0:	mov	w24, wzr
  40bac4:	mov	w22, wzr
  40bac8:	mov	w23, #0x100                 	// #256
  40bacc:	mov	x19, x0
  40bad0:	ldp	x8, x9, [x21, #8]
  40bad4:	cmp	x8, x9
  40bad8:	b.cc	40bb00 <ferror@plt+0x94b0>  // b.lo, b.ul, b.last
  40badc:	b	40bb44 <ferror@plt+0x94f4>
  40bae0:	add	w8, w24, #0x1
  40bae4:	cmp	w8, w23
  40bae8:	strb	w0, [x19, w24, sxtw]
  40baec:	mov	w24, w8
  40baf0:	b.eq	40bb7c <ferror@plt+0x952c>  // b.none
  40baf4:	ldp	x8, x9, [x21, #8]
  40baf8:	cmp	x8, x9
  40bafc:	b.cs	40bb44 <ferror@plt+0x94f4>  // b.hs, b.nlast
  40bb00:	add	x9, x8, #0x1
  40bb04:	str	x9, [x21, #8]
  40bb08:	ldrb	w0, [x8]
  40bb0c:	cmp	w0, #0x5c
  40bb10:	b.ne	40bb54 <ferror@plt+0x9504>  // b.any
  40bb14:	ldp	x8, x9, [x21, #8]
  40bb18:	cmp	x8, x9
  40bb1c:	b.cs	40bb68 <ferror@plt+0x9518>  // b.hs, b.nlast
  40bb20:	add	x9, x8, #0x1
  40bb24:	str	x9, [x21, #8]
  40bb28:	ldrb	w0, [x8]
  40bb2c:	cmp	w0, #0xa
  40bb30:	b.ne	40bae0 <ferror@plt+0x9490>  // b.any
  40bb34:	add	w22, w22, #0x1
  40bb38:	ldp	x8, x9, [x21, #8]
  40bb3c:	cmp	x8, x9
  40bb40:	b.cc	40bb00 <ferror@plt+0x94b0>  // b.lo, b.ul, b.last
  40bb44:	mov	x0, x21
  40bb48:	bl	402620 <__uflow@plt>
  40bb4c:	cmp	w0, #0x5c
  40bb50:	b.eq	40bb14 <ferror@plt+0x94c4>  // b.none
  40bb54:	cmp	w0, #0xa
  40bb58:	b.eq	40bbb0 <ferror@plt+0x9560>  // b.none
  40bb5c:	cmn	w0, #0x1
  40bb60:	b.ne	40bae0 <ferror@plt+0x9490>  // b.any
  40bb64:	b	40bbac <ferror@plt+0x955c>
  40bb68:	mov	x0, x21
  40bb6c:	bl	402620 <__uflow@plt>
  40bb70:	cmp	w0, #0xa
  40bb74:	b.eq	40bb34 <ferror@plt+0x94e4>  // b.none
  40bb78:	b	40bae0 <ferror@plt+0x9490>
  40bb7c:	lsl	w25, w23, #1
  40bb80:	sxtw	x1, w25
  40bb84:	mov	x0, x19
  40bb88:	bl	402260 <realloc@plt>
  40bb8c:	mov	w24, w23
  40bb90:	mov	w23, w25
  40bb94:	mov	x1, x19
  40bb98:	mov	x19, xzr
  40bb9c:	cbnz	x0, 40bacc <ferror@plt+0x947c>
  40bba0:	b	40bbd8 <ferror@plt+0x9588>
  40bba4:	mov	x1, xzr
  40bba8:	b	40bbd4 <ferror@plt+0x9584>
  40bbac:	cbz	w24, 40bbd0 <ferror@plt+0x9580>
  40bbb0:	mov	x1, xzr
  40bbb4:	strb	wzr, [x19, w24, sxtw]
  40bbb8:	cbz	x20, 40bbd8 <ferror@plt+0x9588>
  40bbbc:	ldr	w8, [x20]
  40bbc0:	add	w8, w8, w22
  40bbc4:	add	w8, w8, #0x1
  40bbc8:	str	w8, [x20]
  40bbcc:	b	40bbd8 <ferror@plt+0x9588>
  40bbd0:	mov	x1, x19
  40bbd4:	mov	x19, xzr
  40bbd8:	mov	x0, x1
  40bbdc:	bl	402400 <free@plt>
  40bbe0:	mov	x0, x19
  40bbe4:	ldp	x20, x19, [sp, #64]
  40bbe8:	ldp	x22, x21, [sp, #48]
  40bbec:	ldp	x24, x23, [sp, #32]
  40bbf0:	ldr	x25, [sp, #16]
  40bbf4:	ldp	x29, x30, [sp], #80
  40bbf8:	ret
  40bbfc:	stp	x29, x30, [sp, #-64]!
  40bc00:	stp	x24, x23, [sp, #16]
  40bc04:	stp	x22, x21, [sp, #32]
  40bc08:	stp	x20, x19, [sp, #48]
  40bc0c:	ldrb	w8, [x0]
  40bc10:	mov	x19, x0
  40bc14:	mov	x29, sp
  40bc18:	cmp	w8, #0x2f
  40bc1c:	b.ne	40bc30 <ferror@plt+0x95e0>  // b.any
  40bc20:	mov	x0, x19
  40bc24:	bl	402280 <strdup@plt>
  40bc28:	mov	x21, x0
  40bc2c:	b	40bc88 <ferror@plt+0x9638>
  40bc30:	bl	4024d0 <get_current_dir_name@plt>
  40bc34:	mov	x20, x0
  40bc38:	cbz	x0, 40bc90 <ferror@plt+0x9640>
  40bc3c:	mov	x0, x19
  40bc40:	bl	402030 <strlen@plt>
  40bc44:	mov	x21, x0
  40bc48:	mov	x0, x20
  40bc4c:	bl	402030 <strlen@plt>
  40bc50:	add	x24, x0, #0x1
  40bc54:	add	x22, x21, #0x1
  40bc58:	mov	x23, x0
  40bc5c:	add	x1, x22, x24
  40bc60:	mov	x0, x20
  40bc64:	bl	402260 <realloc@plt>
  40bc68:	mov	x21, x0
  40bc6c:	cbz	x0, 40bc94 <ferror@plt+0x9644>
  40bc70:	mov	w8, #0x2f                  	// #47
  40bc74:	add	x0, x21, x24
  40bc78:	mov	x1, x19
  40bc7c:	mov	x2, x22
  40bc80:	strb	w8, [x21, x23]
  40bc84:	bl	401ff0 <memcpy@plt>
  40bc88:	mov	x20, xzr
  40bc8c:	b	40bc94 <ferror@plt+0x9644>
  40bc90:	mov	x21, xzr
  40bc94:	mov	x0, x20
  40bc98:	bl	402400 <free@plt>
  40bc9c:	mov	x0, x21
  40bca0:	ldp	x20, x19, [sp, #48]
  40bca4:	ldp	x22, x21, [sp, #32]
  40bca8:	ldp	x24, x23, [sp, #16]
  40bcac:	ldp	x29, x30, [sp], #64
  40bcb0:	ret
  40bcb4:	stp	x29, x30, [sp, #-64]!
  40bcb8:	str	x23, [sp, #16]
  40bcbc:	stp	x22, x21, [sp, #32]
  40bcc0:	stp	x20, x19, [sp, #48]
  40bcc4:	mov	x29, sp
  40bcc8:	sub	sp, sp, #0x80
  40bccc:	sxtw	x22, w1
  40bcd0:	mov	x1, x22
  40bcd4:	mov	w19, w2
  40bcd8:	mov	x21, x0
  40bcdc:	bl	402080 <strnlen@plt>
  40bce0:	add	x8, x0, #0x10
  40bce4:	and	x8, x8, #0xfffffffffffffff0
  40bce8:	mov	x9, sp
  40bcec:	sub	x20, x9, x8
  40bcf0:	mov	x2, x0
  40bcf4:	mov	sp, x20
  40bcf8:	strb	wzr, [x20, x0]
  40bcfc:	mov	x0, x20
  40bd00:	mov	x1, x21
  40bd04:	bl	401ff0 <memcpy@plt>
  40bd08:	add	x22, x20, x22
  40bd0c:	mov	x21, x22
  40bd10:	b	40bd18 <ferror@plt+0x96c8>
  40bd14:	mov	x21, x8
  40bd18:	sub	x2, x29, #0x80
  40bd1c:	mov	w0, wzr
  40bd20:	mov	x1, x20
  40bd24:	bl	4025d0 <__xstat@plt>
  40bd28:	tbnz	w0, #31, 40bd48 <ferror@plt+0x96f8>
  40bd2c:	ldur	w8, [x29, #-112]
  40bd30:	and	w8, w8, #0xf000
  40bd34:	cmp	w8, #0x4, lsl #12
  40bd38:	cset	w8, eq  // eq = none
  40bd3c:	cmp	w8, #0x1
  40bd40:	b.lt	40bd5c <ferror@plt+0x970c>  // b.tstop
  40bd44:	b	40bdb8 <ferror@plt+0x9768>
  40bd48:	bl	4025a0 <__errno_location@plt>
  40bd4c:	ldr	w8, [x0]
  40bd50:	neg	w8, w8
  40bd54:	cmp	w8, #0x1
  40bd58:	b.ge	40bdb8 <ferror@plt+0x9768>  // b.tcont
  40bd5c:	cbz	w8, 40bde0 <ferror@plt+0x9790>
  40bd60:	cmp	x21, x20
  40bd64:	b.eq	40bde8 <ferror@plt+0x9798>  // b.none
  40bd68:	strb	wzr, [x21]
  40bd6c:	b.ls	40bd90 <ferror@plt+0x9740>  // b.plast
  40bd70:	sub	x8, x21, #0x1
  40bd74:	mov	x21, x8
  40bd78:	cmp	x8, x20
  40bd7c:	b.ls	40bd90 <ferror@plt+0x9740>  // b.plast
  40bd80:	mov	x8, x21
  40bd84:	ldrb	w9, [x8], #-1
  40bd88:	cmp	w9, #0x2f
  40bd8c:	b.ne	40bd74 <ferror@plt+0x9724>  // b.any
  40bd90:	mov	x8, x21
  40bd94:	cmp	x8, x20
  40bd98:	b.ls	40bd14 <ferror@plt+0x96c4>  // b.plast
  40bd9c:	mov	x9, x8
  40bda0:	ldrb	w10, [x9, #-1]!
  40bda4:	mov	x21, x8
  40bda8:	cmp	w10, #0x2f
  40bdac:	mov	x8, x9
  40bdb0:	b.eq	40bd94 <ferror@plt+0x9744>  // b.none
  40bdb4:	b	40bd18 <ferror@plt+0x96c8>
  40bdb8:	mov	x0, x21
  40bdbc:	bl	402030 <strlen@plt>
  40bdc0:	add	x21, x21, x0
  40bdc4:	cmp	x21, x22
  40bdc8:	b.eq	40be3c <ferror@plt+0x97ec>  // b.none
  40bdcc:	mov	w8, #0x2f                  	// #47
  40bdd0:	strb	w8, [x21]
  40bdd4:	cmp	x21, x22
  40bdd8:	b.cc	40bdf4 <ferror@plt+0x97a4>  // b.lo, b.ul, b.last
  40bddc:	b	40be3c <ferror@plt+0x97ec>
  40bde0:	mov	w0, #0xffffffec            	// #-20
  40bde4:	b	40be40 <ferror@plt+0x97f0>
  40bde8:	mov	x21, x20
  40bdec:	cmp	x21, x22
  40bdf0:	b.cs	40be3c <ferror@plt+0x97ec>  // b.hs, b.nlast
  40bdf4:	mov	w23, #0x2f                  	// #47
  40bdf8:	b	40be14 <ferror@plt+0x97c4>
  40bdfc:	mov	x0, x21
  40be00:	bl	402030 <strlen@plt>
  40be04:	add	x21, x21, x0
  40be08:	cmp	x21, x22
  40be0c:	strb	w23, [x21]
  40be10:	b.cs	40be3c <ferror@plt+0x97ec>  // b.hs, b.nlast
  40be14:	mov	x0, x20
  40be18:	mov	w1, w19
  40be1c:	bl	4025f0 <mkdir@plt>
  40be20:	tbz	w0, #31, 40bdfc <ferror@plt+0x97ac>
  40be24:	bl	4025a0 <__errno_location@plt>
  40be28:	ldr	w8, [x0]
  40be2c:	cmp	w8, #0x11
  40be30:	b.eq	40bdfc <ferror@plt+0x97ac>  // b.none
  40be34:	neg	w0, w8
  40be38:	b	40be40 <ferror@plt+0x97f0>
  40be3c:	mov	w0, wzr
  40be40:	mov	sp, x29
  40be44:	ldp	x20, x19, [sp, #48]
  40be48:	ldp	x22, x21, [sp, #32]
  40be4c:	ldr	x23, [sp, #16]
  40be50:	ldp	x29, x30, [sp], #64
  40be54:	ret
  40be58:	stp	x29, x30, [sp, #-32]!
  40be5c:	stp	x20, x19, [sp, #16]
  40be60:	mov	w19, w1
  40be64:	mov	w1, #0x2f                  	// #47
  40be68:	mov	x29, sp
  40be6c:	mov	x20, x0
  40be70:	bl	4022d0 <strrchr@plt>
  40be74:	cbz	x0, 40be90 <ferror@plt+0x9840>
  40be78:	sub	w1, w0, w20
  40be7c:	mov	x0, x20
  40be80:	mov	w2, w19
  40be84:	ldp	x20, x19, [sp, #16]
  40be88:	ldp	x29, x30, [sp], #32
  40be8c:	b	40bcb4 <ferror@plt+0x9664>
  40be90:	ldp	x20, x19, [sp, #16]
  40be94:	ldp	x29, x30, [sp], #32
  40be98:	ret
  40be9c:	ldp	x8, x9, [x0, #88]
  40bea0:	mov	w10, #0x4240                	// #16960
  40bea4:	movk	w10, #0xf, lsl #16
  40bea8:	mul	x8, x8, x10
  40beac:	mov	x10, #0xf7cf                	// #63439
  40beb0:	movk	x10, #0xe353, lsl #16
  40beb4:	movk	x10, #0x9ba5, lsl #32
  40beb8:	lsr	x9, x9, #3
  40bebc:	movk	x10, #0x20c4, lsl #48
  40bec0:	umulh	x9, x9, x10
  40bec4:	add	x0, x8, x9, lsr #4
  40bec8:	ret
  40becc:	sub	sp, sp, #0xe0
  40bed0:	stp	x29, x30, [sp, #208]
  40bed4:	add	x29, sp, #0xd0
  40bed8:	stp	x6, x7, [x29, #-80]
  40bedc:	stp	q0, q1, [sp]
  40bee0:	stp	q2, q3, [sp, #32]
  40bee4:	stp	q4, q5, [sp, #64]
  40bee8:	stp	q6, q7, [sp, #96]
  40beec:	ldr	x8, [x0, #8]
  40bef0:	cbz	x8, 40bf2c <ferror@plt+0x98dc>
  40bef4:	mov	x8, #0xfffffffffffffff0    	// #-16
  40bef8:	mov	x10, sp
  40befc:	movk	x8, #0xff80, lsl #32
  40bf00:	add	x10, x10, #0x80
  40bf04:	stp	x10, x8, [x29, #-16]
  40bf08:	sub	x8, x29, #0x50
  40bf0c:	add	x9, x29, #0x10
  40bf10:	add	x8, x8, #0x10
  40bf14:	stp	x9, x8, [x29, #-32]
  40bf18:	ldp	q0, q1, [x29, #-32]
  40bf1c:	ldp	x8, x0, [x0, #8]
  40bf20:	sub	x6, x29, #0x40
  40bf24:	stp	q0, q1, [x29, #-64]
  40bf28:	blr	x8
  40bf2c:	ldp	x29, x30, [sp, #208]
  40bf30:	add	sp, sp, #0xe0
  40bf34:	ret
  40bf38:	ldr	x0, [x0, #32]
  40bf3c:	ret
  40bf40:	sub	sp, sp, #0x1d0
  40bf44:	stp	x22, x21, [sp, #432]
  40bf48:	stp	x20, x19, [sp, #448]
  40bf4c:	mov	x20, x1
  40bf50:	mov	x21, x0
  40bf54:	mov	w0, #0x1                   	// #1
  40bf58:	mov	w1, #0x78                  	// #120
  40bf5c:	stp	x29, x30, [sp, #400]
  40bf60:	stp	x28, x23, [sp, #416]
  40bf64:	add	x29, sp, #0x190
  40bf68:	bl	402230 <calloc@plt>
  40bf6c:	mov	x19, x0
  40bf70:	cbz	x0, 40c178 <ferror@plt+0x9b28>
  40bf74:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40bf78:	ldr	x8, [x8, #4056]
  40bf7c:	adrp	x9, 41a000 <ferror@plt+0x179b0>
  40bf80:	ldr	d0, [x9, #3856]
  40bf84:	adrp	x9, 40c000 <ferror@plt+0x99b0>
  40bf88:	ldr	x8, [x8]
  40bf8c:	add	x9, x9, #0x194
  40bf90:	str	d0, [x19]
  40bf94:	stp	x9, x8, [x19, #8]
  40bf98:	cbz	x21, 40bfa8 <ferror@plt+0x9958>
  40bf9c:	mov	x0, x21
  40bfa0:	bl	40bbfc <ferror@plt+0x95ac>
  40bfa4:	b	40bfe8 <ferror@plt+0x9998>
  40bfa8:	add	x0, sp, #0x8
  40bfac:	add	x21, sp, #0x8
  40bfb0:	bl	4025b0 <uname@plt>
  40bfb4:	tbnz	w0, #31, 40bfe4 <ferror@plt+0x9994>
  40bfb8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40bfbc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40bfc0:	add	x3, x21, #0x82
  40bfc4:	add	x1, x1, #0x170
  40bfc8:	add	x2, x2, #0x176
  40bfcc:	mov	x0, sp
  40bfd0:	bl	402140 <asprintf@plt>
  40bfd4:	ldr	x8, [sp]
  40bfd8:	cmp	w0, #0x0
  40bfdc:	csel	x0, xzr, x8, lt  // lt = tstop
  40bfe0:	b	40bfe8 <ferror@plt+0x9998>
  40bfe4:	mov	x0, xzr
  40bfe8:	str	x0, [x19, #32]
  40bfec:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40bff0:	add	x0, x0, #0xf18
  40bff4:	bl	402090 <secure_getenv@plt>
  40bff8:	cbz	x0, 40c08c <ferror@plt+0x9a3c>
  40bffc:	add	x1, sp, #0x8
  40c000:	mov	w2, #0xa                   	// #10
  40c004:	mov	x21, x0
  40c008:	bl	4023d0 <strtol@plt>
  40c00c:	ldr	x8, [sp, #8]
  40c010:	mov	x22, x0
  40c014:	ldrb	w23, [x8]
  40c018:	cbz	x23, 40c088 <ferror@plt+0x9a38>
  40c01c:	bl	4023b0 <__ctype_b_loc@plt>
  40c020:	ldr	x8, [x0]
  40c024:	ldrh	w8, [x8, x23, lsl #1]
  40c028:	tbnz	w8, #13, 40c088 <ferror@plt+0x9a38>
  40c02c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40c030:	add	x1, x1, #0x183
  40c034:	mov	w2, #0x3                   	// #3
  40c038:	mov	x0, x21
  40c03c:	mov	w22, #0x3                   	// #3
  40c040:	bl	4021e0 <strncmp@plt>
  40c044:	cbz	w0, 40c088 <ferror@plt+0x9a38>
  40c048:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40c04c:	add	x1, x1, #0xae1
  40c050:	mov	w2, #0x4                   	// #4
  40c054:	mov	x0, x21
  40c058:	bl	4021e0 <strncmp@plt>
  40c05c:	cbz	w0, 40c084 <ferror@plt+0x9a34>
  40c060:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40c064:	add	x1, x1, #0x187
  40c068:	mov	w2, #0x5                   	// #5
  40c06c:	mov	x0, x21
  40c070:	bl	4021e0 <strncmp@plt>
  40c074:	cmp	w0, #0x0
  40c078:	mov	w8, #0x7                   	// #7
  40c07c:	csel	w22, w8, wzr, eq  // eq = none
  40c080:	b	40c088 <ferror@plt+0x9a38>
  40c084:	mov	w22, #0x6                   	// #6
  40c088:	str	w22, [x19, #4]
  40c08c:	adrp	x8, 42d000 <ferror@plt+0x2a9b0>
  40c090:	add	x8, x8, #0x348
  40c094:	cmp	x20, #0x0
  40c098:	csel	x2, x8, x20, eq  // eq = none
  40c09c:	add	x1, x19, #0x28
  40c0a0:	mov	x0, x19
  40c0a4:	bl	40d5ac <ferror@plt+0xaf5c>
  40c0a8:	tbnz	w0, #31, 40c0fc <ferror@plt+0x9aac>
  40c0ac:	mov	w0, #0x100                 	// #256
  40c0b0:	mov	x1, xzr
  40c0b4:	bl	40abb0 <ferror@plt+0x8560>
  40c0b8:	ldr	w8, [x19, #4]
  40c0bc:	str	x0, [x19, #48]
  40c0c0:	cbz	x0, 40c12c <ferror@plt+0x9adc>
  40c0c4:	cmp	w8, #0x6
  40c0c8:	b.lt	40c178 <ferror@plt+0x9b28>  // b.tstop
  40c0cc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c0d0:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c0d4:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c0d8:	add	x2, x2, #0xf21
  40c0dc:	add	x4, x4, #0xf33
  40c0e0:	add	x5, x5, #0xf74
  40c0e4:	mov	w1, #0x6                   	// #6
  40c0e8:	mov	w3, #0x11e                 	// #286
  40c0ec:	mov	x0, x19
  40c0f0:	mov	x6, x19
  40c0f4:	bl	40becc <ferror@plt+0x987c>
  40c0f8:	b	40c178 <ferror@plt+0x9b28>
  40c0fc:	ldr	w8, [x19, #4]
  40c100:	cmp	w8, #0x3
  40c104:	b.lt	40c15c <ferror@plt+0x9b0c>  // b.tstop
  40c108:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c10c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c110:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c114:	add	x2, x2, #0xf21
  40c118:	add	x4, x4, #0xf33
  40c11c:	add	x5, x5, #0xf3c
  40c120:	mov	w1, #0x3                   	// #3
  40c124:	mov	w3, #0x114                 	// #276
  40c128:	b	40c154 <ferror@plt+0x9b04>
  40c12c:	cmp	w8, #0x3
  40c130:	b.lt	40c15c <ferror@plt+0x9b0c>  // b.tstop
  40c134:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c138:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c13c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c140:	add	x2, x2, #0xf21
  40c144:	add	x4, x4, #0xf33
  40c148:	add	x5, x5, #0xf55
  40c14c:	mov	w1, #0x3                   	// #3
  40c150:	mov	w3, #0x11a                 	// #282
  40c154:	mov	x0, x19
  40c158:	bl	40becc <ferror@plt+0x987c>
  40c15c:	ldr	x0, [x19, #48]
  40c160:	bl	402400 <free@plt>
  40c164:	ldr	x0, [x19, #32]
  40c168:	bl	402400 <free@plt>
  40c16c:	mov	x0, x19
  40c170:	bl	402400 <free@plt>
  40c174:	mov	x19, xzr
  40c178:	mov	x0, x19
  40c17c:	ldp	x20, x19, [sp, #448]
  40c180:	ldp	x22, x21, [sp, #432]
  40c184:	ldp	x28, x23, [sp, #416]
  40c188:	ldp	x29, x30, [sp, #400]
  40c18c:	add	sp, sp, #0x1d0
  40c190:	ret
  40c194:	sub	sp, sp, #0x50
  40c198:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40c19c:	mov	x2, x4
  40c1a0:	add	x1, x1, #0x162
  40c1a4:	stp	x29, x30, [sp, #32]
  40c1a8:	str	x21, [sp, #48]
  40c1ac:	stp	x20, x19, [sp, #64]
  40c1b0:	add	x29, sp, #0x20
  40c1b4:	mov	x19, x6
  40c1b8:	mov	x20, x5
  40c1bc:	mov	x21, x0
  40c1c0:	bl	402600 <fprintf@plt>
  40c1c4:	ldp	q1, q0, [x19]
  40c1c8:	mov	x2, sp
  40c1cc:	mov	x0, x21
  40c1d0:	mov	x1, x20
  40c1d4:	stp	q1, q0, [sp]
  40c1d8:	bl	402560 <vfprintf@plt>
  40c1dc:	ldp	x20, x19, [sp, #64]
  40c1e0:	ldr	x21, [sp, #48]
  40c1e4:	ldp	x29, x30, [sp, #32]
  40c1e8:	add	sp, sp, #0x50
  40c1ec:	ret
  40c1f0:	cbz	x0, 40c1f8 <ferror@plt+0x9ba8>
  40c1f4:	str	w1, [x0, #4]
  40c1f8:	ret
  40c1fc:	cbz	x0, 40c208 <ferror@plt+0x9bb8>
  40c200:	ldr	w0, [x0, #4]
  40c204:	ret
  40c208:	mov	w0, #0xffffffff            	// #-1
  40c20c:	ret
  40c210:	cbz	x0, 40c220 <ferror@plt+0x9bd0>
  40c214:	ldr	w8, [x0]
  40c218:	add	w8, w8, #0x1
  40c21c:	str	w8, [x0]
  40c220:	ret
  40c224:	stp	x29, x30, [sp, #-32]!
  40c228:	str	x19, [sp, #16]
  40c22c:	mov	x19, x0
  40c230:	mov	x29, sp
  40c234:	cbz	x0, 40c2f8 <ferror@plt+0x9ca8>
  40c238:	ldr	w8, [x19]
  40c23c:	subs	w8, w8, #0x1
  40c240:	str	w8, [x19]
  40c244:	b.gt	40c2f8 <ferror@plt+0x9ca8>
  40c248:	ldr	w8, [x19, #4]
  40c24c:	cmp	w8, #0x6
  40c250:	b.lt	40c280 <ferror@plt+0x9c30>  // b.tstop
  40c254:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c258:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c25c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c260:	add	x2, x2, #0xf21
  40c264:	add	x4, x4, #0xf84
  40c268:	add	x5, x5, #0xf8f
  40c26c:	mov	w1, #0x6                   	// #6
  40c270:	mov	w3, #0x14b                 	// #331
  40c274:	mov	x0, x19
  40c278:	mov	x6, x19
  40c27c:	bl	40becc <ferror@plt+0x987c>
  40c280:	ldr	x0, [x19, #56]
  40c284:	cbz	x0, 40c294 <ferror@plt+0x9c44>
  40c288:	bl	40f8b8 <ferror@plt+0xd268>
  40c28c:	str	xzr, [x19, #56]
  40c290:	str	xzr, [x19, #88]
  40c294:	ldr	x0, [x19, #64]
  40c298:	cbz	x0, 40c2a8 <ferror@plt+0x9c58>
  40c29c:	bl	40f8b8 <ferror@plt+0xd268>
  40c2a0:	str	xzr, [x19, #64]
  40c2a4:	str	xzr, [x19, #96]
  40c2a8:	ldr	x0, [x19, #72]
  40c2ac:	cbz	x0, 40c2bc <ferror@plt+0x9c6c>
  40c2b0:	bl	40f8b8 <ferror@plt+0xd268>
  40c2b4:	str	xzr, [x19, #72]
  40c2b8:	str	xzr, [x19, #104]
  40c2bc:	ldr	x0, [x19, #80]
  40c2c0:	cbz	x0, 40c2d0 <ferror@plt+0x9c80>
  40c2c4:	bl	40f8b8 <ferror@plt+0xd268>
  40c2c8:	str	xzr, [x19, #80]
  40c2cc:	str	xzr, [x19, #112]
  40c2d0:	ldr	x0, [x19, #48]
  40c2d4:	bl	40ac24 <ferror@plt+0x85d4>
  40c2d8:	ldr	x0, [x19, #32]
  40c2dc:	bl	402400 <free@plt>
  40c2e0:	ldr	x0, [x19, #40]
  40c2e4:	cbz	x0, 40c2ec <ferror@plt+0x9c9c>
  40c2e8:	bl	40d494 <ferror@plt+0xae44>
  40c2ec:	mov	x0, x19
  40c2f0:	bl	402400 <free@plt>
  40c2f4:	mov	x19, xzr
  40c2f8:	mov	x0, x19
  40c2fc:	ldr	x19, [sp, #16]
  40c300:	ldp	x29, x30, [sp], #32
  40c304:	ret
  40c308:	cbz	x0, 40c344 <ferror@plt+0x9cf4>
  40c30c:	ldr	w8, [x0, #4]
  40c310:	mov	x6, x1
  40c314:	stp	x1, x2, [x0, #8]
  40c318:	cmp	w8, #0x6
  40c31c:	b.lt	40c344 <ferror@plt+0x9cf4>  // b.tstop
  40c320:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c324:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c328:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c32c:	add	x2, x2, #0xf21
  40c330:	add	x4, x4, #0xfa4
  40c334:	add	x5, x5, #0xfb4
  40c338:	mov	w1, #0x6                   	// #6
  40c33c:	mov	w3, #0x16c                 	// #364
  40c340:	b	40becc <ferror@plt+0x987c>
  40c344:	ret
  40c348:	ldr	x0, [x0, #48]
  40c34c:	b	40b078 <ferror@plt+0x8a28>
  40c350:	ldr	x0, [x0, #48]
  40c354:	mov	x8, x1
  40c358:	mov	x1, x2
  40c35c:	mov	x2, x8
  40c360:	b	40accc <ferror@plt+0x867c>
  40c364:	ldr	x0, [x0, #48]
  40c368:	mov	x1, x2
  40c36c:	b	40b1d8 <ferror@plt+0x8b88>
  40c370:	stp	x29, x30, [sp, #-48]!
  40c374:	stp	x20, x19, [sp, #32]
  40c378:	mov	x20, x1
  40c37c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40c380:	str	x21, [sp, #16]
  40c384:	mov	x19, x2
  40c388:	mov	x21, x0
  40c38c:	add	x1, x1, #0x498
  40c390:	mov	w2, #0x7                   	// #7
  40c394:	mov	x0, x20
  40c398:	mov	x29, sp
  40c39c:	bl	4021e0 <strncmp@plt>
  40c3a0:	cbz	w0, 40c3b8 <ferror@plt+0x9d68>
  40c3a4:	ldp	x20, x19, [sp, #32]
  40c3a8:	ldr	x21, [sp, #16]
  40c3ac:	mov	w0, wzr
  40c3b0:	ldp	x29, x30, [sp], #48
  40c3b4:	ret
  40c3b8:	mov	x0, x21
  40c3bc:	mov	x2, x20
  40c3c0:	mov	x3, x19
  40c3c4:	ldp	x20, x19, [sp, #32]
  40c3c8:	ldr	x21, [sp, #16]
  40c3cc:	mov	w1, #0x2                   	// #2
  40c3d0:	ldp	x29, x30, [sp], #48
  40c3d4:	b	40c3d8 <ferror@plt+0x9d88>
  40c3d8:	stp	x29, x30, [sp, #-96]!
  40c3dc:	str	x28, [sp, #16]
  40c3e0:	stp	x26, x25, [sp, #32]
  40c3e4:	stp	x24, x23, [sp, #48]
  40c3e8:	stp	x22, x21, [sp, #64]
  40c3ec:	stp	x20, x19, [sp, #80]
  40c3f0:	mov	x29, sp
  40c3f4:	sub	sp, sp, #0x1, lsl #12
  40c3f8:	sub	sp, sp, #0x10
  40c3fc:	add	x8, x0, w1, uxtw #3
  40c400:	mov	x20, x0
  40c404:	ldr	x0, [x8, #56]
  40c408:	mov	x19, x3
  40c40c:	mov	x21, x2
  40c410:	cbz	x0, 40c42c <ferror@plt+0x9ddc>
  40c414:	mov	x1, x21
  40c418:	bl	40fba0 <ferror@plt+0xd550>
  40c41c:	mov	x22, x0
  40c420:	mov	w23, wzr
  40c424:	cbnz	x22, 40c484 <ferror@plt+0x9e34>
  40c428:	b	40c4c0 <ferror@plt+0x9e70>
  40c42c:	mov	w8, w1
  40c430:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  40c434:	lsl	x8, x8, #4
  40c438:	add	x9, x9, #0xcb8
  40c43c:	ldr	x3, [x20, #32]
  40c440:	ldr	x4, [x9, x8]
  40c444:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40c448:	add	x2, x2, #0x95
  40c44c:	add	x0, sp, #0x10
  40c450:	mov	w1, #0x1000                	// #4096
  40c454:	bl	402170 <snprintf@plt>
  40c458:	add	x0, sp, #0x10
  40c45c:	bl	40ee90 <ferror@plt+0xc840>
  40c460:	cbz	x0, 40c53c <ferror@plt+0x9eec>
  40c464:	mov	x1, x21
  40c468:	mov	x23, x0
  40c46c:	bl	40f308 <ferror@plt+0xccb8>
  40c470:	mov	x22, x0
  40c474:	mov	x0, x23
  40c478:	bl	40ef70 <ferror@plt+0xc920>
  40c47c:	mov	w23, wzr
  40c480:	cbz	x22, 40c4c0 <ferror@plt+0x9e70>
  40c484:	mov	x26, x22
  40c488:	add	x25, x26, #0x10
  40c48c:	add	x3, sp, #0x10
  40c490:	mov	x0, x20
  40c494:	mov	x1, x21
  40c498:	mov	x2, x25
  40c49c:	bl	410e98 <ferror@plt+0xe848>
  40c4a0:	tbnz	w0, #31, 40c4d0 <ferror@plt+0x9e80>
  40c4a4:	ldr	x0, [x19]
  40c4a8:	ldr	x1, [sp, #16]
  40c4ac:	bl	40d134 <ferror@plt+0xaae4>
  40c4b0:	str	x0, [x19]
  40c4b4:	ldr	x26, [x26]
  40c4b8:	add	w23, w23, #0x1
  40c4bc:	cbnz	x26, 40c488 <ferror@plt+0x9e38>
  40c4c0:	mov	x0, x22
  40c4c4:	bl	40ee64 <ferror@plt+0xc814>
  40c4c8:	mov	w24, w23
  40c4cc:	b	40c540 <ferror@plt+0x9ef0>
  40c4d0:	mov	w24, w0
  40c4d4:	cbz	x20, 40c520 <ferror@plt+0x9ed0>
  40c4d8:	ldr	w8, [x20, #4]
  40c4dc:	cmp	w8, #0x3
  40c4e0:	b.lt	40c520 <ferror@plt+0x9ed0>  // b.tstop
  40c4e4:	neg	w0, w24
  40c4e8:	bl	4022a0 <strerror@plt>
  40c4ec:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c4f0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40c4f4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40c4f8:	add	x2, x2, #0xf21
  40c4fc:	add	x4, x4, #0x1bd
  40c500:	add	x5, x5, #0x1de
  40c504:	mov	w1, #0x3                   	// #3
  40c508:	mov	w3, #0x1cb                 	// #459
  40c50c:	str	x0, [sp]
  40c510:	mov	x0, x20
  40c514:	mov	x6, x21
  40c518:	mov	x7, x25
  40c51c:	bl	40becc <ferror@plt+0x987c>
  40c520:	ldr	x0, [x19]
  40c524:	mov	w1, w23
  40c528:	bl	40d36c <ferror@plt+0xad1c>
  40c52c:	str	x0, [x19]
  40c530:	mov	x0, x22
  40c534:	bl	40ee64 <ferror@plt+0xc814>
  40c538:	b	40c540 <ferror@plt+0x9ef0>
  40c53c:	mov	w24, #0xffffffda            	// #-38
  40c540:	mov	w0, w24
  40c544:	add	sp, sp, #0x1, lsl #12
  40c548:	add	sp, sp, #0x10
  40c54c:	ldp	x20, x19, [sp, #80]
  40c550:	ldp	x22, x21, [sp, #64]
  40c554:	ldp	x24, x23, [sp, #48]
  40c558:	ldp	x26, x25, [sp, #32]
  40c55c:	ldr	x28, [sp, #16]
  40c560:	ldp	x29, x30, [sp], #96
  40c564:	ret
  40c568:	mov	x3, x2
  40c56c:	mov	x2, x1
  40c570:	mov	w1, #0x1                   	// #1
  40c574:	b	40c3d8 <ferror@plt+0x9d88>
  40c578:	stp	x29, x30, [sp, #-64]!
  40c57c:	stp	x28, x23, [sp, #16]
  40c580:	stp	x22, x21, [sp, #32]
  40c584:	stp	x20, x19, [sp, #48]
  40c588:	mov	x29, sp
  40c58c:	sub	sp, sp, #0x1, lsl #12
  40c590:	ldr	x8, [x2]
  40c594:	cbnz	x8, 40c6c4 <ferror@plt+0xa074>
  40c598:	mov	x21, x0
  40c59c:	ldr	x0, [x0, #80]
  40c5a0:	mov	x22, x2
  40c5a4:	mov	x19, x1
  40c5a8:	cbz	x0, 40c600 <ferror@plt+0x9fb0>
  40c5ac:	mov	x1, x19
  40c5b0:	bl	40fa9c <ferror@plt+0xd44c>
  40c5b4:	mov	x20, x0
  40c5b8:	cbz	x20, 40c64c <ferror@plt+0x9ffc>
  40c5bc:	mov	x2, sp
  40c5c0:	mov	x0, x21
  40c5c4:	mov	x1, x19
  40c5c8:	bl	410d84 <ferror@plt+0xe734>
  40c5cc:	mov	w23, w0
  40c5d0:	tbnz	w0, #31, 40c654 <ferror@plt+0xa004>
  40c5d4:	ldr	x0, [sp]
  40c5d8:	mov	w1, #0x1                   	// #1
  40c5dc:	bl	410d50 <ferror@plt+0xe700>
  40c5e0:	ldr	x0, [x22]
  40c5e4:	ldr	x1, [sp]
  40c5e8:	bl	40d134 <ferror@plt+0xaae4>
  40c5ec:	cmp	x0, #0x0
  40c5f0:	mov	w8, #0xfffffff4            	// #-12
  40c5f4:	csel	w23, w8, w23, eq  // eq = none
  40c5f8:	str	x0, [x22]
  40c5fc:	b	40c6a0 <ferror@plt+0xa050>
  40c600:	ldr	x3, [x21, #32]
  40c604:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40c608:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c60c:	add	x2, x2, #0x95
  40c610:	add	x4, x4, #0x4d2
  40c614:	mov	x0, sp
  40c618:	mov	w1, #0x1000                	// #4096
  40c61c:	bl	402170 <snprintf@plt>
  40c620:	mov	x0, sp
  40c624:	bl	40ee90 <ferror@plt+0xc840>
  40c628:	mov	x23, x0
  40c62c:	cbz	x0, 40c69c <ferror@plt+0xa04c>
  40c630:	mov	x0, x23
  40c634:	mov	x1, x19
  40c638:	bl	40f178 <ferror@plt+0xcb28>
  40c63c:	mov	x20, x0
  40c640:	mov	x0, x23
  40c644:	bl	40ef70 <ferror@plt+0xc920>
  40c648:	cbnz	x20, 40c5bc <ferror@plt+0x9f6c>
  40c64c:	mov	w23, wzr
  40c650:	b	40c6a0 <ferror@plt+0xa050>
  40c654:	ldr	w8, [x21, #4]
  40c658:	cmp	w8, #0x3
  40c65c:	b.lt	40c6a0 <ferror@plt+0xa050>  // b.tstop
  40c660:	neg	w0, w23
  40c664:	bl	4022a0 <strerror@plt>
  40c668:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c66c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40c670:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40c674:	mov	x7, x0
  40c678:	add	x2, x2, #0xf21
  40c67c:	add	x4, x4, #0x47
  40c680:	add	x5, x5, #0x6b
  40c684:	mov	w1, #0x3                   	// #3
  40c688:	mov	w3, #0x21c                 	// #540
  40c68c:	mov	x0, x21
  40c690:	mov	x6, x19
  40c694:	bl	40becc <ferror@plt+0x987c>
  40c698:	b	40c6a0 <ferror@plt+0xa050>
  40c69c:	mov	x20, xzr
  40c6a0:	mov	x0, x20
  40c6a4:	bl	402400 <free@plt>
  40c6a8:	mov	w0, w23
  40c6ac:	add	sp, sp, #0x1, lsl #12
  40c6b0:	ldp	x20, x19, [sp, #48]
  40c6b4:	ldp	x22, x21, [sp, #32]
  40c6b8:	ldp	x28, x23, [sp, #16]
  40c6bc:	ldp	x29, x30, [sp], #64
  40c6c0:	ret
  40c6c4:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40c6c8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40c6cc:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  40c6d0:	add	x0, x0, #0xfdb
  40c6d4:	add	x1, x1, #0xf21
  40c6d8:	add	x3, x3, #0xfe9
  40c6dc:	mov	w2, #0x213                 	// #531
  40c6e0:	bl	402590 <__assert_fail@plt>
  40c6e4:	stp	x29, x30, [sp, #-48]!
  40c6e8:	str	x28, [sp, #16]
  40c6ec:	stp	x20, x19, [sp, #32]
  40c6f0:	mov	x29, sp
  40c6f4:	sub	sp, sp, #0x1, lsl #12
  40c6f8:	mov	x8, x0
  40c6fc:	ldr	x0, [x0, #80]
  40c700:	mov	x19, x1
  40c704:	cbz	x0, 40c718 <ferror@plt+0xa0c8>
  40c708:	mov	x1, x19
  40c70c:	bl	40fa9c <ferror@plt+0xd44c>
  40c710:	mov	x19, x0
  40c714:	b	40c764 <ferror@plt+0xa114>
  40c718:	ldr	x3, [x8, #32]
  40c71c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40c720:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c724:	add	x2, x2, #0x95
  40c728:	add	x4, x4, #0x4d2
  40c72c:	mov	x0, sp
  40c730:	mov	w1, #0x1000                	// #4096
  40c734:	bl	402170 <snprintf@plt>
  40c738:	mov	x0, sp
  40c73c:	bl	40ee90 <ferror@plt+0xc840>
  40c740:	cbz	x0, 40c760 <ferror@plt+0xa110>
  40c744:	mov	x1, x19
  40c748:	mov	x20, x0
  40c74c:	bl	40f178 <ferror@plt+0xcb28>
  40c750:	mov	x19, x0
  40c754:	mov	x0, x20
  40c758:	bl	40ef70 <ferror@plt+0xc920>
  40c75c:	b	40c764 <ferror@plt+0xa114>
  40c760:	mov	x19, xzr
  40c764:	cmp	x19, #0x0
  40c768:	mov	x0, x19
  40c76c:	cset	w20, ne  // ne = any
  40c770:	bl	402400 <free@plt>
  40c774:	mov	w0, w20
  40c778:	add	sp, sp, #0x1, lsl #12
  40c77c:	ldp	x20, x19, [sp, #32]
  40c780:	ldr	x28, [sp, #16]
  40c784:	ldp	x29, x30, [sp], #48
  40c788:	ret
  40c78c:	stp	x29, x30, [sp, #-48]!
  40c790:	str	x28, [sp, #16]
  40c794:	stp	x20, x19, [sp, #32]
  40c798:	mov	x29, sp
  40c79c:	sub	sp, sp, #0x1, lsl #12
  40c7a0:	mov	x8, x0
  40c7a4:	ldr	x0, [x0, #56]
  40c7a8:	mov	x19, x1
  40c7ac:	cbz	x0, 40c7c0 <ferror@plt+0xa170>
  40c7b0:	mov	x1, x19
  40c7b4:	bl	40fa9c <ferror@plt+0xd44c>
  40c7b8:	mov	x19, x0
  40c7bc:	b	40c80c <ferror@plt+0xa1bc>
  40c7c0:	ldr	x3, [x8, #32]
  40c7c4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40c7c8:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40c7cc:	add	x2, x2, #0x95
  40c7d0:	add	x4, x4, #0x6e7
  40c7d4:	mov	x0, sp
  40c7d8:	mov	w1, #0x1000                	// #4096
  40c7dc:	bl	402170 <snprintf@plt>
  40c7e0:	mov	x0, sp
  40c7e4:	bl	40ee90 <ferror@plt+0xc840>
  40c7e8:	cbz	x0, 40c808 <ferror@plt+0xa1b8>
  40c7ec:	mov	x1, x19
  40c7f0:	mov	x20, x0
  40c7f4:	bl	40f178 <ferror@plt+0xcb28>
  40c7f8:	mov	x19, x0
  40c7fc:	mov	x0, x20
  40c800:	bl	40ef70 <ferror@plt+0xc920>
  40c804:	b	40c80c <ferror@plt+0xa1bc>
  40c808:	mov	x19, xzr
  40c80c:	mov	x0, x19
  40c810:	add	sp, sp, #0x1, lsl #12
  40c814:	ldp	x20, x19, [sp, #32]
  40c818:	ldr	x28, [sp, #16]
  40c81c:	ldp	x29, x30, [sp], #48
  40c820:	ret
  40c824:	stp	x29, x30, [sp, #-64]!
  40c828:	stp	x28, x23, [sp, #16]
  40c82c:	stp	x22, x21, [sp, #32]
  40c830:	stp	x20, x19, [sp, #48]
  40c834:	mov	x29, sp
  40c838:	sub	sp, sp, #0x1, lsl #12
  40c83c:	mov	x19, x1
  40c840:	mov	x20, x0
  40c844:	mov	w1, #0x3a                  	// #58
  40c848:	mov	x0, x19
  40c84c:	mov	x21, x2
  40c850:	bl	402430 <strchr@plt>
  40c854:	cbz	x0, 40c860 <ferror@plt+0xa210>
  40c858:	mov	w23, wzr
  40c85c:	b	40c958 <ferror@plt+0xa308>
  40c860:	ldr	x0, [x20, #56]
  40c864:	cbz	x0, 40c8b0 <ferror@plt+0xa260>
  40c868:	mov	x1, x19
  40c86c:	bl	40fa9c <ferror@plt+0xd44c>
  40c870:	mov	x22, x0
  40c874:	cbz	x22, 40c8fc <ferror@plt+0xa2ac>
  40c878:	mov	x2, sp
  40c87c:	mov	x0, x20
  40c880:	mov	x1, x19
  40c884:	bl	410d84 <ferror@plt+0xe734>
  40c888:	mov	w23, w0
  40c88c:	tbnz	w0, #31, 40c904 <ferror@plt+0xa2b4>
  40c890:	ldr	x0, [x21]
  40c894:	ldr	x1, [sp]
  40c898:	bl	40d134 <ferror@plt+0xaae4>
  40c89c:	str	x0, [x21]
  40c8a0:	ldr	x0, [sp]
  40c8a4:	mov	x1, x22
  40c8a8:	bl	410818 <ferror@plt+0xe1c8>
  40c8ac:	b	40c950 <ferror@plt+0xa300>
  40c8b0:	ldr	x3, [x20, #32]
  40c8b4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40c8b8:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40c8bc:	add	x2, x2, #0x95
  40c8c0:	add	x4, x4, #0x6e7
  40c8c4:	mov	x0, sp
  40c8c8:	mov	w1, #0x1000                	// #4096
  40c8cc:	bl	402170 <snprintf@plt>
  40c8d0:	mov	x0, sp
  40c8d4:	bl	40ee90 <ferror@plt+0xc840>
  40c8d8:	mov	x23, x0
  40c8dc:	cbz	x0, 40c94c <ferror@plt+0xa2fc>
  40c8e0:	mov	x0, x23
  40c8e4:	mov	x1, x19
  40c8e8:	bl	40f178 <ferror@plt+0xcb28>
  40c8ec:	mov	x22, x0
  40c8f0:	mov	x0, x23
  40c8f4:	bl	40ef70 <ferror@plt+0xc920>
  40c8f8:	cbnz	x22, 40c878 <ferror@plt+0xa228>
  40c8fc:	mov	w23, wzr
  40c900:	b	40c950 <ferror@plt+0xa300>
  40c904:	ldr	w8, [x20, #4]
  40c908:	cmp	w8, #0x3
  40c90c:	b.lt	40c950 <ferror@plt+0xa300>  // b.tstop
  40c910:	neg	w0, w23
  40c914:	bl	4022a0 <strerror@plt>
  40c918:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c91c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40c920:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40c924:	mov	x7, x0
  40c928:	add	x2, x2, #0xf21
  40c92c:	add	x4, x4, #0x9f
  40c930:	add	x5, x5, #0x6b
  40c934:	mov	w1, #0x3                   	// #3
  40c938:	mov	w3, #0x268                 	// #616
  40c93c:	mov	x0, x20
  40c940:	mov	x6, x19
  40c944:	bl	40becc <ferror@plt+0x987c>
  40c948:	b	40c950 <ferror@plt+0xa300>
  40c94c:	mov	x22, xzr
  40c950:	mov	x0, x22
  40c954:	bl	402400 <free@plt>
  40c958:	mov	w0, w23
  40c95c:	add	sp, sp, #0x1, lsl #12
  40c960:	ldp	x20, x19, [sp, #48]
  40c964:	ldp	x22, x21, [sp, #32]
  40c968:	ldp	x28, x23, [sp, #16]
  40c96c:	ldp	x29, x30, [sp], #64
  40c970:	ret
  40c974:	sub	sp, sp, #0x60
  40c978:	stp	x29, x30, [sp, #16]
  40c97c:	stp	x26, x25, [sp, #32]
  40c980:	stp	x24, x23, [sp, #48]
  40c984:	stp	x22, x21, [sp, #64]
  40c988:	stp	x20, x19, [sp, #80]
  40c98c:	ldr	x26, [x0, #40]
  40c990:	add	x29, sp, #0x10
  40c994:	ldr	x23, [x26, #8]
  40c998:	cbz	x23, 40ca20 <ferror@plt+0xa3d0>
  40c99c:	mov	x19, x2
  40c9a0:	mov	x21, x0
  40c9a4:	mov	x22, x1
  40c9a8:	mov	w20, wzr
  40c9ac:	b	40c9c4 <ferror@plt+0xa374>
  40c9b0:	ldr	x8, [x23]
  40c9b4:	ldr	x9, [x26, #8]
  40c9b8:	cmp	x8, x9
  40c9bc:	csel	x23, xzr, x8, eq  // eq = none
  40c9c0:	cbz	x23, 40ca88 <ferror@plt+0xa438>
  40c9c4:	mov	x0, x23
  40c9c8:	bl	40d418 <ferror@plt+0xadc8>
  40c9cc:	mov	x25, x0
  40c9d0:	mov	x0, x23
  40c9d4:	bl	40d424 <ferror@plt+0xadd4>
  40c9d8:	mov	x24, x0
  40c9dc:	mov	x0, x25
  40c9e0:	mov	x1, x22
  40c9e4:	mov	w2, wzr
  40c9e8:	bl	402470 <fnmatch@plt>
  40c9ec:	cbnz	w0, 40c9b0 <ferror@plt+0xa360>
  40c9f0:	add	x3, sp, #0x8
  40c9f4:	mov	x0, x21
  40c9f8:	mov	x1, x25
  40c9fc:	mov	x2, x24
  40ca00:	bl	410e98 <ferror@plt+0xe848>
  40ca04:	tbnz	w0, #31, 40ca28 <ferror@plt+0xa3d8>
  40ca08:	ldr	x0, [x19]
  40ca0c:	ldr	x1, [sp, #8]
  40ca10:	bl	40d134 <ferror@plt+0xaae4>
  40ca14:	add	w20, w20, #0x1
  40ca18:	str	x0, [x19]
  40ca1c:	b	40c9b0 <ferror@plt+0xa360>
  40ca20:	mov	w20, wzr
  40ca24:	b	40ca88 <ferror@plt+0xa438>
  40ca28:	ldr	w8, [x21, #4]
  40ca2c:	mov	w25, w0
  40ca30:	cmp	w8, #0x3
  40ca34:	b.lt	40ca74 <ferror@plt+0xa424>  // b.tstop
  40ca38:	neg	w0, w25
  40ca3c:	bl	4022a0 <strerror@plt>
  40ca40:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40ca44:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40ca48:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40ca4c:	add	x2, x2, #0xf21
  40ca50:	add	x4, x4, #0xc2
  40ca54:	add	x5, x5, #0xe0
  40ca58:	mov	w1, #0x3                   	// #3
  40ca5c:	mov	w3, #0x288                 	// #648
  40ca60:	str	x0, [sp]
  40ca64:	mov	x0, x21
  40ca68:	mov	x6, x22
  40ca6c:	mov	x7, x24
  40ca70:	bl	40becc <ferror@plt+0x987c>
  40ca74:	ldr	x0, [x19]
  40ca78:	mov	w1, w20
  40ca7c:	bl	40d36c <ferror@plt+0xad1c>
  40ca80:	str	x0, [x19]
  40ca84:	mov	w20, w25
  40ca88:	mov	w0, w20
  40ca8c:	ldp	x20, x19, [sp, #80]
  40ca90:	ldp	x22, x21, [sp, #64]
  40ca94:	ldp	x24, x23, [sp, #48]
  40ca98:	ldp	x26, x25, [sp, #32]
  40ca9c:	ldp	x29, x30, [sp, #16]
  40caa0:	add	sp, sp, #0x60
  40caa4:	ret
  40caa8:	sub	sp, sp, #0x50
  40caac:	stp	x29, x30, [sp, #16]
  40cab0:	stp	x24, x23, [sp, #32]
  40cab4:	stp	x22, x21, [sp, #48]
  40cab8:	stp	x20, x19, [sp, #64]
  40cabc:	ldr	x24, [x0, #40]
  40cac0:	mov	x20, x2
  40cac4:	mov	x19, x0
  40cac8:	mov	x21, x1
  40cacc:	ldr	x23, [x24, #40]
  40cad0:	add	x29, sp, #0x10
  40cad4:	cbz	x23, 40cb04 <ferror@plt+0xa4b4>
  40cad8:	mov	x0, x23
  40cadc:	bl	40d454 <ferror@plt+0xae04>
  40cae0:	mov	x1, x21
  40cae4:	mov	x22, x0
  40cae8:	bl	402390 <strcmp@plt>
  40caec:	cbz	w0, 40cb40 <ferror@plt+0xa4f0>
  40caf0:	ldr	x8, [x23]
  40caf4:	ldr	x9, [x24, #40]
  40caf8:	cmp	x8, x9
  40cafc:	csel	x23, xzr, x8, eq  // eq = none
  40cb00:	cbnz	x23, 40cad8 <ferror@plt+0xa488>
  40cb04:	ldr	x23, [x24, #32]
  40cb08:	cbz	x23, 40cb38 <ferror@plt+0xa4e8>
  40cb0c:	mov	x0, x23
  40cb10:	bl	40d454 <ferror@plt+0xae04>
  40cb14:	mov	x1, x21
  40cb18:	mov	x22, x0
  40cb1c:	bl	402390 <strcmp@plt>
  40cb20:	cbz	w0, 40cb88 <ferror@plt+0xa538>
  40cb24:	ldr	x8, [x23]
  40cb28:	ldr	x9, [x24, #32]
  40cb2c:	cmp	x8, x9
  40cb30:	csel	x23, xzr, x8, eq  // eq = none
  40cb34:	cbnz	x23, 40cb0c <ferror@plt+0xa4bc>
  40cb38:	mov	w21, wzr
  40cb3c:	b	40ccc4 <ferror@plt+0xa674>
  40cb40:	mov	x0, x23
  40cb44:	bl	40d448 <ferror@plt+0xadf8>
  40cb48:	mov	x23, x0
  40cb4c:	add	x2, sp, #0x8
  40cb50:	mov	x0, x19
  40cb54:	mov	x1, x22
  40cb58:	bl	410d84 <ferror@plt+0xe734>
  40cb5c:	tbnz	w0, #31, 40cbd0 <ferror@plt+0xa580>
  40cb60:	ldr	x0, [x20]
  40cb64:	ldr	x1, [sp, #8]
  40cb68:	bl	40d134 <ferror@plt+0xaae4>
  40cb6c:	cbz	x0, 40cc5c <ferror@plt+0xa60c>
  40cb70:	str	x0, [x20]
  40cb74:	ldr	x0, [sp, #8]
  40cb78:	mov	x1, x23
  40cb7c:	bl	41228c <ferror@plt+0xfc3c>
  40cb80:	mov	w21, #0x1                   	// #1
  40cb84:	b	40ccc4 <ferror@plt+0xa674>
  40cb88:	mov	x0, x23
  40cb8c:	bl	40d448 <ferror@plt+0xadf8>
  40cb90:	mov	x23, x0
  40cb94:	add	x2, sp, #0x8
  40cb98:	mov	x0, x19
  40cb9c:	mov	x1, x22
  40cba0:	bl	410d84 <ferror@plt+0xe734>
  40cba4:	tbnz	w0, #31, 40cc10 <ferror@plt+0xa5c0>
  40cba8:	ldr	x0, [x20]
  40cbac:	ldr	x1, [sp, #8]
  40cbb0:	bl	40d134 <ferror@plt+0xaae4>
  40cbb4:	cbz	x0, 40cc8c <ferror@plt+0xa63c>
  40cbb8:	str	x0, [x20]
  40cbbc:	ldr	x0, [sp, #8]
  40cbc0:	mov	x1, x23
  40cbc4:	bl	412590 <ferror@plt+0xff40>
  40cbc8:	mov	w21, #0x1                   	// #1
  40cbcc:	b	40ccc4 <ferror@plt+0xa674>
  40cbd0:	ldr	w8, [x19, #4]
  40cbd4:	mov	w21, w0
  40cbd8:	cmp	w8, #0x3
  40cbdc:	b.lt	40ccc4 <ferror@plt+0xa674>  // b.tstop
  40cbe0:	neg	w0, w21
  40cbe4:	bl	4022a0 <strerror@plt>
  40cbe8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cbec:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40cbf0:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40cbf4:	mov	x7, x0
  40cbf8:	add	x2, x2, #0xf21
  40cbfc:	add	x4, x4, #0x115
  40cc00:	add	x5, x5, #0x6b
  40cc04:	mov	w1, #0x3                   	// #3
  40cc08:	mov	w3, #0x2a9                 	// #681
  40cc0c:	b	40cc4c <ferror@plt+0xa5fc>
  40cc10:	ldr	w8, [x19, #4]
  40cc14:	mov	w21, w0
  40cc18:	cmp	w8, #0x3
  40cc1c:	b.lt	40ccc4 <ferror@plt+0xa674>  // b.tstop
  40cc20:	neg	w0, w21
  40cc24:	bl	4022a0 <strerror@plt>
  40cc28:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cc2c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40cc30:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40cc34:	mov	x7, x0
  40cc38:	add	x2, x2, #0xf21
  40cc3c:	add	x4, x4, #0x115
  40cc40:	add	x5, x5, #0x6b
  40cc44:	mov	w1, #0x3                   	// #3
  40cc48:	mov	w3, #0x2cd                 	// #717
  40cc4c:	mov	x0, x19
  40cc50:	mov	x6, x22
  40cc54:	bl	40becc <ferror@plt+0x987c>
  40cc58:	b	40ccc4 <ferror@plt+0xa674>
  40cc5c:	ldr	w8, [x19, #4]
  40cc60:	cmp	w8, #0x3
  40cc64:	b.lt	40ccc0 <ferror@plt+0xa670>  // b.tstop
  40cc68:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cc6c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40cc70:	adrp	x5, 419000 <ferror@plt+0x169b0>
  40cc74:	add	x2, x2, #0xf21
  40cc78:	add	x4, x4, #0x115
  40cc7c:	add	x5, x5, #0xb47
  40cc80:	mov	w1, #0x3                   	// #3
  40cc84:	mov	w3, #0x2af                 	// #687
  40cc88:	b	40ccb8 <ferror@plt+0xa668>
  40cc8c:	ldr	w8, [x19, #4]
  40cc90:	cmp	w8, #0x3
  40cc94:	b.lt	40ccc0 <ferror@plt+0xa670>  // b.tstop
  40cc98:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cc9c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40cca0:	adrp	x5, 419000 <ferror@plt+0x169b0>
  40cca4:	add	x2, x2, #0xf21
  40cca8:	add	x4, x4, #0x115
  40ccac:	add	x5, x5, #0xb47
  40ccb0:	mov	w1, #0x3                   	// #3
  40ccb4:	mov	w3, #0x2d3                 	// #723
  40ccb8:	mov	x0, x19
  40ccbc:	bl	40becc <ferror@plt+0x987c>
  40ccc0:	mov	w21, #0xfffffff4            	// #-12
  40ccc4:	mov	w0, w21
  40ccc8:	ldp	x20, x19, [sp, #64]
  40cccc:	ldp	x22, x21, [sp, #48]
  40ccd0:	ldp	x24, x23, [sp, #32]
  40ccd4:	ldp	x29, x30, [sp, #16]
  40ccd8:	add	sp, sp, #0x50
  40ccdc:	ret
  40cce0:	sub	sp, sp, #0x30
  40cce4:	stp	x29, x30, [sp, #16]
  40cce8:	ldr	x0, [x0, #48]
  40ccec:	str	x19, [sp, #32]
  40ccf0:	mov	w19, w1
  40ccf4:	mov	x1, sp
  40ccf8:	add	x29, sp, #0x10
  40ccfc:	bl	40b3f8 <ferror@plt+0x8da8>
  40cd00:	mov	x0, sp
  40cd04:	add	x2, x29, #0x18
  40cd08:	mov	x1, xzr
  40cd0c:	bl	40b408 <ferror@plt+0x8db8>
  40cd10:	tbz	w0, #0, 40cd38 <ferror@plt+0xa6e8>
  40cd14:	and	w19, w19, #0x1
  40cd18:	ldr	x0, [x29, #24]
  40cd1c:	mov	w1, w19
  40cd20:	bl	410d40 <ferror@plt+0xe6f0>
  40cd24:	mov	x0, sp
  40cd28:	add	x2, x29, #0x18
  40cd2c:	mov	x1, xzr
  40cd30:	bl	40b408 <ferror@plt+0x8db8>
  40cd34:	tbnz	w0, #0, 40cd18 <ferror@plt+0xa6c8>
  40cd38:	ldr	x19, [sp, #32]
  40cd3c:	ldp	x29, x30, [sp, #16]
  40cd40:	add	sp, sp, #0x30
  40cd44:	ret
  40cd48:	sub	sp, sp, #0x30
  40cd4c:	stp	x29, x30, [sp, #16]
  40cd50:	ldr	x0, [x0, #48]
  40cd54:	str	x19, [sp, #32]
  40cd58:	mov	w19, w1
  40cd5c:	mov	x1, sp
  40cd60:	add	x29, sp, #0x10
  40cd64:	bl	40b3f8 <ferror@plt+0x8da8>
  40cd68:	mov	x0, sp
  40cd6c:	add	x2, x29, #0x18
  40cd70:	mov	x1, xzr
  40cd74:	bl	40b408 <ferror@plt+0x8db8>
  40cd78:	tbz	w0, #0, 40cda0 <ferror@plt+0xa750>
  40cd7c:	and	w19, w19, #0x1
  40cd80:	ldr	x0, [x29, #24]
  40cd84:	mov	w1, w19
  40cd88:	bl	410d64 <ferror@plt+0xe714>
  40cd8c:	mov	x0, sp
  40cd90:	add	x2, x29, #0x18
  40cd94:	mov	x1, xzr
  40cd98:	bl	40b408 <ferror@plt+0x8db8>
  40cd9c:	tbnz	w0, #0, 40cd80 <ferror@plt+0xa730>
  40cda0:	ldr	x19, [sp, #32]
  40cda4:	ldp	x29, x30, [sp, #16]
  40cda8:	add	sp, sp, #0x30
  40cdac:	ret
  40cdb0:	stp	x29, x30, [sp, #-32]!
  40cdb4:	stp	x28, x19, [sp, #16]
  40cdb8:	mov	x29, sp
  40cdbc:	sub	sp, sp, #0x1, lsl #12
  40cdc0:	cbz	x0, 40ce10 <ferror@plt+0xa7c0>
  40cdc4:	ldr	x8, [x0, #56]
  40cdc8:	mov	x19, x0
  40cdcc:	cbz	x8, 40ce24 <ferror@plt+0xa7d4>
  40cdd0:	ldr	w8, [x19, #4]
  40cdd4:	cmp	w8, #0x6
  40cdd8:	b.lt	40ce5c <ferror@plt+0xa80c>  // b.tstop
  40cddc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cde0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40cde4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40cde8:	adrp	x6, 419000 <ferror@plt+0x169b0>
  40cdec:	add	x2, x2, #0xf21
  40cdf0:	add	x4, x4, #0x135
  40cdf4:	add	x5, x5, #0x149
  40cdf8:	add	x6, x6, #0x6e7
  40cdfc:	mov	w1, #0x6                   	// #6
  40ce00:	mov	w3, #0x34e                 	// #846
  40ce04:	mov	x0, x19
  40ce08:	bl	40becc <ferror@plt+0x987c>
  40ce0c:	b	40ce5c <ferror@plt+0xa80c>
  40ce10:	mov	w0, #0xfffffffe            	// #-2
  40ce14:	add	sp, sp, #0x1, lsl #12
  40ce18:	ldp	x28, x19, [sp, #16]
  40ce1c:	ldp	x29, x30, [sp], #32
  40ce20:	ret
  40ce24:	ldr	x3, [x19, #32]
  40ce28:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40ce2c:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40ce30:	add	x2, x2, #0x95
  40ce34:	add	x4, x4, #0x6e7
  40ce38:	mov	x0, sp
  40ce3c:	mov	w1, #0x1000                	// #4096
  40ce40:	bl	402170 <snprintf@plt>
  40ce44:	add	x2, x19, #0x58
  40ce48:	mov	x1, sp
  40ce4c:	mov	x0, x19
  40ce50:	bl	40f690 <ferror@plt+0xd040>
  40ce54:	str	x0, [x19, #56]
  40ce58:	cbz	x0, 40d004 <ferror@plt+0xa9b4>
  40ce5c:	ldr	x8, [x19, #64]
  40ce60:	cbz	x8, 40cea4 <ferror@plt+0xa854>
  40ce64:	ldr	w8, [x19, #4]
  40ce68:	cmp	w8, #0x6
  40ce6c:	b.lt	40cedc <ferror@plt+0xa88c>  // b.tstop
  40ce70:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40ce74:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40ce78:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40ce7c:	adrp	x6, 41a000 <ferror@plt+0x179b0>
  40ce80:	add	x2, x2, #0xf21
  40ce84:	add	x4, x4, #0x135
  40ce88:	add	x5, x5, #0x149
  40ce8c:	add	x6, x6, #0x151
  40ce90:	mov	w1, #0x6                   	// #6
  40ce94:	mov	w3, #0x34e                 	// #846
  40ce98:	mov	x0, x19
  40ce9c:	bl	40becc <ferror@plt+0x987c>
  40cea0:	b	40cedc <ferror@plt+0xa88c>
  40cea4:	ldr	x3, [x19, #32]
  40cea8:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40ceac:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40ceb0:	add	x2, x2, #0x95
  40ceb4:	add	x4, x4, #0x151
  40ceb8:	mov	x0, sp
  40cebc:	mov	w1, #0x1000                	// #4096
  40cec0:	bl	402170 <snprintf@plt>
  40cec4:	add	x2, x19, #0x60
  40cec8:	mov	x1, sp
  40cecc:	mov	x0, x19
  40ced0:	bl	40f690 <ferror@plt+0xd040>
  40ced4:	str	x0, [x19, #64]
  40ced8:	cbz	x0, 40cff0 <ferror@plt+0xa9a0>
  40cedc:	ldr	x8, [x19, #72]
  40cee0:	cbz	x8, 40cf24 <ferror@plt+0xa8d4>
  40cee4:	ldr	w8, [x19, #4]
  40cee8:	cmp	w8, #0x6
  40ceec:	b.lt	40cf5c <ferror@plt+0xa90c>  // b.tstop
  40cef0:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cef4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40cef8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40cefc:	adrp	x6, 41a000 <ferror@plt+0x179b0>
  40cf00:	add	x2, x2, #0xf21
  40cf04:	add	x4, x4, #0x135
  40cf08:	add	x5, x5, #0x149
  40cf0c:	add	x6, x6, #0x181
  40cf10:	mov	w1, #0x6                   	// #6
  40cf14:	mov	w3, #0x34e                 	// #846
  40cf18:	mov	x0, x19
  40cf1c:	bl	40becc <ferror@plt+0x987c>
  40cf20:	b	40cf5c <ferror@plt+0xa90c>
  40cf24:	ldr	x3, [x19, #32]
  40cf28:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40cf2c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40cf30:	add	x2, x2, #0x95
  40cf34:	add	x4, x4, #0x181
  40cf38:	mov	x0, sp
  40cf3c:	mov	w1, #0x1000                	// #4096
  40cf40:	bl	402170 <snprintf@plt>
  40cf44:	add	x2, x19, #0x68
  40cf48:	mov	x1, sp
  40cf4c:	mov	x0, x19
  40cf50:	bl	40f690 <ferror@plt+0xd040>
  40cf54:	str	x0, [x19, #72]
  40cf58:	cbz	x0, 40cff0 <ferror@plt+0xa9a0>
  40cf5c:	ldr	x8, [x19, #80]
  40cf60:	cbz	x8, 40cfa4 <ferror@plt+0xa954>
  40cf64:	ldr	w8, [x19, #4]
  40cf68:	cmp	w8, #0x6
  40cf6c:	b.lt	40cfdc <ferror@plt+0xa98c>  // b.tstop
  40cf70:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cf74:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40cf78:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40cf7c:	adrp	x6, 41a000 <ferror@plt+0x179b0>
  40cf80:	add	x2, x2, #0xf21
  40cf84:	add	x4, x4, #0x135
  40cf88:	add	x5, x5, #0x149
  40cf8c:	add	x6, x6, #0x4d2
  40cf90:	mov	w1, #0x6                   	// #6
  40cf94:	mov	w3, #0x34e                 	// #846
  40cf98:	mov	x0, x19
  40cf9c:	bl	40becc <ferror@plt+0x987c>
  40cfa0:	b	40cfdc <ferror@plt+0xa98c>
  40cfa4:	ldr	x3, [x19, #32]
  40cfa8:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40cfac:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40cfb0:	add	x2, x2, #0x95
  40cfb4:	add	x4, x4, #0x4d2
  40cfb8:	mov	x0, sp
  40cfbc:	mov	w1, #0x1000                	// #4096
  40cfc0:	bl	402170 <snprintf@plt>
  40cfc4:	add	x2, x19, #0x70
  40cfc8:	mov	x1, sp
  40cfcc:	mov	x0, x19
  40cfd0:	bl	40f690 <ferror@plt+0xd040>
  40cfd4:	str	x0, [x19, #80]
  40cfd8:	cbz	x0, 40cff0 <ferror@plt+0xa9a0>
  40cfdc:	mov	w0, wzr
  40cfe0:	add	sp, sp, #0x1, lsl #12
  40cfe4:	ldp	x28, x19, [sp, #16]
  40cfe8:	ldp	x29, x30, [sp], #32
  40cfec:	ret
  40cff0:	ldr	x0, [x19, #56]
  40cff4:	cbz	x0, 40d004 <ferror@plt+0xa9b4>
  40cff8:	bl	40f8b8 <ferror@plt+0xd268>
  40cffc:	str	xzr, [x19, #56]
  40d000:	str	xzr, [x19, #88]
  40d004:	ldr	x0, [x19, #64]
  40d008:	cbz	x0, 40d018 <ferror@plt+0xa9c8>
  40d00c:	bl	40f8b8 <ferror@plt+0xd268>
  40d010:	str	xzr, [x19, #64]
  40d014:	str	xzr, [x19, #96]
  40d018:	ldr	x0, [x19, #72]
  40d01c:	cbz	x0, 40d02c <ferror@plt+0xa9dc>
  40d020:	bl	40f8b8 <ferror@plt+0xd268>
  40d024:	str	xzr, [x19, #72]
  40d028:	str	xzr, [x19, #104]
  40d02c:	ldr	x0, [x19, #80]
  40d030:	cbz	x0, 40d040 <ferror@plt+0xa9f0>
  40d034:	bl	40f8b8 <ferror@plt+0xd268>
  40d038:	str	xzr, [x19, #80]
  40d03c:	str	xzr, [x19, #112]
  40d040:	mov	w0, #0xfffffff4            	// #-12
  40d044:	add	sp, sp, #0x1, lsl #12
  40d048:	ldp	x28, x19, [sp, #16]
  40d04c:	ldp	x29, x30, [sp], #32
  40d050:	ret
  40d054:	stp	x29, x30, [sp, #-64]!
  40d058:	str	x28, [sp, #16]
  40d05c:	stp	x22, x21, [sp, #32]
  40d060:	stp	x20, x19, [sp, #48]
  40d064:	mov	x29, sp
  40d068:	sub	sp, sp, #0x1, lsl #12
  40d06c:	cbz	x0, 40d110 <ferror@plt+0xaac0>
  40d070:	cmp	w1, #0x3
  40d074:	b.ls	40d080 <ferror@plt+0xaa30>  // b.plast
  40d078:	mov	w0, #0xfffffffe            	// #-2
  40d07c:	b	40d114 <ferror@plt+0xaac4>
  40d080:	add	x8, x0, w1, uxtw #3
  40d084:	ldr	x8, [x8, #56]
  40d088:	mov	w19, w2
  40d08c:	mov	w21, w1
  40d090:	cbz	x8, 40d0b8 <ferror@plt+0xaa68>
  40d094:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  40d098:	add	x9, x9, #0xcb8
  40d09c:	add	x9, x9, x21, lsl #4
  40d0a0:	ldr	x2, [x9, #8]
  40d0a4:	mov	x0, x8
  40d0a8:	mov	w1, w19
  40d0ac:	bl	40f8e4 <ferror@plt+0xd294>
  40d0b0:	mov	w0, wzr
  40d0b4:	b	40d114 <ferror@plt+0xaac4>
  40d0b8:	adrp	x22, 42c000 <ferror@plt+0x299b0>
  40d0bc:	lsl	x8, x21, #4
  40d0c0:	add	x22, x22, #0xcb8
  40d0c4:	ldr	x3, [x0, #32]
  40d0c8:	ldr	x4, [x22, x8]
  40d0cc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40d0d0:	add	x2, x2, #0x95
  40d0d4:	mov	x0, sp
  40d0d8:	mov	w1, #0x1000                	// #4096
  40d0dc:	bl	402170 <snprintf@plt>
  40d0e0:	mov	x0, sp
  40d0e4:	bl	40ee90 <ferror@plt+0xc840>
  40d0e8:	cbz	x0, 40d110 <ferror@plt+0xaac0>
  40d0ec:	add	x8, x22, x21, lsl #4
  40d0f0:	ldr	x2, [x8, #8]
  40d0f4:	mov	w1, w19
  40d0f8:	mov	x20, x0
  40d0fc:	bl	40ef98 <ferror@plt+0xc948>
  40d100:	mov	x0, x20
  40d104:	bl	40ef70 <ferror@plt+0xc920>
  40d108:	mov	w0, wzr
  40d10c:	b	40d114 <ferror@plt+0xaac4>
  40d110:	mov	w0, #0xffffffda            	// #-38
  40d114:	add	sp, sp, #0x1, lsl #12
  40d118:	ldp	x20, x19, [sp, #48]
  40d11c:	ldp	x22, x21, [sp, #32]
  40d120:	ldr	x28, [sp, #16]
  40d124:	ldp	x29, x30, [sp], #64
  40d128:	ret
  40d12c:	ldr	x0, [x0, #40]
  40d130:	ret
  40d134:	stp	x29, x30, [sp, #-32]!
  40d138:	stp	x20, x19, [sp, #16]
  40d13c:	mov	x19, x0
  40d140:	mov	w0, #0x18                  	// #24
  40d144:	mov	x29, sp
  40d148:	mov	x20, x1
  40d14c:	bl	4021c0 <malloc@plt>
  40d150:	cbz	x0, 40d18c <ferror@plt+0xab3c>
  40d154:	str	x20, [x0, #16]
  40d158:	cbz	x19, 40d174 <ferror@plt+0xab24>
  40d15c:	mov	x8, x19
  40d160:	ldr	x9, [x8, #8]!
  40d164:	str	x9, [x0, #8]
  40d168:	str	x0, [x9]
  40d16c:	mov	x9, x19
  40d170:	b	40d17c <ferror@plt+0xab2c>
  40d174:	add	x8, x0, #0x8
  40d178:	mov	x9, x0
  40d17c:	cmp	x19, #0x0
  40d180:	str	x0, [x8]
  40d184:	str	x9, [x0]
  40d188:	csel	x0, x0, x19, eq  // eq = none
  40d18c:	ldp	x20, x19, [sp, #16]
  40d190:	ldp	x29, x30, [sp], #32
  40d194:	ret
  40d198:	stp	x29, x30, [sp, #-32]!
  40d19c:	stp	x20, x19, [sp, #16]
  40d1a0:	mov	x20, x0
  40d1a4:	mov	w0, #0x18                  	// #24
  40d1a8:	mov	x29, sp
  40d1ac:	mov	x19, x1
  40d1b0:	bl	4021c0 <malloc@plt>
  40d1b4:	cbz	x20, 40d1dc <ferror@plt+0xab8c>
  40d1b8:	cbz	x0, 40d1d0 <ferror@plt+0xab80>
  40d1bc:	str	x20, [x0]
  40d1c0:	ldr	x8, [x20, #8]
  40d1c4:	stp	x8, x19, [x0, #8]
  40d1c8:	str	x0, [x8]
  40d1cc:	str	x0, [x20, #8]
  40d1d0:	ldp	x20, x19, [sp, #16]
  40d1d4:	ldp	x29, x30, [sp], #32
  40d1d8:	ret
  40d1dc:	cbz	x0, 40d1d0 <ferror@plt+0xab80>
  40d1e0:	stp	x0, x19, [x0, #8]
  40d1e4:	str	x0, [x0]
  40d1e8:	ldp	x20, x19, [sp, #16]
  40d1ec:	ldp	x29, x30, [sp], #32
  40d1f0:	ret
  40d1f4:	cbz	x0, 40d218 <ferror@plt+0xabc8>
  40d1f8:	cbz	x1, 40d214 <ferror@plt+0xabc4>
  40d1fc:	ldr	x8, [x0, #8]
  40d200:	str	x1, [x8]
  40d204:	ldr	x9, [x1, #8]
  40d208:	str	x0, [x9]
  40d20c:	str	x9, [x0, #8]
  40d210:	str	x8, [x1, #8]
  40d214:	ret
  40d218:	mov	x0, x1
  40d21c:	ret
  40d220:	stp	x29, x30, [sp, #-32]!
  40d224:	stp	x20, x19, [sp, #16]
  40d228:	mov	x19, x0
  40d22c:	mov	w0, #0x18                  	// #24
  40d230:	mov	x29, sp
  40d234:	mov	x20, x1
  40d238:	bl	4021c0 <malloc@plt>
  40d23c:	cbz	x0, 40d26c <ferror@plt+0xac1c>
  40d240:	str	x20, [x0, #16]
  40d244:	cbz	x19, 40d25c <ferror@plt+0xac0c>
  40d248:	mov	x8, x19
  40d24c:	ldr	x9, [x8, #8]!
  40d250:	str	x9, [x0, #8]
  40d254:	str	x0, [x9]
  40d258:	b	40d264 <ferror@plt+0xac14>
  40d25c:	add	x8, x0, #0x8
  40d260:	mov	x19, x0
  40d264:	str	x0, [x8]
  40d268:	str	x19, [x0]
  40d26c:	ldp	x20, x19, [sp, #16]
  40d270:	ldp	x29, x30, [sp], #32
  40d274:	ret
  40d278:	cbz	x0, 40d2c4 <ferror@plt+0xac74>
  40d27c:	stp	x29, x30, [sp, #-32]!
  40d280:	ldr	x8, [x0, #8]
  40d284:	str	x19, [sp, #16]
  40d288:	mov	x29, sp
  40d28c:	cmp	x8, x0
  40d290:	b.eq	40d2b0 <ferror@plt+0xac60>  // b.none
  40d294:	ldr	x9, [x0]
  40d298:	cmp	x9, x0
  40d29c:	b.eq	40d2b0 <ferror@plt+0xac60>  // b.none
  40d2a0:	str	x9, [x8]
  40d2a4:	ldr	x19, [x0]
  40d2a8:	str	x8, [x19, #8]
  40d2ac:	b	40d2b4 <ferror@plt+0xac64>
  40d2b0:	mov	x19, xzr
  40d2b4:	bl	402400 <free@plt>
  40d2b8:	mov	x0, x19
  40d2bc:	ldr	x19, [sp, #16]
  40d2c0:	ldp	x29, x30, [sp], #32
  40d2c4:	ret
  40d2c8:	stp	x29, x30, [sp, #-32]!
  40d2cc:	mov	x8, x0
  40d2d0:	str	x19, [sp, #16]
  40d2d4:	mov	x29, sp
  40d2d8:	cbz	x0, 40d2fc <ferror@plt+0xacac>
  40d2dc:	mov	x0, x8
  40d2e0:	ldr	x9, [x0, #16]
  40d2e4:	cmp	x9, x1
  40d2e8:	b.eq	40d30c <ferror@plt+0xacbc>  // b.none
  40d2ec:	ldr	x9, [x0]
  40d2f0:	cmp	x9, x8
  40d2f4:	csel	x0, xzr, x9, eq  // eq = none
  40d2f8:	cbnz	x0, 40d2e0 <ferror@plt+0xac90>
  40d2fc:	mov	x0, x8
  40d300:	ldr	x19, [sp, #16]
  40d304:	ldp	x29, x30, [sp], #32
  40d308:	ret
  40d30c:	ldr	x8, [x0, #8]
  40d310:	cmp	x8, x0
  40d314:	b.eq	40d334 <ferror@plt+0xace4>  // b.none
  40d318:	ldr	x9, [x0]
  40d31c:	cmp	x9, x0
  40d320:	b.eq	40d334 <ferror@plt+0xace4>  // b.none
  40d324:	str	x9, [x8]
  40d328:	ldr	x19, [x0]
  40d32c:	str	x8, [x19, #8]
  40d330:	b	40d338 <ferror@plt+0xace8>
  40d334:	mov	x19, xzr
  40d338:	bl	402400 <free@plt>
  40d33c:	mov	x0, x19
  40d340:	ldr	x19, [sp, #16]
  40d344:	ldp	x29, x30, [sp], #32
  40d348:	ret
  40d34c:	cbz	x0, 40d364 <ferror@plt+0xad14>
  40d350:	cbz	x1, 40d364 <ferror@plt+0xad14>
  40d354:	ldr	x8, [x1]
  40d358:	cmp	x8, x0
  40d35c:	csel	x0, xzr, x8, eq  // eq = none
  40d360:	ret
  40d364:	mov	x0, xzr
  40d368:	ret
  40d36c:	stp	x29, x30, [sp, #-32]!
  40d370:	stp	x20, x19, [sp, #16]
  40d374:	mov	x20, x0
  40d378:	mov	x29, sp
  40d37c:	cbz	w1, 40d3d4 <ferror@plt+0xad84>
  40d380:	mov	w19, w1
  40d384:	b	40d394 <ferror@plt+0xad44>
  40d388:	mov	x20, xzr
  40d38c:	subs	w19, w19, #0x1
  40d390:	b.eq	40d3d4 <ferror@plt+0xad84>  // b.none
  40d394:	cbz	x20, 40d38c <ferror@plt+0xad3c>
  40d398:	ldr	x0, [x20, #8]
  40d39c:	cbz	x0, 40d388 <ferror@plt+0xad38>
  40d3a0:	ldr	x8, [x0, #8]
  40d3a4:	cmp	x8, x0
  40d3a8:	b.eq	40d3c8 <ferror@plt+0xad78>  // b.none
  40d3ac:	ldr	x9, [x0]
  40d3b0:	cmp	x9, x0
  40d3b4:	b.eq	40d3c8 <ferror@plt+0xad78>  // b.none
  40d3b8:	str	x9, [x8]
  40d3bc:	ldr	x20, [x0]
  40d3c0:	str	x8, [x20, #8]
  40d3c4:	b	40d3cc <ferror@plt+0xad7c>
  40d3c8:	mov	x20, xzr
  40d3cc:	bl	402400 <free@plt>
  40d3d0:	b	40d38c <ferror@plt+0xad3c>
  40d3d4:	mov	x0, x20
  40d3d8:	ldp	x20, x19, [sp, #16]
  40d3dc:	ldp	x29, x30, [sp], #32
  40d3e0:	ret
  40d3e4:	cbz	x0, 40d3ec <ferror@plt+0xad9c>
  40d3e8:	ldr	x0, [x0, #8]
  40d3ec:	ret
  40d3f0:	mov	x8, x0
  40d3f4:	cmp	x0, x1
  40d3f8:	mov	x0, xzr
  40d3fc:	b.eq	40d40c <ferror@plt+0xadbc>  // b.none
  40d400:	cbz	x8, 40d40c <ferror@plt+0xadbc>
  40d404:	cbz	x1, 40d40c <ferror@plt+0xadbc>
  40d408:	ldr	x0, [x1, #8]
  40d40c:	ret
  40d410:	ldr	x0, [x0, #16]
  40d414:	ret
  40d418:	ldr	x8, [x0, #16]
  40d41c:	ldr	x0, [x8]
  40d420:	ret
  40d424:	ldr	x8, [x0, #16]
  40d428:	add	x0, x8, #0x8
  40d42c:	ret
  40d430:	ldr	x8, [x0, #16]
  40d434:	ldr	x0, [x8]
  40d438:	ret
  40d43c:	ldr	x8, [x0, #16]
  40d440:	add	x0, x8, #0x8
  40d444:	ret
  40d448:	ldr	x8, [x0, #16]
  40d44c:	ldr	x0, [x8]
  40d450:	ret
  40d454:	ldr	x8, [x0, #16]
  40d458:	add	x0, x8, #0x8
  40d45c:	ret
  40d460:	ldr	x8, [x0, #16]
  40d464:	ldr	x0, [x8]
  40d468:	ret
  40d46c:	ldr	x8, [x0, #16]
  40d470:	ldr	w9, [x8, #24]
  40d474:	str	w9, [x1]
  40d478:	ldr	x0, [x8, #8]
  40d47c:	ret
  40d480:	ldr	x8, [x0, #16]
  40d484:	ldr	w9, [x8, #28]
  40d488:	str	w9, [x1]
  40d48c:	ldr	x0, [x8, #16]
  40d490:	ret
  40d494:	stp	x29, x30, [sp, #-32]!
  40d498:	stp	x20, x19, [sp, #16]
  40d49c:	ldr	x20, [x0, #8]
  40d4a0:	mov	x19, x0
  40d4a4:	mov	x29, sp
  40d4a8:	cbz	x20, 40d4c8 <ferror@plt+0xae78>
  40d4ac:	ldr	x0, [x20, #16]
  40d4b0:	bl	402400 <free@plt>
  40d4b4:	mov	x0, x20
  40d4b8:	bl	40d278 <ferror@plt+0xac28>
  40d4bc:	mov	x20, x0
  40d4c0:	str	x0, [x19, #8]
  40d4c4:	cbnz	x0, 40d4ac <ferror@plt+0xae5c>
  40d4c8:	ldr	x20, [x19, #16]
  40d4cc:	cbz	x20, 40d4ec <ferror@plt+0xae9c>
  40d4d0:	ldr	x0, [x20, #16]
  40d4d4:	bl	402400 <free@plt>
  40d4d8:	mov	x0, x20
  40d4dc:	bl	40d278 <ferror@plt+0xac28>
  40d4e0:	mov	x20, x0
  40d4e4:	str	x0, [x19, #16]
  40d4e8:	cbnz	x0, 40d4d0 <ferror@plt+0xae80>
  40d4ec:	ldr	x20, [x19, #24]
  40d4f0:	cbz	x20, 40d510 <ferror@plt+0xaec0>
  40d4f4:	ldr	x0, [x20, #16]
  40d4f8:	bl	402400 <free@plt>
  40d4fc:	mov	x0, x20
  40d500:	bl	40d278 <ferror@plt+0xac28>
  40d504:	mov	x20, x0
  40d508:	str	x0, [x19, #24]
  40d50c:	cbnz	x0, 40d4f4 <ferror@plt+0xaea4>
  40d510:	ldr	x20, [x19, #40]
  40d514:	cbz	x20, 40d534 <ferror@plt+0xaee4>
  40d518:	ldr	x0, [x20, #16]
  40d51c:	bl	402400 <free@plt>
  40d520:	mov	x0, x20
  40d524:	bl	40d278 <ferror@plt+0xac28>
  40d528:	mov	x20, x0
  40d52c:	str	x0, [x19, #40]
  40d530:	cbnz	x0, 40d518 <ferror@plt+0xaec8>
  40d534:	ldr	x20, [x19, #32]
  40d538:	cbz	x20, 40d558 <ferror@plt+0xaf08>
  40d53c:	ldr	x0, [x20, #16]
  40d540:	bl	402400 <free@plt>
  40d544:	mov	x0, x20
  40d548:	bl	40d278 <ferror@plt+0xac28>
  40d54c:	mov	x20, x0
  40d550:	str	x0, [x19, #32]
  40d554:	cbnz	x0, 40d53c <ferror@plt+0xaeec>
  40d558:	ldr	x20, [x19, #48]
  40d55c:	cbz	x20, 40d57c <ferror@plt+0xaf2c>
  40d560:	ldr	x0, [x20, #16]
  40d564:	bl	402400 <free@plt>
  40d568:	mov	x0, x20
  40d56c:	bl	40d278 <ferror@plt+0xac28>
  40d570:	mov	x20, x0
  40d574:	str	x0, [x19, #48]
  40d578:	cbnz	x0, 40d560 <ferror@plt+0xaf10>
  40d57c:	ldr	x0, [x19, #56]
  40d580:	cbz	x0, 40d59c <ferror@plt+0xaf4c>
  40d584:	ldr	x0, [x0, #16]
  40d588:	bl	402400 <free@plt>
  40d58c:	ldr	x0, [x19, #56]
  40d590:	bl	40d278 <ferror@plt+0xac28>
  40d594:	str	x0, [x19, #56]
  40d598:	cbnz	x0, 40d584 <ferror@plt+0xaf34>
  40d59c:	mov	x0, x19
  40d5a0:	ldp	x20, x19, [sp, #16]
  40d5a4:	ldp	x29, x30, [sp], #32
  40d5a8:	b	402400 <free@plt>
  40d5ac:	stp	x29, x30, [sp, #-96]!
  40d5b0:	stp	x28, x27, [sp, #16]
  40d5b4:	stp	x26, x25, [sp, #32]
  40d5b8:	stp	x24, x23, [sp, #48]
  40d5bc:	stp	x22, x21, [sp, #64]
  40d5c0:	stp	x20, x19, [sp, #80]
  40d5c4:	mov	x29, sp
  40d5c8:	sub	sp, sp, #0x1, lsl #12
  40d5cc:	sub	sp, sp, #0xe0
  40d5d0:	mov	x22, x2
  40d5d4:	stp	x1, xzr, [sp, #64]
  40d5d8:	str	x0, [sp, #56]
  40d5dc:	bl	40bf38 <ferror@plt+0x98e8>
  40d5e0:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d5e4:	mov	x1, x0
  40d5e8:	add	x2, x2, #0x171
  40d5ec:	add	x0, sp, #0x48
  40d5f0:	bl	40e3fc <ferror@plt+0xbdac>
  40d5f4:	ldr	x25, [x22]
  40d5f8:	cbz	x25, 40d80c <ferror@plt+0xb1bc>
  40d5fc:	adrp	x26, 419000 <ferror@plt+0x169b0>
  40d600:	adrp	x24, 41a000 <ferror@plt+0x179b0>
  40d604:	mov	x20, xzr
  40d608:	mov	x21, xzr
  40d60c:	add	x26, x26, #0x9f1
  40d610:	add	x24, x24, #0x158
  40d614:	b	40d62c <ferror@plt+0xafdc>
  40d618:	mov	x19, x20
  40d61c:	add	x21, x21, #0x1
  40d620:	ldr	x25, [x22, x21, lsl #3]
  40d624:	mov	x20, x19
  40d628:	cbz	x25, 40d810 <ferror@plt+0xb1c0>
  40d62c:	add	x2, sp, #0x50
  40d630:	mov	w0, wzr
  40d634:	mov	x1, x25
  40d638:	bl	4025d0 <__xstat@plt>
  40d63c:	cbz	w0, 40d658 <ferror@plt+0xb008>
  40d640:	bl	4025a0 <__errno_location@plt>
  40d644:	ldr	w8, [x0]
  40d648:	cmp	w8, #0x0
  40d64c:	b.gt	40d618 <ferror@plt+0xafc8>
  40d650:	mov	x19, xzr
  40d654:	b	40d788 <ferror@plt+0xb138>
  40d658:	add	x0, sp, #0x50
  40d65c:	bl	40be9c <ferror@plt+0x984c>
  40d660:	ldr	w8, [sp, #96]
  40d664:	mov	x19, x0
  40d668:	and	w8, w8, #0xf000
  40d66c:	cmp	w8, #0x4, lsl #12
  40d670:	b.ne	40d76c <ferror@plt+0xb11c>  // b.any
  40d674:	mov	x0, x25
  40d678:	bl	4020f0 <opendir@plt>
  40d67c:	cbz	x0, 40d7cc <ferror@plt+0xb17c>
  40d680:	mov	x27, x0
  40d684:	bl	402250 <readdir@plt>
  40d688:	cbz	x0, 40d780 <ferror@plt+0xb130>
  40d68c:	mov	x23, x0
  40d690:	b	40d6b4 <ferror@plt+0xb064>
  40d694:	add	x0, sp, #0x48
  40d698:	mov	x1, x25
  40d69c:	mov	x2, x28
  40d6a0:	bl	40e3fc <ferror@plt+0xbdac>
  40d6a4:	mov	x0, x27
  40d6a8:	bl	402250 <readdir@plt>
  40d6ac:	mov	x23, x0
  40d6b0:	cbz	x0, 40d780 <ferror@plt+0xb130>
  40d6b4:	add	x28, x23, #0x13
  40d6b8:	mov	x0, x28
  40d6bc:	bl	402030 <strlen@plt>
  40d6c0:	cmp	x0, #0x6
  40d6c4:	b.cc	40d6a4 <ferror@plt+0xb054>  // b.lo, b.ul, b.last
  40d6c8:	ldrb	w8, [x23, #19]
  40d6cc:	cmp	w8, #0x2e
  40d6d0:	b.eq	40d6a4 <ferror@plt+0xb054>  // b.none
  40d6d4:	add	x23, x0, x23
  40d6d8:	add	x0, x23, #0xe
  40d6dc:	mov	x1, x26
  40d6e0:	bl	402390 <strcmp@plt>
  40d6e4:	cbz	w0, 40d6f8 <ferror@plt+0xb0a8>
  40d6e8:	add	x0, x23, #0xd
  40d6ec:	mov	x1, x24
  40d6f0:	bl	402390 <strcmp@plt>
  40d6f4:	cbnz	w0, 40d6a4 <ferror@plt+0xb054>
  40d6f8:	mov	x0, x27
  40d6fc:	bl	4024b0 <dirfd@plt>
  40d700:	mov	w1, w0
  40d704:	add	x3, sp, #0xd8
  40d708:	mov	w0, wzr
  40d70c:	mov	x2, x28
  40d710:	mov	w4, wzr
  40d714:	bl	402640 <__fxstatat@plt>
  40d718:	ldr	w8, [sp, #232]
  40d71c:	and	w8, w8, #0xf000
  40d720:	cmp	w8, #0x4, lsl #12
  40d724:	b.ne	40d694 <ferror@plt+0xb044>  // b.any
  40d728:	ldr	x0, [sp, #56]
  40d72c:	bl	40c1fc <ferror@plt+0x9bac>
  40d730:	cmp	w0, #0x3
  40d734:	b.lt	40d6a4 <ferror@plt+0xb054>  // b.tstop
  40d738:	ldr	x0, [sp, #56]
  40d73c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40d740:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40d744:	adrp	x5, 419000 <ferror@plt+0x169b0>
  40d748:	mov	w1, #0x3                   	// #3
  40d74c:	mov	w3, #0x2cc                 	// #716
  40d750:	add	x2, x2, #0x21b
  40d754:	add	x4, x4, #0x289
  40d758:	add	x5, x5, #0xa18
  40d75c:	mov	x6, x25
  40d760:	mov	x7, x28
  40d764:	bl	40becc <ferror@plt+0x987c>
  40d768:	b	40d6a4 <ferror@plt+0xb054>
  40d76c:	add	x0, sp, #0x48
  40d770:	mov	x1, x25
  40d774:	mov	x2, xzr
  40d778:	bl	40e3fc <ferror@plt+0xbdac>
  40d77c:	b	40d788 <ferror@plt+0xb138>
  40d780:	mov	x0, x27
  40d784:	bl	402290 <closedir@plt>
  40d788:	mov	x0, x25
  40d78c:	bl	402030 <strlen@plt>
  40d790:	mov	x27, x0
  40d794:	add	x0, x0, #0x9
  40d798:	bl	4021c0 <malloc@plt>
  40d79c:	cbz	x0, 40e32c <ferror@plt+0xbcdc>
  40d7a0:	mov	x23, x0
  40d7a4:	add	x2, x27, #0x1
  40d7a8:	str	x19, [x0], #8
  40d7ac:	mov	x1, x25
  40d7b0:	bl	401ff0 <memcpy@plt>
  40d7b4:	mov	x0, x20
  40d7b8:	mov	x1, x23
  40d7bc:	bl	40d134 <ferror@plt+0xaae4>
  40d7c0:	mov	x19, x0
  40d7c4:	cbnz	x0, 40d61c <ferror@plt+0xafcc>
  40d7c8:	b	40e32c <ferror@plt+0xbcdc>
  40d7cc:	ldr	x0, [sp, #56]
  40d7d0:	bl	40c1fc <ferror@plt+0x9bac>
  40d7d4:	cmp	w0, #0x3
  40d7d8:	b.lt	40d618 <ferror@plt+0xafc8>  // b.tstop
  40d7dc:	ldr	x0, [sp, #56]
  40d7e0:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40d7e4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40d7e8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40d7ec:	mov	w1, #0x3                   	// #3
  40d7f0:	mov	w3, #0x32b                 	// #811
  40d7f4:	add	x2, x2, #0x21b
  40d7f8:	add	x4, x4, #0x268
  40d7fc:	add	x5, x5, #0x278
  40d800:	mov	x6, x25
  40d804:	bl	40becc <ferror@plt+0x987c>
  40d808:	b	40d618 <ferror@plt+0xafc8>
  40d80c:	mov	x19, xzr
  40d810:	mov	w0, #0x1                   	// #1
  40d814:	mov	w1, #0x40                  	// #64
  40d818:	bl	402230 <calloc@plt>
  40d81c:	ldr	x8, [sp, #64]
  40d820:	str	x0, [x8]
  40d824:	cbz	x0, 40e328 <ferror@plt+0xbcd8>
  40d828:	mov	x25, x0
  40d82c:	ldr	x0, [sp, #72]
  40d830:	ldr	x8, [sp, #56]
  40d834:	str	x19, [x25, #56]
  40d838:	str	x8, [x25]
  40d83c:	cbz	x0, 40e1f0 <ferror@plt+0xbba0>
  40d840:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d844:	adrp	x28, 418000 <ferror@plt+0x159b0>
  40d848:	add	x20, x20, #0xa64
  40d84c:	add	x28, x28, #0x84
  40d850:	str	x25, [sp, #32]
  40d854:	b	40d878 <ferror@plt+0xb228>
  40d858:	mov	x0, x24
  40d85c:	bl	402180 <fclose@plt>
  40d860:	mov	x0, x21
  40d864:	bl	402400 <free@plt>
  40d868:	ldr	x0, [sp, #72]
  40d86c:	bl	40d278 <ferror@plt+0xac28>
  40d870:	str	x0, [sp, #72]
  40d874:	cbz	x0, 40e1f0 <ferror@plt+0xbba0>
  40d878:	ldr	x21, [x0, #16]
  40d87c:	ldrb	w8, [x21, #8]
  40d880:	ldr	x22, [x21]
  40d884:	cbnz	w8, 40d8f8 <ferror@plt+0xb2a8>
  40d888:	add	x19, x21, #0x9
  40d88c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40d890:	add	x0, sp, #0xd8
  40d894:	mov	w1, #0x1000                	// #4096
  40d898:	add	x2, x2, #0x170
  40d89c:	mov	x3, x22
  40d8a0:	mov	x4, x19
  40d8a4:	bl	402170 <snprintf@plt>
  40d8a8:	cmp	w0, #0x1, lsl #12
  40d8ac:	add	x22, sp, #0xd8
  40d8b0:	b.lt	40d8f8 <ferror@plt+0xb2a8>  // b.tstop
  40d8b4:	ldr	x0, [sp, #56]
  40d8b8:	bl	40c1fc <ferror@plt+0x9bac>
  40d8bc:	cmp	w0, #0x3
  40d8c0:	b.lt	40d860 <ferror@plt+0xb210>  // b.tstop
  40d8c4:	ldr	x6, [x21]
  40d8c8:	ldr	x0, [sp, #56]
  40d8cc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40d8d0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40d8d4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40d8d8:	mov	w1, #0x3                   	// #3
  40d8dc:	mov	w3, #0x36e                 	// #878
  40d8e0:	add	x2, x2, #0x21b
  40d8e4:	add	x4, x4, #0x234
  40d8e8:	add	x5, x5, #0x244
  40d8ec:	mov	x7, x19
  40d8f0:	bl	40becc <ferror@plt+0x987c>
  40d8f4:	b	40d860 <ferror@plt+0xb210>
  40d8f8:	mov	w1, #0x80000               	// #524288
  40d8fc:	mov	x0, x22
  40d900:	bl	4021d0 <open@plt>
  40d904:	tbnz	w0, #31, 40d860 <ferror@plt+0xb210>
  40d908:	ldr	x8, [x25]
  40d90c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40d910:	add	x1, x1, #0xd3d
  40d914:	mov	w19, w0
  40d918:	str	x8, [sp, #64]
  40d91c:	str	wzr, [sp, #212]
  40d920:	bl	402210 <fdopen@plt>
  40d924:	cbz	x0, 40d944 <ferror@plt+0xb2f4>
  40d928:	add	x1, sp, #0xd4
  40d92c:	mov	x24, x0
  40d930:	str	x22, [sp, #48]
  40d934:	bl	40ba94 <ferror@plt+0x9444>
  40d938:	cbz	x0, 40d858 <ferror@plt+0xb208>
  40d93c:	mov	x22, x0
  40d940:	b	40d9c4 <ferror@plt+0xb374>
  40d944:	ldr	x0, [x25]
  40d948:	bl	40c1fc <ferror@plt+0x9bac>
  40d94c:	cmp	w0, #0x3
  40d950:	b.lt	40d980 <ferror@plt+0xb330>  // b.tstop
  40d954:	ldr	x0, [x25]
  40d958:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40d95c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40d960:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40d964:	mov	w1, #0x3                   	// #3
  40d968:	mov	w3, #0x249                 	// #585
  40d96c:	add	x2, x2, #0x21b
  40d970:	add	x4, x4, #0x29f
  40d974:	add	x5, x5, #0x2b1
  40d978:	mov	w6, w19
  40d97c:	bl	40becc <ferror@plt+0x987c>
  40d980:	mov	w0, w19
  40d984:	bl	4022b0 <close@plt>
  40d988:	b	40d860 <ferror@plt+0xb210>
  40d98c:	ldr	x25, [sp, #32]
  40d990:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d994:	adrp	x28, 418000 <ferror@plt+0x159b0>
  40d998:	add	x20, x20, #0xa64
  40d99c:	add	x28, x28, #0x84
  40d9a0:	mov	x0, x23
  40d9a4:	bl	402400 <free@plt>
  40d9a8:	mov	x0, x22
  40d9ac:	bl	402400 <free@plt>
  40d9b0:	add	x1, sp, #0xd4
  40d9b4:	mov	x0, x24
  40d9b8:	bl	40ba94 <ferror@plt+0x9444>
  40d9bc:	mov	x22, x0
  40d9c0:	cbz	x0, 40d858 <ferror@plt+0xb208>
  40d9c4:	ldrb	w8, [x22]
  40d9c8:	cbz	w8, 40d9a8 <ferror@plt+0xb358>
  40d9cc:	cmp	w8, #0x23
  40d9d0:	b.eq	40d9a8 <ferror@plt+0xb358>  // b.none
  40d9d4:	add	x2, sp, #0x50
  40d9d8:	mov	x0, x22
  40d9dc:	mov	x1, x20
  40d9e0:	bl	4021a0 <strtok_r@plt>
  40d9e4:	cbz	x0, 40d9a8 <ferror@plt+0xb358>
  40d9e8:	mov	x1, x28
  40d9ec:	mov	x23, x0
  40d9f0:	bl	402390 <strcmp@plt>
  40d9f4:	cbz	w0, 40dad0 <ferror@plt+0xb480>
  40d9f8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40d9fc:	mov	x0, x23
  40da00:	add	x1, x1, #0xb6
  40da04:	bl	402390 <strcmp@plt>
  40da08:	cbz	w0, 40dba0 <ferror@plt+0xb550>
  40da0c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40da10:	mov	x0, x23
  40da14:	add	x1, x1, #0x761
  40da18:	bl	402390 <strcmp@plt>
  40da1c:	cbz	w0, 40dbf0 <ferror@plt+0xb5a0>
  40da20:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40da24:	mov	x0, x23
  40da28:	add	x1, x1, #0x9c
  40da2c:	bl	402390 <strcmp@plt>
  40da30:	cbz	w0, 40dc48 <ferror@plt+0xb5f8>
  40da34:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40da38:	mov	x0, x23
  40da3c:	add	x1, x1, #0xab
  40da40:	bl	402390 <strcmp@plt>
  40da44:	cbz	w0, 40dd00 <ferror@plt+0xb6b0>
  40da48:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40da4c:	mov	x0, x23
  40da50:	add	x1, x1, #0x179
  40da54:	bl	402390 <strcmp@plt>
  40da58:	cbz	w0, 40ddc8 <ferror@plt+0xb778>
  40da5c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40da60:	mov	x0, x23
  40da64:	add	x1, x1, #0xacc
  40da68:	bl	402390 <strcmp@plt>
  40da6c:	cbz	w0, 40da84 <ferror@plt+0xb434>
  40da70:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40da74:	mov	x0, x23
  40da78:	add	x1, x1, #0xfd
  40da7c:	bl	402390 <strcmp@plt>
  40da80:	cbnz	w0, 40de34 <ferror@plt+0xb7e4>
  40da84:	ldr	x0, [sp, #64]
  40da88:	bl	40c1fc <ferror@plt+0x9bac>
  40da8c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40da90:	cmp	w0, #0x3
  40da94:	add	x20, x20, #0xa64
  40da98:	b.lt	40d9a8 <ferror@plt+0xb358>  // b.tstop
  40da9c:	ldr	x0, [sp, #64]
  40daa0:	ldr	x6, [sp, #48]
  40daa4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40daa8:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40daac:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40dab0:	mov	w1, #0x3                   	// #3
  40dab4:	mov	w3, #0x28c                 	// #652
  40dab8:	add	x2, x2, #0x21b
  40dabc:	add	x4, x4, #0x29f
  40dac0:	add	x5, x5, #0x2bc
  40dac4:	mov	x7, x23
  40dac8:	bl	40becc <ferror@plt+0x987c>
  40dacc:	b	40d9a8 <ferror@plt+0xb358>
  40dad0:	add	x2, sp, #0x50
  40dad4:	mov	x0, xzr
  40dad8:	mov	x1, x20
  40dadc:	bl	4021a0 <strtok_r@plt>
  40dae0:	mov	x19, x0
  40dae4:	add	x2, sp, #0x50
  40dae8:	mov	x0, xzr
  40daec:	mov	x1, x20
  40daf0:	bl	4021a0 <strtok_r@plt>
  40daf4:	mov	x27, x0
  40daf8:	mov	x0, x19
  40dafc:	bl	40b658 <ferror@plt+0x9008>
  40db00:	tbnz	w0, #31, 40de34 <ferror@plt+0xb7e4>
  40db04:	mov	x0, x27
  40db08:	bl	40b658 <ferror@plt+0x9008>
  40db0c:	tbnz	w0, #31, 40de34 <ferror@plt+0xb7e4>
  40db10:	mov	x0, x19
  40db14:	bl	402030 <strlen@plt>
  40db18:	mov	x25, x0
  40db1c:	mov	x0, x27
  40db20:	bl	402030 <strlen@plt>
  40db24:	add	x20, x0, #0x1
  40db28:	add	x8, x25, x20
  40db2c:	mov	x28, x0
  40db30:	add	x0, x8, #0x9
  40db34:	bl	4021c0 <malloc@plt>
  40db38:	mov	x23, x0
  40db3c:	cbz	x0, 40d98c <ferror@plt+0xb33c>
  40db40:	add	x8, x28, x23
  40db44:	add	x28, x8, #0x9
  40db48:	mov	x0, x23
  40db4c:	str	x28, [x0], #8
  40db50:	mov	x1, x27
  40db54:	mov	x2, x20
  40db58:	add	x25, x25, #0x1
  40db5c:	bl	401ff0 <memcpy@plt>
  40db60:	mov	x0, x28
  40db64:	mov	x1, x19
  40db68:	mov	x2, x25
  40db6c:	bl	401ff0 <memcpy@plt>
  40db70:	ldr	x25, [sp, #32]
  40db74:	mov	x1, x23
  40db78:	ldr	x0, [x25, #8]
  40db7c:	bl	40d134 <ferror@plt+0xaae4>
  40db80:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40db84:	adrp	x28, 418000 <ferror@plt+0x159b0>
  40db88:	add	x20, x20, #0xa64
  40db8c:	add	x28, x28, #0x84
  40db90:	cbz	x0, 40d9a0 <ferror@plt+0xb350>
  40db94:	mov	x23, xzr
  40db98:	str	x0, [x25, #8]
  40db9c:	b	40d9a0 <ferror@plt+0xb350>
  40dba0:	add	x2, sp, #0x50
  40dba4:	mov	x0, xzr
  40dba8:	mov	x1, x20
  40dbac:	bl	4021a0 <strtok_r@plt>
  40dbb0:	mov	x19, x0
  40dbb4:	bl	40b658 <ferror@plt+0x9008>
  40dbb8:	tbnz	w0, #31, 40de34 <ferror@plt+0xb7e4>
  40dbbc:	mov	x0, x19
  40dbc0:	bl	402280 <strdup@plt>
  40dbc4:	mov	x19, x0
  40dbc8:	cbz	x0, 40ddb8 <ferror@plt+0xb768>
  40dbcc:	ldr	x0, [x25, #16]
  40dbd0:	mov	x1, x19
  40dbd4:	bl	40d134 <ferror@plt+0xaae4>
  40dbd8:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40dbdc:	add	x20, x20, #0xa64
  40dbe0:	cbz	x0, 40ddc0 <ferror@plt+0xb770>
  40dbe4:	mov	x19, xzr
  40dbe8:	str	x0, [x25, #16]
  40dbec:	b	40ddc0 <ferror@plt+0xb770>
  40dbf0:	add	x2, sp, #0x50
  40dbf4:	mov	x0, xzr
  40dbf8:	mov	x1, x20
  40dbfc:	bl	4021a0 <strtok_r@plt>
  40dc00:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40dc04:	mov	x19, x0
  40dc08:	add	x2, sp, #0x50
  40dc0c:	mov	x0, xzr
  40dc10:	add	x1, x1, #0x42e
  40dc14:	bl	4021a0 <strtok_r@plt>
  40dc18:	mov	x20, x0
  40dc1c:	mov	x0, x19
  40dc20:	bl	40b658 <ferror@plt+0x9008>
  40dc24:	cbz	x20, 40de34 <ferror@plt+0xb7e4>
  40dc28:	tbnz	w0, #31, 40de34 <ferror@plt+0xb7e4>
  40dc2c:	mov	x0, x25
  40dc30:	mov	x1, x19
  40dc34:	mov	x2, x20
  40dc38:	bl	40e904 <ferror@plt+0xc2b4>
  40dc3c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40dc40:	add	x20, x20, #0xa64
  40dc44:	b	40d9a8 <ferror@plt+0xb358>
  40dc48:	add	x2, sp, #0x50
  40dc4c:	mov	x0, xzr
  40dc50:	mov	x1, x20
  40dc54:	bl	4021a0 <strtok_r@plt>
  40dc58:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40dc5c:	mov	x19, x0
  40dc60:	add	x2, sp, #0x50
  40dc64:	mov	x0, xzr
  40dc68:	add	x1, x1, #0x42e
  40dc6c:	bl	4021a0 <strtok_r@plt>
  40dc70:	mov	x27, x0
  40dc74:	mov	x0, x19
  40dc78:	bl	40b658 <ferror@plt+0x9008>
  40dc7c:	cbz	x27, 40de34 <ferror@plt+0xb7e4>
  40dc80:	tbnz	w0, #31, 40de34 <ferror@plt+0xb7e4>
  40dc84:	mov	x0, x19
  40dc88:	bl	402030 <strlen@plt>
  40dc8c:	mov	x25, x0
  40dc90:	mov	x0, x27
  40dc94:	bl	402030 <strlen@plt>
  40dc98:	add	x20, x0, #0x1
  40dc9c:	add	x26, x25, #0x9
  40dca0:	add	x0, x20, x26
  40dca4:	bl	4021c0 <malloc@plt>
  40dca8:	mov	x23, x0
  40dcac:	cbz	x0, 40df98 <ferror@plt+0xb948>
  40dcb0:	add	x2, x25, #0x1
  40dcb4:	add	x25, x23, x26
  40dcb8:	mov	x0, x23
  40dcbc:	str	x25, [x0], #8
  40dcc0:	mov	x1, x19
  40dcc4:	bl	401ff0 <memcpy@plt>
  40dcc8:	mov	x0, x25
  40dccc:	mov	x1, x27
  40dcd0:	mov	x2, x20
  40dcd4:	bl	401ff0 <memcpy@plt>
  40dcd8:	ldr	x25, [sp, #32]
  40dcdc:	mov	x1, x23
  40dce0:	ldr	x0, [x25, #40]
  40dce4:	bl	40d134 <ferror@plt+0xaae4>
  40dce8:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40dcec:	add	x20, x20, #0xa64
  40dcf0:	cbz	x0, 40d9a0 <ferror@plt+0xb350>
  40dcf4:	mov	x23, xzr
  40dcf8:	str	x0, [x25, #40]
  40dcfc:	b	40d9a0 <ferror@plt+0xb350>
  40dd00:	add	x2, sp, #0x50
  40dd04:	mov	x0, xzr
  40dd08:	mov	x1, x20
  40dd0c:	bl	4021a0 <strtok_r@plt>
  40dd10:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40dd14:	mov	x19, x0
  40dd18:	add	x2, sp, #0x50
  40dd1c:	mov	x0, xzr
  40dd20:	add	x1, x1, #0x42e
  40dd24:	bl	4021a0 <strtok_r@plt>
  40dd28:	mov	x27, x0
  40dd2c:	mov	x0, x19
  40dd30:	bl	40b658 <ferror@plt+0x9008>
  40dd34:	cbz	x27, 40de34 <ferror@plt+0xb7e4>
  40dd38:	tbnz	w0, #31, 40de34 <ferror@plt+0xb7e4>
  40dd3c:	mov	x0, x19
  40dd40:	bl	402030 <strlen@plt>
  40dd44:	mov	x25, x0
  40dd48:	mov	x0, x27
  40dd4c:	bl	402030 <strlen@plt>
  40dd50:	add	x20, x0, #0x1
  40dd54:	add	x26, x25, #0x9
  40dd58:	add	x0, x20, x26
  40dd5c:	bl	4021c0 <malloc@plt>
  40dd60:	mov	x23, x0
  40dd64:	cbz	x0, 40df98 <ferror@plt+0xb948>
  40dd68:	add	x2, x25, #0x1
  40dd6c:	add	x25, x23, x26
  40dd70:	mov	x0, x23
  40dd74:	str	x25, [x0], #8
  40dd78:	mov	x1, x19
  40dd7c:	bl	401ff0 <memcpy@plt>
  40dd80:	mov	x0, x25
  40dd84:	mov	x1, x27
  40dd88:	mov	x2, x20
  40dd8c:	bl	401ff0 <memcpy@plt>
  40dd90:	ldr	x25, [sp, #32]
  40dd94:	mov	x1, x23
  40dd98:	ldr	x0, [x25, #32]
  40dd9c:	bl	40d134 <ferror@plt+0xaae4>
  40dda0:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40dda4:	add	x20, x20, #0xa64
  40dda8:	cbz	x0, 40d9a0 <ferror@plt+0xb350>
  40ddac:	mov	x23, xzr
  40ddb0:	str	x0, [x25, #32]
  40ddb4:	b	40d9a0 <ferror@plt+0xb350>
  40ddb8:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40ddbc:	add	x20, x20, #0xa64
  40ddc0:	mov	x0, x19
  40ddc4:	b	40d9a4 <ferror@plt+0xb354>
  40ddc8:	add	x2, sp, #0x50
  40ddcc:	mov	x0, xzr
  40ddd0:	mov	x1, x20
  40ddd4:	bl	4021a0 <strtok_r@plt>
  40ddd8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40dddc:	mov	x19, x0
  40dde0:	add	x2, sp, #0x50
  40dde4:	mov	x0, xzr
  40dde8:	add	x1, x1, #0x42e
  40ddec:	bl	4021a0 <strtok_r@plt>
  40ddf0:	mov	x26, x0
  40ddf4:	mov	x0, x19
  40ddf8:	bl	40b658 <ferror@plt+0x9008>
  40ddfc:	cbz	x26, 40de34 <ferror@plt+0xb7e4>
  40de00:	tbnz	w0, #31, 40de34 <ferror@plt+0xb7e4>
  40de04:	mov	x0, x19
  40de08:	str	x19, [sp, #8]
  40de0c:	bl	402030 <strlen@plt>
  40de10:	mov	w19, wzr
  40de14:	mov	w25, wzr
  40de18:	mov	w20, wzr
  40de1c:	mov	x28, x26
  40de20:	mov	x27, x26
  40de24:	str	x0, [sp, #16]
  40de28:	str	wzr, [sp, #28]
  40de2c:	str	xzr, [sp, #40]
  40de30:	b	40de8c <ferror@plt+0xb83c>
  40de34:	ldr	x0, [sp, #64]
  40de38:	bl	40c1fc <ferror@plt+0x9bac>
  40de3c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40de40:	cmp	w0, #0x3
  40de44:	add	x20, x20, #0xa64
  40de48:	b.lt	40d9a8 <ferror@plt+0xb358>  // b.tstop
  40de4c:	ldr	w7, [sp, #212]
  40de50:	ldr	x0, [sp, #64]
  40de54:	ldr	x6, [sp, #48]
  40de58:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40de5c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40de60:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40de64:	mov	w1, #0x3                   	// #3
  40de68:	mov	w3, #0x290                 	// #656
  40de6c:	add	x2, x2, #0x21b
  40de70:	add	x4, x4, #0x29f
  40de74:	add	x5, x5, #0x2f1
  40de78:	str	x23, [sp]
  40de7c:	bl	40becc <ferror@plt+0x987c>
  40de80:	b	40d9a8 <ferror@plt+0xb358>
  40de84:	mov	w25, wzr
  40de88:	add	x27, x27, #0x1
  40de8c:	ldrb	w23, [x27]
  40de90:	cbz	x23, 40dec4 <ferror@plt+0xb874>
  40de94:	bl	4023b0 <__ctype_b_loc@plt>
  40de98:	ldr	x8, [x0]
  40de9c:	ldrh	w8, [x8, x23, lsl #1]
  40dea0:	tbz	w8, #13, 40de84 <ferror@plt+0xb834>
  40dea4:	tbz	w25, #0, 40deb8 <ferror@plt+0xb868>
  40dea8:	add	x28, x27, #0x1
  40deac:	mov	w25, #0x1                   	// #1
  40deb0:	add	x27, x27, #0x1
  40deb4:	b	40de8c <ferror@plt+0xb83c>
  40deb8:	cmp	x28, x27
  40debc:	mov	w25, #0x1                   	// #1
  40dec0:	b.cs	40df90 <ferror@plt+0xb940>  // b.hs, b.nlast
  40dec4:	sub	x8, x27, x28
  40dec8:	cmp	x8, #0x5
  40decc:	b.eq	40def8 <ferror@plt+0xb8a8>  // b.none
  40ded0:	cmp	x8, #0x4
  40ded4:	b.ne	40df1c <ferror@plt+0xb8cc>  // b.any
  40ded8:	ldr	w9, [x28]
  40dedc:	mov	w10, #0x7270                	// #29296
  40dee0:	movk	w10, #0x3a65, lsl #16
  40dee4:	cmp	w9, w10
  40dee8:	b.ne	40df1c <ferror@plt+0xb8cc>  // b.any
  40deec:	mov	w20, #0x1                   	// #1
  40def0:	mov	w28, w19
  40def4:	b	40df84 <ferror@plt+0xb934>
  40def8:	ldr	w9, [x28]
  40defc:	ldrb	w10, [x28, #4]
  40df00:	mov	w11, #0x6f70                	// #28528
  40df04:	movk	w11, #0x7473, lsl #16
  40df08:	eor	w9, w9, w11
  40df0c:	mov	w11, #0x3a                  	// #58
  40df10:	eor	w10, w10, w11
  40df14:	orr	w9, w9, w10
  40df18:	cbz	w9, 40df60 <ferror@plt+0xb910>
  40df1c:	cmp	w23, #0x0
  40df20:	cset	w9, eq  // eq = none
  40df24:	and	w9, w9, w25
  40df28:	tbz	w9, #0, 40df34 <ferror@plt+0xb8e4>
  40df2c:	mov	w28, w19
  40df30:	b	40df84 <ferror@plt+0xb934>
  40df34:	cmp	w20, #0x2
  40df38:	b.eq	40df6c <ferror@plt+0xb91c>  // b.none
  40df3c:	cmp	w20, #0x1
  40df40:	mov	w28, w19
  40df44:	b.ne	40df84 <ferror@plt+0xb934>  // b.any
  40df48:	ldr	x9, [sp, #40]
  40df4c:	add	x8, x9, x8
  40df50:	ldr	w9, [sp, #28]
  40df54:	add	w9, w9, #0x1
  40df58:	str	w9, [sp, #28]
  40df5c:	b	40df7c <ferror@plt+0xb92c>
  40df60:	mov	w20, #0x2                   	// #2
  40df64:	mov	w28, w19
  40df68:	b	40df84 <ferror@plt+0xb934>
  40df6c:	ldr	x9, [sp, #40]
  40df70:	mov	w28, w19
  40df74:	add	w28, w19, #0x1
  40df78:	add	x8, x9, x8
  40df7c:	add	x8, x8, #0x1
  40df80:	str	x8, [sp, #40]
  40df84:	cbz	w23, 40dfa8 <ferror@plt+0xb958>
  40df88:	mov	w19, w28
  40df8c:	add	x28, x27, #0x1
  40df90:	add	x27, x27, #0x1
  40df94:	b	40de8c <ferror@plt+0xb83c>
  40df98:	ldr	x25, [sp, #32]
  40df9c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40dfa0:	add	x20, x20, #0xa64
  40dfa4:	b	40d9a0 <ferror@plt+0xb350>
  40dfa8:	ldr	w27, [sp, #28]
  40dfac:	ldr	x10, [sp, #16]
  40dfb0:	ldr	x9, [sp, #40]
  40dfb4:	mov	w23, w28
  40dfb8:	mov	w20, w27
  40dfbc:	add	x8, x23, x20
  40dfc0:	add	x9, x10, x9
  40dfc4:	add	x8, x9, x8, lsl #3
  40dfc8:	add	x0, x8, #0x21
  40dfcc:	mov	x19, x10
  40dfd0:	bl	4021c0 <malloc@plt>
  40dfd4:	cbz	x0, 40e188 <ferror@plt+0xbb38>
  40dfd8:	add	x8, x0, #0x20
  40dfdc:	ldr	x1, [sp, #8]
  40dfe0:	add	x9, x8, x20, lsl #3
  40dfe4:	add	x19, x19, #0x1
  40dfe8:	add	x20, x9, x23, lsl #3
  40dfec:	stp	w27, w28, [x0, #24]
  40dff0:	stp	x8, x9, [x0, #8]
  40dff4:	str	x0, [sp, #40]
  40dff8:	str	x20, [x0]
  40dffc:	mov	x0, x20
  40e000:	mov	x2, x19
  40e004:	bl	401ff0 <memcpy@plt>
  40e008:	mov	w27, wzr
  40e00c:	add	x19, x20, x19
  40e010:	mov	x20, x26
  40e014:	str	wzr, [sp, #28]
  40e018:	str	wzr, [sp, #16]
  40e01c:	b	40e028 <ferror@plt+0xb9d8>
  40e020:	mov	w25, wzr
  40e024:	add	x20, x20, #0x1
  40e028:	ldrb	w28, [x20]
  40e02c:	cbz	x28, 40e060 <ferror@plt+0xba10>
  40e030:	bl	4023b0 <__ctype_b_loc@plt>
  40e034:	ldr	x8, [x0]
  40e038:	ldrh	w8, [x8, x28, lsl #1]
  40e03c:	tbz	w8, #13, 40e020 <ferror@plt+0xb9d0>
  40e040:	tbz	w25, #0, 40e054 <ferror@plt+0xba04>
  40e044:	add	x26, x20, #0x1
  40e048:	mov	w25, #0x1                   	// #1
  40e04c:	add	x20, x20, #0x1
  40e050:	b	40e028 <ferror@plt+0xb9d8>
  40e054:	cmp	x26, x20
  40e058:	mov	w25, #0x1                   	// #1
  40e05c:	b.cs	40e15c <ferror@plt+0xbb0c>  // b.hs, b.nlast
  40e060:	sub	x23, x20, x26
  40e064:	cmp	x23, #0x5
  40e068:	b.eq	40e090 <ferror@plt+0xba40>  // b.none
  40e06c:	cmp	x23, #0x4
  40e070:	b.ne	40e0b4 <ferror@plt+0xba64>  // b.any
  40e074:	ldr	w8, [x26]
  40e078:	mov	w9, #0x7270                	// #29296
  40e07c:	movk	w9, #0x3a65, lsl #16
  40e080:	cmp	w8, w9
  40e084:	b.ne	40e0b4 <ferror@plt+0xba64>  // b.any
  40e088:	mov	w27, #0x1                   	// #1
  40e08c:	b	40e148 <ferror@plt+0xbaf8>
  40e090:	ldr	w8, [x26]
  40e094:	ldrb	w9, [x26, #4]
  40e098:	mov	w10, #0x6f70                	// #28528
  40e09c:	movk	w10, #0x7473, lsl #16
  40e0a0:	eor	w8, w8, w10
  40e0a4:	mov	w10, #0x3a                  	// #58
  40e0a8:	eor	w9, w9, w10
  40e0ac:	orr	w8, w8, w9
  40e0b0:	cbz	w8, 40e144 <ferror@plt+0xbaf4>
  40e0b4:	cmp	w28, #0x0
  40e0b8:	cset	w8, eq  // eq = none
  40e0bc:	and	w8, w8, w25
  40e0c0:	tbnz	w8, #0, 40e148 <ferror@plt+0xbaf8>
  40e0c4:	cmp	w27, #0x2
  40e0c8:	b.eq	40e114 <ferror@plt+0xbac4>  // b.none
  40e0cc:	adrp	x28, 418000 <ferror@plt+0x159b0>
  40e0d0:	cmp	w27, #0x1
  40e0d4:	add	x28, x28, #0x84
  40e0d8:	b.ne	40e150 <ferror@plt+0xbb00>  // b.any
  40e0dc:	ldr	x8, [sp, #40]
  40e0e0:	ldr	w27, [sp, #28]
  40e0e4:	mov	x0, x19
  40e0e8:	mov	x1, x26
  40e0ec:	ldr	x8, [x8, #8]
  40e0f0:	mov	x2, x23
  40e0f4:	str	x19, [x8, w27, uxtw #3]
  40e0f8:	bl	401ff0 <memcpy@plt>
  40e0fc:	add	x19, x19, x23
  40e100:	add	w27, w27, #0x1
  40e104:	str	w27, [sp, #28]
  40e108:	strb	wzr, [x19], #1
  40e10c:	mov	w27, #0x1                   	// #1
  40e110:	b	40e150 <ferror@plt+0xbb00>
  40e114:	ldr	x8, [sp, #40]
  40e118:	ldr	w27, [sp, #16]
  40e11c:	mov	x0, x19
  40e120:	mov	x1, x26
  40e124:	ldr	x8, [x8, #16]
  40e128:	mov	x2, x23
  40e12c:	str	x19, [x8, w27, uxtw #3]
  40e130:	bl	401ff0 <memcpy@plt>
  40e134:	add	x19, x19, x23
  40e138:	add	w27, w27, #0x1
  40e13c:	strb	wzr, [x19], #1
  40e140:	str	w27, [sp, #16]
  40e144:	mov	w27, #0x2                   	// #2
  40e148:	adrp	x28, 418000 <ferror@plt+0x159b0>
  40e14c:	add	x28, x28, #0x84
  40e150:	mov	x26, x20
  40e154:	ldrb	w8, [x26], #1
  40e158:	cbz	w8, 40e164 <ferror@plt+0xbb14>
  40e15c:	add	x20, x20, #0x1
  40e160:	b	40e028 <ferror@plt+0xb9d8>
  40e164:	ldp	x25, x19, [sp, #32]
  40e168:	ldr	x0, [x25, #48]
  40e16c:	mov	x1, x19
  40e170:	bl	40d134 <ferror@plt+0xaae4>
  40e174:	cbz	x0, 40e1dc <ferror@plt+0xbb8c>
  40e178:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40e17c:	str	x0, [x25, #48]
  40e180:	add	x20, x20, #0xa64
  40e184:	b	40d9a8 <ferror@plt+0xb358>
  40e188:	ldr	x25, [sp, #32]
  40e18c:	ldr	x0, [x25]
  40e190:	bl	40c1fc <ferror@plt+0x9bac>
  40e194:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40e198:	adrp	x28, 418000 <ferror@plt+0x159b0>
  40e19c:	cmp	w0, #0x3
  40e1a0:	add	x20, x20, #0xa64
  40e1a4:	add	x28, x28, #0x84
  40e1a8:	b.lt	40d9a8 <ferror@plt+0xb358>  // b.tstop
  40e1ac:	ldr	x0, [x25]
  40e1b0:	ldr	x6, [sp, #8]
  40e1b4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40e1b8:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40e1bc:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40e1c0:	mov	w1, #0x3                   	// #3
  40e1c4:	mov	w3, #0x142                 	// #322
  40e1c8:	add	x2, x2, #0x21b
  40e1cc:	add	x4, x4, #0x32e
  40e1d0:	add	x5, x5, #0x346
  40e1d4:	bl	40becc <ferror@plt+0x987c>
  40e1d8:	b	40d9a8 <ferror@plt+0xb358>
  40e1dc:	mov	x0, x19
  40e1e0:	bl	402400 <free@plt>
  40e1e4:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40e1e8:	add	x20, x20, #0xa64
  40e1ec:	b	40d9a8 <ferror@plt+0xb358>
  40e1f0:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  40e1f4:	add	x0, x0, #0x360
  40e1f8:	mov	w1, #0x80000               	// #524288
  40e1fc:	bl	4021d0 <open@plt>
  40e200:	tbnz	w0, #31, 40e3d4 <ferror@plt+0xbd84>
  40e204:	add	x1, sp, #0xd8
  40e208:	mov	w2, #0x1000                	// #4096
  40e20c:	mov	w21, w0
  40e210:	add	x19, sp, #0xd8
  40e214:	bl	40b88c <ferror@plt+0x923c>
  40e218:	mov	x20, x0
  40e21c:	mov	w0, w21
  40e220:	bl	4022b0 <close@plt>
  40e224:	tbnz	w20, #31, 40e38c <ferror@plt+0xbd3c>
  40e228:	mov	x2, xzr
  40e22c:	mov	x3, xzr
  40e230:	mov	w9, wzr
  40e234:	orr	x20, x19, #0x1
  40e238:	mov	w8, #0x1                   	// #1
  40e23c:	b	40e260 <ferror@plt+0xbc10>
  40e240:	cmp	x2, #0x0
  40e244:	cset	w10, ne  // ne = any
  40e248:	cmp	x3, #0x0
  40e24c:	cset	w11, ne  // ne = any
  40e250:	and	w10, w10, w11
  40e254:	mov	w9, wzr
  40e258:	orr	w8, w10, w8
  40e25c:	add	x20, x20, #0x1
  40e260:	ldurb	w10, [x20, #-1]
  40e264:	cmp	w10, #0x22
  40e268:	b.eq	40e288 <ferror@plt+0xbc38>  // b.none
  40e26c:	cbz	w10, 40e374 <ferror@plt+0xbd24>
  40e270:	cmp	w10, #0xa
  40e274:	b.eq	40e374 <ferror@plt+0xbd24>  // b.none
  40e278:	tbz	w9, #0, 40e29c <ferror@plt+0xbc4c>
  40e27c:	mov	w9, #0x1                   	// #1
  40e280:	add	x20, x20, #0x1
  40e284:	b	40e260 <ferror@plt+0xbc10>
  40e288:	tbnz	w9, #0, 40e240 <ferror@plt+0xbbf0>
  40e28c:	mov	w8, wzr
  40e290:	mov	w9, #0x1                   	// #1
  40e294:	add	x20, x20, #0x1
  40e298:	b	40e260 <ferror@plt+0xbc10>
  40e29c:	cmp	w10, #0x3d
  40e2a0:	b.eq	40e2e4 <ferror@plt+0xbc94>  // b.none
  40e2a4:	cmp	w10, #0x2e
  40e2a8:	b.eq	40e2fc <ferror@plt+0xbcac>  // b.none
  40e2ac:	cmp	w10, #0x20
  40e2b0:	b.ne	40e30c <ferror@plt+0xbcbc>  // b.any
  40e2b4:	sturb	wzr, [x20, #-1]
  40e2b8:	tbz	w8, #0, 40e2c8 <ferror@plt+0xbc78>
  40e2bc:	mov	x0, x25
  40e2c0:	mov	x1, x19
  40e2c4:	bl	40e9c0 <ferror@plt+0xc370>
  40e2c8:	mov	x2, xzr
  40e2cc:	mov	x3, xzr
  40e2d0:	mov	w9, wzr
  40e2d4:	mov	w8, #0x1                   	// #1
  40e2d8:	mov	x19, x20
  40e2dc:	add	x20, x20, #0x1
  40e2e0:	b	40e260 <ferror@plt+0xbc10>
  40e2e4:	cmp	x2, #0x0
  40e2e8:	cset	w10, ne  // ne = any
  40e2ec:	mov	w9, wzr
  40e2f0:	csel	x3, x3, x20, eq  // eq = none
  40e2f4:	and	w8, w8, w10
  40e2f8:	b	40e304 <ferror@plt+0xbcb4>
  40e2fc:	mov	w9, wzr
  40e300:	cbz	x2, 40e318 <ferror@plt+0xbcc8>
  40e304:	add	x20, x20, #0x1
  40e308:	b	40e260 <ferror@plt+0xbc10>
  40e30c:	mov	w9, wzr
  40e310:	add	x20, x20, #0x1
  40e314:	b	40e260 <ferror@plt+0xbc10>
  40e318:	sturb	wzr, [x20, #-1]
  40e31c:	mov	x2, x20
  40e320:	add	x20, x20, #0x1
  40e324:	b	40e260 <ferror@plt+0xbc10>
  40e328:	mov	x20, x19
  40e32c:	ldr	x19, [sp, #72]
  40e330:	cbz	x19, 40e350 <ferror@plt+0xbd00>
  40e334:	ldr	x0, [x19, #16]
  40e338:	bl	402400 <free@plt>
  40e33c:	mov	x0, x19
  40e340:	bl	40d278 <ferror@plt+0xac28>
  40e344:	mov	x19, x0
  40e348:	cbnz	x0, 40e334 <ferror@plt+0xbce4>
  40e34c:	str	xzr, [sp, #72]
  40e350:	cbz	x20, 40e36c <ferror@plt+0xbd1c>
  40e354:	ldr	x0, [x20, #16]
  40e358:	bl	402400 <free@plt>
  40e35c:	mov	x0, x20
  40e360:	bl	40d278 <ferror@plt+0xac28>
  40e364:	mov	x20, x0
  40e368:	cbnz	x0, 40e354 <ferror@plt+0xbd04>
  40e36c:	mov	w0, #0xfffffff4            	// #-12
  40e370:	b	40e3d8 <ferror@plt+0xbd88>
  40e374:	sturb	wzr, [x20, #-1]
  40e378:	tbz	w8, #0, 40e3d4 <ferror@plt+0xbd84>
  40e37c:	mov	x0, x25
  40e380:	mov	x1, x19
  40e384:	bl	40e9c0 <ferror@plt+0xc370>
  40e388:	b	40e3d4 <ferror@plt+0xbd84>
  40e38c:	ldr	x0, [x25]
  40e390:	bl	40c1fc <ferror@plt+0x9bac>
  40e394:	cmp	w0, #0x3
  40e398:	b.lt	40e3d4 <ferror@plt+0xbd84>  // b.tstop
  40e39c:	ldr	x19, [x25]
  40e3a0:	neg	w0, w20
  40e3a4:	bl	4022a0 <strerror@plt>
  40e3a8:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40e3ac:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40e3b0:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40e3b4:	mov	x6, x0
  40e3b8:	add	x2, x2, #0x21b
  40e3bc:	add	x4, x4, #0x36e
  40e3c0:	add	x5, x5, #0x389
  40e3c4:	mov	w1, #0x3                   	// #3
  40e3c8:	mov	w3, #0x201                 	// #513
  40e3cc:	mov	x0, x19
  40e3d0:	bl	40becc <ferror@plt+0x987c>
  40e3d4:	mov	w0, wzr
  40e3d8:	add	sp, sp, #0x1, lsl #12
  40e3dc:	add	sp, sp, #0xe0
  40e3e0:	ldp	x20, x19, [sp, #80]
  40e3e4:	ldp	x22, x21, [sp, #64]
  40e3e8:	ldp	x24, x23, [sp, #48]
  40e3ec:	ldp	x26, x25, [sp, #32]
  40e3f0:	ldp	x28, x27, [sp, #16]
  40e3f4:	ldp	x29, x30, [sp], #96
  40e3f8:	ret
  40e3fc:	stp	x29, x30, [sp, #-96]!
  40e400:	stp	x22, x21, [sp, #64]
  40e404:	stp	x20, x19, [sp, #80]
  40e408:	mov	x21, x1
  40e40c:	mov	x19, x0
  40e410:	str	x27, [sp, #16]
  40e414:	stp	x26, x25, [sp, #32]
  40e418:	stp	x24, x23, [sp, #48]
  40e41c:	mov	x29, sp
  40e420:	cbz	x2, 40e468 <ferror@plt+0xbe18>
  40e424:	mov	x22, x2
  40e428:	mov	w26, wzr
  40e42c:	ldr	x23, [x19]
  40e430:	cbz	x23, 40e480 <ferror@plt+0xbe30>
  40e434:	mov	x20, x23
  40e438:	ldr	x8, [x20, #16]
  40e43c:	mov	x0, x22
  40e440:	add	x1, x8, #0x9
  40e444:	bl	402390 <strcmp@plt>
  40e448:	cmp	w0, #0x1
  40e44c:	b.lt	40e48c <ferror@plt+0xbe3c>  // b.tstop
  40e450:	ldr	x8, [x20]
  40e454:	cmp	x8, x23
  40e458:	csel	x20, xzr, x8, eq  // eq = none
  40e45c:	cbnz	x20, 40e438 <ferror@plt+0xbde8>
  40e460:	mov	w27, #0x1                   	// #1
  40e464:	b	40e494 <ferror@plt+0xbe44>
  40e468:	mov	x0, x21
  40e46c:	bl	4023a0 <basename@plt>
  40e470:	mov	x22, x0
  40e474:	mov	w26, #0x1                   	// #1
  40e478:	ldr	x23, [x19]
  40e47c:	cbnz	x23, 40e434 <ferror@plt+0xbde4>
  40e480:	mov	x20, xzr
  40e484:	mov	w27, #0x1                   	// #1
  40e488:	b	40e494 <ferror@plt+0xbe44>
  40e48c:	cbz	w0, 40e50c <ferror@plt+0xbebc>
  40e490:	mov	w27, wzr
  40e494:	mov	x0, x22
  40e498:	bl	402030 <strlen@plt>
  40e49c:	mov	x25, x0
  40e4a0:	add	x0, x0, #0x11
  40e4a4:	bl	4021c0 <malloc@plt>
  40e4a8:	cbz	x0, 40e50c <ferror@plt+0xbebc>
  40e4ac:	mov	x24, x0
  40e4b0:	add	x0, x0, #0x9
  40e4b4:	add	x2, x25, #0x1
  40e4b8:	mov	x1, x22
  40e4bc:	bl	401ff0 <memcpy@plt>
  40e4c0:	str	x21, [x24]
  40e4c4:	strb	w26, [x24, #8]
  40e4c8:	cbz	w27, 40e4e0 <ferror@plt+0xbe90>
  40e4cc:	mov	x0, x23
  40e4d0:	mov	x1, x24
  40e4d4:	bl	40d134 <ferror@plt+0xaae4>
  40e4d8:	cbnz	x0, 40e4f8 <ferror@plt+0xbea8>
  40e4dc:	b	40e538 <ferror@plt+0xbee8>
  40e4e0:	cmp	x20, x23
  40e4e4:	b.eq	40e528 <ferror@plt+0xbed8>  // b.none
  40e4e8:	mov	x0, x20
  40e4ec:	mov	x1, x24
  40e4f0:	bl	40d198 <ferror@plt+0xab48>
  40e4f4:	cbz	x0, 40e538 <ferror@plt+0xbee8>
  40e4f8:	tbnz	w27, #0, 40e508 <ferror@plt+0xbeb8>
  40e4fc:	ldr	x8, [x19]
  40e500:	cmp	x20, x8
  40e504:	b.ne	40e50c <ferror@plt+0xbebc>  // b.any
  40e508:	str	x0, [x19]
  40e50c:	ldp	x20, x19, [sp, #80]
  40e510:	ldp	x22, x21, [sp, #64]
  40e514:	ldp	x24, x23, [sp, #48]
  40e518:	ldp	x26, x25, [sp, #32]
  40e51c:	ldr	x27, [sp, #16]
  40e520:	ldp	x29, x30, [sp], #96
  40e524:	ret
  40e528:	mov	x0, x23
  40e52c:	mov	x1, x24
  40e530:	bl	40d220 <ferror@plt+0xabd0>
  40e534:	cbnz	x0, 40e4f8 <ferror@plt+0xbea8>
  40e538:	mov	x0, x24
  40e53c:	ldp	x20, x19, [sp, #80]
  40e540:	ldp	x22, x21, [sp, #64]
  40e544:	ldp	x24, x23, [sp, #48]
  40e548:	ldp	x26, x25, [sp, #32]
  40e54c:	ldr	x27, [sp, #16]
  40e550:	ldp	x29, x30, [sp], #96
  40e554:	b	402400 <free@plt>
  40e558:	stp	x29, x30, [sp, #-32]!
  40e55c:	stp	x20, x19, [sp, #16]
  40e560:	mov	x29, sp
  40e564:	cbz	x0, 40e5ac <ferror@plt+0xbf5c>
  40e568:	mov	x20, x0
  40e56c:	mov	w0, #0x1                   	// #1
  40e570:	mov	w1, #0x30                  	// #48
  40e574:	bl	402230 <calloc@plt>
  40e578:	mov	x19, x0
  40e57c:	mov	x0, x20
  40e580:	bl	40d12c <ferror@plt+0xaadc>
  40e584:	cbz	x19, 40e59c <ferror@plt+0xbf4c>
  40e588:	ldr	x8, [x0, #16]
  40e58c:	adrp	x9, 40d000 <ferror@plt+0xa9b0>
  40e590:	add	x9, x9, #0x410
  40e594:	str	x9, [x19, #32]
  40e598:	str	x8, [x19, #8]
  40e59c:	mov	x0, x19
  40e5a0:	ldp	x20, x19, [sp, #16]
  40e5a4:	ldp	x29, x30, [sp], #32
  40e5a8:	ret
  40e5ac:	mov	x19, xzr
  40e5b0:	mov	x0, x19
  40e5b4:	ldp	x20, x19, [sp, #16]
  40e5b8:	ldp	x29, x30, [sp], #32
  40e5bc:	ret
  40e5c0:	stp	x29, x30, [sp, #-48]!
  40e5c4:	str	x21, [sp, #16]
  40e5c8:	stp	x20, x19, [sp, #32]
  40e5cc:	mov	x29, sp
  40e5d0:	cbz	x0, 40e61c <ferror@plt+0xbfcc>
  40e5d4:	mov	x20, x0
  40e5d8:	mov	w0, #0x1                   	// #1
  40e5dc:	mov	w1, #0x30                  	// #48
  40e5e0:	mov	w21, #0x1                   	// #1
  40e5e4:	bl	402230 <calloc@plt>
  40e5e8:	mov	x19, x0
  40e5ec:	mov	x0, x20
  40e5f0:	bl	40d12c <ferror@plt+0xaadc>
  40e5f4:	cbz	x19, 40e620 <ferror@plt+0xbfd0>
  40e5f8:	str	w21, [x19]
  40e5fc:	ldr	x8, [x0, #40]
  40e600:	adrp	x9, 40d000 <ferror@plt+0xa9b0>
  40e604:	adrp	x10, 40d000 <ferror@plt+0xa9b0>
  40e608:	add	x9, x9, #0x454
  40e60c:	add	x10, x10, #0x448
  40e610:	str	x8, [x19, #8]
  40e614:	stp	x9, x10, [x19, #32]
  40e618:	b	40e620 <ferror@plt+0xbfd0>
  40e61c:	mov	x19, xzr
  40e620:	mov	x0, x19
  40e624:	ldp	x20, x19, [sp, #32]
  40e628:	ldr	x21, [sp, #16]
  40e62c:	ldp	x29, x30, [sp], #48
  40e630:	ret
  40e634:	stp	x29, x30, [sp, #-32]!
  40e638:	stp	x20, x19, [sp, #16]
  40e63c:	mov	x29, sp
  40e640:	cbz	x0, 40e698 <ferror@plt+0xc048>
  40e644:	mov	x20, x0
  40e648:	mov	w0, #0x1                   	// #1
  40e64c:	mov	w1, #0x30                  	// #48
  40e650:	bl	402230 <calloc@plt>
  40e654:	mov	x19, x0
  40e658:	mov	x0, x20
  40e65c:	bl	40d12c <ferror@plt+0xaadc>
  40e660:	cbz	x19, 40e688 <ferror@plt+0xc038>
  40e664:	mov	w8, #0x2                   	// #2
  40e668:	str	w8, [x19]
  40e66c:	ldr	x8, [x0, #32]
  40e670:	adrp	x9, 40d000 <ferror@plt+0xa9b0>
  40e674:	adrp	x10, 40d000 <ferror@plt+0xa9b0>
  40e678:	add	x9, x9, #0x454
  40e67c:	add	x10, x10, #0x448
  40e680:	str	x8, [x19, #8]
  40e684:	stp	x9, x10, [x19, #32]
  40e688:	mov	x0, x19
  40e68c:	ldp	x20, x19, [sp, #16]
  40e690:	ldp	x29, x30, [sp], #32
  40e694:	ret
  40e698:	mov	x19, xzr
  40e69c:	mov	x0, x19
  40e6a0:	ldp	x20, x19, [sp, #16]
  40e6a4:	ldp	x29, x30, [sp], #32
  40e6a8:	ret
  40e6ac:	stp	x29, x30, [sp, #-32]!
  40e6b0:	stp	x20, x19, [sp, #16]
  40e6b4:	mov	x29, sp
  40e6b8:	cbz	x0, 40e710 <ferror@plt+0xc0c0>
  40e6bc:	mov	x20, x0
  40e6c0:	mov	w0, #0x1                   	// #1
  40e6c4:	mov	w1, #0x30                  	// #48
  40e6c8:	bl	402230 <calloc@plt>
  40e6cc:	mov	x19, x0
  40e6d0:	mov	x0, x20
  40e6d4:	bl	40d12c <ferror@plt+0xaadc>
  40e6d8:	cbz	x19, 40e700 <ferror@plt+0xc0b0>
  40e6dc:	mov	w8, #0x3                   	// #3
  40e6e0:	str	w8, [x19]
  40e6e4:	ldr	x8, [x0, #8]
  40e6e8:	adrp	x9, 40d000 <ferror@plt+0xa9b0>
  40e6ec:	adrp	x10, 40d000 <ferror@plt+0xa9b0>
  40e6f0:	add	x9, x9, #0x418
  40e6f4:	add	x10, x10, #0x424
  40e6f8:	str	x8, [x19, #8]
  40e6fc:	stp	x9, x10, [x19, #32]
  40e700:	mov	x0, x19
  40e704:	ldp	x20, x19, [sp, #16]
  40e708:	ldp	x29, x30, [sp], #32
  40e70c:	ret
  40e710:	mov	x19, xzr
  40e714:	mov	x0, x19
  40e718:	ldp	x20, x19, [sp, #16]
  40e71c:	ldp	x29, x30, [sp], #32
  40e720:	ret
  40e724:	stp	x29, x30, [sp, #-32]!
  40e728:	stp	x20, x19, [sp, #16]
  40e72c:	mov	x29, sp
  40e730:	cbz	x0, 40e788 <ferror@plt+0xc138>
  40e734:	mov	x20, x0
  40e738:	mov	w0, #0x1                   	// #1
  40e73c:	mov	w1, #0x30                  	// #48
  40e740:	bl	402230 <calloc@plt>
  40e744:	mov	x19, x0
  40e748:	mov	x0, x20
  40e74c:	bl	40d12c <ferror@plt+0xaadc>
  40e750:	cbz	x19, 40e778 <ferror@plt+0xc128>
  40e754:	mov	w8, #0x4                   	// #4
  40e758:	str	w8, [x19]
  40e75c:	ldr	x8, [x0, #24]
  40e760:	adrp	x9, 40d000 <ferror@plt+0xa9b0>
  40e764:	adrp	x10, 40d000 <ferror@plt+0xa9b0>
  40e768:	add	x9, x9, #0x43c
  40e76c:	add	x10, x10, #0x430
  40e770:	str	x8, [x19, #8]
  40e774:	stp	x9, x10, [x19, #32]
  40e778:	mov	x0, x19
  40e77c:	ldp	x20, x19, [sp, #16]
  40e780:	ldp	x29, x30, [sp], #32
  40e784:	ret
  40e788:	mov	x19, xzr
  40e78c:	mov	x0, x19
  40e790:	ldp	x20, x19, [sp, #16]
  40e794:	ldp	x29, x30, [sp], #32
  40e798:	ret
  40e79c:	stp	x29, x30, [sp, #-48]!
  40e7a0:	str	x21, [sp, #16]
  40e7a4:	stp	x20, x19, [sp, #32]
  40e7a8:	mov	x29, sp
  40e7ac:	cbz	x0, 40e800 <ferror@plt+0xc1b0>
  40e7b0:	mov	x20, x0
  40e7b4:	mov	w0, #0x1                   	// #1
  40e7b8:	mov	w1, #0x30                  	// #48
  40e7bc:	mov	w21, #0x1                   	// #1
  40e7c0:	bl	402230 <calloc@plt>
  40e7c4:	mov	x19, x0
  40e7c8:	mov	x0, x20
  40e7cc:	bl	40d12c <ferror@plt+0xaadc>
  40e7d0:	cbz	x19, 40e804 <ferror@plt+0xc1b4>
  40e7d4:	mov	w8, #0x5                   	// #5
  40e7d8:	str	w8, [x19]
  40e7dc:	ldr	x8, [x0, #48]
  40e7e0:	adrp	x9, 40d000 <ferror@plt+0xa9b0>
  40e7e4:	adrp	x10, 40e000 <ferror@plt+0xb9b0>
  40e7e8:	add	x9, x9, #0x460
  40e7ec:	add	x10, x10, #0xae8
  40e7f0:	stp	x9, x10, [x19, #32]
  40e7f4:	str	x8, [x19, #8]
  40e7f8:	strb	w21, [x19, #4]
  40e7fc:	b	40e804 <ferror@plt+0xc1b4>
  40e800:	mov	x19, xzr
  40e804:	mov	x0, x19
  40e808:	ldp	x20, x19, [sp, #32]
  40e80c:	ldr	x21, [sp, #16]
  40e810:	ldp	x29, x30, [sp], #48
  40e814:	ret
  40e818:	cbz	x0, 40e830 <ferror@plt+0xc1e0>
  40e81c:	ldr	x8, [x0, #16]
  40e820:	cbz	x8, 40e830 <ferror@plt+0xc1e0>
  40e824:	ldr	x1, [x0, #32]
  40e828:	mov	x0, x8
  40e82c:	br	x1
  40e830:	mov	x0, xzr
  40e834:	ret
  40e838:	stp	x29, x30, [sp, #-32]!
  40e83c:	str	x19, [sp, #16]
  40e840:	mov	x29, sp
  40e844:	cbz	x0, 40e87c <ferror@plt+0xc22c>
  40e848:	mov	x19, x0
  40e84c:	ldr	x0, [x0, #16]
  40e850:	cbz	x0, 40e87c <ferror@plt+0xc22c>
  40e854:	ldr	x1, [x19, #40]
  40e858:	cbz	x1, 40e888 <ferror@plt+0xc238>
  40e85c:	ldrb	w8, [x19, #4]
  40e860:	cbz	w8, 40e898 <ferror@plt+0xc248>
  40e864:	ldr	x0, [x19, #24]
  40e868:	bl	402400 <free@plt>
  40e86c:	ldr	x8, [x19, #40]
  40e870:	ldr	x0, [x19, #16]
  40e874:	blr	x8
  40e878:	str	x0, [x19, #24]
  40e87c:	ldr	x19, [sp, #16]
  40e880:	ldp	x29, x30, [sp], #32
  40e884:	ret
  40e888:	mov	x0, xzr
  40e88c:	ldr	x19, [sp, #16]
  40e890:	ldp	x29, x30, [sp], #32
  40e894:	ret
  40e898:	ldr	x19, [sp, #16]
  40e89c:	ldp	x29, x30, [sp], #32
  40e8a0:	br	x1
  40e8a4:	cbz	x0, 40e8d8 <ferror@plt+0xc288>
  40e8a8:	stp	x29, x30, [sp, #-32]!
  40e8ac:	str	x19, [sp, #16]
  40e8b0:	mov	x19, x0
  40e8b4:	ldp	x0, x1, [x0, #8]
  40e8b8:	mov	x29, sp
  40e8bc:	cbz	x1, 40e8c4 <ferror@plt+0xc274>
  40e8c0:	bl	40d34c <ferror@plt+0xacfc>
  40e8c4:	str	x0, [x19, #16]
  40e8c8:	ldr	x19, [sp, #16]
  40e8cc:	cmp	x0, #0x0
  40e8d0:	cset	w0, ne  // ne = any
  40e8d4:	ldp	x29, x30, [sp], #32
  40e8d8:	ret
  40e8dc:	stp	x29, x30, [sp, #-32]!
  40e8e0:	str	x19, [sp, #16]
  40e8e4:	mov	x19, x0
  40e8e8:	ldr	x0, [x0, #24]
  40e8ec:	mov	x29, sp
  40e8f0:	bl	402400 <free@plt>
  40e8f4:	mov	x0, x19
  40e8f8:	ldr	x19, [sp, #16]
  40e8fc:	ldp	x29, x30, [sp], #32
  40e900:	b	402400 <free@plt>
  40e904:	stp	x29, x30, [sp, #-80]!
  40e908:	stp	x20, x19, [sp, #64]
  40e90c:	mov	x19, x0
  40e910:	mov	x0, x1
  40e914:	str	x25, [sp, #16]
  40e918:	stp	x24, x23, [sp, #32]
  40e91c:	stp	x22, x21, [sp, #48]
  40e920:	mov	x29, sp
  40e924:	mov	x21, x2
  40e928:	mov	x22, x1
  40e92c:	bl	402030 <strlen@plt>
  40e930:	mov	x24, x0
  40e934:	mov	x0, x21
  40e938:	bl	402030 <strlen@plt>
  40e93c:	add	x23, x0, #0x1
  40e940:	add	x25, x24, #0x9
  40e944:	add	x0, x23, x25
  40e948:	bl	4021c0 <malloc@plt>
  40e94c:	mov	x20, x0
  40e950:	cbz	x0, 40e9a4 <ferror@plt+0xc354>
  40e954:	add	x2, x24, #0x1
  40e958:	add	x24, x20, x25
  40e95c:	mov	x0, x20
  40e960:	str	x24, [x0], #8
  40e964:	mov	x1, x22
  40e968:	bl	401ff0 <memcpy@plt>
  40e96c:	mov	x0, x24
  40e970:	mov	x1, x21
  40e974:	mov	x2, x23
  40e978:	bl	401ff0 <memcpy@plt>
  40e97c:	ldr	x0, [x20]
  40e980:	mov	w1, #0x9                   	// #9
  40e984:	mov	w2, #0x20                  	// #32
  40e988:	bl	40b598 <ferror@plt+0x8f48>
  40e98c:	ldr	x0, [x19, #24]
  40e990:	mov	x1, x20
  40e994:	bl	40d134 <ferror@plt+0xaae4>
  40e998:	cbz	x0, 40e9a4 <ferror@plt+0xc354>
  40e99c:	mov	x20, xzr
  40e9a0:	str	x0, [x19, #24]
  40e9a4:	mov	x0, x20
  40e9a8:	ldp	x20, x19, [sp, #64]
  40e9ac:	ldp	x22, x21, [sp, #48]
  40e9b0:	ldp	x24, x23, [sp, #32]
  40e9b4:	ldr	x25, [sp, #16]
  40e9b8:	ldp	x29, x30, [sp], #80
  40e9bc:	b	402400 <free@plt>
  40e9c0:	stp	x29, x30, [sp, #-48]!
  40e9c4:	mov	x29, sp
  40e9c8:	str	x21, [sp, #16]
  40e9cc:	stp	x20, x19, [sp, #32]
  40e9d0:	str	x3, [x29, #24]
  40e9d4:	cbz	x1, 40ead8 <ferror@plt+0xc488>
  40e9d8:	mov	x20, x2
  40e9dc:	cbz	x2, 40ead8 <ferror@plt+0xc488>
  40e9e0:	mov	x21, x1
  40e9e4:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40e9e8:	mov	x19, x0
  40e9ec:	add	x1, x1, #0xfe0
  40e9f0:	mov	x0, x21
  40e9f4:	bl	402390 <strcmp@plt>
  40e9f8:	cbnz	w0, 40ea14 <ferror@plt+0xc3c4>
  40e9fc:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40ea00:	add	x1, x1, #0x3b2
  40ea04:	mov	w2, #0xa                   	// #10
  40ea08:	mov	x0, x20
  40ea0c:	bl	4021e0 <strncmp@plt>
  40ea10:	cbz	w0, 40ea78 <ferror@plt+0xc428>
  40ea14:	mov	x0, x21
  40ea18:	bl	40b658 <ferror@plt+0x9008>
  40ea1c:	tbz	w0, #31, 40ea5c <ferror@plt+0xc40c>
  40ea20:	ldr	x0, [x19]
  40ea24:	bl	40c1fc <ferror@plt+0x9bac>
  40ea28:	cmp	w0, #0x3
  40ea2c:	b.lt	40ea5c <ferror@plt+0xc40c>  // b.tstop
  40ea30:	ldr	x0, [x19]
  40ea34:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40ea38:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40ea3c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40ea40:	add	x2, x2, #0x21b
  40ea44:	add	x4, x4, #0x3bf
  40ea48:	add	x5, x5, #0x3d5
  40ea4c:	mov	w1, #0x3                   	// #3
  40ea50:	mov	w3, #0x1e9                 	// #489
  40ea54:	mov	x6, x21
  40ea58:	bl	40becc <ferror@plt+0x987c>
  40ea5c:	mov	x0, x19
  40ea60:	mov	x1, x21
  40ea64:	mov	x2, x20
  40ea68:	ldp	x20, x19, [sp, #32]
  40ea6c:	ldr	x21, [sp, #16]
  40ea70:	ldp	x29, x30, [sp], #48
  40ea74:	b	40e904 <ferror@plt+0xc2b4>
  40ea78:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40ea7c:	add	x1, x1, #0x3bd
  40ea80:	add	x0, x29, #0x18
  40ea84:	bl	402360 <strsep@plt>
  40ea88:	cbz	x0, 40ead8 <ferror@plt+0xc488>
  40ea8c:	adrp	x20, 41b000 <ferror@plt+0x189b0>
  40ea90:	add	x20, x20, #0x3bd
  40ea94:	b	40eab0 <ferror@plt+0xc460>
  40ea98:	mov	x0, x21
  40ea9c:	bl	402400 <free@plt>
  40eaa0:	add	x0, x29, #0x18
  40eaa4:	mov	x1, x20
  40eaa8:	bl	402360 <strsep@plt>
  40eaac:	cbz	x0, 40ead8 <ferror@plt+0xc488>
  40eab0:	bl	402280 <strdup@plt>
  40eab4:	mov	x21, x0
  40eab8:	cbz	x0, 40ea98 <ferror@plt+0xc448>
  40eabc:	ldr	x0, [x19, #16]
  40eac0:	mov	x1, x21
  40eac4:	bl	40d134 <ferror@plt+0xaae4>
  40eac8:	cbz	x0, 40ea98 <ferror@plt+0xc448>
  40eacc:	mov	x21, xzr
  40ead0:	str	x0, [x19, #16]
  40ead4:	b	40ea98 <ferror@plt+0xc448>
  40ead8:	ldp	x20, x19, [sp, #32]
  40eadc:	ldr	x21, [sp, #16]
  40eae0:	ldp	x29, x30, [sp], #48
  40eae4:	ret
  40eae8:	stp	x29, x30, [sp, #-64]!
  40eaec:	stp	x22, x21, [sp, #32]
  40eaf0:	stp	x20, x19, [sp, #48]
  40eaf4:	ldr	x21, [x0, #16]
  40eaf8:	str	x23, [sp, #16]
  40eafc:	mov	x29, sp
  40eb00:	ldr	w8, [x21, #24]
  40eb04:	cbz	w8, 40eb70 <ferror@plt+0xc520>
  40eb08:	ldr	x9, [x21, #8]
  40eb0c:	sub	w8, w8, #0x1
  40eb10:	ldr	x19, [x9, w8, uxtw #3]
  40eb14:	ldr	x20, [x9]
  40eb18:	mov	x0, x19
  40eb1c:	bl	402030 <strlen@plt>
  40eb20:	add	x8, x19, x0
  40eb24:	sub	x23, x8, x20
  40eb28:	add	x19, x23, #0x6
  40eb2c:	ldr	w8, [x21, #28]
  40eb30:	cbz	w8, 40eb80 <ferror@plt+0xc530>
  40eb34:	ldr	x9, [x21, #16]
  40eb38:	sub	w8, w8, #0x1
  40eb3c:	ldr	x20, [x9, w8, uxtw #3]
  40eb40:	ldr	x22, [x9]
  40eb44:	mov	x0, x20
  40eb48:	bl	402030 <strlen@plt>
  40eb4c:	add	x8, x20, x0
  40eb50:	sub	x22, x8, x22
  40eb54:	add	x8, x19, x22
  40eb58:	add	x19, x8, #0x6
  40eb5c:	mov	x0, x19
  40eb60:	bl	4021c0 <malloc@plt>
  40eb64:	mov	x19, x0
  40eb68:	cbnz	x0, 40eb94 <ferror@plt+0xc544>
  40eb6c:	b	40ee28 <ferror@plt+0xc7d8>
  40eb70:	mov	x23, xzr
  40eb74:	mov	w19, #0x1                   	// #1
  40eb78:	ldr	w8, [x21, #28]
  40eb7c:	cbnz	w8, 40eb34 <ferror@plt+0xc4e4>
  40eb80:	mov	x22, xzr
  40eb84:	mov	x0, x19
  40eb88:	bl	4021c0 <malloc@plt>
  40eb8c:	mov	x19, x0
  40eb90:	cbz	x0, 40ee28 <ferror@plt+0xc7d8>
  40eb94:	mov	x20, x19
  40eb98:	cbz	x23, 40ecc4 <ferror@plt+0xc674>
  40eb9c:	mov	w9, #0x7270                	// #29296
  40eba0:	mov	w8, #0x20                  	// #32
  40eba4:	movk	w9, #0x3a65, lsl #16
  40eba8:	strb	w8, [x19, #4]
  40ebac:	str	w9, [x19]
  40ebb0:	ldr	x8, [x21, #8]
  40ebb4:	add	x20, x19, #0x5
  40ebb8:	add	x2, x23, #0x1
  40ebbc:	mov	x0, x20
  40ebc0:	ldr	x1, [x8]
  40ebc4:	bl	401ff0 <memcpy@plt>
  40ebc8:	cmp	x23, #0x1
  40ebcc:	b.lt	40ecc4 <ferror@plt+0xc674>  // b.tstop
  40ebd0:	add	x8, x23, x19
  40ebd4:	add	x8, x8, #0x5
  40ebd8:	add	x9, x19, #0x6
  40ebdc:	cmp	x8, x9
  40ebe0:	csel	x10, x8, x9, hi  // hi = pmore
  40ebe4:	sub	x10, x10, x19
  40ebe8:	sub	x10, x10, #0x5
  40ebec:	cmp	x10, #0x8
  40ebf0:	b.cc	40ed28 <ferror@plt+0xc6d8>  // b.lo, b.ul, b.last
  40ebf4:	and	x11, x10, #0xfffffffffffffff8
  40ebf8:	add	x20, x20, x11
  40ebfc:	mov	w12, #0x20                  	// #32
  40ec00:	mov	x13, x11
  40ec04:	b	40ec14 <ferror@plt+0xc5c4>
  40ec08:	subs	x13, x13, #0x8
  40ec0c:	add	x9, x9, #0x8
  40ec10:	b.eq	40ecbc <ferror@plt+0xc66c>  // b.none
  40ec14:	ldur	d0, [x9, #-1]
  40ec18:	cmeq	v0.8b, v0.8b, #0
  40ec1c:	umov	w14, v0.b[0]
  40ec20:	tbnz	w14, #0, 40ec60 <ferror@plt+0xc610>
  40ec24:	umov	w14, v0.b[1]
  40ec28:	tbnz	w14, #0, 40ec6c <ferror@plt+0xc61c>
  40ec2c:	umov	w14, v0.b[2]
  40ec30:	tbnz	w14, #0, 40ec78 <ferror@plt+0xc628>
  40ec34:	umov	w14, v0.b[3]
  40ec38:	tbnz	w14, #0, 40ec84 <ferror@plt+0xc634>
  40ec3c:	umov	w14, v0.b[4]
  40ec40:	tbnz	w14, #0, 40ec90 <ferror@plt+0xc640>
  40ec44:	umov	w14, v0.b[5]
  40ec48:	tbnz	w14, #0, 40ec9c <ferror@plt+0xc64c>
  40ec4c:	umov	w14, v0.b[6]
  40ec50:	tbnz	w14, #0, 40eca8 <ferror@plt+0xc658>
  40ec54:	umov	w14, v0.b[7]
  40ec58:	tbz	w14, #0, 40ec08 <ferror@plt+0xc5b8>
  40ec5c:	b	40ecb4 <ferror@plt+0xc664>
  40ec60:	sturb	w12, [x9, #-1]
  40ec64:	umov	w14, v0.b[1]
  40ec68:	tbz	w14, #0, 40ec2c <ferror@plt+0xc5dc>
  40ec6c:	strb	w12, [x9]
  40ec70:	umov	w14, v0.b[2]
  40ec74:	tbz	w14, #0, 40ec34 <ferror@plt+0xc5e4>
  40ec78:	strb	w12, [x9, #1]
  40ec7c:	umov	w14, v0.b[3]
  40ec80:	tbz	w14, #0, 40ec3c <ferror@plt+0xc5ec>
  40ec84:	strb	w12, [x9, #2]
  40ec88:	umov	w14, v0.b[4]
  40ec8c:	tbz	w14, #0, 40ec44 <ferror@plt+0xc5f4>
  40ec90:	strb	w12, [x9, #3]
  40ec94:	umov	w14, v0.b[5]
  40ec98:	tbz	w14, #0, 40ec4c <ferror@plt+0xc5fc>
  40ec9c:	strb	w12, [x9, #4]
  40eca0:	umov	w14, v0.b[6]
  40eca4:	tbz	w14, #0, 40ec54 <ferror@plt+0xc604>
  40eca8:	strb	w12, [x9, #5]
  40ecac:	umov	w14, v0.b[7]
  40ecb0:	tbz	w14, #0, 40ec08 <ferror@plt+0xc5b8>
  40ecb4:	strb	w12, [x9, #6]
  40ecb8:	b	40ec08 <ferror@plt+0xc5b8>
  40ecbc:	cmp	x11, x10
  40ecc0:	b.ne	40ed28 <ferror@plt+0xc6d8>  // b.any
  40ecc4:	cbz	x22, 40ee24 <ferror@plt+0xc7d4>
  40ecc8:	mov	w9, #0x6f70                	// #28528
  40eccc:	mov	w8, #0x203a                	// #8250
  40ecd0:	movk	w9, #0x7473, lsl #16
  40ecd4:	strh	w8, [x20, #4]
  40ecd8:	str	w9, [x20]
  40ecdc:	ldr	x8, [x21, #16]
  40ece0:	add	x21, x20, #0x6
  40ece4:	add	x2, x22, #0x1
  40ece8:	mov	x0, x21
  40ecec:	ldr	x1, [x8]
  40ecf0:	bl	401ff0 <memcpy@plt>
  40ecf4:	cmp	x22, #0x1
  40ecf8:	b.lt	40ed4c <ferror@plt+0xc6fc>  // b.tstop
  40ecfc:	add	x8, x22, x20
  40ed00:	add	x8, x8, #0x6
  40ed04:	add	x9, x20, #0x7
  40ed08:	cmp	x8, x9
  40ed0c:	csel	x9, x8, x9, hi  // hi = pmore
  40ed10:	sub	x9, x9, x20
  40ed14:	sub	x9, x9, #0x6
  40ed18:	cmp	x9, #0x8
  40ed1c:	b.cs	40ed54 <ferror@plt+0xc704>  // b.hs, b.nlast
  40ed20:	mov	x20, x21
  40ed24:	b	40ee40 <ferror@plt+0xc7f0>
  40ed28:	mov	w9, #0x20                  	// #32
  40ed2c:	b	40ed3c <ferror@plt+0xc6ec>
  40ed30:	add	x20, x20, #0x1
  40ed34:	cmp	x20, x8
  40ed38:	b.cs	40ecc4 <ferror@plt+0xc674>  // b.hs, b.nlast
  40ed3c:	ldrb	w10, [x20]
  40ed40:	cbnz	w10, 40ed30 <ferror@plt+0xc6e0>
  40ed44:	strb	w9, [x20]
  40ed48:	b	40ed30 <ferror@plt+0xc6e0>
  40ed4c:	mov	x20, x21
  40ed50:	b	40ee24 <ferror@plt+0xc7d4>
  40ed54:	and	x10, x9, #0xfffffffffffffff8
  40ed58:	add	x20, x21, x10
  40ed5c:	mov	w11, #0x20                  	// #32
  40ed60:	mov	x12, x10
  40ed64:	b	40ed74 <ferror@plt+0xc724>
  40ed68:	subs	x12, x12, #0x8
  40ed6c:	add	x21, x21, #0x8
  40ed70:	b.eq	40ee1c <ferror@plt+0xc7cc>  // b.none
  40ed74:	ldr	d0, [x21]
  40ed78:	cmeq	v0.8b, v0.8b, #0
  40ed7c:	umov	w13, v0.b[0]
  40ed80:	tbnz	w13, #0, 40edc0 <ferror@plt+0xc770>
  40ed84:	umov	w13, v0.b[1]
  40ed88:	tbnz	w13, #0, 40edcc <ferror@plt+0xc77c>
  40ed8c:	umov	w13, v0.b[2]
  40ed90:	tbnz	w13, #0, 40edd8 <ferror@plt+0xc788>
  40ed94:	umov	w13, v0.b[3]
  40ed98:	tbnz	w13, #0, 40ede4 <ferror@plt+0xc794>
  40ed9c:	umov	w13, v0.b[4]
  40eda0:	tbnz	w13, #0, 40edf0 <ferror@plt+0xc7a0>
  40eda4:	umov	w13, v0.b[5]
  40eda8:	tbnz	w13, #0, 40edfc <ferror@plt+0xc7ac>
  40edac:	umov	w13, v0.b[6]
  40edb0:	tbnz	w13, #0, 40ee08 <ferror@plt+0xc7b8>
  40edb4:	umov	w13, v0.b[7]
  40edb8:	tbz	w13, #0, 40ed68 <ferror@plt+0xc718>
  40edbc:	b	40ee14 <ferror@plt+0xc7c4>
  40edc0:	strb	w11, [x21]
  40edc4:	umov	w13, v0.b[1]
  40edc8:	tbz	w13, #0, 40ed8c <ferror@plt+0xc73c>
  40edcc:	strb	w11, [x21, #1]
  40edd0:	umov	w13, v0.b[2]
  40edd4:	tbz	w13, #0, 40ed94 <ferror@plt+0xc744>
  40edd8:	strb	w11, [x21, #2]
  40eddc:	umov	w13, v0.b[3]
  40ede0:	tbz	w13, #0, 40ed9c <ferror@plt+0xc74c>
  40ede4:	strb	w11, [x21, #3]
  40ede8:	umov	w13, v0.b[4]
  40edec:	tbz	w13, #0, 40eda4 <ferror@plt+0xc754>
  40edf0:	strb	w11, [x21, #4]
  40edf4:	umov	w13, v0.b[5]
  40edf8:	tbz	w13, #0, 40edac <ferror@plt+0xc75c>
  40edfc:	strb	w11, [x21, #5]
  40ee00:	umov	w13, v0.b[6]
  40ee04:	tbz	w13, #0, 40edb4 <ferror@plt+0xc764>
  40ee08:	strb	w11, [x21, #6]
  40ee0c:	umov	w13, v0.b[7]
  40ee10:	tbz	w13, #0, 40ed68 <ferror@plt+0xc718>
  40ee14:	strb	w11, [x21, #7]
  40ee18:	b	40ed68 <ferror@plt+0xc718>
  40ee1c:	cmp	x10, x9
  40ee20:	b.ne	40ee40 <ferror@plt+0xc7f0>  // b.any
  40ee24:	strb	wzr, [x20]
  40ee28:	mov	x0, x19
  40ee2c:	ldp	x20, x19, [sp, #48]
  40ee30:	ldp	x22, x21, [sp, #32]
  40ee34:	ldr	x23, [sp, #16]
  40ee38:	ldp	x29, x30, [sp], #64
  40ee3c:	ret
  40ee40:	mov	w9, #0x20                  	// #32
  40ee44:	b	40ee54 <ferror@plt+0xc804>
  40ee48:	add	x20, x20, #0x1
  40ee4c:	cmp	x20, x8
  40ee50:	b.cs	40ee24 <ferror@plt+0xc7d4>  // b.hs, b.nlast
  40ee54:	ldrb	w10, [x20]
  40ee58:	cbnz	w10, 40ee48 <ferror@plt+0xc7f8>
  40ee5c:	strb	w9, [x20]
  40ee60:	b	40ee48 <ferror@plt+0xc7f8>
  40ee64:	stp	x29, x30, [sp, #-32]!
  40ee68:	str	x19, [sp, #16]
  40ee6c:	mov	x29, sp
  40ee70:	cbz	x0, 40ee84 <ferror@plt+0xc834>
  40ee74:	ldr	x19, [x0]
  40ee78:	bl	402400 <free@plt>
  40ee7c:	mov	x0, x19
  40ee80:	cbnz	x19, 40ee74 <ferror@plt+0xc824>
  40ee84:	ldr	x19, [sp, #16]
  40ee88:	ldp	x29, x30, [sp], #32
  40ee8c:	ret
  40ee90:	sub	sp, sp, #0x40
  40ee94:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40ee98:	add	x1, x1, #0xb10
  40ee9c:	stp	x29, x30, [sp, #16]
  40eea0:	str	x21, [sp, #32]
  40eea4:	stp	x20, x19, [sp, #48]
  40eea8:	add	x29, sp, #0x10
  40eeac:	bl	4021b0 <fopen@plt>
  40eeb0:	cbz	x0, 40ef54 <ferror@plt+0xc904>
  40eeb4:	mov	x19, x0
  40eeb8:	bl	4025a0 <__errno_location@plt>
  40eebc:	mov	x20, x0
  40eec0:	str	wzr, [x0]
  40eec4:	sub	x0, x29, #0x4
  40eec8:	mov	w1, #0x4                   	// #4
  40eecc:	mov	w2, #0x1                   	// #1
  40eed0:	mov	x3, x19
  40eed4:	bl	4023e0 <fread@plt>
  40eed8:	ldur	w8, [x29, #-4]
  40eedc:	mov	w9, #0x7b0                 	// #1968
  40eee0:	movk	w9, #0x57f4, lsl #16
  40eee4:	cmp	w8, w9
  40eee8:	b.ne	40ef4c <ferror@plt+0xc8fc>  // b.any
  40eeec:	add	x0, x29, #0x18
  40eef0:	mov	w1, #0x4                   	// #4
  40eef4:	mov	w2, #0x1                   	// #1
  40eef8:	mov	x3, x19
  40eefc:	str	wzr, [x20]
  40ef00:	bl	4023e0 <fread@plt>
  40ef04:	ldrh	w8, [x29, #24]
  40ef08:	cmp	w8, #0x200
  40ef0c:	b.ne	40ef4c <ferror@plt+0xc8fc>  // b.any
  40ef10:	mov	w0, #0x10                  	// #16
  40ef14:	bl	4021c0 <malloc@plt>
  40ef18:	mov	x21, x0
  40ef1c:	str	x19, [x0]
  40ef20:	add	x0, x29, #0x1c
  40ef24:	mov	w1, #0x4                   	// #4
  40ef28:	mov	w2, #0x1                   	// #1
  40ef2c:	mov	x3, x19
  40ef30:	str	wzr, [x20]
  40ef34:	bl	4023e0 <fread@plt>
  40ef38:	ldr	w8, [x29, #28]
  40ef3c:	rev	w8, w8
  40ef40:	str	w8, [x21, #8]
  40ef44:	str	wzr, [x20]
  40ef48:	b	40ef58 <ferror@plt+0xc908>
  40ef4c:	mov	x0, x19
  40ef50:	bl	402180 <fclose@plt>
  40ef54:	mov	x21, xzr
  40ef58:	mov	x0, x21
  40ef5c:	ldp	x20, x19, [sp, #48]
  40ef60:	ldr	x21, [sp, #32]
  40ef64:	ldp	x29, x30, [sp, #16]
  40ef68:	add	sp, sp, #0x40
  40ef6c:	ret
  40ef70:	stp	x29, x30, [sp, #-32]!
  40ef74:	str	x19, [sp, #16]
  40ef78:	mov	x19, x0
  40ef7c:	ldr	x0, [x0]
  40ef80:	mov	x29, sp
  40ef84:	bl	402180 <fclose@plt>
  40ef88:	mov	x0, x19
  40ef8c:	ldr	x19, [sp, #16]
  40ef90:	ldp	x29, x30, [sp], #32
  40ef94:	b	402400 <free@plt>
  40ef98:	sub	sp, sp, #0x40
  40ef9c:	stp	x29, x30, [sp, #16]
  40efa0:	stp	x20, x19, [sp, #48]
  40efa4:	ldr	x8, [x0]
  40efa8:	ldr	w9, [x0, #8]
  40efac:	mov	w19, w1
  40efb0:	str	x21, [sp, #32]
  40efb4:	mov	x0, x8
  40efb8:	mov	w1, w9
  40efbc:	add	x29, sp, #0x10
  40efc0:	mov	x20, x2
  40efc4:	bl	40febc <ferror@plt+0xd86c>
  40efc8:	cbz	x0, 40effc <ferror@plt+0xc9ac>
  40efcc:	mov	x21, x0
  40efd0:	mov	x0, sp
  40efd4:	bl	416c28 <ferror@plt+0x145d8>
  40efd8:	mov	x0, sp
  40efdc:	mov	x1, x20
  40efe0:	bl	416d9c <ferror@plt+0x1474c>
  40efe4:	mov	x1, sp
  40efe8:	mov	x0, x21
  40efec:	mov	w2, w19
  40eff0:	bl	40f010 <ferror@plt+0xc9c0>
  40eff4:	mov	x0, sp
  40eff8:	bl	416c30 <ferror@plt+0x145e0>
  40effc:	ldp	x20, x19, [sp, #48]
  40f000:	ldr	x21, [sp, #32]
  40f004:	ldp	x29, x30, [sp, #16]
  40f008:	add	sp, sp, #0x40
  40f00c:	ret
  40f010:	stp	x29, x30, [sp, #-80]!
  40f014:	stp	x26, x25, [sp, #16]
  40f018:	stp	x24, x23, [sp, #32]
  40f01c:	stp	x22, x21, [sp, #48]
  40f020:	stp	x20, x19, [sp, #64]
  40f024:	ldr	x8, [x0, #8]
  40f028:	mov	x19, x0
  40f02c:	mov	x21, x1
  40f030:	mov	x0, x1
  40f034:	mov	x1, x8
  40f038:	mov	x29, sp
  40f03c:	mov	w20, w2
  40f040:	bl	416d9c <ferror@plt+0x1474c>
  40f044:	ldr	x26, [x19, #16]
  40f048:	mov	w22, w0
  40f04c:	cbz	x26, 40f0b4 <ferror@plt+0xca64>
  40f050:	adrp	x23, 419000 <ferror@plt+0x169b0>
  40f054:	adrp	x24, 417000 <ferror@plt+0x149b0>
  40f058:	add	x23, x23, #0xa65
  40f05c:	add	x24, x24, #0x23d
  40f060:	ldr	x1, [x21]
  40f064:	ldr	w2, [x21, #12]
  40f068:	mov	w0, w20
  40f06c:	bl	40b914 <ferror@plt+0x92c4>
  40f070:	mov	w2, #0x1                   	// #1
  40f074:	mov	w0, w20
  40f078:	mov	x1, x23
  40f07c:	bl	40b914 <ferror@plt+0x92c4>
  40f080:	add	x25, x26, #0x10
  40f084:	mov	x0, x25
  40f088:	bl	402030 <strlen@plt>
  40f08c:	mov	x2, x0
  40f090:	mov	w0, w20
  40f094:	mov	x1, x25
  40f098:	bl	40b914 <ferror@plt+0x92c4>
  40f09c:	mov	w2, #0x1                   	// #1
  40f0a0:	mov	w0, w20
  40f0a4:	mov	x1, x24
  40f0a8:	bl	40b914 <ferror@plt+0x92c4>
  40f0ac:	ldr	x26, [x26]
  40f0b0:	cbnz	x26, 40f060 <ferror@plt+0xca10>
  40f0b4:	ldrb	w23, [x19, #24]
  40f0b8:	ldrb	w8, [x19, #25]
  40f0bc:	cmp	w23, w8
  40f0c0:	b.ls	40f10c <ferror@plt+0xcabc>  // b.plast
  40f0c4:	mov	x0, x21
  40f0c8:	mov	w1, w22
  40f0cc:	bl	416ec8 <ferror@plt+0x14878>
  40f0d0:	ldr	x0, [x19, #8]
  40f0d4:	bl	402400 <free@plt>
  40f0d8:	ldr	x0, [x19, #16]
  40f0dc:	cbz	x0, 40f0f0 <ferror@plt+0xcaa0>
  40f0e0:	ldr	x20, [x0]
  40f0e4:	bl	402400 <free@plt>
  40f0e8:	mov	x0, x20
  40f0ec:	cbnz	x20, 40f0e0 <ferror@plt+0xca90>
  40f0f0:	mov	x0, x19
  40f0f4:	ldp	x20, x19, [sp, #64]
  40f0f8:	ldp	x22, x21, [sp, #48]
  40f0fc:	ldp	x24, x23, [sp, #32]
  40f100:	ldp	x26, x25, [sp, #16]
  40f104:	ldp	x29, x30, [sp], #80
  40f108:	b	402400 <free@plt>
  40f10c:	add	x25, x19, #0x1c
  40f110:	mov	w8, w23
  40f114:	cmp	w23, w8, uxtb
  40f118:	b.cc	40f158 <ferror@plt+0xcb08>  // b.lo, b.ul, b.last
  40f11c:	sub	x8, x25, w8, uxtb #2
  40f120:	ldr	x0, [x19]
  40f124:	ldr	w1, [x8, x23, lsl #2]
  40f128:	bl	40febc <ferror@plt+0xd86c>
  40f12c:	cbz	x0, 40f158 <ferror@plt+0xcb08>
  40f130:	mov	x24, x0
  40f134:	mov	x0, x21
  40f138:	mov	w1, w23
  40f13c:	bl	416d08 <ferror@plt+0x146b8>
  40f140:	mov	x0, x24
  40f144:	mov	x1, x21
  40f148:	mov	w2, w20
  40f14c:	bl	40f010 <ferror@plt+0xc9c0>
  40f150:	mov	x0, x21
  40f154:	bl	416e88 <ferror@plt+0x14838>
  40f158:	ldrb	w8, [x19, #25]
  40f15c:	cmp	w23, w8
  40f160:	b.cs	40f0c4 <ferror@plt+0xca74>  // b.hs, b.nlast
  40f164:	ldrb	w8, [x19, #24]
  40f168:	add	x23, x23, #0x1
  40f16c:	cmp	w23, w8, uxtb
  40f170:	b.cs	40f11c <ferror@plt+0xcacc>  // b.hs, b.nlast
  40f174:	b	40f158 <ferror@plt+0xcb08>
  40f178:	stp	x29, x30, [sp, #-64]!
  40f17c:	stp	x22, x21, [sp, #32]
  40f180:	stp	x20, x19, [sp, #48]
  40f184:	ldr	x8, [x0]
  40f188:	ldr	w9, [x0, #8]
  40f18c:	mov	x20, x1
  40f190:	str	x23, [sp, #16]
  40f194:	mov	x0, x8
  40f198:	mov	w1, w9
  40f19c:	mov	x29, sp
  40f1a0:	bl	40febc <ferror@plt+0xd86c>
  40f1a4:	cbz	x0, 40f2a0 <ferror@plt+0xcc50>
  40f1a8:	mov	x19, x0
  40f1ac:	mov	w22, wzr
  40f1b0:	ldr	x8, [x19, #8]
  40f1b4:	sxtw	x11, w22
  40f1b8:	ldrb	w9, [x20, x11]
  40f1bc:	ldrb	w10, [x8]
  40f1c0:	cbz	w10, 40f1f0 <ferror@plt+0xcba0>
  40f1c4:	add	x11, x20, x11
  40f1c8:	mov	w12, #0x1                   	// #1
  40f1cc:	and	w10, w10, #0xff
  40f1d0:	cmp	w10, w9, uxtb
  40f1d4:	b.ne	40f278 <ferror@plt+0xcc28>  // b.any
  40f1d8:	ldrb	w10, [x8, w12, uxtw]
  40f1dc:	ldrb	w9, [x11, x12]
  40f1e0:	add	x12, x12, #0x1
  40f1e4:	cbnz	w10, 40f1cc <ferror@plt+0xcb7c>
  40f1e8:	add	w10, w22, w12
  40f1ec:	sub	w22, w10, #0x1
  40f1f0:	cbz	w9, 40f2bc <ferror@plt+0xcc6c>
  40f1f4:	ldrb	w10, [x19, #24]
  40f1f8:	cmp	w9, w10
  40f1fc:	b.cc	40f20c <ferror@plt+0xcbbc>  // b.lo, b.ul, b.last
  40f200:	ldrb	w11, [x19, #25]
  40f204:	cmp	w11, w9
  40f208:	b.cs	40f248 <ferror@plt+0xcbf8>  // b.hs, b.nlast
  40f20c:	mov	x21, xzr
  40f210:	mov	x0, x8
  40f214:	bl	402400 <free@plt>
  40f218:	ldr	x0, [x19, #16]
  40f21c:	cbz	x0, 40f230 <ferror@plt+0xcbe0>
  40f220:	ldr	x23, [x0]
  40f224:	bl	402400 <free@plt>
  40f228:	mov	x0, x23
  40f22c:	cbnz	x23, 40f220 <ferror@plt+0xcbd0>
  40f230:	mov	x0, x19
  40f234:	bl	402400 <free@plt>
  40f238:	add	w22, w22, #0x1
  40f23c:	mov	x19, x21
  40f240:	cbnz	x21, 40f1b0 <ferror@plt+0xcb60>
  40f244:	b	40f2a0 <ferror@plt+0xcc50>
  40f248:	sub	x8, x9, x10
  40f24c:	add	x8, x19, x8, lsl #2
  40f250:	ldr	x0, [x19]
  40f254:	ldr	w1, [x8, #28]
  40f258:	bl	40febc <ferror@plt+0xd86c>
  40f25c:	ldr	x8, [x19, #8]
  40f260:	mov	x21, x0
  40f264:	mov	x0, x8
  40f268:	bl	402400 <free@plt>
  40f26c:	ldr	x0, [x19, #16]
  40f270:	cbnz	x0, 40f220 <ferror@plt+0xcbd0>
  40f274:	b	40f230 <ferror@plt+0xcbe0>
  40f278:	mov	x0, x8
  40f27c:	bl	402400 <free@plt>
  40f280:	ldr	x0, [x19, #16]
  40f284:	cbz	x0, 40f298 <ferror@plt+0xcc48>
  40f288:	ldr	x20, [x0]
  40f28c:	bl	402400 <free@plt>
  40f290:	mov	x0, x20
  40f294:	cbnz	x20, 40f288 <ferror@plt+0xcc38>
  40f298:	mov	x0, x19
  40f29c:	bl	402400 <free@plt>
  40f2a0:	mov	x20, xzr
  40f2a4:	mov	x0, x20
  40f2a8:	ldp	x20, x19, [sp, #48]
  40f2ac:	ldp	x22, x21, [sp, #32]
  40f2b0:	ldr	x23, [sp, #16]
  40f2b4:	ldp	x29, x30, [sp], #64
  40f2b8:	ret
  40f2bc:	ldr	x9, [x19, #16]
  40f2c0:	cbz	x9, 40f2d8 <ferror@plt+0xcc88>
  40f2c4:	add	x0, x9, #0x10
  40f2c8:	bl	402280 <strdup@plt>
  40f2cc:	ldr	x8, [x19, #8]
  40f2d0:	mov	x20, x0
  40f2d4:	b	40f2dc <ferror@plt+0xcc8c>
  40f2d8:	mov	x20, xzr
  40f2dc:	mov	x0, x8
  40f2e0:	bl	402400 <free@plt>
  40f2e4:	ldr	x0, [x19, #16]
  40f2e8:	cbz	x0, 40f2fc <ferror@plt+0xccac>
  40f2ec:	ldr	x21, [x0]
  40f2f0:	bl	402400 <free@plt>
  40f2f4:	mov	x0, x21
  40f2f8:	cbnz	x21, 40f2ec <ferror@plt+0xcc9c>
  40f2fc:	mov	x0, x19
  40f300:	bl	402400 <free@plt>
  40f304:	b	40f2a4 <ferror@plt+0xcc54>
  40f308:	sub	sp, sp, #0x80
  40f30c:	stp	x29, x30, [sp, #32]
  40f310:	stp	x28, x27, [sp, #48]
  40f314:	stp	x26, x25, [sp, #64]
  40f318:	stp	x24, x23, [sp, #80]
  40f31c:	stp	x22, x21, [sp, #96]
  40f320:	stp	x20, x19, [sp, #112]
  40f324:	ldr	x8, [x0]
  40f328:	ldr	w9, [x0, #8]
  40f32c:	mov	x20, x1
  40f330:	add	x29, sp, #0x20
  40f334:	mov	x0, x8
  40f338:	mov	w1, w9
  40f33c:	bl	40febc <ferror@plt+0xd86c>
  40f340:	mov	x22, x0
  40f344:	add	x0, sp, #0x10
  40f348:	str	xzr, [sp, #8]
  40f34c:	bl	416c28 <ferror@plt+0x145d8>
  40f350:	cbz	x22, 40f5bc <ferror@plt+0xcf6c>
  40f354:	mov	x27, #0x1                   	// #1
  40f358:	movk	x27, #0x20, lsl #16
  40f35c:	mov	w8, wzr
  40f360:	mov	w24, #0x3f                  	// #63
  40f364:	mov	w25, #0x2a                  	// #42
  40f368:	mov	w26, #0x1                   	// #1
  40f36c:	movk	x27, #0x2, lsl #48
  40f370:	ldr	x0, [x22, #8]
  40f374:	mov	x21, xzr
  40f378:	mov	x19, x22
  40f37c:	mov	w28, w8
  40f380:	ldrb	w8, [x0, x21]
  40f384:	sub	w9, w8, #0x2a
  40f388:	cmp	w9, #0x31
  40f38c:	b.hi	40f39c <ferror@plt+0xcd4c>  // b.pmore
  40f390:	lsl	x9, x26, x9
  40f394:	tst	x9, x27
  40f398:	b.ne	40f5a0 <ferror@plt+0xcf50>  // b.any
  40f39c:	cbz	w8, 40f3c8 <ferror@plt+0xcd78>
  40f3a0:	add	w9, w28, w21
  40f3a4:	ldrb	w9, [x20, w9, sxtw]
  40f3a8:	cmp	w8, w9
  40f3ac:	b.ne	40f578 <ferror@plt+0xcf28>  // b.any
  40f3b0:	add	x21, x21, #0x1
  40f3b4:	ldrb	w8, [x0, x21]
  40f3b8:	sub	w9, w8, #0x2a
  40f3bc:	cmp	w9, #0x31
  40f3c0:	b.ls	40f390 <ferror@plt+0xcd40>  // b.plast
  40f3c4:	b	40f39c <ferror@plt+0xcd4c>
  40f3c8:	ldrb	w8, [x19, #24]
  40f3cc:	add	x23, x28, x21
  40f3d0:	cmp	x8, #0x2a
  40f3d4:	b.hi	40f430 <ferror@plt+0xcde0>  // b.pmore
  40f3d8:	ldrb	w9, [x19, #25]
  40f3dc:	cmp	w9, #0x2a
  40f3e0:	b.cc	40f42c <ferror@plt+0xcddc>  // b.lo, b.ul, b.last
  40f3e4:	sub	x8, x25, x8
  40f3e8:	add	x8, x19, x8, lsl #2
  40f3ec:	ldr	x0, [x19]
  40f3f0:	ldr	w1, [x8, #28]
  40f3f4:	bl	40febc <ferror@plt+0xd86c>
  40f3f8:	cbz	x0, 40f42c <ferror@plt+0xcddc>
  40f3fc:	mov	x22, x0
  40f400:	add	x0, sp, #0x10
  40f404:	mov	w1, #0x2a                  	// #42
  40f408:	bl	416d08 <ferror@plt+0x146b8>
  40f40c:	add	x3, x20, w23, sxtw
  40f410:	add	x2, sp, #0x10
  40f414:	add	x4, sp, #0x8
  40f418:	mov	x0, x22
  40f41c:	mov	w1, wzr
  40f420:	bl	4101cc <ferror@plt+0xdb7c>
  40f424:	add	x0, sp, #0x10
  40f428:	bl	416e88 <ferror@plt+0x14838>
  40f42c:	ldrb	w8, [x19, #24]
  40f430:	cmp	w8, #0x3f
  40f434:	b.hi	40f48c <ferror@plt+0xce3c>  // b.pmore
  40f438:	ldrb	w9, [x19, #25]
  40f43c:	cmp	w9, #0x3f
  40f440:	b.cc	40f48c <ferror@plt+0xce3c>  // b.lo, b.ul, b.last
  40f444:	sub	x8, x24, x8
  40f448:	add	x8, x19, x8, lsl #2
  40f44c:	ldr	x0, [x19]
  40f450:	ldr	w1, [x8, #28]
  40f454:	bl	40febc <ferror@plt+0xd86c>
  40f458:	cbz	x0, 40f48c <ferror@plt+0xce3c>
  40f45c:	mov	x22, x0
  40f460:	add	x0, sp, #0x10
  40f464:	mov	w1, #0x3f                  	// #63
  40f468:	bl	416d08 <ferror@plt+0x146b8>
  40f46c:	add	x3, x20, w23, sxtw
  40f470:	add	x2, sp, #0x10
  40f474:	add	x4, sp, #0x8
  40f478:	mov	x0, x22
  40f47c:	mov	w1, wzr
  40f480:	bl	4101cc <ferror@plt+0xdb7c>
  40f484:	add	x0, sp, #0x10
  40f488:	bl	416e88 <ferror@plt+0x14838>
  40f48c:	ldrb	w8, [x19, #24]
  40f490:	cmp	x8, #0x5b
  40f494:	b.hi	40f4f0 <ferror@plt+0xcea0>  // b.pmore
  40f498:	ldrb	w9, [x19, #25]
  40f49c:	cmp	w9, #0x5b
  40f4a0:	b.cc	40f4f0 <ferror@plt+0xcea0>  // b.lo, b.ul, b.last
  40f4a4:	mov	w9, #0x5b                  	// #91
  40f4a8:	sub	x8, x9, x8
  40f4ac:	add	x8, x19, x8, lsl #2
  40f4b0:	ldr	x0, [x19]
  40f4b4:	ldr	w1, [x8, #28]
  40f4b8:	bl	40febc <ferror@plt+0xd86c>
  40f4bc:	cbz	x0, 40f4f0 <ferror@plt+0xcea0>
  40f4c0:	mov	x22, x0
  40f4c4:	add	x0, sp, #0x10
  40f4c8:	mov	w1, #0x5b                  	// #91
  40f4cc:	bl	416d08 <ferror@plt+0x146b8>
  40f4d0:	add	x3, x20, w23, sxtw
  40f4d4:	add	x2, sp, #0x10
  40f4d8:	add	x4, sp, #0x8
  40f4dc:	mov	x0, x22
  40f4e0:	mov	w1, wzr
  40f4e4:	bl	4101cc <ferror@plt+0xdb7c>
  40f4e8:	add	x0, sp, #0x10
  40f4ec:	bl	416e88 <ferror@plt+0x14838>
  40f4f0:	ldrb	w8, [x20, w23, sxtw]
  40f4f4:	cbz	x8, 40f5e8 <ferror@plt+0xcf98>
  40f4f8:	ldrb	w9, [x19, #24]
  40f4fc:	cmp	w8, w9
  40f500:	b.cc	40f510 <ferror@plt+0xcec0>  // b.lo, b.ul, b.last
  40f504:	ldrb	w10, [x19, #25]
  40f508:	cmp	w10, w8
  40f50c:	b.cs	40f54c <ferror@plt+0xcefc>  // b.hs, b.nlast
  40f510:	mov	x22, xzr
  40f514:	ldr	x0, [x19, #8]
  40f518:	bl	402400 <free@plt>
  40f51c:	ldr	x0, [x19, #16]
  40f520:	cbz	x0, 40f534 <ferror@plt+0xcee4>
  40f524:	ldr	x23, [x0]
  40f528:	bl	402400 <free@plt>
  40f52c:	mov	x0, x23
  40f530:	cbnz	x23, 40f524 <ferror@plt+0xced4>
  40f534:	mov	x0, x19
  40f538:	bl	402400 <free@plt>
  40f53c:	add	w8, w28, w21
  40f540:	add	w8, w8, #0x1
  40f544:	cbnz	x22, 40f370 <ferror@plt+0xcd20>
  40f548:	b	40f5bc <ferror@plt+0xcf6c>
  40f54c:	sub	x8, x8, x9
  40f550:	add	x8, x19, x8, lsl #2
  40f554:	ldr	x0, [x19]
  40f558:	ldr	w1, [x8, #28]
  40f55c:	bl	40febc <ferror@plt+0xd86c>
  40f560:	mov	x22, x0
  40f564:	ldr	x0, [x19, #8]
  40f568:	bl	402400 <free@plt>
  40f56c:	ldr	x0, [x19, #16]
  40f570:	cbnz	x0, 40f524 <ferror@plt+0xced4>
  40f574:	b	40f534 <ferror@plt+0xcee4>
  40f578:	bl	402400 <free@plt>
  40f57c:	ldr	x0, [x19, #16]
  40f580:	cbz	x0, 40f594 <ferror@plt+0xcf44>
  40f584:	ldr	x20, [x0]
  40f588:	bl	402400 <free@plt>
  40f58c:	mov	x0, x20
  40f590:	cbnz	x20, 40f584 <ferror@plt+0xcf34>
  40f594:	mov	x0, x19
  40f598:	bl	402400 <free@plt>
  40f59c:	b	40f5bc <ferror@plt+0xcf6c>
  40f5a0:	add	w8, w28, w21
  40f5a4:	add	x3, x20, w8, sxtw
  40f5a8:	add	x2, sp, #0x10
  40f5ac:	add	x4, sp, #0x8
  40f5b0:	mov	x0, x19
  40f5b4:	mov	w1, w21
  40f5b8:	bl	4101cc <ferror@plt+0xdb7c>
  40f5bc:	add	x0, sp, #0x10
  40f5c0:	bl	416c30 <ferror@plt+0x145e0>
  40f5c4:	ldr	x0, [sp, #8]
  40f5c8:	ldp	x20, x19, [sp, #112]
  40f5cc:	ldp	x22, x21, [sp, #96]
  40f5d0:	ldp	x24, x23, [sp, #80]
  40f5d4:	ldp	x26, x25, [sp, #64]
  40f5d8:	ldp	x28, x27, [sp, #48]
  40f5dc:	ldp	x29, x30, [sp, #32]
  40f5e0:	add	sp, sp, #0x80
  40f5e4:	ret
  40f5e8:	ldr	x23, [x19, #16]
  40f5ec:	cbnz	x23, 40f61c <ferror@plt+0xcfcc>
  40f5f0:	ldr	x0, [x19, #8]
  40f5f4:	bl	402400 <free@plt>
  40f5f8:	ldr	x0, [x19, #16]
  40f5fc:	cbz	x0, 40f594 <ferror@plt+0xcf44>
  40f600:	ldr	x20, [x0]
  40f604:	bl	402400 <free@plt>
  40f608:	mov	x0, x20
  40f60c:	cbnz	x20, 40f600 <ferror@plt+0xcfb0>
  40f610:	b	40f594 <ferror@plt+0xcf44>
  40f614:	ldr	x23, [x23]
  40f618:	cbz	x23, 40f5f0 <ferror@plt+0xcfa0>
  40f61c:	ldr	x8, [sp, #8]
  40f620:	ldp	w22, w20, [x23, #8]
  40f624:	cbz	x8, 40f650 <ferror@plt+0xd000>
  40f628:	ldr	w9, [x8, #8]
  40f62c:	cmp	w9, w22
  40f630:	b.cs	40f650 <ferror@plt+0xd000>  // b.hs, b.nlast
  40f634:	mov	x24, x8
  40f638:	ldr	x8, [x8]
  40f63c:	cbz	x8, 40f654 <ferror@plt+0xd004>
  40f640:	ldr	w9, [x8, #8]
  40f644:	cmp	w9, w22
  40f648:	b.cc	40f634 <ferror@plt+0xcfe4>  // b.lo, b.ul, b.last
  40f64c:	b	40f654 <ferror@plt+0xd004>
  40f650:	add	x24, sp, #0x8
  40f654:	add	x0, x20, #0x11
  40f658:	bl	4021c0 <malloc@plt>
  40f65c:	cbz	x0, 40f614 <ferror@plt+0xcfc4>
  40f660:	ldr	x8, [x24]
  40f664:	stp	w22, w20, [x0, #8]
  40f668:	add	x22, x0, #0x10
  40f66c:	mov	x21, x0
  40f670:	add	x1, x23, #0x10
  40f674:	str	x8, [x0]
  40f678:	mov	x0, x22
  40f67c:	mov	x2, x20
  40f680:	bl	401ff0 <memcpy@plt>
  40f684:	strb	wzr, [x22, x20]
  40f688:	str	x21, [x24]
  40f68c:	b	40f614 <ferror@plt+0xcfc4>
  40f690:	sub	sp, sp, #0xc0
  40f694:	stp	x20, x19, [sp, #176]
  40f698:	mov	x20, x0
  40f69c:	mov	w0, #0x20                  	// #32
  40f6a0:	stp	x29, x30, [sp, #128]
  40f6a4:	stp	x24, x23, [sp, #144]
  40f6a8:	stp	x22, x21, [sp, #160]
  40f6ac:	add	x29, sp, #0x80
  40f6b0:	mov	x22, x2
  40f6b4:	mov	x21, x1
  40f6b8:	bl	4021c0 <malloc@plt>
  40f6bc:	cbz	x0, 40f778 <ferror@plt+0xd128>
  40f6c0:	mov	x19, x0
  40f6c4:	mov	w1, #0x80000               	// #524288
  40f6c8:	mov	x0, x21
  40f6cc:	bl	4021d0 <open@plt>
  40f6d0:	tbnz	w0, #31, 40f890 <ferror@plt+0xd240>
  40f6d4:	mov	w21, w0
  40f6d8:	mov	x2, sp
  40f6dc:	mov	w0, wzr
  40f6e0:	mov	w1, w21
  40f6e4:	bl	4024f0 <__fxstat@plt>
  40f6e8:	tbnz	w0, #31, 40f888 <ferror@plt+0xd238>
  40f6ec:	ldr	x1, [sp, #48]
  40f6f0:	cmp	x1, #0xc
  40f6f4:	b.cc	40f888 <ferror@plt+0xd238>  // b.lo, b.ul, b.last
  40f6f8:	mov	w2, #0x1                   	// #1
  40f6fc:	mov	w3, #0x2                   	// #2
  40f700:	mov	x0, xzr
  40f704:	mov	w4, w21
  40f708:	mov	x5, xzr
  40f70c:	bl	4023c0 <mmap@plt>
  40f710:	cmn	x0, #0x1
  40f714:	str	x0, [x19, #8]
  40f718:	b.eq	40f7b4 <ferror@plt+0xd164>  // b.none
  40f71c:	ldr	w24, [x0]
  40f720:	mov	w8, #0x7b0                 	// #1968
  40f724:	movk	w8, #0x57f4, lsl #16
  40f728:	mov	x23, x0
  40f72c:	cmp	w24, w8
  40f730:	b.ne	40f7f8 <ferror@plt+0xd1a8>  // b.any
  40f734:	ldr	w8, [x23, #4]
  40f738:	rev	w8, w8
  40f73c:	lsr	w24, w8, #16
  40f740:	cmp	w24, #0x2
  40f744:	b.ne	40f83c <ferror@plt+0xd1ec>  // b.any
  40f748:	ldr	w8, [x23, #8]
  40f74c:	ldr	x9, [sp, #48]
  40f750:	mov	w0, w21
  40f754:	str	x20, [x19]
  40f758:	rev	w8, w8
  40f75c:	str	x9, [x19, #24]
  40f760:	str	w8, [x19, #16]
  40f764:	bl	4022b0 <close@plt>
  40f768:	mov	x0, sp
  40f76c:	bl	40be9c <ferror@plt+0x984c>
  40f770:	str	x0, [x22]
  40f774:	b	40f89c <ferror@plt+0xd24c>
  40f778:	mov	x0, x20
  40f77c:	bl	40c1fc <ferror@plt+0x9bac>
  40f780:	cmp	w0, #0x3
  40f784:	b.lt	40f898 <ferror@plt+0xd248>  // b.tstop
  40f788:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40f78c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40f790:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40f794:	add	x2, x2, #0x430
  40f798:	add	x4, x4, #0x448
  40f79c:	add	x5, x5, #0x456
  40f7a0:	mov	w1, #0x3                   	// #3
  40f7a4:	mov	w3, #0x2f7                 	// #759
  40f7a8:	mov	x0, x20
  40f7ac:	bl	40becc <ferror@plt+0x987c>
  40f7b0:	b	40f898 <ferror@plt+0xd248>
  40f7b4:	mov	x0, x20
  40f7b8:	bl	40c1fc <ferror@plt+0x9bac>
  40f7bc:	cmp	w0, #0x3
  40f7c0:	b.lt	40f888 <ferror@plt+0xd238>  // b.tstop
  40f7c4:	ldr	x6, [sp, #48]
  40f7c8:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40f7cc:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40f7d0:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40f7d4:	add	x2, x2, #0x430
  40f7d8:	add	x4, x4, #0x448
  40f7dc:	add	x5, x5, #0x462
  40f7e0:	mov	w1, #0x3                   	// #3
  40f7e4:	mov	w3, #0x308                 	// #776
  40f7e8:	mov	x0, x20
  40f7ec:	mov	w7, w21
  40f7f0:	bl	40becc <ferror@plt+0x987c>
  40f7f4:	b	40f888 <ferror@plt+0xd238>
  40f7f8:	mov	x0, x20
  40f7fc:	bl	40c1fc <ferror@plt+0x9bac>
  40f800:	cmp	w0, #0x3
  40f804:	b.lt	40f87c <ferror@plt+0xd22c>  // b.tstop
  40f808:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40f80c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40f810:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40f814:	mov	w7, #0xf457                	// #62551
  40f818:	rev	w6, w24
  40f81c:	add	x2, x2, #0x430
  40f820:	add	x4, x4, #0x448
  40f824:	add	x5, x5, #0x496
  40f828:	mov	w1, #0x3                   	// #3
  40f82c:	mov	w3, #0x313                 	// #787
  40f830:	movk	w7, #0xb007, lsl #16
  40f834:	mov	x0, x20
  40f838:	b	40f878 <ferror@plt+0xd228>
  40f83c:	mov	x0, x20
  40f840:	bl	40c1fc <ferror@plt+0x9bac>
  40f844:	cmp	w0, #0x3
  40f848:	b.lt	40f87c <ferror@plt+0xd22c>  // b.tstop
  40f84c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  40f850:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  40f854:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  40f858:	add	x2, x2, #0x430
  40f85c:	add	x4, x4, #0x448
  40f860:	add	x5, x5, #0x4ba
  40f864:	mov	w1, #0x3                   	// #3
  40f868:	mov	w3, #0x319                 	// #793
  40f86c:	mov	w7, #0x2                   	// #2
  40f870:	mov	x0, x20
  40f874:	mov	w6, w24
  40f878:	bl	40becc <ferror@plt+0x987c>
  40f87c:	ldr	x1, [sp, #48]
  40f880:	mov	x0, x23
  40f884:	bl	402480 <munmap@plt>
  40f888:	mov	w0, w21
  40f88c:	bl	4022b0 <close@plt>
  40f890:	mov	x0, x19
  40f894:	bl	402400 <free@plt>
  40f898:	mov	x19, xzr
  40f89c:	mov	x0, x19
  40f8a0:	ldp	x20, x19, [sp, #176]
  40f8a4:	ldp	x22, x21, [sp, #160]
  40f8a8:	ldp	x24, x23, [sp, #144]
  40f8ac:	ldp	x29, x30, [sp, #128]
  40f8b0:	add	sp, sp, #0xc0
  40f8b4:	ret
  40f8b8:	stp	x29, x30, [sp, #-32]!
  40f8bc:	str	x19, [sp, #16]
  40f8c0:	mov	x19, x0
  40f8c4:	ldr	x0, [x0, #8]
  40f8c8:	ldr	x1, [x19, #24]
  40f8cc:	mov	x29, sp
  40f8d0:	bl	402480 <munmap@plt>
  40f8d4:	mov	x0, x19
  40f8d8:	ldr	x19, [sp, #16]
  40f8dc:	ldp	x29, x30, [sp], #32
  40f8e0:	b	402400 <free@plt>
  40f8e4:	sub	sp, sp, #0x40
  40f8e8:	stp	x29, x30, [sp, #16]
  40f8ec:	stp	x20, x19, [sp, #48]
  40f8f0:	ldr	w8, [x0, #16]
  40f8f4:	mov	w19, w1
  40f8f8:	str	x21, [sp, #32]
  40f8fc:	add	x29, sp, #0x10
  40f900:	mov	w1, w8
  40f904:	mov	x20, x2
  40f908:	bl	410400 <ferror@plt+0xddb0>
  40f90c:	cbz	x0, 40f940 <ferror@plt+0xd2f0>
  40f910:	mov	x21, x0
  40f914:	mov	x0, sp
  40f918:	bl	416c28 <ferror@plt+0x145d8>
  40f91c:	mov	x0, sp
  40f920:	mov	x1, x20
  40f924:	bl	416d9c <ferror@plt+0x1474c>
  40f928:	mov	x1, sp
  40f92c:	mov	x0, x21
  40f930:	mov	w2, w19
  40f934:	bl	40f954 <ferror@plt+0xd304>
  40f938:	mov	x0, sp
  40f93c:	bl	416c30 <ferror@plt+0x145e0>
  40f940:	ldp	x20, x19, [sp, #48]
  40f944:	ldr	x21, [sp, #32]
  40f948:	ldp	x29, x30, [sp, #16]
  40f94c:	add	sp, sp, #0x40
  40f950:	ret
  40f954:	stp	x29, x30, [sp, #-80]!
  40f958:	stp	x26, x25, [sp, #16]
  40f95c:	stp	x24, x23, [sp, #32]
  40f960:	stp	x22, x21, [sp, #48]
  40f964:	stp	x20, x19, [sp, #64]
  40f968:	ldr	x8, [x0, #8]
  40f96c:	mov	x19, x0
  40f970:	mov	x21, x1
  40f974:	mov	x0, x1
  40f978:	mov	x1, x8
  40f97c:	mov	x29, sp
  40f980:	mov	w20, w2
  40f984:	bl	416d9c <ferror@plt+0x1474c>
  40f988:	ldr	w8, [x19, #24]
  40f98c:	mov	w22, w0
  40f990:	cbz	w8, 40f9f8 <ferror@plt+0xd3a8>
  40f994:	ldr	x25, [x19, #16]
  40f998:	adrp	x23, 419000 <ferror@plt+0x169b0>
  40f99c:	adrp	x24, 417000 <ferror@plt+0x149b0>
  40f9a0:	add	x23, x23, #0xa65
  40f9a4:	add	x26, x25, x8, lsl #4
  40f9a8:	add	x24, x24, #0x23d
  40f9ac:	ldr	x1, [x21]
  40f9b0:	ldr	w2, [x21, #12]
  40f9b4:	mov	w0, w20
  40f9b8:	bl	40b914 <ferror@plt+0x92c4>
  40f9bc:	mov	w2, #0x1                   	// #1
  40f9c0:	mov	w0, w20
  40f9c4:	mov	x1, x23
  40f9c8:	bl	40b914 <ferror@plt+0x92c4>
  40f9cc:	ldr	x1, [x25, #8]
  40f9d0:	ldr	w2, [x25, #4]
  40f9d4:	mov	w0, w20
  40f9d8:	bl	40b914 <ferror@plt+0x92c4>
  40f9dc:	mov	w2, #0x1                   	// #1
  40f9e0:	mov	w0, w20
  40f9e4:	mov	x1, x24
  40f9e8:	bl	40b914 <ferror@plt+0x92c4>
  40f9ec:	add	x25, x25, #0x10
  40f9f0:	cmp	x25, x26
  40f9f4:	b.cc	40f9ac <ferror@plt+0xd35c>  // b.lo, b.ul, b.last
  40f9f8:	ldrb	w23, [x19, #32]
  40f9fc:	ldrb	w8, [x19, #33]
  40fa00:	cmp	w23, w8
  40fa04:	b.ls	40fa30 <ferror@plt+0xd3e0>  // b.plast
  40fa08:	mov	x0, x21
  40fa0c:	mov	w1, w22
  40fa10:	bl	416ec8 <ferror@plt+0x14878>
  40fa14:	mov	x0, x19
  40fa18:	ldp	x20, x19, [sp, #64]
  40fa1c:	ldp	x22, x21, [sp, #48]
  40fa20:	ldp	x24, x23, [sp, #32]
  40fa24:	ldp	x26, x25, [sp, #16]
  40fa28:	ldp	x29, x30, [sp], #80
  40fa2c:	b	402400 <free@plt>
  40fa30:	add	x25, x19, #0x24
  40fa34:	mov	w8, w23
  40fa38:	cmp	w23, w8, uxtb
  40fa3c:	b.cc	40fa7c <ferror@plt+0xd42c>  // b.lo, b.ul, b.last
  40fa40:	sub	x8, x25, w8, uxtb #2
  40fa44:	ldr	x0, [x19]
  40fa48:	ldr	w1, [x8, x23, lsl #2]
  40fa4c:	bl	410400 <ferror@plt+0xddb0>
  40fa50:	cbz	x0, 40fa7c <ferror@plt+0xd42c>
  40fa54:	mov	x24, x0
  40fa58:	mov	x0, x21
  40fa5c:	mov	w1, w23
  40fa60:	bl	416d08 <ferror@plt+0x146b8>
  40fa64:	mov	x0, x24
  40fa68:	mov	x1, x21
  40fa6c:	mov	w2, w20
  40fa70:	bl	40f954 <ferror@plt+0xd304>
  40fa74:	mov	x0, x21
  40fa78:	bl	416e88 <ferror@plt+0x14838>
  40fa7c:	ldrb	w8, [x19, #33]
  40fa80:	cmp	w23, w8
  40fa84:	b.cs	40fa08 <ferror@plt+0xd3b8>  // b.hs, b.nlast
  40fa88:	ldrb	w8, [x19, #32]
  40fa8c:	add	x23, x23, #0x1
  40fa90:	cmp	w23, w8, uxtb
  40fa94:	b.cs	40fa40 <ferror@plt+0xd3f0>  // b.hs, b.nlast
  40fa98:	b	40fa7c <ferror@plt+0xd42c>
  40fa9c:	stp	x29, x30, [sp, #-48]!
  40faa0:	stp	x22, x21, [sp, #16]
  40faa4:	stp	x20, x19, [sp, #32]
  40faa8:	ldr	w8, [x0, #16]
  40faac:	mov	x20, x1
  40fab0:	mov	x29, sp
  40fab4:	mov	w1, w8
  40fab8:	bl	410400 <ferror@plt+0xddb0>
  40fabc:	cbz	x0, 40fb5c <ferror@plt+0xd50c>
  40fac0:	mov	x19, x0
  40fac4:	mov	w22, wzr
  40fac8:	ldr	x9, [x19, #8]
  40facc:	sxtw	x11, w22
  40fad0:	ldrb	w8, [x20, x11]
  40fad4:	ldrb	w10, [x9]
  40fad8:	cbz	w10, 40fb08 <ferror@plt+0xd4b8>
  40fadc:	add	x11, x20, x11
  40fae0:	mov	w12, #0x1                   	// #1
  40fae4:	and	w10, w10, #0xff
  40fae8:	cmp	w10, w8, uxtb
  40faec:	b.ne	40fb54 <ferror@plt+0xd504>  // b.any
  40faf0:	ldrb	w10, [x9, w12, uxtw]
  40faf4:	ldrb	w8, [x11, x12]
  40faf8:	add	x12, x12, #0x1
  40fafc:	cbnz	w10, 40fae4 <ferror@plt+0xd494>
  40fb00:	add	w9, w22, w12
  40fb04:	sub	w22, w9, #0x1
  40fb08:	cbz	w8, 40fb74 <ferror@plt+0xd524>
  40fb0c:	ldrb	w9, [x19, #32]
  40fb10:	cmp	w8, w9
  40fb14:	b.cc	40fb54 <ferror@plt+0xd504>  // b.lo, b.ul, b.last
  40fb18:	ldrb	w10, [x19, #33]
  40fb1c:	cmp	w10, w8
  40fb20:	b.cc	40fb54 <ferror@plt+0xd504>  // b.lo, b.ul, b.last
  40fb24:	sub	x8, x8, x9
  40fb28:	add	x8, x19, x8, lsl #2
  40fb2c:	ldr	x0, [x19]
  40fb30:	ldr	w1, [x8, #36]
  40fb34:	bl	410400 <ferror@plt+0xddb0>
  40fb38:	mov	x21, x0
  40fb3c:	mov	x0, x19
  40fb40:	bl	402400 <free@plt>
  40fb44:	add	w22, w22, #0x1
  40fb48:	mov	x19, x21
  40fb4c:	cbnz	x21, 40fac8 <ferror@plt+0xd478>
  40fb50:	b	40fb5c <ferror@plt+0xd50c>
  40fb54:	mov	x0, x19
  40fb58:	bl	402400 <free@plt>
  40fb5c:	mov	x20, xzr
  40fb60:	mov	x0, x20
  40fb64:	ldp	x20, x19, [sp, #32]
  40fb68:	ldp	x22, x21, [sp, #16]
  40fb6c:	ldp	x29, x30, [sp], #48
  40fb70:	ret
  40fb74:	ldr	w8, [x19, #24]
  40fb78:	cbz	w8, 40fb90 <ferror@plt+0xd540>
  40fb7c:	ldr	x8, [x19, #16]
  40fb80:	ldr	x0, [x8, #8]
  40fb84:	bl	402280 <strdup@plt>
  40fb88:	mov	x20, x0
  40fb8c:	b	40fb94 <ferror@plt+0xd544>
  40fb90:	mov	x20, xzr
  40fb94:	mov	x0, x19
  40fb98:	bl	402400 <free@plt>
  40fb9c:	b	40fb60 <ferror@plt+0xd510>
  40fba0:	sub	sp, sp, #0x80
  40fba4:	stp	x29, x30, [sp, #32]
  40fba8:	stp	x28, x27, [sp, #48]
  40fbac:	stp	x26, x25, [sp, #64]
  40fbb0:	stp	x24, x23, [sp, #80]
  40fbb4:	stp	x22, x21, [sp, #96]
  40fbb8:	stp	x20, x19, [sp, #112]
  40fbbc:	ldr	w8, [x0, #16]
  40fbc0:	mov	x20, x1
  40fbc4:	add	x29, sp, #0x20
  40fbc8:	mov	w1, w8
  40fbcc:	bl	410400 <ferror@plt+0xddb0>
  40fbd0:	mov	x19, x0
  40fbd4:	add	x0, sp, #0x10
  40fbd8:	str	xzr, [sp, #8]
  40fbdc:	bl	416c28 <ferror@plt+0x145d8>
  40fbe0:	cbz	x19, 40fe90 <ferror@plt+0xd840>
  40fbe4:	mov	x27, #0x1                   	// #1
  40fbe8:	movk	x27, #0x20, lsl #16
  40fbec:	mov	w9, wzr
  40fbf0:	mov	w24, #0x3f                  	// #63
  40fbf4:	mov	w25, #0x2a                  	// #42
  40fbf8:	mov	w26, #0x1                   	// #1
  40fbfc:	movk	x27, #0x2, lsl #48
  40fc00:	ldr	x8, [x19, #8]
  40fc04:	mov	x21, xzr
  40fc08:	mov	w28, w9
  40fc0c:	ldrb	w9, [x8, x21]
  40fc10:	sub	w10, w9, #0x2a
  40fc14:	cmp	w10, #0x31
  40fc18:	b.hi	40fc28 <ferror@plt+0xd5d8>  // b.pmore
  40fc1c:	lsl	x10, x26, x10
  40fc20:	tst	x10, x27
  40fc24:	b.ne	40fdd0 <ferror@plt+0xd780>  // b.any
  40fc28:	cbz	w9, 40fc54 <ferror@plt+0xd604>
  40fc2c:	add	w10, w28, w21
  40fc30:	ldrb	w10, [x20, w10, sxtw]
  40fc34:	cmp	w9, w10
  40fc38:	b.ne	40fe88 <ferror@plt+0xd838>  // b.any
  40fc3c:	add	x21, x21, #0x1
  40fc40:	ldrb	w9, [x8, x21]
  40fc44:	sub	w10, w9, #0x2a
  40fc48:	cmp	w10, #0x31
  40fc4c:	b.ls	40fc1c <ferror@plt+0xd5cc>  // b.plast
  40fc50:	b	40fc28 <ferror@plt+0xd5d8>
  40fc54:	ldrb	w8, [x19, #32]
  40fc58:	add	x23, x28, x21
  40fc5c:	cmp	x8, #0x2a
  40fc60:	b.hi	40fcbc <ferror@plt+0xd66c>  // b.pmore
  40fc64:	ldrb	w9, [x19, #33]
  40fc68:	cmp	w9, #0x2a
  40fc6c:	b.cc	40fcb8 <ferror@plt+0xd668>  // b.lo, b.ul, b.last
  40fc70:	sub	x8, x25, x8
  40fc74:	add	x8, x19, x8, lsl #2
  40fc78:	ldr	x0, [x19]
  40fc7c:	ldr	w1, [x8, #36]
  40fc80:	bl	410400 <ferror@plt+0xddb0>
  40fc84:	cbz	x0, 40fcb8 <ferror@plt+0xd668>
  40fc88:	mov	x22, x0
  40fc8c:	add	x0, sp, #0x10
  40fc90:	mov	w1, #0x2a                  	// #42
  40fc94:	bl	416d08 <ferror@plt+0x146b8>
  40fc98:	add	x3, x20, w23, sxtw
  40fc9c:	add	x2, sp, #0x10
  40fca0:	add	x4, sp, #0x8
  40fca4:	mov	x0, x22
  40fca8:	mov	w1, wzr
  40fcac:	bl	410628 <ferror@plt+0xdfd8>
  40fcb0:	add	x0, sp, #0x10
  40fcb4:	bl	416e88 <ferror@plt+0x14838>
  40fcb8:	ldrb	w8, [x19, #32]
  40fcbc:	cmp	w8, #0x3f
  40fcc0:	b.hi	40fd18 <ferror@plt+0xd6c8>  // b.pmore
  40fcc4:	ldrb	w9, [x19, #33]
  40fcc8:	cmp	w9, #0x3f
  40fccc:	b.cc	40fd18 <ferror@plt+0xd6c8>  // b.lo, b.ul, b.last
  40fcd0:	sub	x8, x24, x8
  40fcd4:	add	x8, x19, x8, lsl #2
  40fcd8:	ldr	x0, [x19]
  40fcdc:	ldr	w1, [x8, #36]
  40fce0:	bl	410400 <ferror@plt+0xddb0>
  40fce4:	cbz	x0, 40fd18 <ferror@plt+0xd6c8>
  40fce8:	mov	x22, x0
  40fcec:	add	x0, sp, #0x10
  40fcf0:	mov	w1, #0x3f                  	// #63
  40fcf4:	bl	416d08 <ferror@plt+0x146b8>
  40fcf8:	add	x3, x20, w23, sxtw
  40fcfc:	add	x2, sp, #0x10
  40fd00:	add	x4, sp, #0x8
  40fd04:	mov	x0, x22
  40fd08:	mov	w1, wzr
  40fd0c:	bl	410628 <ferror@plt+0xdfd8>
  40fd10:	add	x0, sp, #0x10
  40fd14:	bl	416e88 <ferror@plt+0x14838>
  40fd18:	ldrb	w8, [x19, #32]
  40fd1c:	cmp	x8, #0x5b
  40fd20:	b.hi	40fd7c <ferror@plt+0xd72c>  // b.pmore
  40fd24:	ldrb	w9, [x19, #33]
  40fd28:	cmp	w9, #0x5b
  40fd2c:	b.cc	40fd7c <ferror@plt+0xd72c>  // b.lo, b.ul, b.last
  40fd30:	mov	w9, #0x5b                  	// #91
  40fd34:	sub	x8, x9, x8
  40fd38:	add	x8, x19, x8, lsl #2
  40fd3c:	ldr	x0, [x19]
  40fd40:	ldr	w1, [x8, #36]
  40fd44:	bl	410400 <ferror@plt+0xddb0>
  40fd48:	cbz	x0, 40fd7c <ferror@plt+0xd72c>
  40fd4c:	mov	x22, x0
  40fd50:	add	x0, sp, #0x10
  40fd54:	mov	w1, #0x5b                  	// #91
  40fd58:	bl	416d08 <ferror@plt+0x146b8>
  40fd5c:	add	x3, x20, w23, sxtw
  40fd60:	add	x2, sp, #0x10
  40fd64:	add	x4, sp, #0x8
  40fd68:	mov	x0, x22
  40fd6c:	mov	w1, wzr
  40fd70:	bl	410628 <ferror@plt+0xdfd8>
  40fd74:	add	x0, sp, #0x10
  40fd78:	bl	416e88 <ferror@plt+0x14838>
  40fd7c:	ldrb	w8, [x20, w23, sxtw]
  40fd80:	cbz	x8, 40fdf0 <ferror@plt+0xd7a0>
  40fd84:	ldrb	w9, [x19, #32]
  40fd88:	cmp	w8, w9
  40fd8c:	b.cc	40fe88 <ferror@plt+0xd838>  // b.lo, b.ul, b.last
  40fd90:	ldrb	w10, [x19, #33]
  40fd94:	cmp	w10, w8
  40fd98:	b.cc	40fe88 <ferror@plt+0xd838>  // b.lo, b.ul, b.last
  40fd9c:	sub	x8, x8, x9
  40fda0:	add	x8, x19, x8, lsl #2
  40fda4:	ldr	x0, [x19]
  40fda8:	ldr	w1, [x8, #36]
  40fdac:	bl	410400 <ferror@plt+0xddb0>
  40fdb0:	mov	x22, x0
  40fdb4:	mov	x0, x19
  40fdb8:	bl	402400 <free@plt>
  40fdbc:	add	w8, w28, w21
  40fdc0:	add	w9, w8, #0x1
  40fdc4:	mov	x19, x22
  40fdc8:	cbnz	x22, 40fc00 <ferror@plt+0xd5b0>
  40fdcc:	b	40fe90 <ferror@plt+0xd840>
  40fdd0:	add	w8, w28, w21
  40fdd4:	add	x3, x20, w8, sxtw
  40fdd8:	add	x2, sp, #0x10
  40fddc:	add	x4, sp, #0x8
  40fde0:	mov	x0, x19
  40fde4:	mov	w1, w21
  40fde8:	bl	410628 <ferror@plt+0xdfd8>
  40fdec:	b	40fe90 <ferror@plt+0xd840>
  40fdf0:	ldr	w8, [x19, #24]
  40fdf4:	cbz	w8, 40fe88 <ferror@plt+0xd838>
  40fdf8:	ldr	x24, [x19, #16]
  40fdfc:	add	x25, x24, x8, lsl #4
  40fe00:	b	40fe10 <ferror@plt+0xd7c0>
  40fe04:	add	x24, x24, #0x10
  40fe08:	cmp	x24, x25
  40fe0c:	b.cs	40fe88 <ferror@plt+0xd838>  // b.hs, b.nlast
  40fe10:	ldr	x21, [x24, #8]
  40fe14:	ldr	x8, [sp, #8]
  40fe18:	ldp	w23, w20, [x24]
  40fe1c:	cbz	x8, 40fe48 <ferror@plt+0xd7f8>
  40fe20:	ldr	w9, [x8, #8]
  40fe24:	cmp	w9, w23
  40fe28:	b.cs	40fe48 <ferror@plt+0xd7f8>  // b.hs, b.nlast
  40fe2c:	mov	x26, x8
  40fe30:	ldr	x8, [x8]
  40fe34:	cbz	x8, 40fe4c <ferror@plt+0xd7fc>
  40fe38:	ldr	w9, [x8, #8]
  40fe3c:	cmp	w9, w23
  40fe40:	b.cc	40fe2c <ferror@plt+0xd7dc>  // b.lo, b.ul, b.last
  40fe44:	b	40fe4c <ferror@plt+0xd7fc>
  40fe48:	add	x26, sp, #0x8
  40fe4c:	add	x0, x20, #0x11
  40fe50:	bl	4021c0 <malloc@plt>
  40fe54:	cbz	x0, 40fe04 <ferror@plt+0xd7b4>
  40fe58:	ldr	x8, [x26]
  40fe5c:	stp	w23, w20, [x0, #8]
  40fe60:	add	x23, x0, #0x10
  40fe64:	mov	x22, x0
  40fe68:	str	x8, [x0]
  40fe6c:	mov	x0, x23
  40fe70:	mov	x1, x21
  40fe74:	mov	x2, x20
  40fe78:	bl	401ff0 <memcpy@plt>
  40fe7c:	strb	wzr, [x23, x20]
  40fe80:	str	x22, [x26]
  40fe84:	b	40fe04 <ferror@plt+0xd7b4>
  40fe88:	mov	x0, x19
  40fe8c:	bl	402400 <free@plt>
  40fe90:	add	x0, sp, #0x10
  40fe94:	bl	416c30 <ferror@plt+0x145e0>
  40fe98:	ldr	x0, [sp, #8]
  40fe9c:	ldp	x20, x19, [sp, #112]
  40fea0:	ldp	x22, x21, [sp, #96]
  40fea4:	ldp	x24, x23, [sp, #80]
  40fea8:	ldp	x26, x25, [sp, #64]
  40feac:	ldp	x28, x27, [sp, #48]
  40feb0:	ldp	x29, x30, [sp, #32]
  40feb4:	add	sp, sp, #0x80
  40feb8:	ret
  40febc:	sub	sp, sp, #0x80
  40fec0:	stp	x22, x21, [sp, #96]
  40fec4:	mov	w22, w1
  40fec8:	ands	w1, w1, #0xfffffff
  40fecc:	stp	x29, x30, [sp, #32]
  40fed0:	stp	x28, x27, [sp, #48]
  40fed4:	stp	x26, x25, [sp, #64]
  40fed8:	stp	x24, x23, [sp, #80]
  40fedc:	stp	x20, x19, [sp, #112]
  40fee0:	add	x29, sp, #0x20
  40fee4:	b.eq	40ff28 <ferror@plt+0xd8d8>  // b.none
  40fee8:	mov	w2, wzr
  40feec:	mov	x19, x0
  40fef0:	bl	402310 <fseek@plt>
  40fef4:	tbnz	w0, #31, 40ff28 <ferror@plt+0xd8d8>
  40fef8:	tbnz	w22, #31, 40ff30 <ferror@plt+0xd8e0>
  40fefc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  40ff00:	add	x0, x0, #0x4e6
  40ff04:	bl	402280 <strdup@plt>
  40ff08:	mov	x27, x0
  40ff0c:	tbnz	w22, #29, 40ff90 <ferror@plt+0xd940>
  40ff10:	mov	w0, #0x20                  	// #32
  40ff14:	bl	4021c0 <malloc@plt>
  40ff18:	mov	x20, x0
  40ff1c:	mov	w8, #0x80                  	// #128
  40ff20:	strh	w8, [x0, #24]
  40ff24:	b	410030 <ferror@plt+0xd9e0>
  40ff28:	mov	x20, xzr
  40ff2c:	b	41017c <ferror@plt+0xdb2c>
  40ff30:	add	x0, sp, #0x8
  40ff34:	bl	416c28 <ferror@plt+0x145d8>
  40ff38:	bl	4025a0 <__errno_location@plt>
  40ff3c:	mov	x20, x0
  40ff40:	str	wzr, [x20]
  40ff44:	ldp	x8, x9, [x19, #8]
  40ff48:	cmp	x8, x9
  40ff4c:	b.cs	40ff70 <ferror@plt+0xd920>  // b.hs, b.nlast
  40ff50:	add	x9, x8, #0x1
  40ff54:	str	x9, [x19, #8]
  40ff58:	ldrb	w1, [x8]
  40ff5c:	cbz	w1, 40ff80 <ferror@plt+0xd930>
  40ff60:	add	x0, sp, #0x8
  40ff64:	bl	416d08 <ferror@plt+0x146b8>
  40ff68:	tbnz	w0, #0, 40ff40 <ferror@plt+0xd8f0>
  40ff6c:	b	40ff80 <ferror@plt+0xd930>
  40ff70:	mov	x0, x19
  40ff74:	bl	402620 <__uflow@plt>
  40ff78:	mov	w1, w0
  40ff7c:	cbnz	w1, 40ff60 <ferror@plt+0xd910>
  40ff80:	add	x0, sp, #0x8
  40ff84:	bl	416c38 <ferror@plt+0x145e8>
  40ff88:	mov	x27, x0
  40ff8c:	tbz	w22, #29, 40ff10 <ferror@plt+0xd8c0>
  40ff90:	bl	4025a0 <__errno_location@plt>
  40ff94:	str	wzr, [x0]
  40ff98:	ldp	x10, x9, [x19, #8]
  40ff9c:	mov	x23, x0
  40ffa0:	cmp	x10, x9
  40ffa4:	b.cs	4101a0 <ferror@plt+0xdb50>  // b.hs, b.nlast
  40ffa8:	add	x8, x10, #0x1
  40ffac:	str	x8, [x19, #8]
  40ffb0:	ldrb	w24, [x10]
  40ffb4:	cmp	x8, x9
  40ffb8:	str	wzr, [x23]
  40ffbc:	b.cs	4101bc <ferror@plt+0xdb6c>  // b.hs, b.nlast
  40ffc0:	add	x9, x8, #0x1
  40ffc4:	str	x9, [x19, #8]
  40ffc8:	ldrb	w25, [x8]
  40ffcc:	and	w8, w25, #0xff
  40ffd0:	and	w9, w24, #0xff
  40ffd4:	sub	w26, w8, w9
  40ffd8:	add	w21, w26, #0x1
  40ffdc:	sbfiz	x8, x21, #2, #32
  40ffe0:	add	x0, x8, #0x20
  40ffe4:	bl	4021c0 <malloc@plt>
  40ffe8:	mov	x20, x0
  40ffec:	strb	w24, [x0, #24]
  40fff0:	strb	w25, [x0, #25]
  40fff4:	tbnz	w26, #31, 410030 <ferror@plt+0xd9e0>
  40fff8:	mov	x24, xzr
  40fffc:	add	x0, sp, #0x8
  410000:	mov	w1, #0x4                   	// #4
  410004:	mov	w2, #0x1                   	// #1
  410008:	mov	x3, x19
  41000c:	str	wzr, [x23]
  410010:	bl	4023e0 <fread@plt>
  410014:	ldr	w8, [sp, #8]
  410018:	add	x9, x20, x24, lsl #2
  41001c:	add	x24, x24, #0x1
  410020:	cmp	x21, x24
  410024:	rev	w8, w8
  410028:	str	w8, [x9, #28]
  41002c:	b.ne	40fffc <ferror@plt+0xd9ac>  // b.any
  410030:	mov	x21, x20
  410034:	str	xzr, [x21, #16]!
  410038:	tbz	w22, #30, 410178 <ferror@plt+0xdb28>
  41003c:	str	x27, [sp]
  410040:	bl	4025a0 <__errno_location@plt>
  410044:	mov	x22, x0
  410048:	str	wzr, [x0]
  41004c:	add	x0, sp, #0x8
  410050:	mov	w1, #0x4                   	// #4
  410054:	mov	w2, #0x1                   	// #1
  410058:	mov	x3, x19
  41005c:	bl	4023e0 <fread@plt>
  410060:	ldr	w23, [sp, #8]
  410064:	add	x0, sp, #0x8
  410068:	bl	416c28 <ferror@plt+0x145d8>
  41006c:	cbz	w23, 41016c <ferror@plt+0xdb1c>
  410070:	rev	w28, w23
  410074:	b	410084 <ferror@plt+0xda34>
  410078:	add	x0, sp, #0x8
  41007c:	bl	416f08 <ferror@plt+0x148b8>
  410080:	cbz	w28, 41016c <ferror@plt+0xdb1c>
  410084:	sub	x0, x29, #0x4
  410088:	mov	w1, #0x4                   	// #4
  41008c:	mov	w2, #0x1                   	// #1
  410090:	mov	x3, x19
  410094:	sub	w28, w28, #0x1
  410098:	str	wzr, [x22]
  41009c:	bl	4023e0 <fread@plt>
  4100a0:	ldur	w8, [x29, #-4]
  4100a4:	rev	w26, w8
  4100a8:	str	wzr, [x22]
  4100ac:	ldp	x8, x9, [x19, #8]
  4100b0:	cmp	x8, x9
  4100b4:	b.cs	4100d8 <ferror@plt+0xda88>  // b.hs, b.nlast
  4100b8:	add	x9, x8, #0x1
  4100bc:	str	x9, [x19, #8]
  4100c0:	ldrb	w1, [x8]
  4100c4:	cbz	w1, 4100e8 <ferror@plt+0xda98>
  4100c8:	add	x0, sp, #0x8
  4100cc:	bl	416d08 <ferror@plt+0x146b8>
  4100d0:	tbnz	w0, #0, 4100a8 <ferror@plt+0xda58>
  4100d4:	b	4100e8 <ferror@plt+0xda98>
  4100d8:	mov	x0, x19
  4100dc:	bl	402620 <__uflow@plt>
  4100e0:	mov	w1, w0
  4100e4:	cbnz	w1, 4100c8 <ferror@plt+0xda78>
  4100e8:	add	x0, sp, #0x8
  4100ec:	bl	416c90 <ferror@plt+0x14640>
  4100f0:	ldr	x8, [x21]
  4100f4:	ldr	w23, [sp, #20]
  4100f8:	mov	x24, x0
  4100fc:	cbz	x8, 41012c <ferror@plt+0xdadc>
  410100:	ldr	w9, [x8, #8]
  410104:	mov	x27, x21
  410108:	cmp	w9, w26
  41010c:	b.cs	410130 <ferror@plt+0xdae0>  // b.hs, b.nlast
  410110:	mov	x27, x8
  410114:	ldr	x8, [x8]
  410118:	cbz	x8, 410130 <ferror@plt+0xdae0>
  41011c:	ldr	w9, [x8, #8]
  410120:	cmp	w9, w26
  410124:	b.cc	410110 <ferror@plt+0xdac0>  // b.lo, b.ul, b.last
  410128:	b	410130 <ferror@plt+0xdae0>
  41012c:	mov	x27, x21
  410130:	add	x0, x23, #0x11
  410134:	bl	4021c0 <malloc@plt>
  410138:	cbz	x0, 410078 <ferror@plt+0xda28>
  41013c:	ldr	x8, [x27]
  410140:	stp	w26, w23, [x0, #8]
  410144:	add	x26, x0, #0x10
  410148:	mov	x25, x0
  41014c:	str	x8, [x0]
  410150:	mov	x0, x26
  410154:	mov	x1, x24
  410158:	mov	x2, x23
  41015c:	bl	401ff0 <memcpy@plt>
  410160:	strb	wzr, [x26, x23]
  410164:	str	x25, [x27]
  410168:	b	410078 <ferror@plt+0xda28>
  41016c:	add	x0, sp, #0x8
  410170:	bl	416c30 <ferror@plt+0x145e0>
  410174:	ldr	x27, [sp]
  410178:	stp	x19, x27, [x20]
  41017c:	mov	x0, x20
  410180:	ldp	x20, x19, [sp, #112]
  410184:	ldp	x22, x21, [sp, #96]
  410188:	ldp	x24, x23, [sp, #80]
  41018c:	ldp	x26, x25, [sp, #64]
  410190:	ldp	x28, x27, [sp, #48]
  410194:	ldp	x29, x30, [sp, #32]
  410198:	add	sp, sp, #0x80
  41019c:	ret
  4101a0:	mov	x0, x19
  4101a4:	bl	402620 <__uflow@plt>
  4101a8:	ldp	x8, x9, [x19, #8]
  4101ac:	mov	w24, w0
  4101b0:	cmp	x8, x9
  4101b4:	str	wzr, [x23]
  4101b8:	b.cc	40ffc0 <ferror@plt+0xd970>  // b.lo, b.ul, b.last
  4101bc:	mov	x0, x19
  4101c0:	bl	402620 <__uflow@plt>
  4101c4:	mov	w25, w0
  4101c8:	b	40ffcc <ferror@plt+0xd97c>
  4101cc:	stp	x29, x30, [sp, #-96]!
  4101d0:	stp	x26, x25, [sp, #32]
  4101d4:	stp	x24, x23, [sp, #48]
  4101d8:	stp	x22, x21, [sp, #64]
  4101dc:	stp	x20, x19, [sp, #80]
  4101e0:	ldr	x9, [x0, #8]
  4101e4:	sxtw	x8, w1
  4101e8:	mov	x22, x4
  4101ec:	mov	x23, x3
  4101f0:	ldrb	w1, [x9, x8]
  4101f4:	mov	x19, x0
  4101f8:	mov	x20, x2
  4101fc:	str	x27, [sp, #16]
  410200:	mov	x29, sp
  410204:	cbz	w1, 410240 <ferror@plt+0xdbf0>
  410208:	mov	x21, xzr
  41020c:	add	x24, x8, #0x1
  410210:	mov	x0, x20
  410214:	bl	416d08 <ferror@plt+0x146b8>
  410218:	ldr	x8, [x19, #8]
  41021c:	add	x8, x8, x24
  410220:	ldrb	w1, [x8, x21]
  410224:	add	x21, x21, #0x1
  410228:	cbnz	w1, 410210 <ferror@plt+0xdbc0>
  41022c:	ldrb	w24, [x19, #24]
  410230:	ldrb	w8, [x19, #25]
  410234:	cmp	w24, w8
  410238:	b.hi	410254 <ferror@plt+0xdc04>  // b.pmore
  41023c:	b	410298 <ferror@plt+0xdc48>
  410240:	mov	w21, wzr
  410244:	ldrb	w24, [x19, #24]
  410248:	ldrb	w8, [x19, #25]
  41024c:	cmp	w24, w8
  410250:	b.ls	410298 <ferror@plt+0xdc48>  // b.plast
  410254:	ldr	x8, [x19, #16]
  410258:	cbz	x8, 41030c <ferror@plt+0xdcbc>
  41025c:	mov	x0, x20
  410260:	bl	416c90 <ferror@plt+0x14640>
  410264:	mov	x1, x23
  410268:	mov	w2, wzr
  41026c:	bl	402470 <fnmatch@plt>
  410270:	cbz	w0, 410330 <ferror@plt+0xdce0>
  410274:	ldr	x0, [x19, #8]
  410278:	bl	402400 <free@plt>
  41027c:	ldr	x0, [x19, #16]
  410280:	cbz	x0, 410358 <ferror@plt+0xdd08>
  410284:	ldr	x22, [x0]
  410288:	bl	402400 <free@plt>
  41028c:	mov	x0, x22
  410290:	cbnz	x22, 410284 <ferror@plt+0xdc34>
  410294:	b	410358 <ferror@plt+0xdd08>
  410298:	add	x26, x19, #0x1c
  41029c:	mov	w8, w24
  4102a0:	cmp	w24, w8, uxtb
  4102a4:	b.cc	4102ec <ferror@plt+0xdc9c>  // b.lo, b.ul, b.last
  4102a8:	sub	x8, x26, w8, uxtb #2
  4102ac:	ldr	x0, [x19]
  4102b0:	ldr	w1, [x8, x24, lsl #2]
  4102b4:	bl	40febc <ferror@plt+0xd86c>
  4102b8:	cbz	x0, 4102ec <ferror@plt+0xdc9c>
  4102bc:	mov	x25, x0
  4102c0:	mov	x0, x20
  4102c4:	mov	w1, w24
  4102c8:	bl	416d08 <ferror@plt+0x146b8>
  4102cc:	mov	x0, x25
  4102d0:	mov	w1, wzr
  4102d4:	mov	x2, x20
  4102d8:	mov	x3, x23
  4102dc:	mov	x4, x22
  4102e0:	bl	4101cc <ferror@plt+0xdb7c>
  4102e4:	mov	x0, x20
  4102e8:	bl	416e88 <ferror@plt+0x14838>
  4102ec:	ldrb	w8, [x19, #25]
  4102f0:	cmp	w24, w8
  4102f4:	b.cs	410254 <ferror@plt+0xdc04>  // b.hs, b.nlast
  4102f8:	ldrb	w8, [x19, #24]
  4102fc:	add	x24, x24, #0x1
  410300:	cmp	w24, w8, uxtb
  410304:	b.cs	4102a8 <ferror@plt+0xdc58>  // b.hs, b.nlast
  410308:	b	4102ec <ferror@plt+0xdc9c>
  41030c:	ldr	x0, [x19, #8]
  410310:	bl	402400 <free@plt>
  410314:	ldr	x0, [x19, #16]
  410318:	cbz	x0, 410358 <ferror@plt+0xdd08>
  41031c:	ldr	x22, [x0]
  410320:	bl	402400 <free@plt>
  410324:	mov	x0, x22
  410328:	cbnz	x22, 41031c <ferror@plt+0xdccc>
  41032c:	b	410358 <ferror@plt+0xdd08>
  410330:	ldr	x26, [x19, #16]
  410334:	cbnz	x26, 41038c <ferror@plt+0xdd3c>
  410338:	ldr	x0, [x19, #8]
  41033c:	bl	402400 <free@plt>
  410340:	ldr	x0, [x19, #16]
  410344:	cbz	x0, 410358 <ferror@plt+0xdd08>
  410348:	ldr	x22, [x0]
  41034c:	bl	402400 <free@plt>
  410350:	mov	x0, x22
  410354:	cbnz	x22, 410348 <ferror@plt+0xdcf8>
  410358:	mov	x0, x19
  41035c:	bl	402400 <free@plt>
  410360:	mov	x0, x20
  410364:	mov	w1, w21
  410368:	ldp	x20, x19, [sp, #80]
  41036c:	ldp	x22, x21, [sp, #64]
  410370:	ldp	x24, x23, [sp, #48]
  410374:	ldp	x26, x25, [sp, #32]
  410378:	ldr	x27, [sp, #16]
  41037c:	ldp	x29, x30, [sp], #96
  410380:	b	416ec8 <ferror@plt+0x14878>
  410384:	ldr	x26, [x26]
  410388:	cbz	x26, 410338 <ferror@plt+0xdce8>
  41038c:	ldr	x8, [x22]
  410390:	ldp	w25, w23, [x26, #8]
  410394:	mov	x27, x22
  410398:	cbz	x8, 4103c4 <ferror@plt+0xdd74>
  41039c:	ldr	w9, [x8, #8]
  4103a0:	mov	x27, x22
  4103a4:	cmp	w9, w25
  4103a8:	b.cs	4103c4 <ferror@plt+0xdd74>  // b.hs, b.nlast
  4103ac:	mov	x27, x8
  4103b0:	ldr	x8, [x8]
  4103b4:	cbz	x8, 4103c4 <ferror@plt+0xdd74>
  4103b8:	ldr	w9, [x8, #8]
  4103bc:	cmp	w9, w25
  4103c0:	b.cc	4103ac <ferror@plt+0xdd5c>  // b.lo, b.ul, b.last
  4103c4:	add	x0, x23, #0x11
  4103c8:	bl	4021c0 <malloc@plt>
  4103cc:	cbz	x0, 410384 <ferror@plt+0xdd34>
  4103d0:	ldr	x8, [x27]
  4103d4:	stp	w25, w23, [x0, #8]
  4103d8:	add	x25, x0, #0x10
  4103dc:	mov	x24, x0
  4103e0:	add	x1, x26, #0x10
  4103e4:	str	x8, [x0]
  4103e8:	mov	x0, x25
  4103ec:	mov	x2, x23
  4103f0:	bl	401ff0 <memcpy@plt>
  4103f4:	strb	wzr, [x25, x23]
  4103f8:	str	x24, [x27]
  4103fc:	b	410384 <ferror@plt+0xdd34>
  410400:	stp	x29, x30, [sp, #-96]!
  410404:	stp	x28, x27, [sp, #16]
  410408:	stp	x26, x25, [sp, #32]
  41040c:	stp	x24, x23, [sp, #48]
  410410:	stp	x22, x21, [sp, #64]
  410414:	stp	x20, x19, [sp, #80]
  410418:	mov	x29, sp
  41041c:	sub	sp, sp, #0x200
  410420:	ands	w8, w1, #0xfffffff
  410424:	b.eq	410470 <ferror@plt+0xde20>  // b.none
  410428:	ldr	x9, [x0, #8]
  41042c:	mov	w21, w1
  410430:	mov	x19, x0
  410434:	add	x20, x9, x8
  410438:	tbnz	w1, #31, 410478 <ferror@plt+0xde28>
  41043c:	adrp	x8, 41b000 <ferror@plt+0x189b0>
  410440:	add	x8, x8, #0x4e6
  410444:	mov	x25, x20
  410448:	mov	x20, x8
  41044c:	tbnz	w21, #29, 41048c <ferror@plt+0xde3c>
  410450:	mov	w8, wzr
  410454:	mov	w23, wzr
  410458:	mov	w24, #0x80                  	// #128
  41045c:	sbfiz	x22, x8, #2, #32
  410460:	add	x8, x22, #0x28
  410464:	and	x27, x8, #0x4
  410468:	tbz	w21, #30, 41050c <ferror@plt+0xdebc>
  41046c:	b	410564 <ferror@plt+0xdf14>
  410470:	mov	x21, xzr
  410474:	b	410604 <ferror@plt+0xdfb4>
  410478:	mov	x0, x20
  41047c:	bl	402030 <strlen@plt>
  410480:	add	x8, x20, w0, uxtw
  410484:	add	x25, x8, #0x1
  410488:	tbz	w21, #29, 410450 <ferror@plt+0xde00>
  41048c:	ldrb	w24, [x25]
  410490:	ldrb	w23, [x25, #1]
  410494:	add	x9, x25, #0x2
  410498:	subs	w8, w23, w24
  41049c:	add	w8, w8, #0x1
  4104a0:	b.mi	410550 <ferror@plt+0xdf00>  // b.first
  4104a4:	cmp	w8, #0x4
  4104a8:	b.cc	4104d4 <ferror@plt+0xde84>  // b.lo, b.ul, b.last
  4104ac:	mov	w10, #0x2                   	// #2
  4104b0:	bfi	x10, x8, #2, #32
  4104b4:	mov	x12, sp
  4104b8:	add	x10, x25, x10
  4104bc:	cmp	x10, x12
  4104c0:	b.ls	410514 <ferror@plt+0xdec4>  // b.plast
  4104c4:	lsl	x10, x8, #2
  4104c8:	add	x10, x12, x10
  4104cc:	cmp	x9, x10
  4104d0:	b.cs	410514 <ferror@plt+0xdec4>  // b.hs, b.nlast
  4104d4:	mov	x10, xzr
  4104d8:	mov	x11, sp
  4104dc:	add	x11, x11, x10, lsl #2
  4104e0:	sub	x10, x8, x10
  4104e4:	mov	x25, x9
  4104e8:	ldr	w9, [x25], #4
  4104ec:	subs	x10, x10, #0x1
  4104f0:	rev	w9, w9
  4104f4:	str	w9, [x11], #4
  4104f8:	b.ne	4104e8 <ferror@plt+0xde98>  // b.any
  4104fc:	sbfiz	x22, x8, #2, #32
  410500:	add	x8, x22, #0x28
  410504:	and	x27, x8, #0x4
  410508:	tbnz	w21, #30, 410564 <ferror@plt+0xdf14>
  41050c:	mov	w26, wzr
  410510:	b	41056c <ferror@plt+0xdf1c>
  410514:	and	x10, x8, #0xfffffffc
  410518:	add	x11, x25, #0xa
  41051c:	add	x9, x9, x10, lsl #2
  410520:	add	x12, x12, #0x8
  410524:	mov	x13, x10
  410528:	ldp	d0, d1, [x11, #-8]
  41052c:	add	x11, x11, #0x10
  410530:	subs	x13, x13, #0x4
  410534:	rev32	v0.8b, v0.8b
  410538:	rev32	v1.8b, v1.8b
  41053c:	stp	d0, d1, [x12, #-8]
  410540:	add	x12, x12, #0x10
  410544:	b.ne	410528 <ferror@plt+0xded8>  // b.any
  410548:	cmp	x10, x8
  41054c:	b.ne	4104d8 <ferror@plt+0xde88>  // b.any
  410550:	mov	x25, x9
  410554:	sbfiz	x22, x8, #2, #32
  410558:	add	x8, x22, #0x28
  41055c:	and	x27, x8, #0x4
  410560:	tbz	w21, #30, 41050c <ferror@plt+0xdebc>
  410564:	ldr	w9, [x25], #4
  410568:	rev	w26, w9
  41056c:	add	x8, x27, x8
  410570:	add	x0, x8, w26, sxtw #4
  410574:	bl	4021c0 <malloc@plt>
  410578:	mov	x21, x0
  41057c:	cbz	x0, 410604 <ferror@plt+0xdfb4>
  410580:	stp	x19, x20, [x21]
  410584:	cbz	w26, 41059c <ferror@plt+0xdf4c>
  410588:	add	x8, x21, x22
  41058c:	add	x8, x8, x27
  410590:	add	x19, x8, #0x28
  410594:	str	x19, [x21, #16]
  410598:	b	4105a4 <ferror@plt+0xdf54>
  41059c:	mov	x19, xzr
  4105a0:	str	xzr, [x21, #16]
  4105a4:	add	x0, x21, #0x24
  4105a8:	mov	x1, sp
  4105ac:	mov	x2, x22
  4105b0:	str	w26, [x21, #24]
  4105b4:	strb	w24, [x21, #32]
  4105b8:	strb	w23, [x21, #33]
  4105bc:	bl	401ff0 <memcpy@plt>
  4105c0:	cmp	w26, #0x1
  4105c4:	b.lt	410604 <ferror@plt+0xdfb4>  // b.tstop
  4105c8:	mov	w20, w26
  4105cc:	add	x22, x19, #0x4
  4105d0:	mov	x19, x25
  4105d4:	ldr	w8, [x19], #4
  4105d8:	rev	w8, w8
  4105dc:	mov	x0, x19
  4105e0:	stur	w8, [x22, #-4]
  4105e4:	bl	402030 <strlen@plt>
  4105e8:	add	x8, x25, w0, uxtw
  4105ec:	str	w0, [x22]
  4105f0:	stur	x19, [x22, #4]
  4105f4:	subs	x20, x20, #0x1
  4105f8:	add	x25, x8, #0x5
  4105fc:	add	x22, x22, #0x10
  410600:	b.ne	4105d0 <ferror@plt+0xdf80>  // b.any
  410604:	mov	x0, x21
  410608:	add	sp, sp, #0x200
  41060c:	ldp	x20, x19, [sp, #80]
  410610:	ldp	x22, x21, [sp, #64]
  410614:	ldp	x24, x23, [sp, #48]
  410618:	ldp	x26, x25, [sp, #32]
  41061c:	ldp	x28, x27, [sp, #16]
  410620:	ldp	x29, x30, [sp], #96
  410624:	ret
  410628:	sub	sp, sp, #0x70
  41062c:	stp	x29, x30, [sp, #16]
  410630:	stp	x28, x27, [sp, #32]
  410634:	stp	x26, x25, [sp, #48]
  410638:	stp	x24, x23, [sp, #64]
  41063c:	stp	x22, x21, [sp, #80]
  410640:	stp	x20, x19, [sp, #96]
  410644:	ldr	x9, [x0, #8]
  410648:	sxtw	x8, w1
  41064c:	mov	x28, x4
  410650:	mov	x23, x3
  410654:	ldrb	w1, [x9, x8]
  410658:	mov	x20, x0
  41065c:	mov	x21, x2
  410660:	add	x29, sp, #0x10
  410664:	cbz	w1, 4106a0 <ferror@plt+0xe050>
  410668:	mov	x22, xzr
  41066c:	add	x19, x8, #0x1
  410670:	mov	x0, x21
  410674:	bl	416d08 <ferror@plt+0x146b8>
  410678:	ldr	x8, [x20, #8]
  41067c:	add	x8, x8, x19
  410680:	ldrb	w1, [x8, x22]
  410684:	add	x22, x22, #0x1
  410688:	cbnz	w1, 410670 <ferror@plt+0xe020>
  41068c:	ldrb	w24, [x20, #32]
  410690:	ldrb	w8, [x20, #33]
  410694:	cmp	w24, w8
  410698:	b.hi	4106b4 <ferror@plt+0xe064>  // b.pmore
  41069c:	b	410704 <ferror@plt+0xe0b4>
  4106a0:	mov	w22, wzr
  4106a4:	ldrb	w24, [x20, #32]
  4106a8:	ldrb	w8, [x20, #33]
  4106ac:	cmp	w24, w8
  4106b0:	b.ls	410704 <ferror@plt+0xe0b4>  // b.plast
  4106b4:	ldr	w8, [x20, #24]
  4106b8:	cbz	w8, 4106d4 <ferror@plt+0xe084>
  4106bc:	mov	x0, x21
  4106c0:	bl	416c90 <ferror@plt+0x14640>
  4106c4:	mov	x1, x23
  4106c8:	mov	w2, wzr
  4106cc:	bl	402470 <fnmatch@plt>
  4106d0:	cbz	w0, 410778 <ferror@plt+0xe128>
  4106d4:	mov	x0, x20
  4106d8:	bl	402400 <free@plt>
  4106dc:	mov	x0, x21
  4106e0:	mov	w1, w22
  4106e4:	ldp	x20, x19, [sp, #96]
  4106e8:	ldp	x22, x21, [sp, #80]
  4106ec:	ldp	x24, x23, [sp, #64]
  4106f0:	ldp	x26, x25, [sp, #48]
  4106f4:	ldp	x28, x27, [sp, #32]
  4106f8:	ldp	x29, x30, [sp, #16]
  4106fc:	add	sp, sp, #0x70
  410700:	b	416ec8 <ferror@plt+0x14878>
  410704:	add	x26, x20, #0x24
  410708:	mov	w8, w24
  41070c:	cmp	w24, w8, uxtb
  410710:	b.cc	410758 <ferror@plt+0xe108>  // b.lo, b.ul, b.last
  410714:	sub	x8, x26, w8, uxtb #2
  410718:	ldr	x0, [x20]
  41071c:	ldr	w1, [x8, x24, lsl #2]
  410720:	bl	410400 <ferror@plt+0xddb0>
  410724:	cbz	x0, 410758 <ferror@plt+0xe108>
  410728:	mov	x25, x0
  41072c:	mov	x0, x21
  410730:	mov	w1, w24
  410734:	bl	416d08 <ferror@plt+0x146b8>
  410738:	mov	x0, x25
  41073c:	mov	w1, wzr
  410740:	mov	x2, x21
  410744:	mov	x3, x23
  410748:	mov	x4, x28
  41074c:	bl	410628 <ferror@plt+0xdfd8>
  410750:	mov	x0, x21
  410754:	bl	416e88 <ferror@plt+0x14838>
  410758:	ldrb	w8, [x20, #33]
  41075c:	cmp	w24, w8
  410760:	b.cs	4106b4 <ferror@plt+0xe064>  // b.hs, b.nlast
  410764:	ldrb	w8, [x20, #32]
  410768:	add	x24, x24, #0x1
  41076c:	cmp	w24, w8, uxtb
  410770:	b.cs	410714 <ferror@plt+0xe0c4>  // b.hs, b.nlast
  410774:	b	410758 <ferror@plt+0xe108>
  410778:	ldr	w8, [x20, #24]
  41077c:	cbz	w8, 4106d4 <ferror@plt+0xe084>
  410780:	ldr	x27, [x20, #16]
  410784:	add	x8, x27, x8, lsl #4
  410788:	str	x8, [sp, #8]
  41078c:	b	4107a0 <ferror@plt+0xe150>
  410790:	ldr	x8, [sp, #8]
  410794:	add	x27, x27, #0x10
  410798:	cmp	x27, x8
  41079c:	b.cs	4106d4 <ferror@plt+0xe084>  // b.hs, b.nlast
  4107a0:	ldr	x24, [x27, #8]
  4107a4:	ldr	x8, [x28]
  4107a8:	ldp	w26, w23, [x27]
  4107ac:	mov	x19, x28
  4107b0:	cbz	x8, 4107dc <ferror@plt+0xe18c>
  4107b4:	ldr	w9, [x8, #8]
  4107b8:	mov	x19, x28
  4107bc:	cmp	w9, w26
  4107c0:	b.cs	4107dc <ferror@plt+0xe18c>  // b.hs, b.nlast
  4107c4:	mov	x19, x8
  4107c8:	ldr	x8, [x8]
  4107cc:	cbz	x8, 4107dc <ferror@plt+0xe18c>
  4107d0:	ldr	w9, [x8, #8]
  4107d4:	cmp	w9, w26
  4107d8:	b.cc	4107c4 <ferror@plt+0xe174>  // b.lo, b.ul, b.last
  4107dc:	add	x0, x23, #0x11
  4107e0:	bl	4021c0 <malloc@plt>
  4107e4:	cbz	x0, 410790 <ferror@plt+0xe140>
  4107e8:	ldr	x8, [x19]
  4107ec:	stp	w26, w23, [x0, #8]
  4107f0:	add	x26, x0, #0x10
  4107f4:	mov	x25, x0
  4107f8:	str	x8, [x0]
  4107fc:	mov	x0, x26
  410800:	mov	x1, x24
  410804:	mov	x2, x23
  410808:	bl	401ff0 <memcpy@plt>
  41080c:	strb	wzr, [x26, x23]
  410810:	str	x25, [x19]
  410814:	b	410790 <ferror@plt+0xe140>
  410818:	stp	x29, x30, [sp, #-96]!
  41081c:	stp	x28, x27, [sp, #16]
  410820:	stp	x26, x25, [sp, #32]
  410824:	stp	x24, x23, [sp, #48]
  410828:	stp	x22, x21, [sp, #64]
  41082c:	stp	x20, x19, [sp, #80]
  410830:	mov	x29, sp
  410834:	sub	sp, sp, #0x1, lsl #12
  410838:	sub	sp, sp, #0x20
  41083c:	ldrb	w8, [x0, #88]
  410840:	mov	x19, x0
  410844:	tbnz	w8, #0, 4109bc <ferror@plt+0xe36c>
  410848:	ldr	x9, [x19, #32]
  41084c:	cbnz	x9, 410abc <ferror@plt+0xe46c>
  410850:	ldr	x20, [x19]
  410854:	mov	x22, x1
  410858:	orr	w8, w8, #0x1
  41085c:	mov	w1, #0x3a                  	// #58
  410860:	mov	x0, x22
  410864:	strb	w8, [x19, #88]
  410868:	bl	402430 <strchr@plt>
  41086c:	cbz	x0, 4109c4 <ferror@plt+0xe374>
  410870:	strb	wzr, [x0]
  410874:	mov	x25, x0
  410878:	ldr	x0, [x19]
  41087c:	bl	40bf38 <ferror@plt+0x98e8>
  410880:	mov	x21, x0
  410884:	bl	402030 <strlen@plt>
  410888:	add	x8, x0, #0x2
  41088c:	cmp	x8, #0xfff
  410890:	mov	w23, wzr
  410894:	b.hi	410a94 <ferror@plt+0xe444>  // b.pmore
  410898:	mov	x24, x0
  41089c:	add	x0, sp, #0x18
  4108a0:	mov	x1, x21
  4108a4:	mov	x2, x24
  4108a8:	add	x23, sp, #0x18
  4108ac:	bl	401ff0 <memcpy@plt>
  4108b0:	mov	w8, #0x2f                  	// #47
  4108b4:	strh	w8, [x23, x24]
  4108b8:	ldr	x8, [x19, #24]
  4108bc:	add	x27, x24, #0x1
  4108c0:	add	x24, x23, x27
  4108c4:	cbnz	x8, 41090c <ferror@plt+0xe2bc>
  4108c8:	ldrb	w8, [x22]
  4108cc:	cmp	w8, #0x2f
  4108d0:	b.eq	4108fc <ferror@plt+0xe2ac>  // b.none
  4108d4:	mov	x0, x22
  4108d8:	bl	402030 <strlen@plt>
  4108dc:	add	x2, x0, #0x1
  4108e0:	add	x8, x2, x27
  4108e4:	cmp	x8, #0xfff
  4108e8:	b.hi	4109c4 <ferror@plt+0xe374>  // b.pmore
  4108ec:	mov	x0, x24
  4108f0:	mov	x1, x22
  4108f4:	bl	401ff0 <memcpy@plt>
  4108f8:	add	x22, sp, #0x18
  4108fc:	mov	x0, x22
  410900:	bl	402280 <strdup@plt>
  410904:	str	x0, [x19, #24]
  410908:	cbz	x0, 4109c4 <ferror@plt+0xe374>
  41090c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  410910:	add	x0, x25, #0x1
  410914:	add	x1, x1, #0x830
  410918:	add	x2, sp, #0x10
  41091c:	bl	4021a0 <strtok_r@plt>
  410920:	cbz	x0, 4109cc <ferror@plt+0xe37c>
  410924:	adrp	x26, 419000 <ferror@plt+0x169b0>
  410928:	mov	x25, x0
  41092c:	mov	x22, xzr
  410930:	mov	w28, wzr
  410934:	mov	w23, wzr
  410938:	add	x26, x26, #0x830
  41093c:	str	xzr, [sp, #8]
  410940:	ldrb	w8, [x25]
  410944:	cmp	w8, #0x2f
  410948:	b.eq	410974 <ferror@plt+0xe324>  // b.none
  41094c:	mov	x0, x25
  410950:	bl	402030 <strlen@plt>
  410954:	add	x2, x0, #0x1
  410958:	add	x8, x2, x27
  41095c:	cmp	x8, #0xfff
  410960:	b.hi	410a2c <ferror@plt+0xe3dc>  // b.pmore
  410964:	mov	x0, x24
  410968:	mov	x1, x25
  41096c:	bl	401ff0 <memcpy@plt>
  410970:	add	x25, sp, #0x18
  410974:	add	x2, sp, #0x8
  410978:	mov	x0, x20
  41097c:	mov	x1, x25
  410980:	bl	410adc <ferror@plt+0xe48c>
  410984:	mov	w23, w0
  410988:	tbnz	w0, #31, 4109e4 <ferror@plt+0xe394>
  41098c:	ldr	x1, [sp, #8]
  410990:	mov	x0, x22
  410994:	bl	40d220 <ferror@plt+0xabd0>
  410998:	mov	x22, x0
  41099c:	add	x2, sp, #0x10
  4109a0:	mov	x0, xzr
  4109a4:	mov	x1, x26
  4109a8:	add	w28, w28, #0x1
  4109ac:	bl	4021a0 <strtok_r@plt>
  4109b0:	mov	x25, x0
  4109b4:	cbnz	x0, 41093c <ferror@plt+0xe2ec>
  4109b8:	b	4109d4 <ferror@plt+0xe384>
  4109bc:	ldr	w23, [x19, #80]
  4109c0:	b	410a94 <ferror@plt+0xe444>
  4109c4:	mov	w23, wzr
  4109c8:	b	410a94 <ferror@plt+0xe444>
  4109cc:	mov	w28, wzr
  4109d0:	mov	x22, xzr
  4109d4:	mov	w23, w28
  4109d8:	str	x22, [x19, #32]
  4109dc:	str	w28, [x19, #80]
  4109e0:	b	410a94 <ferror@plt+0xe444>
  4109e4:	mov	x0, x20
  4109e8:	bl	40c1fc <ferror@plt+0x9bac>
  4109ec:	cmp	w0, #0x3
  4109f0:	b.lt	410a6c <ferror@plt+0xe41c>  // b.tstop
  4109f4:	neg	w0, w23
  4109f8:	bl	4022a0 <strerror@plt>
  4109fc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  410a00:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  410a04:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  410a08:	add	x2, x2, #0x4f8
  410a0c:	add	x4, x4, #0x54d
  410a10:	add	x5, x5, #0x58b
  410a14:	mov	w1, #0x3                   	// #3
  410a18:	mov	w3, #0xc0                  	// #192
  410a1c:	str	x0, [sp]
  410a20:	mov	x0, x20
  410a24:	mov	x6, x20
  410a28:	b	410a64 <ferror@plt+0xe414>
  410a2c:	mov	x0, x20
  410a30:	bl	40c1fc <ferror@plt+0x9bac>
  410a34:	cmp	w0, #0x3
  410a38:	b.lt	410a6c <ferror@plt+0xe41c>  // b.tstop
  410a3c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  410a40:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  410a44:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  410a48:	add	x2, x2, #0x4f8
  410a4c:	add	x4, x4, #0x54d
  410a50:	add	x5, x5, #0x567
  410a54:	mov	w1, #0x3                   	// #3
  410a58:	mov	w3, #0xb9                  	// #185
  410a5c:	mov	x0, x20
  410a60:	mov	x6, x21
  410a64:	mov	x7, x25
  410a68:	bl	40becc <ferror@plt+0x987c>
  410a6c:	cbz	x22, 410a88 <ferror@plt+0xe438>
  410a70:	ldr	x0, [x22, #16]
  410a74:	bl	411044 <ferror@plt+0xe9f4>
  410a78:	mov	x0, x22
  410a7c:	bl	40d278 <ferror@plt+0xac28>
  410a80:	mov	x22, x0
  410a84:	cbnz	x0, 410a70 <ferror@plt+0xe420>
  410a88:	ldrb	w8, [x19, #88]
  410a8c:	and	w8, w8, #0xfe
  410a90:	strb	w8, [x19, #88]
  410a94:	mov	w0, w23
  410a98:	add	sp, sp, #0x1, lsl #12
  410a9c:	add	sp, sp, #0x20
  410aa0:	ldp	x20, x19, [sp, #80]
  410aa4:	ldp	x22, x21, [sp, #64]
  410aa8:	ldp	x24, x23, [sp, #48]
  410aac:	ldp	x26, x25, [sp, #32]
  410ab0:	ldp	x28, x27, [sp, #16]
  410ab4:	ldp	x29, x30, [sp], #96
  410ab8:	ret
  410abc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  410ac0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  410ac4:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  410ac8:	add	x0, x0, #0x4e7
  410acc:	add	x1, x1, #0x4f8
  410ad0:	add	x3, x3, #0x511
  410ad4:	mov	w2, #0x95                  	// #149
  410ad8:	bl	402590 <__assert_fail@plt>
  410adc:	stp	x29, x30, [sp, #-80]!
  410ae0:	str	x28, [sp, #16]
  410ae4:	stp	x24, x23, [sp, #32]
  410ae8:	stp	x22, x21, [sp, #48]
  410aec:	stp	x20, x19, [sp, #64]
  410af0:	mov	x29, sp
  410af4:	sub	sp, sp, #0x1, lsl #12
  410af8:	sub	sp, sp, #0x90
  410afc:	mov	w22, #0xfffffffe            	// #-2
  410b00:	cbz	x0, 410cd0 <ferror@plt+0xe680>
  410b04:	mov	x23, x1
  410b08:	cbz	x1, 410cd0 <ferror@plt+0xe680>
  410b0c:	mov	x20, x2
  410b10:	cbz	x2, 410cd0 <ferror@plt+0xe680>
  410b14:	mov	x21, x0
  410b18:	mov	x0, x23
  410b1c:	bl	40bbfc <ferror@plt+0x95ac>
  410b20:	cbz	x0, 410bd0 <ferror@plt+0xe580>
  410b24:	mov	x19, x0
  410b28:	sub	x2, x29, #0x80
  410b2c:	mov	w0, wzr
  410b30:	mov	x1, x19
  410b34:	bl	4025d0 <__xstat@plt>
  410b38:	tbnz	w0, #31, 410bd8 <ferror@plt+0xe588>
  410b3c:	add	x1, sp, #0x10
  410b40:	add	x2, x29, #0x18
  410b44:	mov	x0, x23
  410b48:	bl	40b744 <ferror@plt+0x90f4>
  410b4c:	cbz	x0, 410bf4 <ferror@plt+0xe5a4>
  410b50:	add	x1, sp, #0x10
  410b54:	mov	x0, x21
  410b58:	bl	40c348 <ferror@plt+0x9cf8>
  410b5c:	cbz	x0, 410c04 <ferror@plt+0xe5b4>
  410b60:	mov	x23, x0
  410b64:	ldr	x0, [x0, #24]
  410b68:	cbz	x0, 410c2c <ferror@plt+0xe5dc>
  410b6c:	mov	x1, x19
  410b70:	bl	402390 <strcmp@plt>
  410b74:	cbz	w0, 410c34 <ferror@plt+0xe5e4>
  410b78:	mov	x0, x21
  410b7c:	bl	40c1fc <ferror@plt+0x9bac>
  410b80:	cmp	w0, #0x3
  410b84:	b.lt	410bc0 <ferror@plt+0xe570>  // b.tstop
  410b88:	ldr	x8, [x23, #24]
  410b8c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  410b90:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  410b94:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  410b98:	add	x2, x2, #0x4f8
  410b9c:	add	x4, x4, #0x5a4
  410ba0:	add	x5, x5, #0x5be
  410ba4:	add	x6, sp, #0x10
  410ba8:	mov	w1, #0x3                   	// #3
  410bac:	mov	w3, #0x1ad                 	// #429
  410bb0:	mov	x0, x21
  410bb4:	mov	x7, x19
  410bb8:	str	x8, [sp]
  410bbc:	bl	40becc <ferror@plt+0x987c>
  410bc0:	mov	x0, x19
  410bc4:	bl	402400 <free@plt>
  410bc8:	mov	w22, #0xffffffef            	// #-17
  410bcc:	b	410cd0 <ferror@plt+0xe680>
  410bd0:	mov	w22, #0xfffffff4            	// #-12
  410bd4:	b	410cd0 <ferror@plt+0xe680>
  410bd8:	bl	4025a0 <__errno_location@plt>
  410bdc:	ldr	w0, [x0]
  410be0:	neg	w22, w0
  410be4:	bl	4022a0 <strerror@plt>
  410be8:	mov	x0, x19
  410bec:	bl	402400 <free@plt>
  410bf0:	b	410cd0 <ferror@plt+0xe680>
  410bf4:	mov	x0, x19
  410bf8:	bl	402400 <free@plt>
  410bfc:	mov	w22, #0xfffffffe            	// #-2
  410c00:	b	410cd0 <ferror@plt+0xe680>
  410c04:	ldr	x22, [x29, #24]
  410c08:	add	x1, sp, #0x10
  410c0c:	mov	x0, x21
  410c10:	bl	40c348 <ferror@plt+0x9cf8>
  410c14:	cbz	x0, 410c50 <ferror@plt+0xe600>
  410c18:	ldr	w8, [x0, #84]
  410c1c:	mov	x23, x0
  410c20:	add	w8, w8, #0x1
  410c24:	str	w8, [x0, #84]
  410c28:	b	410cc4 <ferror@plt+0xe674>
  410c2c:	str	x19, [x23, #24]
  410c30:	b	410c3c <ferror@plt+0xe5ec>
  410c34:	mov	x0, x19
  410c38:	bl	402400 <free@plt>
  410c3c:	ldr	w8, [x23, #84]
  410c40:	mov	w22, wzr
  410c44:	add	w8, w8, #0x1
  410c48:	str	w8, [x23, #84]
  410c4c:	b	410ccc <ferror@plt+0xe67c>
  410c50:	add	x0, x22, #0x69
  410c54:	bl	4021c0 <malloc@plt>
  410c58:	cbz	x0, 410cf4 <ferror@plt+0xe6a4>
  410c5c:	movi	v0.2d, #0x0
  410c60:	mov	x23, x0
  410c64:	stur	q0, [x0, #88]
  410c68:	stur	q0, [x0, #72]
  410c6c:	stur	q0, [x0, #56]
  410c70:	stur	q0, [x0, #40]
  410c74:	stur	q0, [x0, #24]
  410c78:	stur	q0, [x0, #8]
  410c7c:	mov	x0, x21
  410c80:	add	x22, x22, #0x1
  410c84:	bl	40c210 <ferror@plt+0x9bc0>
  410c88:	add	x24, x23, #0x68
  410c8c:	str	x0, [x23]
  410c90:	add	x1, sp, #0x10
  410c94:	mov	x0, x24
  410c98:	mov	x2, x22
  410c9c:	str	x24, [x23, #16]
  410ca0:	bl	401ff0 <memcpy@plt>
  410ca4:	mov	w8, #0x1                   	// #1
  410ca8:	mov	x0, x21
  410cac:	mov	x1, x23
  410cb0:	mov	x2, x24
  410cb4:	str	x24, [x23, #8]
  410cb8:	str	xzr, [x23, #64]
  410cbc:	str	w8, [x23, #84]
  410cc0:	bl	40c350 <ferror@plt+0x9d00>
  410cc4:	mov	w22, wzr
  410cc8:	str	x19, [x23, #24]
  410ccc:	str	x23, [x20]
  410cd0:	mov	w0, w22
  410cd4:	add	sp, sp, #0x1, lsl #12
  410cd8:	add	sp, sp, #0x90
  410cdc:	ldp	x20, x19, [sp, #64]
  410ce0:	ldp	x22, x21, [sp, #48]
  410ce4:	ldp	x24, x23, [sp, #32]
  410ce8:	ldr	x28, [sp, #16]
  410cec:	ldp	x29, x30, [sp], #80
  410cf0:	ret
  410cf4:	mov	x0, x19
  410cf8:	bl	402400 <free@plt>
  410cfc:	mov	w22, #0xfffffff4            	// #-12
  410d00:	b	410cd0 <ferror@plt+0xe680>
  410d04:	stp	x29, x30, [sp, #-32]!
  410d08:	str	x19, [sp, #16]
  410d0c:	mov	x29, sp
  410d10:	cbz	x0, 410d30 <ferror@plt+0xe6e0>
  410d14:	mov	x19, x0
  410d18:	ldr	x0, [x19, #16]
  410d1c:	bl	411044 <ferror@plt+0xe9f4>
  410d20:	mov	x0, x19
  410d24:	bl	40d278 <ferror@plt+0xac28>
  410d28:	mov	x19, x0
  410d2c:	cbnz	x0, 410d18 <ferror@plt+0xe6c8>
  410d30:	ldr	x19, [sp, #16]
  410d34:	mov	w0, wzr
  410d38:	ldp	x29, x30, [sp], #32
  410d3c:	ret
  410d40:	ldrb	w8, [x0, #96]
  410d44:	bfxil	w8, w1, #0, #1
  410d48:	strb	w8, [x0, #96]
  410d4c:	ret
  410d50:	tst	w1, #0x1
  410d54:	mov	w8, #0x1                   	// #1
  410d58:	cinc	w8, w8, ne  // ne = any
  410d5c:	str	w8, [x0, #92]
  410d60:	ret
  410d64:	ldrb	w8, [x0, #96]
  410d68:	tst	w1, #0x1
  410d6c:	mov	w9, #0x4                   	// #4
  410d70:	csel	w9, w9, wzr, ne  // ne = any
  410d74:	and	w8, w8, #0xfffffffb
  410d78:	orr	w8, w8, w9
  410d7c:	strb	w8, [x0, #96]
  410d80:	ret
  410d84:	stp	x29, x30, [sp, #-64]!
  410d88:	stp	x28, x23, [sp, #16]
  410d8c:	stp	x22, x21, [sp, #32]
  410d90:	stp	x20, x19, [sp, #48]
  410d94:	mov	x29, sp
  410d98:	sub	sp, sp, #0x1, lsl #12
  410d9c:	sub	sp, sp, #0x10
  410da0:	mov	x20, x0
  410da4:	mov	w0, #0xfffffffe            	// #-2
  410da8:	cbz	x20, 410e7c <ferror@plt+0xe82c>
  410dac:	mov	x8, x1
  410db0:	cbz	x1, 410e7c <ferror@plt+0xe82c>
  410db4:	mov	x19, x2
  410db8:	cbz	x2, 410e7c <ferror@plt+0xe82c>
  410dbc:	add	x1, sp, #0x8
  410dc0:	sub	x2, x29, #0x8
  410dc4:	mov	x0, x8
  410dc8:	bl	40b6fc <ferror@plt+0x90ac>
  410dcc:	ldur	x22, [x29, #-8]
  410dd0:	add	x1, sp, #0x8
  410dd4:	mov	x0, x20
  410dd8:	bl	40c348 <ferror@plt+0x9cf8>
  410ddc:	cbz	x0, 410dfc <ferror@plt+0xe7ac>
  410de0:	mov	x8, x0
  410de4:	ldr	w9, [x8, #84]
  410de8:	mov	w0, wzr
  410dec:	add	w9, w9, #0x1
  410df0:	str	w9, [x8, #84]
  410df4:	str	x8, [x19]
  410df8:	b	410e7c <ferror@plt+0xe82c>
  410dfc:	add	x0, x22, #0x69
  410e00:	bl	4021c0 <malloc@plt>
  410e04:	cbz	x0, 410e78 <ferror@plt+0xe828>
  410e08:	movi	v0.2d, #0x0
  410e0c:	mov	x21, x0
  410e10:	stur	q0, [x0, #88]
  410e14:	stur	q0, [x0, #72]
  410e18:	stur	q0, [x0, #56]
  410e1c:	stur	q0, [x0, #40]
  410e20:	stur	q0, [x0, #24]
  410e24:	mov	x0, x20
  410e28:	add	x22, x22, #0x1
  410e2c:	bl	40c210 <ferror@plt+0x9bc0>
  410e30:	add	x23, x21, #0x68
  410e34:	str	x0, [x21]
  410e38:	add	x1, sp, #0x8
  410e3c:	mov	x0, x23
  410e40:	mov	x2, x22
  410e44:	str	x23, [x21, #16]
  410e48:	bl	401ff0 <memcpy@plt>
  410e4c:	mov	w8, #0x1                   	// #1
  410e50:	mov	x0, x20
  410e54:	mov	x1, x21
  410e58:	mov	x2, x23
  410e5c:	str	x23, [x21, #8]
  410e60:	str	xzr, [x21, #64]
  410e64:	str	w8, [x21, #84]
  410e68:	bl	40c350 <ferror@plt+0x9d00>
  410e6c:	mov	w0, wzr
  410e70:	str	x21, [x19]
  410e74:	b	410e7c <ferror@plt+0xe82c>
  410e78:	mov	w0, #0xfffffff4            	// #-12
  410e7c:	add	sp, sp, #0x1, lsl #12
  410e80:	add	sp, sp, #0x10
  410e84:	ldp	x20, x19, [sp, #48]
  410e88:	ldp	x22, x21, [sp, #32]
  410e8c:	ldp	x28, x23, [sp, #16]
  410e90:	ldp	x29, x30, [sp], #64
  410e94:	ret
  410e98:	stp	x29, x30, [sp, #-96]!
  410e9c:	str	x28, [sp, #16]
  410ea0:	stp	x26, x25, [sp, #32]
  410ea4:	stp	x24, x23, [sp, #48]
  410ea8:	stp	x22, x21, [sp, #64]
  410eac:	stp	x20, x19, [sp, #80]
  410eb0:	mov	x29, sp
  410eb4:	sub	sp, sp, #0x1, lsl #12
  410eb8:	mov	x20, x0
  410ebc:	mov	x0, x2
  410ec0:	mov	x19, x3
  410ec4:	mov	x23, x2
  410ec8:	mov	x21, x1
  410ecc:	bl	402030 <strlen@plt>
  410ed0:	mov	x22, x0
  410ed4:	mov	x0, x21
  410ed8:	bl	402030 <strlen@plt>
  410edc:	add	x25, x0, x22
  410ee0:	add	x8, x25, #0x2
  410ee4:	cmp	x8, #0x1, lsl #12
  410ee8:	b.ls	410ef4 <ferror@plt+0xe8a4>  // b.plast
  410eec:	mov	w0, #0xffffffdc            	// #-36
  410ef0:	b	411024 <ferror@plt+0xe9d4>
  410ef4:	mov	x24, x0
  410ef8:	mov	x0, sp
  410efc:	mov	x1, x23
  410f00:	mov	x2, x22
  410f04:	mov	x26, sp
  410f08:	bl	401ff0 <memcpy@plt>
  410f0c:	add	x23, x26, x22
  410f10:	add	x0, x23, #0x1
  410f14:	add	x2, x24, #0x1
  410f18:	mov	x1, x21
  410f1c:	bl	401ff0 <memcpy@plt>
  410f20:	mov	w8, #0x5c                  	// #92
  410f24:	mov	x1, sp
  410f28:	mov	x0, x20
  410f2c:	strb	w8, [x23]
  410f30:	bl	40c348 <ferror@plt+0x9cf8>
  410f34:	cbz	x0, 410f54 <ferror@plt+0xe904>
  410f38:	mov	x8, x0
  410f3c:	ldr	w9, [x8, #84]
  410f40:	mov	w0, wzr
  410f44:	add	w9, w9, #0x1
  410f48:	str	w9, [x8, #84]
  410f4c:	str	x8, [x19]
  410f50:	b	411024 <ferror@plt+0xe9d4>
  410f54:	cmp	x21, #0x0
  410f58:	mov	w8, #0x1                   	// #1
  410f5c:	csinc	x26, x22, x25, eq  // eq = none
  410f60:	cinc	x8, x8, ne  // ne = any
  410f64:	add	x24, x26, #0x1
  410f68:	mul	x8, x24, x8
  410f6c:	add	x0, x8, #0x68
  410f70:	bl	4021c0 <malloc@plt>
  410f74:	cbz	x0, 410ff4 <ferror@plt+0xe9a4>
  410f78:	movi	v0.2d, #0x0
  410f7c:	mov	x23, x0
  410f80:	stur	q0, [x0, #88]
  410f84:	stur	q0, [x0, #72]
  410f88:	stur	q0, [x0, #56]
  410f8c:	stur	q0, [x0, #40]
  410f90:	stur	q0, [x0, #24]
  410f94:	stur	q0, [x0, #8]
  410f98:	mov	x0, x20
  410f9c:	bl	40c210 <ferror@plt+0x9bc0>
  410fa0:	add	x25, x23, #0x68
  410fa4:	str	x0, [x23]
  410fa8:	mov	x1, sp
  410fac:	mov	x0, x25
  410fb0:	mov	x2, x24
  410fb4:	str	x25, [x23, #16]
  410fb8:	bl	401ff0 <memcpy@plt>
  410fbc:	cbz	x21, 410ffc <ferror@plt+0xe9ac>
  410fc0:	strb	wzr, [x25, x22]
  410fc4:	ldr	x8, [x23, #16]
  410fc8:	mov	x1, sp
  410fcc:	mov	x2, x24
  410fd0:	add	x9, x8, x22
  410fd4:	add	x8, x8, x26
  410fd8:	add	x9, x9, #0x1
  410fdc:	add	x0, x8, #0x1
  410fe0:	str	x9, [x23, #64]
  410fe4:	str	x0, [x23, #8]
  410fe8:	bl	401ff0 <memcpy@plt>
  410fec:	ldr	x25, [x23, #8]
  410ff0:	b	411004 <ferror@plt+0xe9b4>
  410ff4:	mov	w0, #0xfffffff4            	// #-12
  410ff8:	b	411024 <ferror@plt+0xe9d4>
  410ffc:	str	x25, [x23, #8]
  411000:	str	xzr, [x23, #64]
  411004:	mov	w8, #0x1                   	// #1
  411008:	mov	x0, x20
  41100c:	mov	x1, x23
  411010:	mov	x2, x25
  411014:	str	w8, [x23, #84]
  411018:	bl	40c350 <ferror@plt+0x9d00>
  41101c:	mov	w0, wzr
  411020:	str	x23, [x19]
  411024:	add	sp, sp, #0x1, lsl #12
  411028:	ldp	x20, x19, [sp, #80]
  41102c:	ldp	x22, x21, [sp, #64]
  411030:	ldp	x24, x23, [sp, #48]
  411034:	ldp	x26, x25, [sp, #32]
  411038:	ldr	x28, [sp, #16]
  41103c:	ldp	x29, x30, [sp], #96
  411040:	ret
  411044:	stp	x29, x30, [sp, #-32]!
  411048:	stp	x20, x19, [sp, #16]
  41104c:	mov	x19, x0
  411050:	mov	x29, sp
  411054:	cbz	x0, 4110c4 <ferror@plt+0xea74>
  411058:	ldr	w8, [x19, #84]
  41105c:	subs	w8, w8, #0x1
  411060:	str	w8, [x19, #84]
  411064:	b.gt	4110c4 <ferror@plt+0xea74>
  411068:	ldp	x0, x2, [x19]
  41106c:	mov	x1, x19
  411070:	bl	40c364 <ferror@plt+0x9d14>
  411074:	ldr	x20, [x19, #32]
  411078:	cbz	x20, 411094 <ferror@plt+0xea44>
  41107c:	ldr	x0, [x20, #16]
  411080:	bl	411044 <ferror@plt+0xe9f4>
  411084:	mov	x0, x20
  411088:	bl	40d278 <ferror@plt+0xac28>
  41108c:	mov	x20, x0
  411090:	cbnz	x0, 41107c <ferror@plt+0xea2c>
  411094:	ldr	x0, [x19, #72]
  411098:	cbz	x0, 4110a0 <ferror@plt+0xea50>
  41109c:	bl	4141f0 <ferror@plt+0x11ba0>
  4110a0:	ldr	x0, [x19]
  4110a4:	bl	40c224 <ferror@plt+0x9bd4>
  4110a8:	ldr	x0, [x19, #40]
  4110ac:	bl	402400 <free@plt>
  4110b0:	ldr	x0, [x19, #24]
  4110b4:	bl	402400 <free@plt>
  4110b8:	mov	x0, x19
  4110bc:	bl	402400 <free@plt>
  4110c0:	mov	x19, xzr
  4110c4:	mov	x0, x19
  4110c8:	ldp	x20, x19, [sp, #16]
  4110cc:	ldp	x29, x30, [sp], #32
  4110d0:	ret
  4110d4:	stp	x29, x30, [sp, #-48]!
  4110d8:	stp	x28, x21, [sp, #16]
  4110dc:	stp	x20, x19, [sp, #32]
  4110e0:	mov	x29, sp
  4110e4:	sub	sp, sp, #0x1, lsl #12
  4110e8:	mov	w21, #0xfffffffe            	// #-2
  4110ec:	cbz	x0, 411148 <ferror@plt+0xeaf8>
  4110f0:	mov	x8, x1
  4110f4:	cbz	x1, 411148 <ferror@plt+0xeaf8>
  4110f8:	mov	x19, x2
  4110fc:	mov	x20, x0
  411100:	cbz	x2, 41110c <ferror@plt+0xeabc>
  411104:	ldr	x9, [x19]
  411108:	cbz	x9, 411160 <ferror@plt+0xeb10>
  41110c:	mov	x0, x20
  411110:	bl	40c1fc <ferror@plt+0x9bac>
  411114:	cmp	w0, #0x3
  411118:	b.lt	411144 <ferror@plt+0xeaf4>  // b.tstop
  41111c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  411120:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  411124:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  411128:	add	x2, x2, #0x4f8
  41112c:	add	x4, x4, #0x610
  411130:	add	x5, x5, #0x62c
  411134:	mov	w1, #0x3                   	// #3
  411138:	mov	w3, #0x223                 	// #547
  41113c:	mov	x0, x20
  411140:	bl	40becc <ferror@plt+0x987c>
  411144:	mov	w21, #0xffffffda            	// #-38
  411148:	mov	w0, w21
  41114c:	add	sp, sp, #0x1, lsl #12
  411150:	ldp	x20, x19, [sp, #32]
  411154:	ldp	x28, x21, [sp, #16]
  411158:	ldp	x29, x30, [sp], #48
  41115c:	ret
  411160:	mov	x1, sp
  411164:	mov	x0, x8
  411168:	mov	x2, xzr
  41116c:	bl	40b5c8 <ferror@plt+0x8f78>
  411170:	tbnz	w0, #31, 411254 <ferror@plt+0xec04>
  411174:	mov	x1, sp
  411178:	mov	x0, x20
  41117c:	mov	x2, x19
  411180:	bl	40c974 <ferror@plt+0xa324>
  411184:	mov	w21, w0
  411188:	tbnz	w0, #31, 41122c <ferror@plt+0xebdc>
  41118c:	ldr	x8, [x19]
  411190:	cbnz	x8, 411148 <ferror@plt+0xeaf8>
  411194:	mov	x1, sp
  411198:	mov	x0, x20
  41119c:	mov	x2, x19
  4111a0:	bl	40c824 <ferror@plt+0xa1d4>
  4111a4:	mov	w21, w0
  4111a8:	tbnz	w0, #31, 41122c <ferror@plt+0xebdc>
  4111ac:	ldr	x8, [x19]
  4111b0:	cbnz	x8, 411148 <ferror@plt+0xeaf8>
  4111b4:	mov	x1, sp
  4111b8:	mov	x0, x20
  4111bc:	mov	x2, x19
  4111c0:	bl	40c370 <ferror@plt+0x9d20>
  4111c4:	mov	w21, w0
  4111c8:	tbnz	w0, #31, 41122c <ferror@plt+0xebdc>
  4111cc:	ldr	x8, [x19]
  4111d0:	cbnz	x8, 411148 <ferror@plt+0xeaf8>
  4111d4:	mov	x1, sp
  4111d8:	mov	x0, x20
  4111dc:	mov	x2, x19
  4111e0:	bl	40caa8 <ferror@plt+0xa458>
  4111e4:	mov	w21, w0
  4111e8:	tbnz	w0, #31, 41122c <ferror@plt+0xebdc>
  4111ec:	ldr	x8, [x19]
  4111f0:	cbnz	x8, 411148 <ferror@plt+0xeaf8>
  4111f4:	mov	x1, sp
  4111f8:	mov	x0, x20
  4111fc:	mov	x2, x19
  411200:	bl	40c568 <ferror@plt+0x9f18>
  411204:	mov	w21, w0
  411208:	tbnz	w0, #31, 41122c <ferror@plt+0xebdc>
  41120c:	ldr	x8, [x19]
  411210:	cbnz	x8, 411148 <ferror@plt+0xeaf8>
  411214:	mov	x1, sp
  411218:	mov	x0, x20
  41121c:	mov	x2, x19
  411220:	bl	40c578 <ferror@plt+0x9f28>
  411224:	mov	w21, w0
  411228:	tbz	w0, #31, 411148 <ferror@plt+0xeaf8>
  41122c:	ldr	x20, [x19]
  411230:	cbz	x20, 41124c <ferror@plt+0xebfc>
  411234:	ldr	x0, [x20, #16]
  411238:	bl	411044 <ferror@plt+0xe9f4>
  41123c:	mov	x0, x20
  411240:	bl	40d278 <ferror@plt+0xac28>
  411244:	mov	x20, x0
  411248:	cbnz	x0, 411234 <ferror@plt+0xebe4>
  41124c:	str	xzr, [x19]
  411250:	b	411148 <ferror@plt+0xeaf8>
  411254:	mov	w21, #0xffffffea            	// #-22
  411258:	b	411148 <ferror@plt+0xeaf8>
  41125c:	stp	x29, x30, [sp, #-80]!
  411260:	mov	x8, x0
  411264:	mov	w0, #0xfffffffe            	// #-2
  411268:	stp	x26, x25, [sp, #16]
  41126c:	stp	x24, x23, [sp, #32]
  411270:	stp	x22, x21, [sp, #48]
  411274:	stp	x20, x19, [sp, #64]
  411278:	mov	x29, sp
  41127c:	cbz	x8, 411404 <ferror@plt+0xedb4>
  411280:	mov	x19, x3
  411284:	cbz	x3, 411404 <ferror@plt+0xedb4>
  411288:	mov	x20, x2
  41128c:	str	xzr, [x19]
  411290:	cbz	x2, 4113d4 <ferror@plt+0xed84>
  411294:	mov	w21, w1
  411298:	tbnz	w1, #0, 41131c <ferror@plt+0xeccc>
  41129c:	mov	w23, #0x1                   	// #1
  4112a0:	mov	x24, x20
  4112a4:	b	4112b8 <ferror@plt+0xec68>
  4112a8:	ldr	x8, [x24]
  4112ac:	cmp	x8, x20
  4112b0:	csel	x24, xzr, x8, eq  // eq = none
  4112b4:	cbz	x24, 4113d4 <ferror@plt+0xed84>
  4112b8:	ldr	x22, [x24, #16]
  4112bc:	tbz	w21, #1, 4112f4 <ferror@plt+0xeca4>
  4112c0:	ldr	w8, [x22, #92]
  4112c4:	cbz	w8, 4112d4 <ferror@plt+0xec84>
  4112c8:	cmp	w8, #0x2
  4112cc:	b.eq	4112a8 <ferror@plt+0xec58>  // b.none
  4112d0:	b	4112f4 <ferror@plt+0xeca4>
  4112d4:	ldr	x0, [x22]
  4112d8:	ldr	x1, [x22, #16]
  4112dc:	bl	40c6e4 <ferror@plt+0xa094>
  4112e0:	tst	w0, #0x1
  4112e4:	cinc	w8, w23, ne  // ne = any
  4112e8:	str	w8, [x22, #92]
  4112ec:	cmp	w8, #0x2
  4112f0:	b.eq	4112a8 <ferror@plt+0xec58>  // b.none
  4112f4:	ldr	x0, [x19]
  4112f8:	mov	x1, x22
  4112fc:	bl	40d134 <ferror@plt+0xaae4>
  411300:	cbz	x0, 4113dc <ferror@plt+0xed8c>
  411304:	str	x0, [x19]
  411308:	cbz	x22, 4112a8 <ferror@plt+0xec58>
  41130c:	ldr	w8, [x22, #84]
  411310:	add	w8, w8, #0x1
  411314:	str	w8, [x22, #84]
  411318:	b	4112a8 <ferror@plt+0xec58>
  41131c:	mov	w24, #0x1                   	// #1
  411320:	mov	x25, x20
  411324:	b	411338 <ferror@plt+0xece8>
  411328:	ldr	x8, [x25]
  41132c:	cmp	x8, x20
  411330:	csel	x25, xzr, x8, eq  // eq = none
  411334:	cbz	x25, 4113d4 <ferror@plt+0xed84>
  411338:	ldr	x22, [x25, #16]
  41133c:	ldr	x0, [x22]
  411340:	bl	40d12c <ferror@plt+0xaadc>
  411344:	ldr	x26, [x0, #16]
  411348:	cbz	x26, 411374 <ferror@plt+0xed24>
  41134c:	mov	x23, x26
  411350:	mov	x0, x23
  411354:	bl	40d410 <ferror@plt+0xadc0>
  411358:	ldr	x1, [x22, #16]
  41135c:	bl	402390 <strcmp@plt>
  411360:	cbz	w0, 411328 <ferror@plt+0xecd8>
  411364:	ldr	x8, [x23]
  411368:	cmp	x8, x26
  41136c:	csel	x23, xzr, x8, eq  // eq = none
  411370:	cbnz	x23, 411350 <ferror@plt+0xed00>
  411374:	tbz	w21, #1, 4113ac <ferror@plt+0xed5c>
  411378:	ldr	w8, [x22, #92]
  41137c:	cbz	w8, 41138c <ferror@plt+0xed3c>
  411380:	cmp	w8, #0x2
  411384:	b.eq	411328 <ferror@plt+0xecd8>  // b.none
  411388:	b	4113ac <ferror@plt+0xed5c>
  41138c:	ldr	x0, [x22]
  411390:	ldr	x1, [x22, #16]
  411394:	bl	40c6e4 <ferror@plt+0xa094>
  411398:	tst	w0, #0x1
  41139c:	cinc	w8, w24, ne  // ne = any
  4113a0:	str	w8, [x22, #92]
  4113a4:	cmp	w8, #0x2
  4113a8:	b.eq	411328 <ferror@plt+0xecd8>  // b.none
  4113ac:	ldr	x0, [x19]
  4113b0:	mov	x1, x22
  4113b4:	bl	40d134 <ferror@plt+0xaae4>
  4113b8:	cbz	x0, 4113dc <ferror@plt+0xed8c>
  4113bc:	str	x0, [x19]
  4113c0:	cbz	x22, 411328 <ferror@plt+0xecd8>
  4113c4:	ldr	w8, [x22, #84]
  4113c8:	add	w8, w8, #0x1
  4113cc:	str	w8, [x22, #84]
  4113d0:	b	411328 <ferror@plt+0xecd8>
  4113d4:	mov	w0, wzr
  4113d8:	b	411404 <ferror@plt+0xedb4>
  4113dc:	ldr	x20, [x19]
  4113e0:	cbz	x20, 4113fc <ferror@plt+0xedac>
  4113e4:	ldr	x0, [x20, #16]
  4113e8:	bl	411044 <ferror@plt+0xe9f4>
  4113ec:	mov	x0, x20
  4113f0:	bl	40d278 <ferror@plt+0xac28>
  4113f4:	mov	x20, x0
  4113f8:	cbnz	x0, 4113e4 <ferror@plt+0xed94>
  4113fc:	mov	w0, #0xfffffff4            	// #-12
  411400:	str	xzr, [x19]
  411404:	ldp	x20, x19, [sp, #64]
  411408:	ldp	x22, x21, [sp, #48]
  41140c:	ldp	x24, x23, [sp, #32]
  411410:	ldp	x26, x25, [sp, #16]
  411414:	ldp	x29, x30, [sp], #80
  411418:	ret
  41141c:	stp	x29, x30, [sp, #-48]!
  411420:	str	x21, [sp, #16]
  411424:	stp	x20, x19, [sp, #32]
  411428:	mov	x29, sp
  41142c:	cbz	x0, 411508 <ferror@plt+0xeeb8>
  411430:	ldrb	w8, [x0, #88]
  411434:	mov	x19, x0
  411438:	tbnz	w8, #0, 411464 <ferror@plt+0xee14>
  41143c:	ldr	x0, [x19]
  411440:	ldr	x1, [x19, #16]
  411444:	bl	40c78c <ferror@plt+0xa13c>
  411448:	cbz	x0, 411464 <ferror@plt+0xee14>
  41144c:	mov	x20, x0
  411450:	mov	x0, x19
  411454:	mov	x1, x20
  411458:	bl	410818 <ferror@plt+0xe1c8>
  41145c:	mov	x0, x20
  411460:	bl	402400 <free@plt>
  411464:	ldr	x21, [x19, #32]
  411468:	cbz	x21, 411518 <ferror@plt+0xeec8>
  41146c:	mov	x20, xzr
  411470:	ldr	x1, [x21, #16]
  411474:	cbz	x1, 411484 <ferror@plt+0xee34>
  411478:	ldr	w8, [x1, #84]
  41147c:	add	w8, w8, #0x1
  411480:	str	w8, [x1, #84]
  411484:	mov	x0, x20
  411488:	bl	40d134 <ferror@plt+0xaae4>
  41148c:	cbz	x0, 4114ac <ferror@plt+0xee5c>
  411490:	ldr	x8, [x21]
  411494:	ldr	x9, [x19, #32]
  411498:	mov	x20, x0
  41149c:	cmp	x8, x9
  4114a0:	csel	x21, xzr, x8, eq  // eq = none
  4114a4:	cbnz	x21, 411470 <ferror@plt+0xee20>
  4114a8:	b	411508 <ferror@plt+0xeeb8>
  4114ac:	ldr	x0, [x21, #16]
  4114b0:	bl	411044 <ferror@plt+0xe9f4>
  4114b4:	ldr	x0, [x19]
  4114b8:	bl	40c1fc <ferror@plt+0x9bac>
  4114bc:	cmp	w0, #0x2
  4114c0:	b.le	4114ec <ferror@plt+0xee9c>
  4114c4:	ldr	x0, [x19]
  4114c8:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4114cc:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4114d0:	adrp	x5, 419000 <ferror@plt+0x169b0>
  4114d4:	add	x2, x2, #0x4f8
  4114d8:	add	x4, x4, #0x656
  4114dc:	add	x5, x5, #0xb47
  4114e0:	mov	w1, #0x3                   	// #3
  4114e4:	mov	w3, #0x2ab                 	// #683
  4114e8:	bl	40becc <ferror@plt+0x987c>
  4114ec:	cbz	x20, 411518 <ferror@plt+0xeec8>
  4114f0:	ldr	x0, [x20, #16]
  4114f4:	bl	411044 <ferror@plt+0xe9f4>
  4114f8:	mov	x0, x20
  4114fc:	bl	40d278 <ferror@plt+0xac28>
  411500:	mov	x20, x0
  411504:	cbnz	x0, 4114f0 <ferror@plt+0xeea0>
  411508:	ldp	x20, x19, [sp, #32]
  41150c:	ldr	x21, [sp, #16]
  411510:	ldp	x29, x30, [sp], #48
  411514:	ret
  411518:	mov	x0, xzr
  41151c:	ldp	x20, x19, [sp, #32]
  411520:	ldr	x21, [sp, #16]
  411524:	ldp	x29, x30, [sp], #48
  411528:	ret
  41152c:	cbz	x0, 411544 <ferror@plt+0xeef4>
  411530:	ldr	x0, [x0, #16]
  411534:	cbz	x0, 411544 <ferror@plt+0xeef4>
  411538:	ldr	w8, [x0, #84]
  41153c:	add	w8, w8, #0x1
  411540:	str	w8, [x0, #84]
  411544:	ret
  411548:	cbz	x0, 411550 <ferror@plt+0xef00>
  41154c:	ldr	x0, [x0, #16]
  411550:	ret
  411554:	stp	x29, x30, [sp, #-32]!
  411558:	stp	x20, x19, [sp, #16]
  41155c:	mov	x29, sp
  411560:	cbz	x0, 411570 <ferror@plt+0xef20>
  411564:	mov	x19, x0
  411568:	ldr	x0, [x0, #24]
  41156c:	cbz	x0, 41157c <ferror@plt+0xef2c>
  411570:	ldp	x20, x19, [sp, #16]
  411574:	ldp	x29, x30, [sp], #32
  411578:	ret
  41157c:	ldrb	w8, [x19, #88]
  411580:	tbnz	w8, #0, 4115bc <ferror@plt+0xef6c>
  411584:	ldr	x0, [x19]
  411588:	ldr	x1, [x19, #16]
  41158c:	bl	40c78c <ferror@plt+0xa13c>
  411590:	cbz	x0, 411570 <ferror@plt+0xef20>
  411594:	mov	x20, x0
  411598:	mov	x0, x19
  41159c:	mov	x1, x20
  4115a0:	bl	410818 <ferror@plt+0xe1c8>
  4115a4:	mov	x0, x20
  4115a8:	bl	402400 <free@plt>
  4115ac:	ldr	x0, [x19, #24]
  4115b0:	ldp	x20, x19, [sp, #16]
  4115b4:	ldp	x29, x30, [sp], #32
  4115b8:	ret
  4115bc:	mov	x0, xzr
  4115c0:	ldp	x20, x19, [sp, #16]
  4115c4:	ldp	x29, x30, [sp], #32
  4115c8:	ret
  4115cc:	stp	x29, x30, [sp, #-32]!
  4115d0:	stp	x20, x19, [sp, #16]
  4115d4:	mov	x29, sp
  4115d8:	cbz	x0, 41164c <ferror@plt+0xeffc>
  4115dc:	mov	x20, x0
  4115e0:	ldr	x0, [x0, #16]
  4115e4:	and	w8, w1, #0x200
  4115e8:	orr	w1, w8, #0x800
  4115ec:	bl	402630 <delete_module@plt>
  4115f0:	cbz	w0, 411660 <ferror@plt+0xf010>
  4115f4:	bl	4025a0 <__errno_location@plt>
  4115f8:	ldr	w8, [x0]
  4115fc:	ldr	x0, [x20]
  411600:	neg	w19, w8
  411604:	bl	40c1fc <ferror@plt+0x9bac>
  411608:	cmp	w0, #0x3
  41160c:	b.lt	41163c <ferror@plt+0xefec>  // b.tstop
  411610:	ldr	x0, [x20]
  411614:	ldr	x6, [x20, #16]
  411618:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  41161c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  411620:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  411624:	add	x2, x2, #0x4f8
  411628:	add	x4, x4, #0x673
  41162c:	add	x5, x5, #0x68d
  411630:	mov	w1, #0x3                   	// #3
  411634:	mov	w3, #0x319                 	// #793
  411638:	bl	40becc <ferror@plt+0x987c>
  41163c:	mov	w0, w19
  411640:	ldp	x20, x19, [sp, #16]
  411644:	ldp	x29, x30, [sp], #32
  411648:	ret
  41164c:	mov	w19, #0xfffffffe            	// #-2
  411650:	mov	w0, w19
  411654:	ldp	x20, x19, [sp, #16]
  411658:	ldp	x29, x30, [sp], #32
  41165c:	ret
  411660:	mov	w19, wzr
  411664:	mov	w0, w19
  411668:	ldp	x20, x19, [sp, #16]
  41166c:	ldp	x29, x30, [sp], #32
  411670:	ret
  411674:	stp	x29, x30, [sp, #-80]!
  411678:	adrp	x8, 419000 <ferror@plt+0x169b0>
  41167c:	add	x8, x8, #0x832
  411680:	cmp	x2, #0x0
  411684:	stp	x22, x21, [sp, #48]
  411688:	csel	x21, x8, x2, eq  // eq = none
  41168c:	str	x25, [sp, #16]
  411690:	stp	x24, x23, [sp, #32]
  411694:	stp	x20, x19, [sp, #64]
  411698:	mov	x29, sp
  41169c:	cbz	x0, 411870 <ferror@plt+0xf220>
  4116a0:	ldr	x20, [x0, #24]
  4116a4:	mov	w22, w1
  4116a8:	mov	x19, x0
  4116ac:	cbz	x20, 4117f4 <ferror@plt+0xf1a4>
  4116b0:	ldr	x0, [x19, #72]
  4116b4:	cbnz	x0, 4116cc <ferror@plt+0xf07c>
  4116b8:	ldr	x0, [x19]
  4116bc:	mov	x1, x20
  4116c0:	bl	414084 <ferror@plt+0x11a34>
  4116c4:	str	x0, [x19, #72]
  4116c8:	cbz	x0, 411878 <ferror@plt+0xf228>
  4116cc:	bl	4141e0 <ferror@plt+0x11b90>
  4116d0:	tbz	w0, #0, 411710 <ferror@plt+0xf0c0>
  4116d4:	ldr	x0, [x19, #72]
  4116d8:	ubfiz	w23, w22, #1, #1
  4116dc:	bfxil	w23, w22, #1, #1
  4116e0:	bl	4141e8 <ferror@plt+0x11b98>
  4116e4:	mov	w1, w0
  4116e8:	mov	w0, #0x111                 	// #273
  4116ec:	mov	x2, x21
  4116f0:	mov	w3, w23
  4116f4:	bl	4025e0 <syscall@plt>
  4116f8:	mov	x23, x0
  4116fc:	cbz	w23, 4118f8 <ferror@plt+0xf2a8>
  411700:	bl	4025a0 <__errno_location@plt>
  411704:	ldr	w8, [x0]
  411708:	cmp	w8, #0x26
  41170c:	b.ne	4118ac <ferror@plt+0xf25c>  // b.any
  411710:	ldr	x0, [x19, #72]
  411714:	tst	w22, #0x3
  411718:	b.eq	411888 <ferror@plt+0xf238>  // b.none
  41171c:	bl	414048 <ferror@plt+0x119f8>
  411720:	cbz	x0, 411878 <ferror@plt+0xf228>
  411724:	mov	x23, x0
  411728:	tbz	w22, #1, 41178c <ferror@plt+0xf13c>
  41172c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  411730:	add	x1, x1, #0x6e6
  411734:	mov	x0, x23
  411738:	bl	4154fc <ferror@plt+0x12eac>
  41173c:	tbz	w0, #31, 41178c <ferror@plt+0xf13c>
  411740:	mov	w24, w0
  411744:	ldr	x0, [x19]
  411748:	bl	40c1fc <ferror@plt+0x9bac>
  41174c:	cmp	w0, #0x6
  411750:	b.lt	41178c <ferror@plt+0xf13c>  // b.tstop
  411754:	ldr	x25, [x19]
  411758:	neg	w0, w24
  41175c:	bl	4022a0 <strerror@plt>
  411760:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  411764:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  411768:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  41176c:	mov	x6, x0
  411770:	add	x2, x2, #0x4f8
  411774:	add	x4, x4, #0x6a8
  411778:	add	x5, x5, #0x6f1
  41177c:	mov	w1, #0x6                   	// #6
  411780:	mov	w3, #0x363                 	// #867
  411784:	mov	x0, x25
  411788:	bl	40becc <ferror@plt+0x987c>
  41178c:	tbz	w22, #0, 4117e8 <ferror@plt+0xf198>
  411790:	mov	x0, x23
  411794:	bl	4157b0 <ferror@plt+0x13160>
  411798:	tbz	w0, #31, 4117e8 <ferror@plt+0xf198>
  41179c:	mov	w22, w0
  4117a0:	ldr	x0, [x19]
  4117a4:	bl	40c1fc <ferror@plt+0x9bac>
  4117a8:	cmp	w0, #0x6
  4117ac:	b.lt	4117e8 <ferror@plt+0xf198>  // b.tstop
  4117b0:	ldr	x24, [x19]
  4117b4:	neg	w0, w22
  4117b8:	bl	4022a0 <strerror@plt>
  4117bc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4117c0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4117c4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4117c8:	mov	x6, x0
  4117cc:	add	x2, x2, #0x4f8
  4117d0:	add	x4, x4, #0x6a8
  4117d4:	add	x5, x5, #0x711
  4117d8:	mov	w1, #0x6                   	// #6
  4117dc:	mov	w3, #0x369                 	// #873
  4117e0:	mov	x0, x24
  4117e4:	bl	40becc <ferror@plt+0x987c>
  4117e8:	mov	x0, x23
  4117ec:	bl	414efc <ferror@plt+0x128ac>
  4117f0:	b	41188c <ferror@plt+0xf23c>
  4117f4:	ldrb	w8, [x19, #88]
  4117f8:	tbnz	w8, #0, 41182c <ferror@plt+0xf1dc>
  4117fc:	ldr	x0, [x19]
  411800:	ldr	x1, [x19, #16]
  411804:	bl	40c78c <ferror@plt+0xa13c>
  411808:	cbz	x0, 41182c <ferror@plt+0xf1dc>
  41180c:	mov	x20, x0
  411810:	mov	x0, x19
  411814:	mov	x1, x20
  411818:	bl	410818 <ferror@plt+0xe1c8>
  41181c:	mov	x0, x20
  411820:	bl	402400 <free@plt>
  411824:	ldr	x20, [x19, #24]
  411828:	cbnz	x20, 4116b0 <ferror@plt+0xf060>
  41182c:	ldr	x0, [x19]
  411830:	bl	40c1fc <ferror@plt+0x9bac>
  411834:	cmp	w0, #0x3
  411838:	b.lt	411870 <ferror@plt+0xf220>  // b.tstop
  41183c:	ldr	x0, [x19]
  411840:	ldr	x6, [x19, #16]
  411844:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  411848:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  41184c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  411850:	add	x2, x2, #0x4f8
  411854:	add	x4, x4, #0x6a8
  411858:	add	x5, x5, #0x6c2
  41185c:	mov	w1, #0x3                   	// #3
  411860:	mov	w3, #0x340                 	// #832
  411864:	bl	40becc <ferror@plt+0x987c>
  411868:	mov	w23, #0xfffffffe            	// #-2
  41186c:	b	4118f8 <ferror@plt+0xf2a8>
  411870:	mov	w23, #0xfffffffe            	// #-2
  411874:	b	4118f8 <ferror@plt+0xf2a8>
  411878:	bl	4025a0 <__errno_location@plt>
  41187c:	ldr	w8, [x0]
  411880:	neg	w23, w8
  411884:	b	4118f8 <ferror@plt+0xf2a8>
  411888:	bl	4141d0 <ferror@plt+0x11b80>
  41188c:	mov	x22, x0
  411890:	ldr	x0, [x19, #72]
  411894:	bl	4141d8 <ferror@plt+0x11b88>
  411898:	mov	x1, x0
  41189c:	mov	x0, x22
  4118a0:	mov	x2, x21
  4118a4:	bl	402450 <init_module@plt>
  4118a8:	mov	x23, x0
  4118ac:	tbz	w23, #31, 4118f8 <ferror@plt+0xf2a8>
  4118b0:	bl	4025a0 <__errno_location@plt>
  4118b4:	ldr	w8, [x0]
  4118b8:	ldr	x0, [x19]
  4118bc:	neg	w23, w8
  4118c0:	bl	40c1fc <ferror@plt+0x9bac>
  4118c4:	cmp	w0, #0x6
  4118c8:	b.lt	4118f8 <ferror@plt+0xf2a8>  // b.tstop
  4118cc:	ldr	x0, [x19]
  4118d0:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4118d4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4118d8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4118dc:	add	x2, x2, #0x4f8
  4118e0:	add	x4, x4, #0x6a8
  4118e4:	add	x5, x5, #0x72f
  4118e8:	mov	w1, #0x6                   	// #6
  4118ec:	mov	w3, #0x376                 	// #886
  4118f0:	mov	x6, x20
  4118f4:	bl	40becc <ferror@plt+0x987c>
  4118f8:	mov	w0, w23
  4118fc:	ldp	x20, x19, [sp, #64]
  411900:	ldp	x22, x21, [sp, #48]
  411904:	ldp	x24, x23, [sp, #32]
  411908:	ldr	x25, [sp, #16]
  41190c:	ldp	x29, x30, [sp], #80
  411910:	ret
  411914:	sub	sp, sp, #0xb0
  411918:	stp	x29, x30, [sp, #80]
  41191c:	add	x29, sp, #0x50
  411920:	stp	x28, x27, [sp, #96]
  411924:	stp	x26, x25, [sp, #112]
  411928:	stp	x24, x23, [sp, #128]
  41192c:	stp	x22, x21, [sp, #144]
  411930:	stp	x20, x19, [sp, #160]
  411934:	stur	x2, [x29, #-24]
  411938:	stur	xzr, [x29, #-8]
  41193c:	cbz	x0, 4119a0 <ferror@plt+0xf350>
  411940:	mov	x22, x5
  411944:	mov	x21, x4
  411948:	mov	x23, x3
  41194c:	mov	w26, w1
  411950:	mov	x27, x0
  411954:	tbnz	w1, #3, 411974 <ferror@plt+0xf324>
  411958:	mov	x0, x27
  41195c:	bl	4127e4 <ferror@plt+0x10194>
  411960:	cmp	w0, #0x1
  411964:	b.hi	411974 <ferror@plt+0xf324>  // b.pmore
  411968:	sbfx	w8, w26, #5, #1
  41196c:	and	w25, w8, #0xffffffef
  411970:	b	4119a4 <ferror@plt+0xf354>
  411974:	ldr	x8, [x27, #64]
  411978:	cbz	x8, 411980 <ferror@plt+0xf330>
  41197c:	tbnz	w26, #18, 4119e0 <ferror@plt+0xf390>
  411980:	tbnz	w26, #16, 4119c8 <ferror@plt+0xf378>
  411984:	tbz	w26, #17, 411a1c <ferror@plt+0xf3cc>
  411988:	and	w25, w26, #0x20000
  41198c:	ldr	x0, [x27]
  411990:	bl	40d12c <ferror@plt+0xaadc>
  411994:	ldr	x19, [x0, #16]
  411998:	cbnz	x19, 4119f4 <ferror@plt+0xf3a4>
  41199c:	b	411a1c <ferror@plt+0xf3cc>
  4119a0:	mov	w25, #0xfffffffe            	// #-2
  4119a4:	mov	w0, w25
  4119a8:	ldp	x20, x19, [sp, #160]
  4119ac:	ldp	x22, x21, [sp, #144]
  4119b0:	ldp	x24, x23, [sp, #128]
  4119b4:	ldp	x26, x25, [sp, #112]
  4119b8:	ldp	x28, x27, [sp, #96]
  4119bc:	ldp	x29, x30, [sp, #80]
  4119c0:	add	sp, sp, #0xb0
  4119c4:	ret
  4119c8:	and	w25, w26, #0x10000
  4119cc:	ldr	x0, [x27]
  4119d0:	bl	40d12c <ferror@plt+0xaadc>
  4119d4:	ldr	x19, [x0, #16]
  4119d8:	cbnz	x19, 4119f4 <ferror@plt+0xf3a4>
  4119dc:	b	411a1c <ferror@plt+0xf3cc>
  4119e0:	and	w25, w26, #0x40000
  4119e4:	ldr	x0, [x27]
  4119e8:	bl	40d12c <ferror@plt+0xaadc>
  4119ec:	ldr	x19, [x0, #16]
  4119f0:	cbz	x19, 411a1c <ferror@plt+0xf3cc>
  4119f4:	mov	x20, x19
  4119f8:	mov	x0, x20
  4119fc:	bl	40d410 <ferror@plt+0xadc0>
  411a00:	ldr	x1, [x27, #16]
  411a04:	bl	402390 <strcmp@plt>
  411a08:	cbz	w0, 4119a4 <ferror@plt+0xf354>
  411a0c:	ldr	x8, [x20]
  411a10:	cmp	x8, x19
  411a14:	csel	x20, xzr, x8, eq  // eq = none
  411a18:	cbnz	x20, 4119f8 <ferror@plt+0xf3a8>
  411a1c:	ldr	x0, [x27]
  411a20:	mov	w1, wzr
  411a24:	bl	40cce0 <ferror@plt+0xa690>
  411a28:	ldr	x0, [x27]
  411a2c:	mov	w1, wzr
  411a30:	bl	40cd48 <ferror@plt+0xa6f8>
  411a34:	ldrb	w8, [x27, #96]
  411a38:	mov	w25, wzr
  411a3c:	tbnz	w8, #0, 411b20 <ferror@plt+0xf4d0>
  411a40:	orr	w8, w8, #0x1
  411a44:	mov	x0, x27
  411a48:	strb	w8, [x27, #96]
  411a4c:	bl	41141c <ferror@plt+0xedcc>
  411a50:	ldrb	w8, [x27, #96]
  411a54:	mov	x20, x0
  411a58:	orr	w8, w8, #0x4
  411a5c:	strb	w8, [x27, #96]
  411a60:	cbz	x0, 411acc <ferror@plt+0xf47c>
  411a64:	mov	x8, x20
  411a68:	ldr	x9, [x8, #16]
  411a6c:	ldrb	w10, [x9, #96]
  411a70:	orr	w10, w10, #0x4
  411a74:	strb	w10, [x9, #96]
  411a78:	ldr	x8, [x8]
  411a7c:	cmp	x8, x20
  411a80:	csel	x8, xzr, x8, eq  // eq = none
  411a84:	cbnz	x8, 411a68 <ferror@plt+0xf418>
  411a88:	mov	x19, x20
  411a8c:	ldr	x0, [x19, #16]
  411a90:	sub	x1, x29, #0x8
  411a94:	bl	413da0 <ferror@plt+0x11750>
  411a98:	mov	w25, w0
  411a9c:	tbnz	w0, #31, 411b00 <ferror@plt+0xf4b0>
  411aa0:	ldr	x8, [x19]
  411aa4:	cmp	x8, x20
  411aa8:	csel	x19, xzr, x8, eq  // eq = none
  411aac:	cbnz	x19, 411a8c <ferror@plt+0xf43c>
  411ab0:	tbnz	w26, #2, 411ad4 <ferror@plt+0xf484>
  411ab4:	sub	x1, x29, #0x8
  411ab8:	mov	x0, x27
  411abc:	bl	413da0 <ferror@plt+0x11750>
  411ac0:	mov	w25, w0
  411ac4:	cbnz	x20, 411b04 <ferror@plt+0xf4b4>
  411ac8:	b	411b1c <ferror@plt+0xf4cc>
  411acc:	mov	w25, wzr
  411ad0:	tbz	w26, #2, 411ab4 <ferror@plt+0xf464>
  411ad4:	ldr	w8, [x27, #84]
  411ad8:	ldur	x0, [x29, #-8]
  411adc:	mov	x1, x27
  411ae0:	add	w8, w8, #0x1
  411ae4:	str	w8, [x27, #84]
  411ae8:	bl	40d134 <ferror@plt+0xaae4>
  411aec:	cbz	x0, 41204c <ferror@plt+0xf9fc>
  411af0:	stur	x0, [x29, #-8]
  411af4:	ldrb	w8, [x27, #96]
  411af8:	orr	w8, w8, #0x2
  411afc:	strb	w8, [x27, #96]
  411b00:	cbz	x20, 411b1c <ferror@plt+0xf4cc>
  411b04:	ldr	x0, [x20, #16]
  411b08:	bl	411044 <ferror@plt+0xe9f4>
  411b0c:	mov	x0, x20
  411b10:	bl	40d278 <ferror@plt+0xac28>
  411b14:	mov	x20, x0
  411b18:	cbnz	x0, 411b04 <ferror@plt+0xf4b4>
  411b1c:	tbnz	w25, #31, 41201c <ferror@plt+0xf9cc>
  411b20:	tbnz	w26, #16, 411b30 <ferror@plt+0xf4e0>
  411b24:	ldur	x24, [x29, #-8]
  411b28:	cbnz	x24, 411b7c <ferror@plt+0xf52c>
  411b2c:	b	4119a4 <ferror@plt+0xf354>
  411b30:	stur	xzr, [x29, #-16]
  411b34:	ldr	x0, [x27]
  411b38:	ldur	x2, [x29, #-8]
  411b3c:	sub	x3, x29, #0x10
  411b40:	mov	w1, #0x1                   	// #1
  411b44:	bl	41125c <ferror@plt+0xec0c>
  411b48:	mov	w25, w0
  411b4c:	tbnz	w0, #31, 4119a4 <ferror@plt+0xf354>
  411b50:	ldur	x20, [x29, #-8]
  411b54:	cbz	x20, 411b70 <ferror@plt+0xf520>
  411b58:	ldr	x0, [x20, #16]
  411b5c:	bl	411044 <ferror@plt+0xe9f4>
  411b60:	mov	x0, x20
  411b64:	bl	40d278 <ferror@plt+0xac28>
  411b68:	mov	x20, x0
  411b6c:	cbnz	x0, 411b58 <ferror@plt+0xf508>
  411b70:	ldur	x24, [x29, #-16]
  411b74:	cbz	x24, 412044 <ferror@plt+0xf9f4>
  411b78:	stur	x24, [x29, #-8]
  411b7c:	stp	x21, x23, [sp]
  411b80:	str	x22, [sp, #16]
  411b84:	stur	w26, [x29, #-28]
  411b88:	str	x27, [sp, #32]
  411b8c:	b	411ba8 <ferror@plt+0xf558>
  411b90:	mov	w25, wzr
  411b94:	ldr	x8, [x24]
  411b98:	ldur	x9, [x29, #-8]
  411b9c:	cmp	x8, x9
  411ba0:	csel	x24, xzr, x8, eq  // eq = none
  411ba4:	cbz	x24, 411ff8 <ferror@plt+0xf9a8>
  411ba8:	ldr	x28, [x24, #16]
  411bac:	mov	x0, x28
  411bb0:	bl	412080 <ferror@plt+0xfa30>
  411bb4:	mov	x20, x0
  411bb8:	cbz	x28, 411c08 <ferror@plt+0xf5b8>
  411bbc:	ldrb	w8, [x28, #88]
  411bc0:	tbnz	w8, #2, 411c2c <ferror@plt+0xf5dc>
  411bc4:	ldr	x0, [x28]
  411bc8:	bl	40d12c <ferror@plt+0xaadc>
  411bcc:	ldr	x23, [x0, #40]
  411bd0:	cbz	x23, 411c20 <ferror@plt+0xf5d0>
  411bd4:	mov	x21, x0
  411bd8:	mov	x0, x23
  411bdc:	bl	40d454 <ferror@plt+0xae04>
  411be0:	ldr	x1, [x28, #16]
  411be4:	mov	w2, wzr
  411be8:	bl	402470 <fnmatch@plt>
  411bec:	cbz	w0, 411c14 <ferror@plt+0xf5c4>
  411bf0:	ldr	x8, [x23]
  411bf4:	ldr	x9, [x21, #40]
  411bf8:	cmp	x8, x9
  411bfc:	csel	x23, xzr, x8, eq  // eq = none
  411c00:	cbnz	x23, 411bd8 <ferror@plt+0xf588>
  411c04:	b	411c20 <ferror@plt+0xf5d0>
  411c08:	mov	x19, xzr
  411c0c:	tbz	w26, #3, 411c34 <ferror@plt+0xf5e4>
  411c10:	b	411c50 <ferror@plt+0xf600>
  411c14:	mov	x0, x23
  411c18:	bl	40d448 <ferror@plt+0xadf8>
  411c1c:	str	x0, [x28, #48]
  411c20:	ldrb	w8, [x28, #88]
  411c24:	orr	w8, w8, #0x4
  411c28:	strb	w8, [x28, #88]
  411c2c:	ldr	x19, [x28, #48]
  411c30:	tbnz	w26, #3, 411c50 <ferror@plt+0xf600>
  411c34:	mov	x0, x28
  411c38:	bl	4127e4 <ferror@plt+0x10194>
  411c3c:	cmp	w0, #0x2
  411c40:	b.cs	411c50 <ferror@plt+0xf600>  // b.hs, b.nlast
  411c44:	mov	w25, #0xffffffef            	// #-17
  411c48:	tbnz	w26, #5, 411dbc <ferror@plt+0xf76c>
  411c4c:	b	411dcc <ferror@plt+0xf77c>
  411c50:	ldur	x8, [x29, #-24]
  411c54:	cmp	x28, x27
  411c58:	csel	x21, x8, xzr, eq  // eq = none
  411c5c:	cbz	x20, 411cdc <ferror@plt+0xf68c>
  411c60:	mov	x0, x20
  411c64:	bl	402030 <strlen@plt>
  411c68:	mov	x26, x0
  411c6c:	cbz	x21, 411ce4 <ferror@plt+0xf694>
  411c70:	mov	x0, x21
  411c74:	bl	402030 <strlen@plt>
  411c78:	mov	x23, x0
  411c7c:	orr	x8, x23, x26
  411c80:	cbz	x8, 411cf0 <ferror@plt+0xf6a0>
  411c84:	add	x8, x26, x23
  411c88:	add	x0, x8, #0x2
  411c8c:	bl	4021c0 <malloc@plt>
  411c90:	mov	x27, x0
  411c94:	cbz	x20, 411cb4 <ferror@plt+0xf664>
  411c98:	mov	x0, x27
  411c9c:	mov	x1, x20
  411ca0:	mov	x2, x26
  411ca4:	bl	401ff0 <memcpy@plt>
  411ca8:	mov	w8, #0x20                  	// #32
  411cac:	strb	w8, [x27, x26]
  411cb0:	add	x26, x26, #0x1
  411cb4:	cbz	x21, 411cc8 <ferror@plt+0xf678>
  411cb8:	add	x0, x27, x26
  411cbc:	mov	x1, x21
  411cc0:	mov	x2, x23
  411cc4:	bl	401ff0 <memcpy@plt>
  411cc8:	add	x8, x26, x23
  411ccc:	strb	wzr, [x27, x8]
  411cd0:	ldur	w26, [x29, #-28]
  411cd4:	cbnz	x19, 411cfc <ferror@plt+0xf6ac>
  411cd8:	b	411d74 <ferror@plt+0xf724>
  411cdc:	mov	x26, xzr
  411ce0:	cbnz	x21, 411c70 <ferror@plt+0xf620>
  411ce4:	mov	x23, xzr
  411ce8:	orr	x8, x23, x26
  411cec:	cbnz	x8, 411c84 <ferror@plt+0xf634>
  411cf0:	mov	x27, xzr
  411cf4:	ldur	w26, [x29, #-28]
  411cf8:	cbz	x19, 411d74 <ferror@plt+0xf724>
  411cfc:	ldrb	w8, [x28, #96]
  411d00:	tbnz	w8, #1, 411d74 <ferror@plt+0xf724>
  411d04:	cbz	x22, 411d24 <ferror@plt+0xf6d4>
  411d08:	adrp	x8, 419000 <ferror@plt+0x169b0>
  411d0c:	cmp	x27, #0x0
  411d10:	add	x8, x8, #0x832
  411d14:	csel	x2, x8, x27, eq  // eq = none
  411d18:	mov	w1, #0x1                   	// #1
  411d1c:	mov	x0, x28
  411d20:	blr	x22
  411d24:	tbnz	w26, #4, 411dac <ferror@plt+0xf75c>
  411d28:	ldrb	w8, [x28, #88]
  411d2c:	tbnz	w8, #2, 411dfc <ferror@plt+0xf7ac>
  411d30:	ldr	x0, [x28]
  411d34:	bl	40d12c <ferror@plt+0xaadc>
  411d38:	ldr	x21, [x0, #40]
  411d3c:	cbz	x21, 411df0 <ferror@plt+0xf7a0>
  411d40:	mov	x20, x0
  411d44:	mov	x0, x21
  411d48:	bl	40d454 <ferror@plt+0xae04>
  411d4c:	ldr	x1, [x28, #16]
  411d50:	mov	w2, wzr
  411d54:	bl	402470 <fnmatch@plt>
  411d58:	cbz	w0, 411de4 <ferror@plt+0xf794>
  411d5c:	ldr	x8, [x21]
  411d60:	ldr	x9, [x20, #40]
  411d64:	cmp	x8, x9
  411d68:	csel	x21, xzr, x8, eq  // eq = none
  411d6c:	cbnz	x21, 411d44 <ferror@plt+0xf6f4>
  411d70:	b	411df0 <ferror@plt+0xf7a0>
  411d74:	cbz	x22, 411d94 <ferror@plt+0xf744>
  411d78:	adrp	x8, 419000 <ferror@plt+0x169b0>
  411d7c:	cmp	x27, #0x0
  411d80:	add	x8, x8, #0x832
  411d84:	csel	x2, x8, x27, eq  // eq = none
  411d88:	mov	x0, x28
  411d8c:	mov	w1, wzr
  411d90:	blr	x22
  411d94:	tbnz	w26, #4, 411dac <ferror@plt+0xf75c>
  411d98:	mov	x0, x28
  411d9c:	mov	w1, w26
  411da0:	mov	x2, x27
  411da4:	bl	411674 <ferror@plt+0xf024>
  411da8:	mov	w25, w0
  411dac:	mov	x0, x27
  411db0:	bl	402400 <free@plt>
  411db4:	ldr	x27, [sp, #32]
  411db8:	tbz	w26, #5, 411dcc <ferror@plt+0xf77c>
  411dbc:	cmp	x28, x27
  411dc0:	b.ne	411dcc <ferror@plt+0xf77c>  // b.any
  411dc4:	cmn	w25, #0x11
  411dc8:	b.eq	411ff8 <ferror@plt+0xf9a8>  // b.none
  411dcc:	cmn	w25, #0x11
  411dd0:	b.eq	411b90 <ferror@plt+0xf540>  // b.none
  411dd4:	ldrb	w8, [x28, #96]
  411dd8:	tbz	w8, #2, 411b90 <ferror@plt+0xf540>
  411ddc:	tbz	w25, #31, 411b94 <ferror@plt+0xf544>
  411de0:	b	411ff8 <ferror@plt+0xf9a8>
  411de4:	mov	x0, x21
  411de8:	bl	40d448 <ferror@plt+0xadf8>
  411dec:	str	x0, [x28, #48]
  411df0:	ldrb	w8, [x28, #88]
  411df4:	orr	w8, w8, #0x4
  411df8:	strb	w8, [x28, #88]
  411dfc:	ldr	x20, [x28, #48]
  411e00:	cbz	x20, 412060 <ferror@plt+0xfa10>
  411e04:	adrp	x8, 419000 <ferror@plt+0x169b0>
  411e08:	cmp	x27, #0x0
  411e0c:	add	x8, x8, #0x832
  411e10:	csel	x0, x8, x27, eq  // eq = none
  411e14:	str	x0, [sp, #40]
  411e18:	bl	402030 <strlen@plt>
  411e1c:	mov	x26, x0
  411e20:	mov	x0, x20
  411e24:	bl	402030 <strlen@plt>
  411e28:	mov	x21, x0
  411e2c:	add	x1, x0, #0x1
  411e30:	mov	x0, x20
  411e34:	bl	40b54c <ferror@plt+0x8efc>
  411e38:	mov	x20, x0
  411e3c:	cbz	x0, 411f10 <ferror@plt+0xf8c0>
  411e40:	adrp	x1, 418000 <ferror@plt+0x159b0>
  411e44:	mov	x0, x20
  411e48:	add	x1, x1, #0xae9
  411e4c:	bl	402500 <strstr@plt>
  411e50:	cbz	x0, 411f1c <ferror@plt+0xf8cc>
  411e54:	mov	x23, x0
  411e58:	sub	x25, x21, #0xd
  411e5c:	sub	x8, x26, #0xd
  411e60:	str	x8, [sp, #24]
  411e64:	add	x8, x26, x25
  411e68:	add	x0, x8, #0x1
  411e6c:	bl	4021c0 <malloc@plt>
  411e70:	cbz	x0, 411fd0 <ferror@plt+0xf980>
  411e74:	sub	x19, x23, x20
  411e78:	sub	x8, x20, x23
  411e7c:	mov	x1, x20
  411e80:	mov	x2, x19
  411e84:	mov	x21, x0
  411e88:	add	x22, x23, #0xd
  411e8c:	add	x23, x25, x8
  411e90:	bl	401ff0 <memcpy@plt>
  411e94:	ldr	x1, [sp, #40]
  411e98:	add	x19, x21, x19
  411e9c:	mov	x0, x19
  411ea0:	mov	x2, x26
  411ea4:	bl	401ff0 <memcpy@plt>
  411ea8:	add	x0, x19, x26
  411eac:	mov	x1, x22
  411eb0:	mov	x2, x23
  411eb4:	bl	401ff0 <memcpy@plt>
  411eb8:	add	x8, x21, x26
  411ebc:	mov	x0, x20
  411ec0:	strb	wzr, [x8, x25]
  411ec4:	bl	402400 <free@plt>
  411ec8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  411ecc:	mov	x0, x21
  411ed0:	add	x1, x1, #0xae9
  411ed4:	bl	402500 <strstr@plt>
  411ed8:	ldr	x8, [sp, #24]
  411edc:	mov	x23, x0
  411ee0:	mov	x20, x21
  411ee4:	add	x25, x25, x8
  411ee8:	cbnz	x0, 411e64 <ferror@plt+0xf814>
  411eec:	ldr	x8, [sp, #8]
  411ef0:	cbz	x8, 411f28 <ferror@plt+0xf8d8>
  411ef4:	ldr	x2, [sp]
  411ef8:	mov	x0, x28
  411efc:	mov	x1, x21
  411f00:	blr	x8
  411f04:	mov	w25, w0
  411f08:	mov	x20, x21
  411f0c:	b	411fd4 <ferror@plt+0xf984>
  411f10:	ldur	w26, [x29, #-28]
  411f14:	mov	w25, #0xfffffff4            	// #-12
  411f18:	b	411fdc <ferror@plt+0xf98c>
  411f1c:	mov	x21, x20
  411f20:	ldr	x8, [sp, #8]
  411f24:	cbnz	x8, 411ef4 <ferror@plt+0xf8a4>
  411f28:	ldr	x20, [x28, #16]
  411f2c:	adrp	x19, 418000 <ferror@plt+0x159b0>
  411f30:	add	x19, x19, #0xaf7
  411f34:	mov	w2, #0x1                   	// #1
  411f38:	mov	x0, x19
  411f3c:	mov	x1, x20
  411f40:	bl	4020a0 <setenv@plt>
  411f44:	mov	x0, x21
  411f48:	bl	402270 <system@plt>
  411f4c:	mov	w25, w0
  411f50:	mov	x0, x19
  411f54:	bl	4024c0 <unsetenv@plt>
  411f58:	ldr	x22, [sp, #16]
  411f5c:	ldur	w26, [x29, #-28]
  411f60:	cmn	w25, #0x1
  411f64:	b.eq	411f70 <ferror@plt+0xf920>  // b.none
  411f68:	and	w8, w25, #0xff00
  411f6c:	cbz	w8, 411fc8 <ferror@plt+0xf978>
  411f70:	ldr	x0, [x28]
  411f74:	bl	40c1fc <ferror@plt+0x9bac>
  411f78:	cmp	w0, #0x3
  411f7c:	b.lt	411fb4 <ferror@plt+0xf964>  // b.tstop
  411f80:	ldr	x0, [x28]
  411f84:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  411f88:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  411f8c:	adrp	x5, 418000 <ferror@plt+0x159b0>
  411f90:	adrp	x6, 418000 <ferror@plt+0x159b0>
  411f94:	mov	w1, #0x3                   	// #3
  411f98:	mov	w3, #0x3d3                 	// #979
  411f9c:	add	x2, x2, #0x4f8
  411fa0:	add	x4, x4, #0xc99
  411fa4:	add	x5, x5, #0xb07
  411fa8:	add	x6, x6, #0x9c
  411fac:	mov	x7, x20
  411fb0:	bl	40becc <ferror@plt+0x987c>
  411fb4:	cmn	w25, #0x1
  411fb8:	b.eq	411fc8 <ferror@plt+0xf978>  // b.none
  411fbc:	mov	w8, wzr
  411fc0:	lsr	w9, w25, #8
  411fc4:	sub	w25, w8, w9, uxtb
  411fc8:	mov	x20, x21
  411fcc:	b	411fdc <ferror@plt+0xf98c>
  411fd0:	mov	w25, #0xfffffff4            	// #-12
  411fd4:	ldr	x22, [sp, #16]
  411fd8:	ldur	w26, [x29, #-28]
  411fdc:	mov	x0, x20
  411fe0:	bl	402400 <free@plt>
  411fe4:	mov	x0, x27
  411fe8:	bl	402400 <free@plt>
  411fec:	ldr	x27, [sp, #32]
  411ff0:	tbnz	w26, #5, 411dbc <ferror@plt+0xf76c>
  411ff4:	b	411dcc <ferror@plt+0xf77c>
  411ff8:	ldur	x19, [x29, #-8]
  411ffc:	cbz	x19, 4119a4 <ferror@plt+0xf354>
  412000:	ldr	x0, [x19, #16]
  412004:	bl	411044 <ferror@plt+0xe9f4>
  412008:	mov	x0, x19
  41200c:	bl	40d278 <ferror@plt+0xac28>
  412010:	mov	x19, x0
  412014:	cbnz	x0, 412000 <ferror@plt+0xf9b0>
  412018:	b	4119a4 <ferror@plt+0xf354>
  41201c:	ldur	x19, [x29, #-8]
  412020:	cbz	x19, 41203c <ferror@plt+0xf9ec>
  412024:	ldr	x0, [x19, #16]
  412028:	bl	411044 <ferror@plt+0xe9f4>
  41202c:	mov	x0, x19
  412030:	bl	40d278 <ferror@plt+0xac28>
  412034:	mov	x19, x0
  412038:	cbnz	x0, 412024 <ferror@plt+0xf9d4>
  41203c:	stur	xzr, [x29, #-8]
  412040:	b	4119a4 <ferror@plt+0xf354>
  412044:	mov	w25, #0x10000               	// #65536
  412048:	b	4119a4 <ferror@plt+0xf354>
  41204c:	mov	x0, x27
  412050:	bl	411044 <ferror@plt+0xe9f4>
  412054:	mov	w25, #0xfffffff4            	// #-12
  412058:	cbnz	x20, 411b04 <ferror@plt+0xf4b4>
  41205c:	b	411b1c <ferror@plt+0xf4cc>
  412060:	adrp	x0, 417000 <ferror@plt+0x149b0>
  412064:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  412068:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  41206c:	add	x0, x0, #0x31b
  412070:	add	x1, x1, #0x4f8
  412074:	add	x3, x3, #0xc3c
  412078:	mov	w2, #0x3ea                 	// #1002
  41207c:	bl	402590 <__assert_fail@plt>
  412080:	stp	x29, x30, [sp, #-96]!
  412084:	str	x27, [sp, #16]
  412088:	stp	x26, x25, [sp, #32]
  41208c:	stp	x24, x23, [sp, #48]
  412090:	stp	x22, x21, [sp, #64]
  412094:	stp	x20, x19, [sp, #80]
  412098:	mov	x29, sp
  41209c:	cbz	x0, 4121d8 <ferror@plt+0xfb88>
  4120a0:	ldrb	w8, [x0, #88]
  4120a4:	mov	x19, x0
  4120a8:	tbnz	w8, #1, 412178 <ferror@plt+0xfb28>
  4120ac:	ldr	x0, [x19]
  4120b0:	bl	40d12c <ferror@plt+0xaadc>
  4120b4:	ldr	x21, [x0, #24]
  4120b8:	cbz	x21, 412180 <ferror@plt+0xfb30>
  4120bc:	mov	x20, x0
  4120c0:	mov	x22, xzr
  4120c4:	mov	x27, xzr
  4120c8:	mov	w26, #0x20                  	// #32
  4120cc:	b	4120ec <ferror@plt+0xfa9c>
  4120d0:	mov	x23, x22
  4120d4:	ldr	x8, [x21]
  4120d8:	ldr	x9, [x20, #24]
  4120dc:	mov	x22, x23
  4120e0:	cmp	x8, x9
  4120e4:	csel	x21, xzr, x8, eq  // eq = none
  4120e8:	cbz	x21, 412184 <ferror@plt+0xfb34>
  4120ec:	mov	x0, x21
  4120f0:	bl	40d43c <ferror@plt+0xadec>
  4120f4:	ldr	x1, [x19, #16]
  4120f8:	mov	x23, x0
  4120fc:	bl	402390 <strcmp@plt>
  412100:	cbz	w0, 412118 <ferror@plt+0xfac8>
  412104:	ldr	x1, [x19, #64]
  412108:	cbz	x1, 4120d0 <ferror@plt+0xfa80>
  41210c:	mov	x0, x23
  412110:	bl	402390 <strcmp@plt>
  412114:	cbnz	w0, 4120d0 <ferror@plt+0xfa80>
  412118:	mov	x0, x21
  41211c:	bl	40d430 <ferror@plt+0xade0>
  412120:	mov	x24, x0
  412124:	bl	402030 <strlen@plt>
  412128:	cbz	x0, 4120d0 <ferror@plt+0xfa80>
  41212c:	add	x8, x27, x0
  412130:	mov	x25, x0
  412134:	add	x1, x8, #0x2
  412138:	mov	x0, x22
  41213c:	bl	402260 <realloc@plt>
  412140:	cbz	x0, 412198 <ferror@plt+0xfb48>
  412144:	mov	x23, x0
  412148:	cbz	x27, 412158 <ferror@plt+0xfb08>
  41214c:	add	x22, x27, #0x1
  412150:	strb	w26, [x23, x27]
  412154:	b	41215c <ferror@plt+0xfb0c>
  412158:	mov	x22, xzr
  41215c:	add	x0, x23, x22
  412160:	mov	x1, x24
  412164:	mov	x2, x25
  412168:	bl	401ff0 <memcpy@plt>
  41216c:	add	x27, x22, x25
  412170:	strb	wzr, [x23, x27]
  412174:	b	4120d4 <ferror@plt+0xfa84>
  412178:	ldr	x23, [x19, #40]
  41217c:	b	4121dc <ferror@plt+0xfb8c>
  412180:	mov	x23, xzr
  412184:	ldrb	w8, [x19, #88]
  412188:	str	x23, [x19, #40]
  41218c:	orr	w8, w8, #0x2
  412190:	strb	w8, [x19, #88]
  412194:	b	4121dc <ferror@plt+0xfb8c>
  412198:	mov	x0, x22
  41219c:	bl	402400 <free@plt>
  4121a0:	ldr	x0, [x19]
  4121a4:	bl	40c1fc <ferror@plt+0x9bac>
  4121a8:	cmp	w0, #0x3
  4121ac:	b.lt	4121d8 <ferror@plt+0xfb88>  // b.tstop
  4121b0:	ldr	x0, [x19]
  4121b4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4121b8:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4121bc:	adrp	x5, 419000 <ferror@plt+0x169b0>
  4121c0:	add	x2, x2, #0x4f8
  4121c4:	add	x4, x4, #0x751
  4121c8:	add	x5, x5, #0xb47
  4121cc:	mov	w1, #0x3                   	// #3
  4121d0:	mov	w3, #0x595                 	// #1429
  4121d4:	bl	40becc <ferror@plt+0x987c>
  4121d8:	mov	x23, xzr
  4121dc:	mov	x0, x23
  4121e0:	ldp	x20, x19, [sp, #80]
  4121e4:	ldp	x22, x21, [sp, #64]
  4121e8:	ldp	x24, x23, [sp, #48]
  4121ec:	ldp	x26, x25, [sp, #32]
  4121f0:	ldr	x27, [sp, #16]
  4121f4:	ldp	x29, x30, [sp], #96
  4121f8:	ret
  4121fc:	cbz	x0, 412288 <ferror@plt+0xfc38>
  412200:	stp	x29, x30, [sp, #-48]!
  412204:	stp	x20, x19, [sp, #32]
  412208:	ldrb	w8, [x0, #88]
  41220c:	mov	x19, x0
  412210:	str	x21, [sp, #16]
  412214:	mov	x29, sp
  412218:	tbnz	w8, #2, 412278 <ferror@plt+0xfc28>
  41221c:	ldr	x0, [x19]
  412220:	bl	40d12c <ferror@plt+0xaadc>
  412224:	ldr	x21, [x0, #40]
  412228:	cbz	x21, 41226c <ferror@plt+0xfc1c>
  41222c:	mov	x20, x0
  412230:	mov	x0, x21
  412234:	bl	40d454 <ferror@plt+0xae04>
  412238:	ldr	x1, [x19, #16]
  41223c:	mov	w2, wzr
  412240:	bl	402470 <fnmatch@plt>
  412244:	cbz	w0, 412260 <ferror@plt+0xfc10>
  412248:	ldr	x8, [x21]
  41224c:	ldr	x9, [x20, #40]
  412250:	cmp	x8, x9
  412254:	csel	x21, xzr, x8, eq  // eq = none
  412258:	cbnz	x21, 412230 <ferror@plt+0xfbe0>
  41225c:	b	41226c <ferror@plt+0xfc1c>
  412260:	mov	x0, x21
  412264:	bl	40d448 <ferror@plt+0xadf8>
  412268:	str	x0, [x19, #48]
  41226c:	ldrb	w8, [x19, #88]
  412270:	orr	w8, w8, #0x4
  412274:	strb	w8, [x19, #88]
  412278:	ldr	x0, [x19, #48]
  41227c:	ldp	x20, x19, [sp, #32]
  412280:	ldr	x21, [sp, #16]
  412284:	ldp	x29, x30, [sp], #48
  412288:	ret
  41228c:	ldrb	w8, [x0, #88]
  412290:	str	x1, [x0, #48]
  412294:	orr	w8, w8, #0x4
  412298:	strb	w8, [x0, #88]
  41229c:	ret
  4122a0:	sub	sp, sp, #0x70
  4122a4:	stp	x20, x19, [sp, #96]
  4122a8:	mov	x20, x0
  4122ac:	mov	w0, #0xfffffffe            	// #-2
  4122b0:	stp	x29, x30, [sp, #16]
  4122b4:	stp	x28, x27, [sp, #32]
  4122b8:	stp	x26, x25, [sp, #48]
  4122bc:	stp	x24, x23, [sp, #64]
  4122c0:	stp	x22, x21, [sp, #80]
  4122c4:	add	x29, sp, #0x10
  4122c8:	cbz	x20, 4124a0 <ferror@plt+0xfe50>
  4122cc:	mov	x21, x1
  4122d0:	cbz	x1, 4124a0 <ferror@plt+0xfe50>
  4122d4:	mov	x19, x2
  4122d8:	cbz	x2, 4124a0 <ferror@plt+0xfe50>
  4122dc:	ldr	x8, [x21]
  4122e0:	cbnz	x8, 4124c0 <ferror@plt+0xfe70>
  4122e4:	ldr	x8, [x19]
  4122e8:	cbnz	x8, 4124e0 <ferror@plt+0xfe90>
  4122ec:	ldr	x0, [x20]
  4122f0:	bl	40d12c <ferror@plt+0xaadc>
  4122f4:	ldr	x22, [x0, #48]
  4122f8:	cbz	x22, 41232c <ferror@plt+0xfcdc>
  4122fc:	mov	x23, x0
  412300:	mov	x0, x22
  412304:	bl	40d460 <ferror@plt+0xae10>
  412308:	ldr	x1, [x20, #16]
  41230c:	mov	w2, wzr
  412310:	bl	402470 <fnmatch@plt>
  412314:	cbz	w0, 412334 <ferror@plt+0xfce4>
  412318:	ldr	x8, [x22]
  41231c:	ldr	x9, [x23, #48]
  412320:	cmp	x8, x9
  412324:	csel	x22, xzr, x8, eq  // eq = none
  412328:	cbnz	x22, 412300 <ferror@plt+0xfcb0>
  41232c:	mov	w0, wzr
  412330:	b	4124a0 <ferror@plt+0xfe50>
  412334:	add	x1, sp, #0x4
  412338:	mov	x0, x22
  41233c:	bl	40d46c <ferror@plt+0xae1c>
  412340:	ldr	w27, [sp, #4]
  412344:	cbz	w27, 4123dc <ferror@plt+0xfd8c>
  412348:	ldr	x25, [x20]
  41234c:	adrp	x28, 41b000 <ferror@plt+0x189b0>
  412350:	mov	x23, x0
  412354:	mov	x24, xzr
  412358:	add	x28, x28, #0xcb3
  41235c:	b	41236c <ferror@plt+0xfd1c>
  412360:	subs	x27, x27, #0x1
  412364:	add	x23, x23, #0x8
  412368:	b.eq	4123e0 <ferror@plt+0xfd90>  // b.none
  41236c:	ldr	x26, [x23]
  412370:	add	x2, sp, #0x8
  412374:	mov	x0, x25
  412378:	str	xzr, [sp, #8]
  41237c:	mov	x1, x26
  412380:	bl	4110d4 <ferror@plt+0xea84>
  412384:	tbnz	w0, #31, 4123a0 <ferror@plt+0xfd50>
  412388:	ldr	x1, [sp, #8]
  41238c:	cbz	x1, 412360 <ferror@plt+0xfd10>
  412390:	mov	x0, x24
  412394:	bl	40d1f4 <ferror@plt+0xaba4>
  412398:	mov	x24, x0
  41239c:	b	412360 <ferror@plt+0xfd10>
  4123a0:	mov	x0, x25
  4123a4:	bl	40c1fc <ferror@plt+0x9bac>
  4123a8:	cmp	w0, #0x3
  4123ac:	b.lt	412360 <ferror@plt+0xfd10>  // b.tstop
  4123b0:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4123b4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4123b8:	mov	w1, #0x3                   	// #3
  4123bc:	mov	w3, #0x5db                 	// #1499
  4123c0:	mov	x0, x25
  4123c4:	add	x2, x2, #0x4f8
  4123c8:	add	x4, x4, #0xca4
  4123cc:	mov	x5, x28
  4123d0:	mov	x6, x26
  4123d4:	bl	40becc <ferror@plt+0x987c>
  4123d8:	b	412360 <ferror@plt+0xfd10>
  4123dc:	mov	x24, xzr
  4123e0:	add	x1, sp, #0x4
  4123e4:	mov	x0, x22
  4123e8:	str	x24, [x21]
  4123ec:	bl	40d480 <ferror@plt+0xae30>
  4123f0:	ldr	w27, [sp, #4]
  4123f4:	cbz	w27, 412494 <ferror@plt+0xfe44>
  4123f8:	ldr	x20, [x20]
  4123fc:	adrp	x23, 41b000 <ferror@plt+0x189b0>
  412400:	adrp	x24, 41b000 <ferror@plt+0x189b0>
  412404:	adrp	x25, 41b000 <ferror@plt+0x189b0>
  412408:	mov	x21, x0
  41240c:	mov	x22, xzr
  412410:	add	x23, x23, #0x4f8
  412414:	add	x24, x24, #0xca4
  412418:	add	x25, x25, #0xcb3
  41241c:	b	41242c <ferror@plt+0xfddc>
  412420:	subs	x27, x27, #0x1
  412424:	add	x21, x21, #0x8
  412428:	b.eq	412498 <ferror@plt+0xfe48>  // b.none
  41242c:	ldr	x26, [x21]
  412430:	add	x2, sp, #0x8
  412434:	mov	x0, x20
  412438:	str	xzr, [sp, #8]
  41243c:	mov	x1, x26
  412440:	bl	4110d4 <ferror@plt+0xea84>
  412444:	tbnz	w0, #31, 412460 <ferror@plt+0xfe10>
  412448:	ldr	x1, [sp, #8]
  41244c:	cbz	x1, 412420 <ferror@plt+0xfdd0>
  412450:	mov	x0, x22
  412454:	bl	40d1f4 <ferror@plt+0xaba4>
  412458:	mov	x22, x0
  41245c:	b	412420 <ferror@plt+0xfdd0>
  412460:	mov	x0, x20
  412464:	bl	40c1fc <ferror@plt+0x9bac>
  412468:	cmp	w0, #0x3
  41246c:	b.lt	412420 <ferror@plt+0xfdd0>  // b.tstop
  412470:	mov	w1, #0x3                   	// #3
  412474:	mov	w3, #0x5db                 	// #1499
  412478:	mov	x0, x20
  41247c:	mov	x2, x23
  412480:	mov	x4, x24
  412484:	mov	x5, x25
  412488:	mov	x6, x26
  41248c:	bl	40becc <ferror@plt+0x987c>
  412490:	b	412420 <ferror@plt+0xfdd0>
  412494:	mov	x22, xzr
  412498:	mov	w0, wzr
  41249c:	str	x22, [x19]
  4124a0:	ldp	x20, x19, [sp, #96]
  4124a4:	ldp	x22, x21, [sp, #80]
  4124a8:	ldp	x24, x23, [sp, #64]
  4124ac:	ldp	x26, x25, [sp, #48]
  4124b0:	ldp	x28, x27, [sp, #32]
  4124b4:	ldp	x29, x30, [sp, #16]
  4124b8:	add	sp, sp, #0x70
  4124bc:	ret
  4124c0:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4124c4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4124c8:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4124cc:	add	x0, x0, #0x769
  4124d0:	add	x1, x1, #0x4f8
  4124d4:	add	x3, x3, #0x776
  4124d8:	mov	w2, #0x5fe                 	// #1534
  4124dc:	bl	402590 <__assert_fail@plt>
  4124e0:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4124e4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4124e8:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4124ec:	add	x0, x0, #0x7d9
  4124f0:	add	x1, x1, #0x4f8
  4124f4:	add	x3, x3, #0x776
  4124f8:	mov	w2, #0x5ff                 	// #1535
  4124fc:	bl	402590 <__assert_fail@plt>
  412500:	cbz	x0, 41258c <ferror@plt+0xff3c>
  412504:	stp	x29, x30, [sp, #-48]!
  412508:	stp	x20, x19, [sp, #32]
  41250c:	ldrb	w8, [x0, #88]
  412510:	mov	x19, x0
  412514:	str	x21, [sp, #16]
  412518:	mov	x29, sp
  41251c:	tbnz	w8, #3, 41257c <ferror@plt+0xff2c>
  412520:	ldr	x0, [x19]
  412524:	bl	40d12c <ferror@plt+0xaadc>
  412528:	ldr	x21, [x0, #32]
  41252c:	cbz	x21, 412570 <ferror@plt+0xff20>
  412530:	mov	x20, x0
  412534:	mov	x0, x21
  412538:	bl	40d454 <ferror@plt+0xae04>
  41253c:	ldr	x1, [x19, #16]
  412540:	mov	w2, wzr
  412544:	bl	402470 <fnmatch@plt>
  412548:	cbz	w0, 412564 <ferror@plt+0xff14>
  41254c:	ldr	x8, [x21]
  412550:	ldr	x9, [x20, #32]
  412554:	cmp	x8, x9
  412558:	csel	x21, xzr, x8, eq  // eq = none
  41255c:	cbnz	x21, 412534 <ferror@plt+0xfee4>
  412560:	b	412570 <ferror@plt+0xff20>
  412564:	mov	x0, x21
  412568:	bl	40d448 <ferror@plt+0xadf8>
  41256c:	str	x0, [x19, #56]
  412570:	ldrb	w8, [x19, #88]
  412574:	orr	w8, w8, #0x8
  412578:	strb	w8, [x19, #88]
  41257c:	ldr	x0, [x19, #56]
  412580:	ldp	x20, x19, [sp, #32]
  412584:	ldr	x21, [sp, #16]
  412588:	ldp	x29, x30, [sp], #48
  41258c:	ret
  412590:	ldrb	w8, [x0, #88]
  412594:	str	x1, [x0, #56]
  412598:	orr	w8, w8, #0x8
  41259c:	strb	w8, [x0, #88]
  4125a0:	ret
  4125a4:	stp	x29, x30, [sp, #-96]!
  4125a8:	stp	x28, x27, [sp, #16]
  4125ac:	stp	x26, x25, [sp, #32]
  4125b0:	stp	x24, x23, [sp, #48]
  4125b4:	stp	x22, x21, [sp, #64]
  4125b8:	stp	x20, x19, [sp, #80]
  4125bc:	mov	x29, sp
  4125c0:	sub	sp, sp, #0x1, lsl #12
  4125c4:	sub	sp, sp, #0x20
  4125c8:	mov	w21, #0xfffffffe            	// #-2
  4125cc:	cbz	x0, 4127bc <ferror@plt+0x1016c>
  4125d0:	mov	x20, x1
  4125d4:	cbz	x1, 4127bc <ferror@plt+0x1016c>
  4125d8:	mov	x19, x0
  4125dc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4125e0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4125e4:	add	x0, x0, #0x7e7
  4125e8:	add	x1, x1, #0xb10
  4125ec:	bl	4021b0 <fopen@plt>
  4125f0:	cbz	x0, 412768 <ferror@plt+0x10118>
  4125f4:	mov	x21, x0
  4125f8:	add	x0, sp, #0x18
  4125fc:	mov	w1, #0x1000                	// #4096
  412600:	mov	x2, x21
  412604:	add	x23, sp, #0x18
  412608:	bl	4020b0 <fgets_unlocked@plt>
  41260c:	mov	x28, xzr
  412610:	cbz	x0, 412754 <ferror@plt+0x10104>
  412614:	adrp	x22, 419000 <ferror@plt+0x169b0>
  412618:	adrp	x24, 41b000 <ferror@plt+0x189b0>
  41261c:	add	x22, x22, #0x830
  412620:	add	x24, x24, #0x7f5
  412624:	b	41263c <ferror@plt+0xffec>
  412628:	add	x0, sp, #0x18
  41262c:	mov	w1, #0x1000                	// #4096
  412630:	mov	x2, x21
  412634:	bl	4020b0 <fgets_unlocked@plt>
  412638:	cbz	x0, 412754 <ferror@plt+0x10104>
  41263c:	add	x0, sp, #0x18
  412640:	mov	x26, x28
  412644:	bl	402030 <strlen@plt>
  412648:	mov	x27, x0
  41264c:	add	x0, sp, #0x18
  412650:	add	x2, sp, #0x8
  412654:	mov	x1, x22
  412658:	bl	4021a0 <strtok_r@plt>
  41265c:	mov	x28, x0
  412660:	add	x2, sp, #0x10
  412664:	mov	x0, x19
  412668:	mov	x1, x28
  41266c:	bl	410d84 <ferror@plt+0xe734>
  412670:	tbnz	w0, #31, 4126c8 <ferror@plt+0x10078>
  412674:	ldr	x1, [sp, #16]
  412678:	mov	x0, x26
  41267c:	bl	40d134 <ferror@plt+0xaae4>
  412680:	mov	x28, x0
  412684:	cbnz	x0, 412714 <ferror@plt+0x100c4>
  412688:	mov	x0, x19
  41268c:	bl	40c1fc <ferror@plt+0x9bac>
  412690:	cmp	w0, #0x3
  412694:	b.lt	4126bc <ferror@plt+0x1006c>  // b.tstop
  412698:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  41269c:	adrp	x5, 419000 <ferror@plt+0x169b0>
  4126a0:	mov	w1, #0x3                   	// #3
  4126a4:	mov	w3, #0x68f                 	// #1679
  4126a8:	mov	x0, x19
  4126ac:	add	x2, x2, #0x4f8
  4126b0:	mov	x4, x24
  4126b4:	add	x5, x5, #0xb47
  4126b8:	bl	40becc <ferror@plt+0x987c>
  4126bc:	ldr	x0, [sp, #16]
  4126c0:	bl	411044 <ferror@plt+0xe9f4>
  4126c4:	b	412710 <ferror@plt+0x100c0>
  4126c8:	mov	w25, w0
  4126cc:	mov	x0, x19
  4126d0:	bl	40c1fc <ferror@plt+0x9bac>
  4126d4:	cmp	w0, #0x3
  4126d8:	b.lt	412710 <ferror@plt+0x100c0>  // b.tstop
  4126dc:	neg	w0, w25
  4126e0:	bl	4022a0 <strerror@plt>
  4126e4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4126e8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4126ec:	mov	x7, x0
  4126f0:	mov	w1, #0x3                   	// #3
  4126f4:	mov	w3, #0x687                 	// #1671
  4126f8:	mov	x0, x19
  4126fc:	add	x2, x2, #0x4f8
  412700:	mov	x4, x24
  412704:	add	x5, x5, #0x833
  412708:	mov	x6, x28
  41270c:	bl	40becc <ferror@plt+0x987c>
  412710:	mov	x28, x26
  412714:	add	x8, x27, x23
  412718:	ldurb	w8, [x8, #-1]
  41271c:	cmp	w8, #0xa
  412720:	b.eq	412628 <ferror@plt+0xffd8>  // b.none
  412724:	add	x0, sp, #0x18
  412728:	mov	w1, #0x1000                	// #4096
  41272c:	mov	x2, x21
  412730:	bl	4020b0 <fgets_unlocked@plt>
  412734:	cbz	x0, 412628 <ferror@plt+0xffd8>
  412738:	add	x0, sp, #0x18
  41273c:	bl	402030 <strlen@plt>
  412740:	add	x8, x0, x23
  412744:	ldurb	w8, [x8, #-1]
  412748:	cmp	w8, #0xa
  41274c:	b.ne	412724 <ferror@plt+0x100d4>  // b.any
  412750:	b	412628 <ferror@plt+0xffd8>
  412754:	mov	x0, x21
  412758:	bl	402180 <fclose@plt>
  41275c:	mov	w21, wzr
  412760:	str	x28, [x20]
  412764:	b	4127bc <ferror@plt+0x1016c>
  412768:	bl	4025a0 <__errno_location@plt>
  41276c:	ldr	w8, [x0]
  412770:	mov	x20, x0
  412774:	mov	x0, x19
  412778:	neg	w21, w8
  41277c:	bl	40c1fc <ferror@plt+0x9bac>
  412780:	cmp	w0, #0x3
  412784:	b.lt	4127bc <ferror@plt+0x1016c>  // b.tstop
  412788:	ldr	w0, [x20]
  41278c:	bl	4022a0 <strerror@plt>
  412790:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412794:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412798:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  41279c:	mov	x6, x0
  4127a0:	add	x2, x2, #0x4f8
  4127a4:	add	x4, x4, #0x7f5
  4127a8:	add	x5, x5, #0x811
  4127ac:	mov	w1, #0x3                   	// #3
  4127b0:	mov	w3, #0x679                 	// #1657
  4127b4:	mov	x0, x19
  4127b8:	bl	40becc <ferror@plt+0x987c>
  4127bc:	mov	w0, w21
  4127c0:	add	sp, sp, #0x1, lsl #12
  4127c4:	add	sp, sp, #0x20
  4127c8:	ldp	x20, x19, [sp, #80]
  4127cc:	ldp	x22, x21, [sp, #64]
  4127d0:	ldp	x24, x23, [sp, #48]
  4127d4:	ldp	x26, x25, [sp, #32]
  4127d8:	ldp	x28, x27, [sp, #16]
  4127dc:	ldp	x29, x30, [sp], #96
  4127e0:	ret
  4127e4:	stp	x29, x30, [sp, #-48]!
  4127e8:	stp	x28, x21, [sp, #16]
  4127ec:	stp	x20, x19, [sp, #32]
  4127f0:	mov	x29, sp
  4127f4:	sub	sp, sp, #0x1, lsl #12
  4127f8:	sub	sp, sp, #0x80
  4127fc:	cbz	x0, 41281c <ferror@plt+0x101cc>
  412800:	ldr	w8, [x0, #92]
  412804:	mov	x19, x0
  412808:	cbz	w8, 412824 <ferror@plt+0x101d4>
  41280c:	cmp	w8, #0x2
  412810:	b.ne	412848 <ferror@plt+0x101f8>  // b.any
  412814:	mov	w20, wzr
  412818:	b	412a00 <ferror@plt+0x103b0>
  41281c:	mov	w20, #0xfffffffe            	// #-2
  412820:	b	412a00 <ferror@plt+0x103b0>
  412824:	ldr	x0, [x19]
  412828:	ldr	x1, [x19, #16]
  41282c:	bl	40c6e4 <ferror@plt+0xa094>
  412830:	tst	w0, #0x1
  412834:	mov	w8, #0x1                   	// #1
  412838:	cinc	w8, w8, ne  // ne = any
  41283c:	str	w8, [x19, #92]
  412840:	cmp	w8, #0x2
  412844:	b.eq	412814 <ferror@plt+0x101c4>  // b.none
  412848:	ldr	x3, [x19, #16]
  41284c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412850:	add	x2, x2, #0x86e
  412854:	add	x0, sp, #0x80
  412858:	mov	w1, #0x1000                	// #4096
  41285c:	bl	402170 <snprintf@plt>
  412860:	mov	w20, w0
  412864:	add	x0, sp, #0x80
  412868:	mov	w1, #0x80000               	// #524288
  41286c:	bl	4021d0 <open@plt>
  412870:	tbnz	w0, #31, 412944 <ferror@plt+0x102f4>
  412874:	mov	x1, sp
  412878:	mov	w2, #0x20                  	// #32
  41287c:	mov	w21, w0
  412880:	bl	40b88c <ferror@plt+0x923c>
  412884:	mov	x20, x0
  412888:	mov	w0, w21
  41288c:	bl	4022b0 <close@plt>
  412890:	tbnz	w20, #31, 4129a4 <ferror@plt+0x10354>
  412894:	ldr	w8, [sp]
  412898:	ldrh	w9, [sp, #4]
  41289c:	mov	w10, #0x696c                	// #26988
  4128a0:	movk	w10, #0x6576, lsl #16
  4128a4:	mov	w11, #0xa                   	// #10
  4128a8:	eor	w8, w8, w10
  4128ac:	eor	w9, w9, w11
  4128b0:	orr	w8, w8, w9
  4128b4:	cbz	w8, 4129f4 <ferror@plt+0x103a4>
  4128b8:	ldr	x8, [sp]
  4128bc:	mov	x9, #0x6f63                	// #28515
  4128c0:	movk	x9, #0x696d, lsl #16
  4128c4:	movk	x9, #0x676e, lsl #32
  4128c8:	movk	x9, #0xa, lsl #48
  4128cc:	cmp	x8, x9
  4128d0:	b.eq	41298c <ferror@plt+0x1033c>  // b.none
  4128d4:	ldr	w8, [sp]
  4128d8:	ldur	w9, [sp, #3]
  4128dc:	mov	w10, #0x6f67                	// #28519
  4128e0:	mov	w11, #0x676e                	// #26478
  4128e4:	movk	w10, #0x6e69, lsl #16
  4128e8:	movk	w11, #0xa, lsl #16
  4128ec:	eor	w8, w8, w10
  4128f0:	eor	w9, w9, w11
  4128f4:	orr	w8, w8, w9
  4128f8:	cbz	w8, 4129fc <ferror@plt+0x103ac>
  4128fc:	ldr	x0, [x19]
  412900:	bl	40c1fc <ferror@plt+0x9bac>
  412904:	cmp	w0, #0x3
  412908:	b.lt	41293c <ferror@plt+0x102ec>  // b.tstop
  41290c:	ldr	x0, [x19]
  412910:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412914:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412918:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  41291c:	add	x2, x2, #0x4f8
  412920:	add	x4, x4, #0x8a0
  412924:	add	x5, x5, #0x8ed
  412928:	add	x6, sp, #0x80
  41292c:	mov	x7, sp
  412930:	mov	w1, #0x3                   	// #3
  412934:	mov	w3, #0x6f3                 	// #1779
  412938:	bl	40becc <ferror@plt+0x987c>
  41293c:	mov	w20, #0xffffffea            	// #-22
  412940:	b	412a00 <ferror@plt+0x103b0>
  412944:	bl	4025a0 <__errno_location@plt>
  412948:	ldr	w19, [x0]
  41294c:	mov	w0, w19
  412950:	bl	4022a0 <strerror@plt>
  412954:	cmp	w20, #0xb
  412958:	b.lt	412994 <ferror@plt+0x10344>  // b.tstop
  41295c:	add	x8, sp, #0x80
  412960:	add	x8, x8, w20, uxtw
  412964:	add	x1, sp, #0x80
  412968:	mov	x2, sp
  41296c:	mov	w0, wzr
  412970:	sturb	wzr, [x8, #-10]
  412974:	bl	4025d0 <__xstat@plt>
  412978:	cbnz	w0, 412994 <ferror@plt+0x10344>
  41297c:	ldr	w8, [sp, #16]
  412980:	and	w8, w8, #0xf000
  412984:	cmp	w8, #0x4, lsl #12
  412988:	b.ne	412994 <ferror@plt+0x10344>  // b.any
  41298c:	mov	w20, #0x2                   	// #2
  412990:	b	412a00 <ferror@plt+0x103b0>
  412994:	mov	w0, w19
  412998:	neg	w20, w19
  41299c:	bl	4022a0 <strerror@plt>
  4129a0:	b	412a00 <ferror@plt+0x103b0>
  4129a4:	ldr	x0, [x19]
  4129a8:	bl	40c1fc <ferror@plt+0x9bac>
  4129ac:	cmp	w0, #0x3
  4129b0:	b.lt	412a00 <ferror@plt+0x103b0>  // b.tstop
  4129b4:	ldr	x19, [x19]
  4129b8:	neg	w0, w20
  4129bc:	bl	4022a0 <strerror@plt>
  4129c0:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4129c4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4129c8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4129cc:	mov	x7, x0
  4129d0:	add	x2, x2, #0x4f8
  4129d4:	add	x4, x4, #0x8a0
  4129d8:	add	x5, x5, #0x8ba
  4129dc:	add	x6, sp, #0x80
  4129e0:	mov	w1, #0x3                   	// #3
  4129e4:	mov	w3, #0x6e8                 	// #1768
  4129e8:	mov	x0, x19
  4129ec:	bl	40becc <ferror@plt+0x987c>
  4129f0:	b	412a00 <ferror@plt+0x103b0>
  4129f4:	mov	w20, #0x1                   	// #1
  4129f8:	b	412a00 <ferror@plt+0x103b0>
  4129fc:	mov	w20, #0x3                   	// #3
  412a00:	mov	w0, w20
  412a04:	add	sp, sp, #0x1, lsl #12
  412a08:	add	sp, sp, #0x80
  412a0c:	ldp	x20, x19, [sp, #32]
  412a10:	ldp	x28, x21, [sp, #16]
  412a14:	ldp	x29, x30, [sp], #48
  412a18:	ret
  412a1c:	stp	x29, x30, [sp, #-80]!
  412a20:	stp	x28, x25, [sp, #16]
  412a24:	stp	x24, x23, [sp, #32]
  412a28:	stp	x22, x21, [sp, #48]
  412a2c:	stp	x20, x19, [sp, #64]
  412a30:	mov	x29, sp
  412a34:	sub	sp, sp, #0x1, lsl #12
  412a38:	sub	sp, sp, #0x20
  412a3c:	mov	x21, #0xfffffffffffffffe    	// #-2
  412a40:	str	x21, [sp, #24]
  412a44:	cbz	x0, 412cf0 <ferror@plt+0x106a0>
  412a48:	ldr	x3, [x0, #16]
  412a4c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412a50:	mov	x20, x0
  412a54:	add	x2, x2, #0x8ff
  412a58:	add	x0, sp, #0x20
  412a5c:	mov	w1, #0x1000                	// #4096
  412a60:	bl	402170 <snprintf@plt>
  412a64:	add	x0, sp, #0x20
  412a68:	mov	w1, #0x80000               	// #524288
  412a6c:	bl	4021d0 <open@plt>
  412a70:	tbnz	w0, #31, 412ae8 <ferror@plt+0x10498>
  412a74:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  412a78:	add	x1, x1, #0x90e
  412a7c:	mov	w2, #0x80000               	// #524288
  412a80:	mov	w19, w0
  412a84:	bl	402570 <openat@plt>
  412a88:	tbnz	w0, #31, 412af8 <ferror@plt+0x104a8>
  412a8c:	add	x1, sp, #0x18
  412a90:	mov	w2, #0xa                   	// #10
  412a94:	mov	w21, w0
  412a98:	bl	40b994 <ferror@plt+0x9344>
  412a9c:	tbz	w0, #31, 412adc <ferror@plt+0x1048c>
  412aa0:	ldr	x0, [x20]
  412aa4:	bl	40c1fc <ferror@plt+0x9bac>
  412aa8:	cmp	w0, #0x3
  412aac:	b.lt	412adc <ferror@plt+0x1048c>  // b.tstop
  412ab0:	ldr	x0, [x20]
  412ab4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412ab8:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412abc:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412ac0:	add	x2, x2, #0x4f8
  412ac4:	add	x4, x4, #0x917
  412ac8:	add	x5, x5, #0x92c
  412acc:	add	x6, sp, #0x20
  412ad0:	mov	w1, #0x3                   	// #3
  412ad4:	mov	w3, #0x71a                 	// #1818
  412ad8:	bl	40becc <ferror@plt+0x987c>
  412adc:	mov	w0, w21
  412ae0:	bl	4022b0 <close@plt>
  412ae4:	b	412ce4 <ferror@plt+0x10694>
  412ae8:	bl	4025a0 <__errno_location@plt>
  412aec:	ldrsw	x8, [x0]
  412af0:	neg	x21, x8
  412af4:	b	412cf0 <ferror@plt+0x106a0>
  412af8:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  412afc:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  412b00:	add	x0, x0, #0x7e7
  412b04:	add	x1, x1, #0xb10
  412b08:	bl	4021b0 <fopen@plt>
  412b0c:	cbz	x0, 412bc0 <ferror@plt+0x10570>
  412b10:	mov	x21, x0
  412b14:	add	x0, sp, #0x20
  412b18:	mov	w1, #0x1000                	// #4096
  412b1c:	mov	x2, x21
  412b20:	add	x25, sp, #0x20
  412b24:	bl	4020b0 <fgets_unlocked@plt>
  412b28:	cbz	x0, 412cdc <ferror@plt+0x1068c>
  412b2c:	adrp	x23, 419000 <ferror@plt+0x169b0>
  412b30:	mov	w22, wzr
  412b34:	add	x23, x23, #0x830
  412b38:	b	412b50 <ferror@plt+0x10500>
  412b3c:	add	x0, sp, #0x20
  412b40:	mov	w1, #0x1000                	// #4096
  412b44:	mov	x2, x21
  412b48:	bl	4020b0 <fgets_unlocked@plt>
  412b4c:	cbz	x0, 412cdc <ferror@plt+0x1068c>
  412b50:	add	x0, sp, #0x20
  412b54:	bl	402030 <strlen@plt>
  412b58:	mov	x24, x0
  412b5c:	add	x0, sp, #0x20
  412b60:	add	x2, sp, #0x10
  412b64:	mov	x1, x23
  412b68:	bl	4021a0 <strtok_r@plt>
  412b6c:	add	w22, w22, #0x1
  412b70:	cbz	x0, 412b80 <ferror@plt+0x10530>
  412b74:	ldr	x1, [x20, #16]
  412b78:	bl	402390 <strcmp@plt>
  412b7c:	cbz	w0, 412c24 <ferror@plt+0x105d4>
  412b80:	add	x8, x24, x25
  412b84:	ldurb	w8, [x8, #-1]
  412b88:	cmp	w8, #0xa
  412b8c:	b.eq	412b3c <ferror@plt+0x104ec>  // b.none
  412b90:	add	x0, sp, #0x20
  412b94:	mov	w1, #0x1000                	// #4096
  412b98:	mov	x2, x21
  412b9c:	bl	4020b0 <fgets_unlocked@plt>
  412ba0:	cbz	x0, 412b3c <ferror@plt+0x104ec>
  412ba4:	add	x0, sp, #0x20
  412ba8:	bl	402030 <strlen@plt>
  412bac:	add	x8, x0, x25
  412bb0:	ldurb	w8, [x8, #-1]
  412bb4:	cmp	w8, #0xa
  412bb8:	b.ne	412b90 <ferror@plt+0x10540>  // b.any
  412bbc:	b	412b3c <ferror@plt+0x104ec>
  412bc0:	bl	4025a0 <__errno_location@plt>
  412bc4:	mov	x22, x0
  412bc8:	ldrsw	x8, [x0]
  412bcc:	ldr	x0, [x20]
  412bd0:	neg	x21, x8
  412bd4:	bl	40c1fc <ferror@plt+0x9bac>
  412bd8:	cmp	w0, #0x3
  412bdc:	b.lt	412c18 <ferror@plt+0x105c8>  // b.tstop
  412be0:	ldr	w0, [x22]
  412be4:	ldr	x20, [x20]
  412be8:	bl	4022a0 <strerror@plt>
  412bec:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412bf0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412bf4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412bf8:	mov	x6, x0
  412bfc:	add	x2, x2, #0x4f8
  412c00:	add	x4, x4, #0x917
  412c04:	add	x5, x5, #0x811
  412c08:	mov	w1, #0x3                   	// #3
  412c0c:	mov	w3, #0x724                 	// #1828
  412c10:	mov	x0, x20
  412c14:	bl	40becc <ferror@plt+0x987c>
  412c18:	mov	w0, w19
  412c1c:	bl	4022b0 <close@plt>
  412c20:	b	412cf0 <ferror@plt+0x106a0>
  412c24:	adrp	x1, 419000 <ferror@plt+0x169b0>
  412c28:	add	x1, x1, #0x830
  412c2c:	add	x2, sp, #0x10
  412c30:	mov	x0, xzr
  412c34:	bl	4021a0 <strtok_r@plt>
  412c38:	cbz	x0, 412c98 <ferror@plt+0x10648>
  412c3c:	add	x1, sp, #0x8
  412c40:	mov	w2, #0xa                   	// #10
  412c44:	mov	x23, x0
  412c48:	bl	4023d0 <strtol@plt>
  412c4c:	ldr	x8, [sp, #8]
  412c50:	cmp	x8, x23
  412c54:	b.eq	412c60 <ferror@plt+0x10610>  // b.none
  412c58:	ldrb	w8, [x8]
  412c5c:	cbz	w8, 412cd8 <ferror@plt+0x10688>
  412c60:	ldr	x0, [x20]
  412c64:	bl	40c1fc <ferror@plt+0x9bac>
  412c68:	cmp	w0, #0x3
  412c6c:	b.lt	412cdc <ferror@plt+0x1068c>  // b.tstop
  412c70:	ldr	x0, [x20]
  412c74:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412c78:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412c7c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412c80:	add	x2, x2, #0x4f8
  412c84:	add	x4, x4, #0x917
  412c88:	add	x5, x5, #0x94d
  412c8c:	mov	w1, #0x3                   	// #3
  412c90:	mov	w3, #0x73c                 	// #1852
  412c94:	b	412ccc <ferror@plt+0x1067c>
  412c98:	ldr	x0, [x20]
  412c9c:	bl	40c1fc <ferror@plt+0x9bac>
  412ca0:	cmp	w0, #0x3
  412ca4:	b.lt	412cdc <ferror@plt+0x1068c>  // b.tstop
  412ca8:	ldr	x0, [x20]
  412cac:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412cb0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412cb4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412cb8:	add	x2, x2, #0x4f8
  412cbc:	add	x4, x4, #0x917
  412cc0:	add	x5, x5, #0x94d
  412cc4:	mov	w1, #0x3                   	// #3
  412cc8:	mov	w3, #0x735                 	// #1845
  412ccc:	mov	w6, w22
  412cd0:	bl	40becc <ferror@plt+0x987c>
  412cd4:	b	412cdc <ferror@plt+0x1068c>
  412cd8:	str	x0, [sp, #24]
  412cdc:	mov	x0, x21
  412ce0:	bl	402180 <fclose@plt>
  412ce4:	mov	w0, w19
  412ce8:	bl	4022b0 <close@plt>
  412cec:	ldr	x21, [sp, #24]
  412cf0:	mov	x0, x21
  412cf4:	add	sp, sp, #0x1, lsl #12
  412cf8:	add	sp, sp, #0x20
  412cfc:	ldp	x20, x19, [sp, #64]
  412d00:	ldp	x22, x21, [sp, #48]
  412d04:	ldp	x24, x23, [sp, #32]
  412d08:	ldp	x28, x25, [sp, #16]
  412d0c:	ldp	x29, x30, [sp], #80
  412d10:	ret
  412d14:	stp	x29, x30, [sp, #-48]!
  412d18:	stp	x28, x21, [sp, #16]
  412d1c:	stp	x20, x19, [sp, #32]
  412d20:	mov	x29, sp
  412d24:	sub	sp, sp, #0x1, lsl #12
  412d28:	sub	sp, sp, #0x10
  412d2c:	cbz	x0, 412d84 <ferror@plt+0x10734>
  412d30:	ldr	x3, [x0, #16]
  412d34:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412d38:	mov	x20, x0
  412d3c:	add	x2, x2, #0x976
  412d40:	add	x0, sp, #0x10
  412d44:	mov	w1, #0x1000                	// #4096
  412d48:	bl	402170 <snprintf@plt>
  412d4c:	add	x0, sp, #0x10
  412d50:	mov	w1, #0x80000               	// #524288
  412d54:	bl	4021d0 <open@plt>
  412d58:	tbnz	w0, #31, 412d8c <ferror@plt+0x1073c>
  412d5c:	add	x1, sp, #0x8
  412d60:	mov	w2, #0xa                   	// #10
  412d64:	mov	w21, w0
  412d68:	bl	40b994 <ferror@plt+0x9344>
  412d6c:	mov	w19, w0
  412d70:	mov	w0, w21
  412d74:	bl	4022b0 <close@plt>
  412d78:	tbnz	w19, #31, 412da0 <ferror@plt+0x10750>
  412d7c:	ldr	w19, [sp, #8]
  412d80:	b	412dec <ferror@plt+0x1079c>
  412d84:	mov	w19, #0xfffffffe            	// #-2
  412d88:	b	412dec <ferror@plt+0x1079c>
  412d8c:	bl	4025a0 <__errno_location@plt>
  412d90:	ldr	w0, [x0]
  412d94:	neg	w19, w0
  412d98:	bl	4022a0 <strerror@plt>
  412d9c:	b	412dec <ferror@plt+0x1079c>
  412da0:	ldr	x0, [x20]
  412da4:	bl	40c1fc <ferror@plt+0x9bac>
  412da8:	cmp	w0, #0x3
  412dac:	b.lt	412dec <ferror@plt+0x1079c>  // b.tstop
  412db0:	ldr	x20, [x20]
  412db4:	neg	w0, w19
  412db8:	bl	4022a0 <strerror@plt>
  412dbc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412dc0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412dc4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412dc8:	mov	x7, x0
  412dcc:	add	x2, x2, #0x4f8
  412dd0:	add	x4, x4, #0x98c
  412dd4:	add	x5, x5, #0x9a3
  412dd8:	add	x6, sp, #0x10
  412ddc:	mov	w1, #0x3                   	// #3
  412de0:	mov	w3, #0x76c                 	// #1900
  412de4:	mov	x0, x20
  412de8:	bl	40becc <ferror@plt+0x987c>
  412dec:	mov	w0, w19
  412df0:	add	sp, sp, #0x1, lsl #12
  412df4:	add	sp, sp, #0x10
  412df8:	ldp	x20, x19, [sp, #32]
  412dfc:	ldp	x28, x21, [sp, #16]
  412e00:	ldp	x29, x30, [sp], #48
  412e04:	ret
  412e08:	stp	x29, x30, [sp, #-64]!
  412e0c:	stp	x28, x23, [sp, #16]
  412e10:	stp	x22, x21, [sp, #32]
  412e14:	stp	x20, x19, [sp, #48]
  412e18:	mov	x29, sp
  412e1c:	sub	sp, sp, #0x1, lsl #12
  412e20:	sub	sp, sp, #0x10
  412e24:	cbz	x0, 412fec <ferror@plt+0x1099c>
  412e28:	ldr	x8, [x0]
  412e2c:	mov	x21, x0
  412e30:	cbz	x8, 412fec <ferror@plt+0x1099c>
  412e34:	ldr	x3, [x21, #16]
  412e38:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412e3c:	add	x2, x2, #0x9cb
  412e40:	add	x0, sp, #0x10
  412e44:	mov	w1, #0x1000                	// #4096
  412e48:	bl	402170 <snprintf@plt>
  412e4c:	add	x0, sp, #0x10
  412e50:	bl	4020f0 <opendir@plt>
  412e54:	cbz	x0, 412f14 <ferror@plt+0x108c4>
  412e58:	mov	x19, x0
  412e5c:	bl	402250 <readdir@plt>
  412e60:	cbz	x0, 412f68 <ferror@plt+0x10918>
  412e64:	mov	x20, xzr
  412e68:	b	412e80 <ferror@plt+0x10830>
  412e6c:	mov	x22, x20
  412e70:	mov	x0, x19
  412e74:	bl	402250 <readdir@plt>
  412e78:	mov	x20, x22
  412e7c:	cbz	x0, 412f6c <ferror@plt+0x1091c>
  412e80:	mov	x22, x0
  412e84:	ldrb	w8, [x22, #19]!
  412e88:	cmp	w8, #0x2e
  412e8c:	b.ne	412ea8 <ferror@plt+0x10858>  // b.any
  412e90:	ldrb	w8, [x0, #20]
  412e94:	cbz	w8, 412e6c <ferror@plt+0x1081c>
  412e98:	cmp	w8, #0x2e
  412e9c:	b.ne	412ea8 <ferror@plt+0x10858>  // b.any
  412ea0:	ldrb	w8, [x0, #21]
  412ea4:	cbz	w8, 412e6c <ferror@plt+0x1081c>
  412ea8:	ldr	x0, [x21]
  412eac:	add	x2, sp, #0x8
  412eb0:	mov	x1, x22
  412eb4:	bl	410d84 <ferror@plt+0xe734>
  412eb8:	tbnz	w0, #31, 412f78 <ferror@plt+0x10928>
  412ebc:	ldr	x1, [sp, #8]
  412ec0:	mov	x0, x20
  412ec4:	bl	40d134 <ferror@plt+0xaae4>
  412ec8:	mov	x22, x0
  412ecc:	cbnz	x0, 412e70 <ferror@plt+0x10820>
  412ed0:	ldr	x0, [x21]
  412ed4:	bl	40c1fc <ferror@plt+0x9bac>
  412ed8:	cmp	w0, #0x3
  412edc:	b.lt	412f08 <ferror@plt+0x108b8>  // b.tstop
  412ee0:	ldr	x0, [x21]
  412ee4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412ee8:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412eec:	adrp	x5, 419000 <ferror@plt+0x169b0>
  412ef0:	add	x2, x2, #0x4f8
  412ef4:	add	x4, x4, #0x9e2
  412ef8:	add	x5, x5, #0xb47
  412efc:	mov	w1, #0x3                   	// #3
  412f00:	mov	w3, #0x7a6                 	// #1958
  412f04:	bl	40becc <ferror@plt+0x987c>
  412f08:	ldr	x0, [sp, #8]
  412f0c:	bl	411044 <ferror@plt+0xe9f4>
  412f10:	b	412fc8 <ferror@plt+0x10978>
  412f14:	ldr	x0, [x21]
  412f18:	bl	40c1fc <ferror@plt+0x9bac>
  412f1c:	cmp	w0, #0x3
  412f20:	b.lt	412fec <ferror@plt+0x1099c>  // b.tstop
  412f24:	ldr	x19, [x21]
  412f28:	bl	4025a0 <__errno_location@plt>
  412f2c:	ldr	w0, [x0]
  412f30:	bl	4022a0 <strerror@plt>
  412f34:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412f38:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412f3c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412f40:	mov	x7, x0
  412f44:	add	x2, x2, #0x4f8
  412f48:	add	x4, x4, #0x9e2
  412f4c:	add	x5, x5, #0x887
  412f50:	add	x6, sp, #0x10
  412f54:	mov	w1, #0x3                   	// #3
  412f58:	mov	w3, #0x78b                 	// #1931
  412f5c:	mov	x0, x19
  412f60:	bl	40becc <ferror@plt+0x987c>
  412f64:	b	412fec <ferror@plt+0x1099c>
  412f68:	mov	x22, xzr
  412f6c:	mov	x0, x19
  412f70:	bl	402290 <closedir@plt>
  412f74:	b	412ff0 <ferror@plt+0x109a0>
  412f78:	mov	w23, w0
  412f7c:	ldr	x0, [x21]
  412f80:	bl	40c1fc <ferror@plt+0x9bac>
  412f84:	cmp	w0, #0x3
  412f88:	b.lt	412fc8 <ferror@plt+0x10978>  // b.tstop
  412f8c:	ldr	x21, [x21]
  412f90:	neg	w0, w23
  412f94:	bl	4022a0 <strerror@plt>
  412f98:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412f9c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412fa0:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412fa4:	mov	x7, x0
  412fa8:	add	x2, x2, #0x4f8
  412fac:	add	x4, x4, #0x9e2
  412fb0:	add	x5, x5, #0x9fa
  412fb4:	mov	w1, #0x3                   	// #3
  412fb8:	mov	w3, #0x79e                 	// #1950
  412fbc:	mov	x0, x21
  412fc0:	mov	x6, x22
  412fc4:	bl	40becc <ferror@plt+0x987c>
  412fc8:	mov	x0, x19
  412fcc:	bl	402290 <closedir@plt>
  412fd0:	cbz	x20, 412fec <ferror@plt+0x1099c>
  412fd4:	ldr	x0, [x20, #16]
  412fd8:	bl	411044 <ferror@plt+0xe9f4>
  412fdc:	mov	x0, x20
  412fe0:	bl	40d278 <ferror@plt+0xac28>
  412fe4:	mov	x20, x0
  412fe8:	cbnz	x0, 412fd4 <ferror@plt+0x10984>
  412fec:	mov	x22, xzr
  412ff0:	mov	x0, x22
  412ff4:	add	sp, sp, #0x1, lsl #12
  412ff8:	add	sp, sp, #0x10
  412ffc:	ldp	x20, x19, [sp, #48]
  413000:	ldp	x22, x21, [sp, #32]
  413004:	ldp	x28, x23, [sp, #16]
  413008:	ldp	x29, x30, [sp], #64
  41300c:	ret
  413010:	sub	sp, sp, #0xd0
  413014:	stp	x20, x19, [sp, #192]
  413018:	movi	v0.2d, #0x0
  41301c:	mov	w20, #0xfffffffe            	// #-2
  413020:	stp	x29, x30, [sp, #112]
  413024:	stp	x28, x27, [sp, #128]
  413028:	stp	x26, x25, [sp, #144]
  41302c:	stp	x24, x23, [sp, #160]
  413030:	stp	x22, x21, [sp, #176]
  413034:	add	x29, sp, #0x70
  413038:	str	xzr, [sp, #96]
  41303c:	stp	q0, q0, [sp, #64]
  413040:	stp	q0, q0, [sp, #32]
  413044:	str	q0, [sp, #16]
  413048:	cbz	x0, 4133d0 <ferror@plt+0x10d80>
  41304c:	mov	x19, x1
  413050:	cbz	x1, 4133d0 <ferror@plt+0x10d80>
  413054:	ldr	x8, [x19]
  413058:	cbnz	x8, 4133f4 <ferror@plt+0x10da4>
  41305c:	mov	x21, x0
  413060:	ldr	x0, [x0, #72]
  413064:	cbnz	x0, 413080 <ferror@plt+0x10a30>
  413068:	ldr	x1, [x21, #24]
  41306c:	cbz	x1, 413334 <ferror@plt+0x10ce4>
  413070:	ldr	x0, [x21]
  413074:	bl	414084 <ferror@plt+0x11a34>
  413078:	str	x0, [x21, #72]
  41307c:	cbz	x0, 413378 <ferror@plt+0x10d28>
  413080:	bl	414048 <ferror@plt+0x119f8>
  413084:	cbz	x0, 413378 <ferror@plt+0x10d28>
  413088:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41308c:	add	x1, x1, #0xadd
  413090:	sub	x2, x29, #0x8
  413094:	bl	41501c <ferror@plt+0x129cc>
  413098:	mov	w20, w0
  41309c:	tbnz	w0, #31, 4133d0 <ferror@plt+0x10d80>
  4130a0:	str	w20, [sp, #4]
  4130a4:	cbz	w20, 413180 <ferror@plt+0x10b30>
  4130a8:	ldr	w8, [sp, #4]
  4130ac:	mov	x28, xzr
  4130b0:	mov	w8, w8
  4130b4:	lsl	x8, x8, #3
  4130b8:	str	x8, [sp, #8]
  4130bc:	ldur	x8, [x29, #-8]
  4130c0:	mov	w1, #0x3d                  	// #61
  4130c4:	ldr	x22, [x8, x28]
  4130c8:	mov	x0, x22
  4130cc:	bl	402430 <strchr@plt>
  4130d0:	cbz	x0, 4130fc <ferror@plt+0x10aac>
  4130d4:	add	x24, x0, #0x1
  4130d8:	sub	x23, x0, x22
  4130dc:	mov	x0, x24
  4130e0:	bl	402030 <strlen@plt>
  4130e4:	mov	x25, x0
  4130e8:	add	x8, x23, x25
  4130ec:	add	x0, x8, #0xa
  4130f0:	bl	4021c0 <malloc@plt>
  4130f4:	cbnz	x0, 413120 <ferror@plt+0x10ad0>
  4130f8:	b	413398 <ferror@plt+0x10d48>
  4130fc:	mov	x0, x22
  413100:	bl	402030 <strlen@plt>
  413104:	mov	x23, x0
  413108:	mov	x25, xzr
  41310c:	mov	x24, x22
  413110:	add	x8, x23, x25
  413114:	add	x0, x8, #0xa
  413118:	bl	4021c0 <malloc@plt>
  41311c:	cbz	x0, 413398 <ferror@plt+0x10d48>
  413120:	add	x27, x0, #0x8
  413124:	add	x20, x27, x25
  413128:	mov	x26, x0
  41312c:	add	x0, x20, #0x1
  413130:	mov	x1, x22
  413134:	mov	x2, x23
  413138:	str	x0, [x26]
  41313c:	bl	401ff0 <memcpy@plt>
  413140:	ldr	x8, [x26]
  413144:	mov	x0, x27
  413148:	mov	x1, x24
  41314c:	mov	x2, x25
  413150:	strb	wzr, [x8, x23]
  413154:	bl	401ff0 <memcpy@plt>
  413158:	strb	wzr, [x20]
  41315c:	ldr	x0, [x19]
  413160:	mov	x1, x26
  413164:	bl	40d134 <ferror@plt+0xaae4>
  413168:	cbz	x0, 413388 <ferror@plt+0x10d38>
  41316c:	ldr	x8, [sp, #8]
  413170:	add	x28, x28, #0x8
  413174:	str	x0, [x19]
  413178:	cmp	x8, x28
  41317c:	b.ne	4130bc <ferror@plt+0x10a6c>  // b.any
  413180:	ldr	x0, [x21, #72]
  413184:	add	x1, sp, #0x10
  413188:	bl	416a8c <ferror@plt+0x1443c>
  41318c:	tbz	w0, #0, 413320 <ferror@plt+0x10cd0>
  413190:	ldr	x22, [sp, #64]
  413194:	mov	x0, x22
  413198:	bl	402030 <strlen@plt>
  41319c:	mov	x23, x0
  4131a0:	add	x0, x0, #0x10
  4131a4:	bl	4021c0 <malloc@plt>
  4131a8:	cbz	x0, 413398 <ferror@plt+0x10d48>
  4131ac:	mov	x21, x0
  4131b0:	add	x0, x0, #0x8
  4131b4:	mov	w9, #0x6973                	// #26995
  4131b8:	add	x20, x0, x23
  4131bc:	mov	w8, #0x6469                	// #25705
  4131c0:	movk	w9, #0x5f67, lsl #16
  4131c4:	add	x10, x20, #0x1
  4131c8:	str	x10, [x21]
  4131cc:	sturh	w8, [x20, #5]
  4131d0:	stur	w9, [x20, #1]
  4131d4:	ldr	x8, [x21]
  4131d8:	mov	x1, x22
  4131dc:	mov	x2, x23
  4131e0:	strb	wzr, [x8, #6]
  4131e4:	bl	401ff0 <memcpy@plt>
  4131e8:	strb	wzr, [x20]
  4131ec:	ldr	x0, [x19]
  4131f0:	mov	x1, x21
  4131f4:	bl	40d134 <ferror@plt+0xaae4>
  4131f8:	cbz	x0, 413390 <ferror@plt+0x10d40>
  4131fc:	str	x0, [x19]
  413200:	ldp	x23, x22, [sp, #16]
  413204:	add	x0, x22, #0x10
  413208:	bl	4021c0 <malloc@plt>
  41320c:	cbz	x0, 413398 <ferror@plt+0x10d48>
  413210:	mov	x21, x0
  413214:	add	x0, x0, #0x8
  413218:	mov	w9, #0x6973                	// #26995
  41321c:	add	x20, x0, x22
  413220:	mov	w8, #0x7265                	// #29285
  413224:	movk	w9, #0x6e67, lsl #16
  413228:	add	x10, x20, #0x1
  41322c:	str	x10, [x21]
  413230:	sturh	w8, [x20, #5]
  413234:	stur	w9, [x20, #1]
  413238:	ldr	x8, [x21]
  41323c:	mov	x1, x23
  413240:	mov	x2, x22
  413244:	strb	wzr, [x8, #6]
  413248:	bl	401ff0 <memcpy@plt>
  41324c:	strb	wzr, [x20]
  413250:	ldr	x0, [x19]
  413254:	mov	x1, x21
  413258:	bl	40d134 <ferror@plt+0xaae4>
  41325c:	cbz	x0, 413390 <ferror@plt+0x10d40>
  413260:	str	x0, [x19]
  413264:	ldp	x3, x4, [sp, #32]
  413268:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41326c:	add	x1, x1, #0xaf4
  413270:	mov	w2, #0x7                   	// #7
  413274:	mov	x0, x19
  413278:	bl	413414 <ferror@plt+0x10dc4>
  41327c:	cbz	x0, 413398 <ferror@plt+0x10d48>
  413280:	ldr	x22, [sp, #56]
  413284:	mov	x0, x22
  413288:	bl	402030 <strlen@plt>
  41328c:	mov	x23, x0
  413290:	add	x0, x0, #0x16
  413294:	bl	4021c0 <malloc@plt>
  413298:	cbz	x0, 413398 <ferror@plt+0x10d48>
  41329c:	adrp	x8, 41b000 <ferror@plt+0x189b0>
  4132a0:	mov	x21, x0
  4132a4:	add	x0, x0, #0x8
  4132a8:	add	x8, x8, #0xafc
  4132ac:	add	x20, x0, x23
  4132b0:	ldr	x8, [x8]
  4132b4:	add	x9, x20, #0x1
  4132b8:	str	x9, [x21]
  4132bc:	mov	w9, #0x6c61                	// #27745
  4132c0:	movk	w9, #0x6f67, lsl #16
  4132c4:	stur	w9, [x20, #9]
  4132c8:	stur	x8, [x20, #1]
  4132cc:	ldr	x8, [x21]
  4132d0:	mov	x1, x22
  4132d4:	mov	x2, x23
  4132d8:	strb	wzr, [x8, #12]
  4132dc:	bl	401ff0 <memcpy@plt>
  4132e0:	strb	wzr, [x20]
  4132e4:	ldr	x0, [x19]
  4132e8:	mov	x1, x21
  4132ec:	bl	40d134 <ferror@plt+0xaae4>
  4132f0:	cbz	x0, 413390 <ferror@plt+0x10d40>
  4132f4:	str	x0, [x19]
  4132f8:	ldp	x3, x4, [sp, #72]
  4132fc:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  413300:	add	x1, x1, #0xb09
  413304:	mov	w2, #0x9                   	// #9
  413308:	mov	x0, x19
  41330c:	bl	413414 <ferror@plt+0x10dc4>
  413310:	cbz	x0, 413398 <ferror@plt+0x10d48>
  413314:	ldr	w8, [sp, #4]
  413318:	add	w8, w8, #0x5
  41331c:	str	w8, [sp, #4]
  413320:	add	x0, sp, #0x10
  413324:	bl	416c18 <ferror@plt+0x145c8>
  413328:	ldr	w20, [sp, #4]
  41332c:	tbz	w20, #31, 4133c8 <ferror@plt+0x10d78>
  413330:	b	4133a4 <ferror@plt+0x10d54>
  413334:	ldrb	w8, [x21, #88]
  413338:	tbnz	w8, #0, 41336c <ferror@plt+0x10d1c>
  41333c:	ldr	x0, [x21]
  413340:	ldr	x1, [x21, #16]
  413344:	bl	40c78c <ferror@plt+0xa13c>
  413348:	cbz	x0, 41336c <ferror@plt+0x10d1c>
  41334c:	mov	x20, x0
  413350:	mov	x0, x21
  413354:	mov	x1, x20
  413358:	bl	410818 <ferror@plt+0xe1c8>
  41335c:	mov	x0, x20
  413360:	bl	402400 <free@plt>
  413364:	ldr	x1, [x21, #24]
  413368:	cbnz	x1, 413070 <ferror@plt+0x10a20>
  41336c:	bl	4025a0 <__errno_location@plt>
  413370:	mov	w8, #0x2                   	// #2
  413374:	str	w8, [x0]
  413378:	bl	4025a0 <__errno_location@plt>
  41337c:	ldr	w8, [x0]
  413380:	neg	w20, w8
  413384:	b	4133d0 <ferror@plt+0x10d80>
  413388:	mov	x0, x26
  41338c:	b	413394 <ferror@plt+0x10d44>
  413390:	mov	x0, x21
  413394:	bl	402400 <free@plt>
  413398:	add	x0, sp, #0x10
  41339c:	bl	416c18 <ferror@plt+0x145c8>
  4133a0:	mov	w20, #0xfffffff4            	// #-12
  4133a4:	ldr	x21, [x19]
  4133a8:	cbz	x21, 4133c4 <ferror@plt+0x10d74>
  4133ac:	ldr	x0, [x21, #16]
  4133b0:	bl	402400 <free@plt>
  4133b4:	mov	x0, x21
  4133b8:	bl	40d278 <ferror@plt+0xac28>
  4133bc:	mov	x21, x0
  4133c0:	cbnz	x0, 4133ac <ferror@plt+0x10d5c>
  4133c4:	str	xzr, [x19]
  4133c8:	ldur	x0, [x29, #-8]
  4133cc:	bl	402400 <free@plt>
  4133d0:	mov	w0, w20
  4133d4:	ldp	x20, x19, [sp, #192]
  4133d8:	ldp	x22, x21, [sp, #176]
  4133dc:	ldp	x24, x23, [sp, #160]
  4133e0:	ldp	x26, x25, [sp, #144]
  4133e4:	ldp	x28, x27, [sp, #128]
  4133e8:	ldp	x29, x30, [sp, #112]
  4133ec:	add	sp, sp, #0xd0
  4133f0:	ret
  4133f4:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  4133f8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4133fc:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  413400:	add	x0, x0, #0xfdb
  413404:	add	x1, x1, #0x4f8
  413408:	add	x3, x3, #0xa93
  41340c:	mov	w2, #0x8e9                 	// #2281
  413410:	bl	402590 <__assert_fail@plt>
  413414:	sub	sp, sp, #0x80
  413418:	stp	x22, x21, [sp, #96]
  41341c:	stp	x20, x19, [sp, #112]
  413420:	mov	x20, x2
  413424:	mov	x21, x1
  413428:	mov	x19, x0
  41342c:	stp	x29, x30, [sp, #32]
  413430:	stp	x28, x27, [sp, #48]
  413434:	stp	x26, x25, [sp, #64]
  413438:	stp	x24, x23, [sp, #80]
  41343c:	add	x29, sp, #0x20
  413440:	cbz	x4, 4135ac <ferror@plt+0x10f5c>
  413444:	add	x8, x4, x4, lsl #1
  413448:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  41344c:	add	x9, x8, #0x13
  413450:	movk	x10, #0xcccd
  413454:	umulh	x9, x9, x10
  413458:	lsr	x9, x9, #4
  41345c:	add	x9, x9, x9, lsl #1
  413460:	add	x8, x8, x9
  413464:	sub	x0, x8, #0x3
  413468:	mov	x24, x4
  41346c:	mov	x23, x3
  413470:	str	x21, [sp, #8]
  413474:	stur	x20, [x29, #-8]
  413478:	str	x19, [sp, #16]
  41347c:	bl	4021c0 <malloc@plt>
  413480:	cmp	w24, #0x1
  413484:	mov	x22, x0
  413488:	b.lt	41352c <ferror@plt+0x10edc>  // b.tstop
  41348c:	cbz	x22, 41352c <ferror@plt+0x10edc>
  413490:	sub	w9, w24, #0x1
  413494:	and	x26, x24, #0xffffffff
  413498:	adrp	x24, 41b000 <ferror@plt+0x189b0>
  41349c:	mov	w28, #0xcccd                	// #52429
  4134a0:	mov	w19, #0xcccc                	// #52428
  4134a4:	mov	x25, xzr
  4134a8:	mov	w8, wzr
  4134ac:	add	x24, x24, #0xcee
  4134b0:	mov	w27, #0x3a                  	// #58
  4134b4:	movk	w28, #0xcccc, lsl #16
  4134b8:	movk	w19, #0xccc, lsl #16
  4134bc:	sxtw	x21, w9
  4134c0:	b	4134d0 <ferror@plt+0x10e80>
  4134c4:	add	x25, x25, #0x1
  4134c8:	cmp	x25, x26
  4134cc:	b.eq	41352c <ferror@plt+0x10edc>  // b.none
  4134d0:	ldrb	w2, [x23, x25]
  4134d4:	sxtw	x20, w8
  4134d8:	add	x0, x22, x20
  4134dc:	mov	x1, x24
  4134e0:	bl	4020d0 <sprintf@plt>
  4134e4:	cmp	x25, x21
  4134e8:	add	x8, x20, w0, sxtw
  4134ec:	b.ge	4134c4 <ferror@plt+0x10e74>  // b.tcont
  4134f0:	add	x25, x25, #0x1
  4134f4:	mul	w10, w25, w28
  4134f8:	sxtw	x9, w8
  4134fc:	ror	w10, w10, #2
  413500:	add	x9, x9, #0x1
  413504:	cmp	w10, w19
  413508:	strb	w27, [x22, x8]
  41350c:	b.ls	413518 <ferror@plt+0x10ec8>  // b.plast
  413510:	mov	w8, w9
  413514:	b	4134c8 <ferror@plt+0x10e78>
  413518:	mov	w10, #0x90a                 	// #2314
  41351c:	movk	w10, #0x9, lsl #16
  413520:	add	w8, w8, #0x4
  413524:	str	w10, [x22, x9]
  413528:	b	4134c8 <ferror@plt+0x10e78>
  41352c:	cbz	x22, 413614 <ferror@plt+0x10fc4>
  413530:	mov	x0, x22
  413534:	bl	402030 <strlen@plt>
  413538:	ldur	x20, [x29, #-8]
  41353c:	mov	x24, x0
  413540:	add	x8, x20, x0
  413544:	add	x0, x8, #0xa
  413548:	bl	4021c0 <malloc@plt>
  41354c:	cbz	x0, 41360c <ferror@plt+0x10fbc>
  413550:	ldr	x1, [sp, #8]
  413554:	add	x25, x0, #0x8
  413558:	add	x19, x25, x24
  41355c:	mov	x23, x0
  413560:	add	x0, x19, #0x1
  413564:	mov	x2, x20
  413568:	str	x0, [x23]
  41356c:	bl	401ff0 <memcpy@plt>
  413570:	ldr	x8, [x23]
  413574:	mov	x0, x25
  413578:	mov	x1, x22
  41357c:	mov	x2, x24
  413580:	strb	wzr, [x8, x20]
  413584:	bl	401ff0 <memcpy@plt>
  413588:	strb	wzr, [x19]
  41358c:	ldr	x19, [sp, #16]
  413590:	mov	x1, x23
  413594:	ldr	x0, [x19]
  413598:	bl	40d134 <ferror@plt+0xaae4>
  41359c:	cbz	x0, 413604 <ferror@plt+0x10fb4>
  4135a0:	mov	x20, x0
  4135a4:	str	x0, [x19]
  4135a8:	b	4135f8 <ferror@plt+0x10fa8>
  4135ac:	add	x0, x20, #0xa
  4135b0:	bl	4021c0 <malloc@plt>
  4135b4:	cbz	x0, 413614 <ferror@plt+0x10fc4>
  4135b8:	add	x23, x0, #0x9
  4135bc:	mov	x22, x0
  4135c0:	str	x23, [x0]
  4135c4:	mov	x0, x23
  4135c8:	mov	x1, x21
  4135cc:	mov	x2, x20
  4135d0:	bl	401ff0 <memcpy@plt>
  4135d4:	strb	wzr, [x23, x20]
  4135d8:	strb	wzr, [x22, #8]
  4135dc:	ldr	x0, [x19]
  4135e0:	mov	x1, x22
  4135e4:	bl	40d134 <ferror@plt+0xaae4>
  4135e8:	mov	x20, x0
  4135ec:	cbz	x0, 4135f8 <ferror@plt+0x10fa8>
  4135f0:	str	x20, [x19]
  4135f4:	b	413618 <ferror@plt+0x10fc8>
  4135f8:	mov	x0, x22
  4135fc:	bl	402400 <free@plt>
  413600:	b	413618 <ferror@plt+0x10fc8>
  413604:	mov	x0, x23
  413608:	bl	402400 <free@plt>
  41360c:	mov	x0, x22
  413610:	bl	402400 <free@plt>
  413614:	mov	x20, xzr
  413618:	mov	x0, x20
  41361c:	ldp	x20, x19, [sp, #112]
  413620:	ldp	x22, x21, [sp, #96]
  413624:	ldp	x24, x23, [sp, #80]
  413628:	ldp	x26, x25, [sp, #64]
  41362c:	ldp	x28, x27, [sp, #48]
  413630:	ldp	x29, x30, [sp, #32]
  413634:	add	sp, sp, #0x80
  413638:	ret
  41363c:	stp	x29, x30, [sp, #-32]!
  413640:	str	x19, [sp, #16]
  413644:	mov	x29, sp
  413648:	cbz	x0, 413668 <ferror@plt+0x11018>
  41364c:	mov	x19, x0
  413650:	ldr	x0, [x19, #16]
  413654:	bl	402400 <free@plt>
  413658:	mov	x0, x19
  41365c:	bl	40d278 <ferror@plt+0xac28>
  413660:	mov	x19, x0
  413664:	cbnz	x0, 413650 <ferror@plt+0x11000>
  413668:	ldr	x19, [sp, #16]
  41366c:	ldp	x29, x30, [sp], #32
  413670:	ret
  413674:	cbz	x0, 413680 <ferror@plt+0x11030>
  413678:	ldr	x8, [x0, #16]
  41367c:	ldr	x0, [x8]
  413680:	ret
  413684:	cbz	x0, 413690 <ferror@plt+0x11040>
  413688:	ldr	x8, [x0, #16]
  41368c:	add	x0, x8, #0x8
  413690:	ret
  413694:	sub	sp, sp, #0x60
  413698:	stp	x20, x19, [sp, #80]
  41369c:	mov	w20, #0xfffffffe            	// #-2
  4136a0:	stp	x29, x30, [sp, #16]
  4136a4:	stp	x26, x25, [sp, #32]
  4136a8:	stp	x24, x23, [sp, #48]
  4136ac:	stp	x22, x21, [sp, #64]
  4136b0:	add	x29, sp, #0x10
  4136b4:	cbz	x0, 413834 <ferror@plt+0x111e4>
  4136b8:	mov	x19, x1
  4136bc:	cbz	x1, 413834 <ferror@plt+0x111e4>
  4136c0:	ldr	x8, [x19]
  4136c4:	cbnz	x8, 413854 <ferror@plt+0x11204>
  4136c8:	mov	x21, x0
  4136cc:	ldr	x0, [x0, #72]
  4136d0:	cbnz	x0, 4136ec <ferror@plt+0x1109c>
  4136d4:	ldr	x1, [x21, #24]
  4136d8:	cbz	x1, 413774 <ferror@plt+0x11124>
  4136dc:	ldr	x0, [x21]
  4136e0:	bl	414084 <ferror@plt+0x11a34>
  4136e4:	str	x0, [x21, #72]
  4136e8:	cbz	x0, 4137b8 <ferror@plt+0x11168>
  4136ec:	bl	414048 <ferror@plt+0x119f8>
  4136f0:	cbz	x0, 4137b8 <ferror@plt+0x11168>
  4136f4:	add	x1, sp, #0x8
  4136f8:	bl	4151dc <ferror@plt+0x12b8c>
  4136fc:	mov	w20, w0
  413700:	tbnz	w0, #31, 413834 <ferror@plt+0x111e4>
  413704:	cbz	w20, 41382c <ferror@plt+0x111dc>
  413708:	mov	w8, #0x18                  	// #24
  41370c:	mov	x24, xzr
  413710:	umull	x25, w20, w8
  413714:	ldr	x8, [sp, #8]
  413718:	add	x8, x8, x24
  41371c:	ldr	x22, [x8, #16]
  413720:	ldr	x26, [x8]
  413724:	mov	x0, x22
  413728:	bl	402030 <strlen@plt>
  41372c:	mov	x23, x0
  413730:	add	x0, x0, #0x9
  413734:	bl	4021c0 <malloc@plt>
  413738:	cbz	x0, 4137c8 <ferror@plt+0x11178>
  41373c:	mov	x21, x0
  413740:	add	x2, x23, #0x1
  413744:	str	x26, [x0], #8
  413748:	mov	x1, x22
  41374c:	bl	401ff0 <memcpy@plt>
  413750:	ldr	x0, [x19]
  413754:	mov	x1, x21
  413758:	bl	40d134 <ferror@plt+0xaae4>
  41375c:	cbz	x0, 4137fc <ferror@plt+0x111ac>
  413760:	add	x24, x24, #0x18
  413764:	cmp	x25, x24
  413768:	str	x0, [x19]
  41376c:	b.ne	413714 <ferror@plt+0x110c4>  // b.any
  413770:	b	41382c <ferror@plt+0x111dc>
  413774:	ldrb	w8, [x21, #88]
  413778:	tbnz	w8, #0, 4137ac <ferror@plt+0x1115c>
  41377c:	ldr	x0, [x21]
  413780:	ldr	x1, [x21, #16]
  413784:	bl	40c78c <ferror@plt+0xa13c>
  413788:	cbz	x0, 4137ac <ferror@plt+0x1115c>
  41378c:	mov	x20, x0
  413790:	mov	x0, x21
  413794:	mov	x1, x20
  413798:	bl	410818 <ferror@plt+0xe1c8>
  41379c:	mov	x0, x20
  4137a0:	bl	402400 <free@plt>
  4137a4:	ldr	x1, [x21, #24]
  4137a8:	cbnz	x1, 4136dc <ferror@plt+0x1108c>
  4137ac:	bl	4025a0 <__errno_location@plt>
  4137b0:	mov	w8, #0x2                   	// #2
  4137b4:	str	w8, [x0]
  4137b8:	bl	4025a0 <__errno_location@plt>
  4137bc:	ldr	w8, [x0]
  4137c0:	neg	w20, w8
  4137c4:	b	413834 <ferror@plt+0x111e4>
  4137c8:	bl	4025a0 <__errno_location@plt>
  4137cc:	ldr	w8, [x0]
  4137d0:	ldr	x21, [x19]
  4137d4:	neg	w20, w8
  4137d8:	cbz	x21, 4137f4 <ferror@plt+0x111a4>
  4137dc:	ldr	x0, [x21, #16]
  4137e0:	bl	402400 <free@plt>
  4137e4:	mov	x0, x21
  4137e8:	bl	40d278 <ferror@plt+0xac28>
  4137ec:	mov	x21, x0
  4137f0:	cbnz	x0, 4137dc <ferror@plt+0x1118c>
  4137f4:	str	xzr, [x19]
  4137f8:	b	41382c <ferror@plt+0x111dc>
  4137fc:	mov	x0, x21
  413800:	bl	402400 <free@plt>
  413804:	ldr	x20, [x19]
  413808:	cbz	x20, 413824 <ferror@plt+0x111d4>
  41380c:	ldr	x0, [x20, #16]
  413810:	bl	402400 <free@plt>
  413814:	mov	x0, x20
  413818:	bl	40d278 <ferror@plt+0xac28>
  41381c:	mov	x20, x0
  413820:	cbnz	x0, 41380c <ferror@plt+0x111bc>
  413824:	str	xzr, [x19]
  413828:	mov	w20, #0xfffffff4            	// #-12
  41382c:	ldr	x0, [sp, #8]
  413830:	bl	402400 <free@plt>
  413834:	mov	w0, w20
  413838:	ldp	x20, x19, [sp, #80]
  41383c:	ldp	x22, x21, [sp, #64]
  413840:	ldp	x24, x23, [sp, #48]
  413844:	ldp	x26, x25, [sp, #32]
  413848:	ldp	x29, x30, [sp, #16]
  41384c:	add	sp, sp, #0x60
  413850:	ret
  413854:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  413858:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41385c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  413860:	add	x0, x0, #0xfdb
  413864:	add	x1, x1, #0x4f8
  413868:	add	x3, x3, #0xb13
  41386c:	mov	w2, #0x9a8                 	// #2472
  413870:	bl	402590 <__assert_fail@plt>
  413874:	stp	x29, x30, [sp, #-32]!
  413878:	str	x19, [sp, #16]
  41387c:	mov	x29, sp
  413880:	cbz	x0, 4138a0 <ferror@plt+0x11250>
  413884:	mov	x19, x0
  413888:	ldr	x0, [x19, #16]
  41388c:	bl	402400 <free@plt>
  413890:	mov	x0, x19
  413894:	bl	40d278 <ferror@plt+0xac28>
  413898:	mov	x19, x0
  41389c:	cbnz	x0, 413888 <ferror@plt+0x11238>
  4138a0:	ldr	x19, [sp, #16]
  4138a4:	ldp	x29, x30, [sp], #32
  4138a8:	ret
  4138ac:	cbz	x0, 4138c0 <ferror@plt+0x11270>
  4138b0:	ldr	x8, [x0, #16]
  4138b4:	add	x9, x8, #0x8
  4138b8:	cmp	x8, #0x0
  4138bc:	csel	x0, xzr, x9, eq  // eq = none
  4138c0:	ret
  4138c4:	cbz	x0, 4138d4 <ferror@plt+0x11284>
  4138c8:	ldr	x8, [x0, #16]
  4138cc:	cbz	x8, 4138d8 <ferror@plt+0x11288>
  4138d0:	ldr	x0, [x8]
  4138d4:	ret
  4138d8:	mov	x0, xzr
  4138dc:	ret
  4138e0:	sub	sp, sp, #0x60
  4138e4:	stp	x20, x19, [sp, #80]
  4138e8:	mov	w20, #0xfffffffe            	// #-2
  4138ec:	stp	x29, x30, [sp, #16]
  4138f0:	stp	x26, x25, [sp, #32]
  4138f4:	stp	x24, x23, [sp, #48]
  4138f8:	stp	x22, x21, [sp, #64]
  4138fc:	add	x29, sp, #0x10
  413900:	cbz	x0, 413a80 <ferror@plt+0x11430>
  413904:	mov	x19, x1
  413908:	cbz	x1, 413a80 <ferror@plt+0x11430>
  41390c:	ldr	x8, [x19]
  413910:	cbnz	x8, 413aa0 <ferror@plt+0x11450>
  413914:	mov	x21, x0
  413918:	ldr	x0, [x0, #72]
  41391c:	cbnz	x0, 413938 <ferror@plt+0x112e8>
  413920:	ldr	x1, [x21, #24]
  413924:	cbz	x1, 4139c0 <ferror@plt+0x11370>
  413928:	ldr	x0, [x21]
  41392c:	bl	414084 <ferror@plt+0x11a34>
  413930:	str	x0, [x21, #72]
  413934:	cbz	x0, 413a04 <ferror@plt+0x113b4>
  413938:	bl	414048 <ferror@plt+0x119f8>
  41393c:	cbz	x0, 413a04 <ferror@plt+0x113b4>
  413940:	add	x1, sp, #0x8
  413944:	bl	415920 <ferror@plt+0x132d0>
  413948:	mov	w20, w0
  41394c:	tbnz	w0, #31, 413a80 <ferror@plt+0x11430>
  413950:	cbz	w20, 413a78 <ferror@plt+0x11428>
  413954:	mov	w8, #0x18                  	// #24
  413958:	mov	x24, xzr
  41395c:	umull	x25, w20, w8
  413960:	ldr	x8, [sp, #8]
  413964:	add	x8, x8, x24
  413968:	ldr	x22, [x8, #16]
  41396c:	ldr	x26, [x8]
  413970:	mov	x0, x22
  413974:	bl	402030 <strlen@plt>
  413978:	mov	x23, x0
  41397c:	add	x0, x0, #0x9
  413980:	bl	4021c0 <malloc@plt>
  413984:	cbz	x0, 413a14 <ferror@plt+0x113c4>
  413988:	mov	x21, x0
  41398c:	add	x2, x23, #0x1
  413990:	str	x26, [x0], #8
  413994:	mov	x1, x22
  413998:	bl	401ff0 <memcpy@plt>
  41399c:	ldr	x0, [x19]
  4139a0:	mov	x1, x21
  4139a4:	bl	40d134 <ferror@plt+0xaae4>
  4139a8:	cbz	x0, 413a48 <ferror@plt+0x113f8>
  4139ac:	add	x24, x24, #0x18
  4139b0:	cmp	x25, x24
  4139b4:	str	x0, [x19]
  4139b8:	b.ne	413960 <ferror@plt+0x11310>  // b.any
  4139bc:	b	413a78 <ferror@plt+0x11428>
  4139c0:	ldrb	w8, [x21, #88]
  4139c4:	tbnz	w8, #0, 4139f8 <ferror@plt+0x113a8>
  4139c8:	ldr	x0, [x21]
  4139cc:	ldr	x1, [x21, #16]
  4139d0:	bl	40c78c <ferror@plt+0xa13c>
  4139d4:	cbz	x0, 4139f8 <ferror@plt+0x113a8>
  4139d8:	mov	x20, x0
  4139dc:	mov	x0, x21
  4139e0:	mov	x1, x20
  4139e4:	bl	410818 <ferror@plt+0xe1c8>
  4139e8:	mov	x0, x20
  4139ec:	bl	402400 <free@plt>
  4139f0:	ldr	x1, [x21, #24]
  4139f4:	cbnz	x1, 413928 <ferror@plt+0x112d8>
  4139f8:	bl	4025a0 <__errno_location@plt>
  4139fc:	mov	w8, #0x2                   	// #2
  413a00:	str	w8, [x0]
  413a04:	bl	4025a0 <__errno_location@plt>
  413a08:	ldr	w8, [x0]
  413a0c:	neg	w20, w8
  413a10:	b	413a80 <ferror@plt+0x11430>
  413a14:	bl	4025a0 <__errno_location@plt>
  413a18:	ldr	w8, [x0]
  413a1c:	ldr	x21, [x19]
  413a20:	neg	w20, w8
  413a24:	cbz	x21, 413a40 <ferror@plt+0x113f0>
  413a28:	ldr	x0, [x21, #16]
  413a2c:	bl	402400 <free@plt>
  413a30:	mov	x0, x21
  413a34:	bl	40d278 <ferror@plt+0xac28>
  413a38:	mov	x21, x0
  413a3c:	cbnz	x0, 413a28 <ferror@plt+0x113d8>
  413a40:	str	xzr, [x19]
  413a44:	b	413a78 <ferror@plt+0x11428>
  413a48:	mov	x0, x21
  413a4c:	bl	402400 <free@plt>
  413a50:	ldr	x20, [x19]
  413a54:	cbz	x20, 413a70 <ferror@plt+0x11420>
  413a58:	ldr	x0, [x20, #16]
  413a5c:	bl	402400 <free@plt>
  413a60:	mov	x0, x20
  413a64:	bl	40d278 <ferror@plt+0xac28>
  413a68:	mov	x20, x0
  413a6c:	cbnz	x0, 413a58 <ferror@plt+0x11408>
  413a70:	str	xzr, [x19]
  413a74:	mov	w20, #0xfffffff4            	// #-12
  413a78:	ldr	x0, [sp, #8]
  413a7c:	bl	402400 <free@plt>
  413a80:	mov	w0, w20
  413a84:	ldp	x20, x19, [sp, #80]
  413a88:	ldp	x22, x21, [sp, #64]
  413a8c:	ldp	x24, x23, [sp, #48]
  413a90:	ldp	x26, x25, [sp, #32]
  413a94:	ldp	x29, x30, [sp, #16]
  413a98:	add	sp, sp, #0x60
  413a9c:	ret
  413aa0:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  413aa4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  413aa8:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  413aac:	add	x0, x0, #0xfdb
  413ab0:	add	x1, x1, #0x4f8
  413ab4:	add	x3, x3, #0xb61
  413ab8:	mov	w2, #0xa34                 	// #2612
  413abc:	bl	402590 <__assert_fail@plt>
  413ac0:	stp	x29, x30, [sp, #-32]!
  413ac4:	str	x19, [sp, #16]
  413ac8:	mov	x29, sp
  413acc:	cbz	x0, 413aec <ferror@plt+0x1149c>
  413ad0:	mov	x19, x0
  413ad4:	ldr	x0, [x19, #16]
  413ad8:	bl	402400 <free@plt>
  413adc:	mov	x0, x19
  413ae0:	bl	40d278 <ferror@plt+0xac28>
  413ae4:	mov	x19, x0
  413ae8:	cbnz	x0, 413ad4 <ferror@plt+0x11484>
  413aec:	ldr	x19, [sp, #16]
  413af0:	ldp	x29, x30, [sp], #32
  413af4:	ret
  413af8:	cbz	x0, 413b0c <ferror@plt+0x114bc>
  413afc:	ldr	x8, [x0, #16]
  413b00:	add	x9, x8, #0x8
  413b04:	cmp	x8, #0x0
  413b08:	csel	x0, xzr, x9, eq  // eq = none
  413b0c:	ret
  413b10:	cbz	x0, 413b20 <ferror@plt+0x114d0>
  413b14:	ldr	x8, [x0, #16]
  413b18:	cbz	x8, 413b24 <ferror@plt+0x114d4>
  413b1c:	ldr	x0, [x8]
  413b20:	ret
  413b24:	mov	x0, xzr
  413b28:	ret
  413b2c:	stp	x29, x30, [sp, #-96]!
  413b30:	stp	x20, x19, [sp, #80]
  413b34:	mov	w20, #0xfffffffe            	// #-2
  413b38:	str	x27, [sp, #16]
  413b3c:	stp	x26, x25, [sp, #32]
  413b40:	stp	x24, x23, [sp, #48]
  413b44:	stp	x22, x21, [sp, #64]
  413b48:	mov	x29, sp
  413b4c:	cbz	x0, 413cd8 <ferror@plt+0x11688>
  413b50:	mov	x19, x1
  413b54:	cbz	x1, 413cd8 <ferror@plt+0x11688>
  413b58:	ldr	x8, [x19]
  413b5c:	cbnz	x8, 413cf8 <ferror@plt+0x116a8>
  413b60:	mov	x21, x0
  413b64:	ldr	x0, [x0, #72]
  413b68:	cbnz	x0, 413b84 <ferror@plt+0x11534>
  413b6c:	ldr	x1, [x21, #24]
  413b70:	cbz	x1, 413c18 <ferror@plt+0x115c8>
  413b74:	ldr	x0, [x21]
  413b78:	bl	414084 <ferror@plt+0x11a34>
  413b7c:	str	x0, [x21, #72]
  413b80:	cbz	x0, 413c5c <ferror@plt+0x1160c>
  413b84:	bl	414048 <ferror@plt+0x119f8>
  413b88:	cbz	x0, 413c5c <ferror@plt+0x1160c>
  413b8c:	add	x1, x29, #0x18
  413b90:	bl	416124 <ferror@plt+0x13ad4>
  413b94:	mov	w20, w0
  413b98:	tbnz	w0, #31, 413cd8 <ferror@plt+0x11688>
  413b9c:	cbz	w20, 413cd0 <ferror@plt+0x11680>
  413ba0:	mov	w8, #0x18                  	// #24
  413ba4:	mov	x24, xzr
  413ba8:	umull	x25, w20, w8
  413bac:	ldr	x8, [x29, #24]
  413bb0:	add	x8, x8, x24
  413bb4:	ldr	x22, [x8, #16]
  413bb8:	ldr	x26, [x8]
  413bbc:	ldr	w27, [x8, #8]
  413bc0:	mov	x0, x22
  413bc4:	bl	402030 <strlen@plt>
  413bc8:	mov	x23, x0
  413bcc:	add	x0, x0, #0x11
  413bd0:	bl	4021c0 <malloc@plt>
  413bd4:	cbz	x0, 413c6c <ferror@plt+0x1161c>
  413bd8:	mov	x21, x0
  413bdc:	add	x2, x23, #0x1
  413be0:	str	x26, [x0]
  413be4:	strb	w27, [x0, #8]
  413be8:	add	x0, x0, #0x9
  413bec:	mov	x1, x22
  413bf0:	bl	401ff0 <memcpy@plt>
  413bf4:	ldr	x0, [x19]
  413bf8:	mov	x1, x21
  413bfc:	bl	40d134 <ferror@plt+0xaae4>
  413c00:	cbz	x0, 413ca0 <ferror@plt+0x11650>
  413c04:	add	x24, x24, #0x18
  413c08:	cmp	x25, x24
  413c0c:	str	x0, [x19]
  413c10:	b.ne	413bac <ferror@plt+0x1155c>  // b.any
  413c14:	b	413cd0 <ferror@plt+0x11680>
  413c18:	ldrb	w8, [x21, #88]
  413c1c:	tbnz	w8, #0, 413c50 <ferror@plt+0x11600>
  413c20:	ldr	x0, [x21]
  413c24:	ldr	x1, [x21, #16]
  413c28:	bl	40c78c <ferror@plt+0xa13c>
  413c2c:	cbz	x0, 413c50 <ferror@plt+0x11600>
  413c30:	mov	x20, x0
  413c34:	mov	x0, x21
  413c38:	mov	x1, x20
  413c3c:	bl	410818 <ferror@plt+0xe1c8>
  413c40:	mov	x0, x20
  413c44:	bl	402400 <free@plt>
  413c48:	ldr	x1, [x21, #24]
  413c4c:	cbnz	x1, 413b74 <ferror@plt+0x11524>
  413c50:	bl	4025a0 <__errno_location@plt>
  413c54:	mov	w8, #0x2                   	// #2
  413c58:	str	w8, [x0]
  413c5c:	bl	4025a0 <__errno_location@plt>
  413c60:	ldr	w8, [x0]
  413c64:	neg	w20, w8
  413c68:	b	413cd8 <ferror@plt+0x11688>
  413c6c:	bl	4025a0 <__errno_location@plt>
  413c70:	ldr	w8, [x0]
  413c74:	ldr	x21, [x19]
  413c78:	neg	w20, w8
  413c7c:	cbz	x21, 413c98 <ferror@plt+0x11648>
  413c80:	ldr	x0, [x21, #16]
  413c84:	bl	402400 <free@plt>
  413c88:	mov	x0, x21
  413c8c:	bl	40d278 <ferror@plt+0xac28>
  413c90:	mov	x21, x0
  413c94:	cbnz	x0, 413c80 <ferror@plt+0x11630>
  413c98:	str	xzr, [x19]
  413c9c:	b	413cd0 <ferror@plt+0x11680>
  413ca0:	mov	x0, x21
  413ca4:	bl	402400 <free@plt>
  413ca8:	ldr	x20, [x19]
  413cac:	cbz	x20, 413cc8 <ferror@plt+0x11678>
  413cb0:	ldr	x0, [x20, #16]
  413cb4:	bl	402400 <free@plt>
  413cb8:	mov	x0, x20
  413cbc:	bl	40d278 <ferror@plt+0xac28>
  413cc0:	mov	x20, x0
  413cc4:	cbnz	x0, 413cb0 <ferror@plt+0x11660>
  413cc8:	str	xzr, [x19]
  413ccc:	mov	w20, #0xfffffff4            	// #-12
  413cd0:	ldr	x0, [x29, #24]
  413cd4:	bl	402400 <free@plt>
  413cd8:	mov	w0, w20
  413cdc:	ldp	x20, x19, [sp, #80]
  413ce0:	ldp	x22, x21, [sp, #64]
  413ce4:	ldp	x24, x23, [sp, #48]
  413ce8:	ldp	x26, x25, [sp, #32]
  413cec:	ldr	x27, [sp, #16]
  413cf0:	ldp	x29, x30, [sp], #96
  413cf4:	ret
  413cf8:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  413cfc:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  413d00:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  413d04:	add	x0, x0, #0xfdb
  413d08:	add	x1, x1, #0x4f8
  413d0c:	add	x3, x3, #0xbae
  413d10:	mov	w2, #0xac3                 	// #2755
  413d14:	bl	402590 <__assert_fail@plt>
  413d18:	stp	x29, x30, [sp, #-32]!
  413d1c:	str	x19, [sp, #16]
  413d20:	mov	x29, sp
  413d24:	cbz	x0, 413d44 <ferror@plt+0x116f4>
  413d28:	mov	x19, x0
  413d2c:	ldr	x0, [x19, #16]
  413d30:	bl	402400 <free@plt>
  413d34:	mov	x0, x19
  413d38:	bl	40d278 <ferror@plt+0xac28>
  413d3c:	mov	x19, x0
  413d40:	cbnz	x0, 413d2c <ferror@plt+0x116dc>
  413d44:	ldr	x19, [sp, #16]
  413d48:	ldp	x29, x30, [sp], #32
  413d4c:	ret
  413d50:	cbz	x0, 413d64 <ferror@plt+0x11714>
  413d54:	ldr	x8, [x0, #16]
  413d58:	add	x9, x8, #0x9
  413d5c:	cmp	x8, #0x0
  413d60:	csel	x0, xzr, x9, eq  // eq = none
  413d64:	ret
  413d68:	cbz	x0, 413d78 <ferror@plt+0x11728>
  413d6c:	ldr	x8, [x0, #16]
  413d70:	cbz	x8, 413d7c <ferror@plt+0x1172c>
  413d74:	ldr	x0, [x8]
  413d78:	ret
  413d7c:	mov	x0, xzr
  413d80:	ret
  413d84:	cbz	x0, 413d94 <ferror@plt+0x11744>
  413d88:	ldr	x8, [x0, #16]
  413d8c:	cbz	x8, 413d98 <ferror@plt+0x11748>
  413d90:	ldrb	w0, [x8, #8]
  413d94:	ret
  413d98:	mov	w0, wzr
  413d9c:	ret
  413da0:	sub	sp, sp, #0x60
  413da4:	stp	x29, x30, [sp, #16]
  413da8:	add	x29, sp, #0x10
  413dac:	stp	x20, x19, [sp, #80]
  413db0:	mov	x19, x1
  413db4:	add	x1, x29, #0x18
  413db8:	add	x2, sp, #0x8
  413dbc:	str	x25, [sp, #32]
  413dc0:	stp	x24, x23, [sp, #48]
  413dc4:	stp	x22, x21, [sp, #64]
  413dc8:	mov	x21, x0
  413dcc:	str	xzr, [x29, #24]
  413dd0:	str	xzr, [sp, #8]
  413dd4:	bl	4122a0 <ferror@plt+0xfc50>
  413dd8:	mov	w20, w0
  413ddc:	tbnz	w0, #31, 413f88 <ferror@plt+0x11938>
  413de0:	ldr	x8, [x29, #24]
  413de4:	cbz	x8, 413e90 <ferror@plt+0x11840>
  413de8:	mov	x24, x8
  413dec:	b	413e04 <ferror@plt+0x117b4>
  413df0:	mov	w20, wzr
  413df4:	ldr	x9, [x24]
  413df8:	cmp	x9, x8
  413dfc:	csel	x24, xzr, x9, eq  // eq = none
  413e00:	cbz	x24, 413e90 <ferror@plt+0x11840>
  413e04:	ldr	x23, [x24, #16]
  413e08:	ldrb	w9, [x23, #96]
  413e0c:	tbnz	w9, #0, 413df0 <ferror@plt+0x117a0>
  413e10:	orr	w8, w9, #0x1
  413e14:	mov	x0, x23
  413e18:	strb	w8, [x23, #96]
  413e1c:	bl	41141c <ferror@plt+0xedcc>
  413e20:	mov	x22, x0
  413e24:	cbz	x0, 413e4c <ferror@plt+0x117fc>
  413e28:	mov	x25, x22
  413e2c:	ldr	x0, [x25, #16]
  413e30:	mov	x1, x19
  413e34:	bl	413da0 <ferror@plt+0x11750>
  413e38:	tbnz	w0, #31, 413e58 <ferror@plt+0x11808>
  413e3c:	ldr	x8, [x25]
  413e40:	cmp	x8, x22
  413e44:	csel	x25, xzr, x8, eq  // eq = none
  413e48:	cbnz	x25, 413e2c <ferror@plt+0x117dc>
  413e4c:	mov	x0, x23
  413e50:	mov	x1, x19
  413e54:	bl	413da0 <ferror@plt+0x11750>
  413e58:	mov	w20, w0
  413e5c:	cbz	x22, 413e78 <ferror@plt+0x11828>
  413e60:	ldr	x0, [x22, #16]
  413e64:	bl	411044 <ferror@plt+0xe9f4>
  413e68:	mov	x0, x22
  413e6c:	bl	40d278 <ferror@plt+0xac28>
  413e70:	mov	x22, x0
  413e74:	cbnz	x0, 413e60 <ferror@plt+0x11810>
  413e78:	tbnz	w20, #31, 413fd0 <ferror@plt+0x11980>
  413e7c:	ldr	x8, [x29, #24]
  413e80:	ldr	x9, [x24]
  413e84:	cmp	x9, x8
  413e88:	csel	x24, xzr, x9, eq  // eq = none
  413e8c:	cbnz	x24, 413e04 <ferror@plt+0x117b4>
  413e90:	ldr	x0, [x19]
  413e94:	cbz	x21, 413ea4 <ferror@plt+0x11854>
  413e98:	ldr	w8, [x21, #84]
  413e9c:	add	w8, w8, #0x1
  413ea0:	str	w8, [x21, #84]
  413ea4:	mov	x1, x21
  413ea8:	bl	40d134 <ferror@plt+0xaae4>
  413eac:	cbz	x0, 414030 <ferror@plt+0x119e0>
  413eb0:	str	x0, [x19]
  413eb4:	ldr	x9, [x29, #24]
  413eb8:	ldr	x8, [sp, #8]
  413ebc:	ldrb	w10, [x21, #96]
  413ec0:	orr	x9, x9, x8
  413ec4:	cmp	x9, #0x0
  413ec8:	cset	w9, ne  // ne = any
  413ecc:	and	w10, w10, #0xfffffffd
  413ed0:	orr	w9, w10, w9, lsl #1
  413ed4:	strb	w9, [x21, #96]
  413ed8:	cbz	x8, 413fd0 <ferror@plt+0x11980>
  413edc:	mov	x23, x8
  413ee0:	b	413ef8 <ferror@plt+0x118a8>
  413ee4:	mov	w20, wzr
  413ee8:	ldr	x9, [x23]
  413eec:	cmp	x9, x8
  413ef0:	csel	x23, xzr, x9, eq  // eq = none
  413ef4:	cbz	x23, 413fd0 <ferror@plt+0x11980>
  413ef8:	ldr	x22, [x23, #16]
  413efc:	ldrb	w9, [x22, #96]
  413f00:	tbnz	w9, #0, 413ee4 <ferror@plt+0x11894>
  413f04:	orr	w8, w9, #0x1
  413f08:	mov	x0, x22
  413f0c:	strb	w8, [x22, #96]
  413f10:	bl	41141c <ferror@plt+0xedcc>
  413f14:	mov	x21, x0
  413f18:	cbz	x0, 413f40 <ferror@plt+0x118f0>
  413f1c:	mov	x24, x21
  413f20:	ldr	x0, [x24, #16]
  413f24:	mov	x1, x19
  413f28:	bl	413da0 <ferror@plt+0x11750>
  413f2c:	tbnz	w0, #31, 413f4c <ferror@plt+0x118fc>
  413f30:	ldr	x8, [x24]
  413f34:	cmp	x8, x21
  413f38:	csel	x24, xzr, x8, eq  // eq = none
  413f3c:	cbnz	x24, 413f20 <ferror@plt+0x118d0>
  413f40:	mov	x0, x22
  413f44:	mov	x1, x19
  413f48:	bl	413da0 <ferror@plt+0x11750>
  413f4c:	mov	w20, w0
  413f50:	cbz	x21, 413f6c <ferror@plt+0x1191c>
  413f54:	ldr	x0, [x21, #16]
  413f58:	bl	411044 <ferror@plt+0xe9f4>
  413f5c:	mov	x0, x21
  413f60:	bl	40d278 <ferror@plt+0xac28>
  413f64:	mov	x21, x0
  413f68:	cbnz	x0, 413f54 <ferror@plt+0x11904>
  413f6c:	tbnz	w20, #31, 413fd0 <ferror@plt+0x11980>
  413f70:	ldr	x8, [sp, #8]
  413f74:	ldr	x9, [x23]
  413f78:	cmp	x9, x8
  413f7c:	csel	x23, xzr, x9, eq  // eq = none
  413f80:	cbnz	x23, 413ef8 <ferror@plt+0x118a8>
  413f84:	b	413fd0 <ferror@plt+0x11980>
  413f88:	ldr	x0, [x21]
  413f8c:	bl	40c1fc <ferror@plt+0x9bac>
  413f90:	cmp	w0, #0x3
  413f94:	b.lt	413fd0 <ferror@plt+0x11980>  // b.tstop
  413f98:	ldr	x19, [x21]
  413f9c:	neg	w0, w20
  413fa0:	bl	4022a0 <strerror@plt>
  413fa4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413fa8:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413fac:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413fb0:	mov	x6, x0
  413fb4:	add	x2, x2, #0x4f8
  413fb8:	add	x4, x4, #0xc06
  413fbc:	add	x5, x5, #0xc21
  413fc0:	mov	w1, #0x3                   	// #3
  413fc4:	mov	w3, #0x43b                 	// #1083
  413fc8:	mov	x0, x19
  413fcc:	bl	40becc <ferror@plt+0x987c>
  413fd0:	ldr	x19, [x29, #24]
  413fd4:	cbz	x19, 413ff0 <ferror@plt+0x119a0>
  413fd8:	ldr	x0, [x19, #16]
  413fdc:	bl	411044 <ferror@plt+0xe9f4>
  413fe0:	mov	x0, x19
  413fe4:	bl	40d278 <ferror@plt+0xac28>
  413fe8:	mov	x19, x0
  413fec:	cbnz	x0, 413fd8 <ferror@plt+0x11988>
  413ff0:	ldr	x19, [sp, #8]
  413ff4:	cbz	x19, 414010 <ferror@plt+0x119c0>
  413ff8:	ldr	x0, [x19, #16]
  413ffc:	bl	411044 <ferror@plt+0xe9f4>
  414000:	mov	x0, x19
  414004:	bl	40d278 <ferror@plt+0xac28>
  414008:	mov	x19, x0
  41400c:	cbnz	x0, 413ff8 <ferror@plt+0x119a8>
  414010:	mov	w0, w20
  414014:	ldp	x20, x19, [sp, #80]
  414018:	ldp	x22, x21, [sp, #64]
  41401c:	ldp	x24, x23, [sp, #48]
  414020:	ldr	x25, [sp, #32]
  414024:	ldp	x29, x30, [sp, #16]
  414028:	add	sp, sp, #0x60
  41402c:	ret
  414030:	mov	x0, x21
  414034:	bl	411044 <ferror@plt+0xe9f4>
  414038:	mov	w20, #0xfffffff4            	// #-12
  41403c:	ldr	x19, [x29, #24]
  414040:	cbnz	x19, 413fd8 <ferror@plt+0x11988>
  414044:	b	413ff0 <ferror@plt+0x119a0>
  414048:	stp	x29, x30, [sp, #-32]!
  41404c:	str	x19, [sp, #16]
  414050:	mov	x19, x0
  414054:	ldr	x0, [x0, #56]
  414058:	mov	x29, sp
  41405c:	cbz	x0, 41406c <ferror@plt+0x11a1c>
  414060:	ldr	x19, [sp, #16]
  414064:	ldp	x29, x30, [sp], #32
  414068:	ret
  41406c:	ldp	x1, x0, [x19, #24]
  414070:	bl	4147fc <ferror@plt+0x121ac>
  414074:	str	x0, [x19, #56]
  414078:	ldr	x19, [sp, #16]
  41407c:	ldp	x29, x30, [sp], #32
  414080:	ret
  414084:	stp	x29, x30, [sp, #-48]!
  414088:	stp	x22, x21, [sp, #16]
  41408c:	stp	x20, x19, [sp, #32]
  414090:	mov	x21, x1
  414094:	mov	x20, x0
  414098:	mov	w0, #0x1                   	// #1
  41409c:	mov	w1, #0x40                  	// #64
  4140a0:	mov	x29, sp
  4140a4:	bl	402230 <calloc@plt>
  4140a8:	mov	x19, x0
  4140ac:	cbz	x0, 4141b8 <ferror@plt+0x11b68>
  4140b0:	mov	w1, #0x80000               	// #524288
  4140b4:	mov	x0, x21
  4140b8:	bl	4021d0 <open@plt>
  4140bc:	str	w0, [x19, #16]
  4140c0:	tbnz	w0, #31, 41413c <ferror@plt+0x11aec>
  4140c4:	sub	x22, sp, #0x10
  4140c8:	strb	wzr, [x19, #20]
  4140cc:	mov	sp, x22
  4140d0:	mov	w2, #0x7                   	// #7
  4140d4:	mov	x1, x22
  4140d8:	bl	40b88c <ferror@plt+0x923c>
  4140dc:	ldr	w8, [x19, #16]
  4140e0:	mov	x21, x0
  4140e4:	mov	x1, xzr
  4140e8:	mov	w2, wzr
  4140ec:	mov	w0, w8
  4140f0:	bl	402160 <lseek@plt>
  4140f4:	cmp	x21, #0x6
  4140f8:	b.ne	414150 <ferror@plt+0x11b00>  // b.any
  4140fc:	ldr	w8, [x22]
  414100:	ldrh	w9, [x22, #4]
  414104:	mov	w10, #0x37fd                	// #14333
  414108:	movk	w10, #0x587a, lsl #16
  41410c:	mov	w11, #0x5a                  	// #90
  414110:	eor	w8, w8, w10
  414114:	eor	w9, w9, w11
  414118:	orr	w8, w8, w9
  41411c:	cbz	w8, 41415c <ferror@plt+0x11b0c>
  414120:	ldrh	w8, [x22]
  414124:	mov	w9, #0x8b1f                	// #35615
  414128:	cmp	w8, w9
  41412c:	b.ne	414168 <ferror@plt+0x11b18>  // b.any
  414130:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  414134:	add	x8, x8, #0xd28
  414138:	b	414164 <ferror@plt+0x11b14>
  41413c:	bl	4025a0 <__errno_location@plt>
  414140:	ldr	w8, [x0]
  414144:	neg	w21, w8
  414148:	tbz	w21, #31, 4141b8 <ferror@plt+0x11b68>
  41414c:	b	414194 <ferror@plt+0x11b44>
  414150:	tbnz	x21, #63, 414190 <ferror@plt+0x11b40>
  414154:	mov	w21, #0xffffffea            	// #-22
  414158:	b	414194 <ferror@plt+0x11b44>
  41415c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  414160:	add	x8, x8, #0xd08
  414164:	str	x8, [x19, #40]
  414168:	ldr	x8, [x19, #40]
  41416c:	cbnz	x8, 41417c <ferror@plt+0x11b2c>
  414170:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  414174:	add	x8, x8, #0xd58
  414178:	str	x8, [x19, #40]
  41417c:	ldr	x8, [x8]
  414180:	mov	x0, x19
  414184:	blr	x8
  414188:	mov	w21, w0
  41418c:	str	x20, [x19, #48]
  414190:	tbz	w21, #31, 4141b8 <ferror@plt+0x11b68>
  414194:	ldr	w0, [x19, #16]
  414198:	tbnz	w0, #31, 4141a0 <ferror@plt+0x11b50>
  41419c:	bl	4022b0 <close@plt>
  4141a0:	mov	x0, x19
  4141a4:	bl	402400 <free@plt>
  4141a8:	neg	w20, w21
  4141ac:	bl	4025a0 <__errno_location@plt>
  4141b0:	mov	x19, xzr
  4141b4:	str	w20, [x0]
  4141b8:	mov	x0, x19
  4141bc:	mov	sp, x29
  4141c0:	ldp	x20, x19, [sp, #32]
  4141c4:	ldp	x22, x21, [sp, #16]
  4141c8:	ldp	x29, x30, [sp], #48
  4141cc:	ret
  4141d0:	ldr	x0, [x0, #32]
  4141d4:	ret
  4141d8:	ldr	x0, [x0, #24]
  4141dc:	ret
  4141e0:	ldrb	w0, [x0, #20]
  4141e4:	ret
  4141e8:	ldr	w0, [x0, #16]
  4141ec:	ret
  4141f0:	stp	x29, x30, [sp, #-32]!
  4141f4:	str	x19, [sp, #16]
  4141f8:	mov	x19, x0
  4141fc:	ldr	x0, [x0, #56]
  414200:	mov	x29, sp
  414204:	cbz	x0, 41420c <ferror@plt+0x11bbc>
  414208:	bl	414ed4 <ferror@plt+0x12884>
  41420c:	ldr	x8, [x19, #40]
  414210:	mov	x0, x19
  414214:	ldr	x8, [x8, #8]
  414218:	blr	x8
  41421c:	ldr	w0, [x19, #16]
  414220:	tbnz	w0, #31, 414228 <ferror@plt+0x11bd8>
  414224:	bl	4022b0 <close@plt>
  414228:	mov	x0, x19
  41422c:	ldr	x19, [sp, #16]
  414230:	ldp	x29, x30, [sp], #32
  414234:	b	402400 <free@plt>
  414238:	stp	x29, x30, [sp, #-96]!
  41423c:	stp	x28, x27, [sp, #16]
  414240:	stp	x26, x25, [sp, #32]
  414244:	stp	x24, x23, [sp, #48]
  414248:	stp	x22, x21, [sp, #64]
  41424c:	stp	x20, x19, [sp, #80]
  414250:	mov	x29, sp
  414254:	sub	sp, sp, #0x4, lsl #12
  414258:	sub	sp, sp, #0x90
  41425c:	mov	x19, x0
  414260:	movi	v0.2d, #0x0
  414264:	mov	x0, sp
  414268:	mov	x1, #0xffffffffffffffff    	// #-1
  41426c:	mov	w2, #0x8                   	// #8
  414270:	str	xzr, [sp, #128]
  414274:	stp	q0, q0, [sp, #96]
  414278:	stp	q0, q0, [sp, #64]
  41427c:	stp	q0, q0, [sp, #32]
  414280:	stp	q0, q0, [sp]
  414284:	bl	402350 <lzma_stream_decoder@plt>
  414288:	cbz	w0, 4142e4 <ferror@plt+0x11c94>
  41428c:	cmp	w0, #0x5
  414290:	b.ne	41439c <ferror@plt+0x11d4c>  // b.any
  414294:	ldr	x0, [x19, #48]
  414298:	bl	40c1fc <ferror@plt+0x9bac>
  41429c:	cmp	w0, #0x3
  4142a0:	b.lt	4143ec <ferror@plt+0x11d9c>  // b.tstop
  4142a4:	ldr	x19, [x19, #48]
  4142a8:	mov	w0, #0xc                   	// #12
  4142ac:	bl	4022a0 <strerror@plt>
  4142b0:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4142b4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4142b8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4142bc:	mov	x6, x0
  4142c0:	add	x2, x2, #0xd05
  4142c4:	add	x4, x4, #0xd1c
  4142c8:	add	x5, x5, #0xd24
  4142cc:	mov	w1, #0x3                   	// #3
  4142d0:	mov	w3, #0x97                  	// #151
  4142d4:	mov	x0, x19
  4142d8:	bl	40becc <ferror@plt+0x987c>
  4142dc:	mov	w22, #0xfffffff4            	// #-12
  4142e0:	b	4145b0 <ferror@plt+0x11f60>
  4142e4:	add	x26, sp, #0x88
  4142e8:	mov	w27, #0x2000                	// #8192
  4142ec:	mov	x8, xzr
  4142f0:	mov	x21, xzr
  4142f4:	mov	x28, xzr
  4142f8:	mov	w22, wzr
  4142fc:	str	xzr, [sp, #8]
  414300:	stp	x26, x27, [sp, #24]
  414304:	b	41430c <ferror@plt+0x11cbc>
  414308:	ldr	x8, [sp, #8]
  41430c:	cbnz	x8, 414340 <ferror@plt+0x11cf0>
  414310:	ldr	w0, [x19, #16]
  414314:	add	x1, sp, #0x2, lsl #12
  414318:	add	x1, x1, #0x88
  41431c:	mov	w2, #0x2000                	// #8192
  414320:	bl	4024e0 <read@plt>
  414324:	tbnz	x0, #63, 4143dc <ferror@plt+0x11d8c>
  414328:	add	x8, sp, #0x2, lsl #12
  41432c:	add	x8, x8, #0x88
  414330:	stp	x8, x0, [sp]
  414334:	cmp	x0, #0x0
  414338:	mov	w8, #0x3                   	// #3
  41433c:	csel	w22, w8, w22, eq  // eq = none
  414340:	mov	x0, sp
  414344:	mov	w1, w22
  414348:	bl	402070 <lzma_code@plt>
  41434c:	ldr	x8, [sp, #32]
  414350:	mov	w24, w0
  414354:	cbnz	w0, 41435c <ferror@plt+0x11d0c>
  414358:	cbnz	x8, 414308 <ferror@plt+0x11cb8>
  41435c:	sub	x25, x27, x8
  414360:	add	x23, x25, x28
  414364:	mov	x0, x21
  414368:	mov	x1, x23
  41436c:	bl	402260 <realloc@plt>
  414370:	cbz	x0, 4143dc <ferror@plt+0x11d8c>
  414374:	mov	x20, x0
  414378:	add	x0, x0, x28
  41437c:	add	x1, sp, #0x88
  414380:	mov	x2, x25
  414384:	bl	401ff0 <memcpy@plt>
  414388:	stp	x26, x27, [sp, #24]
  41438c:	cbnz	w24, 4143fc <ferror@plt+0x11dac>
  414390:	mov	x28, x23
  414394:	mov	x21, x20
  414398:	b	414308 <ferror@plt+0x11cb8>
  41439c:	ldr	x0, [x19, #48]
  4143a0:	bl	40c1fc <ferror@plt+0x9bac>
  4143a4:	cmp	w0, #0x3
  4143a8:	b.lt	4143f4 <ferror@plt+0x11da4>  // b.tstop
  4143ac:	ldr	x0, [x19, #48]
  4143b0:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4143b4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4143b8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4143bc:	add	x2, x2, #0xd05
  4143c0:	add	x4, x4, #0xd1c
  4143c4:	add	x5, x5, #0xd2c
  4143c8:	mov	w1, #0x3                   	// #3
  4143cc:	mov	w3, #0x9a                  	// #154
  4143d0:	bl	40becc <ferror@plt+0x987c>
  4143d4:	mov	w22, #0xffffffea            	// #-22
  4143d8:	b	4145b0 <ferror@plt+0x11f60>
  4143dc:	bl	4025a0 <__errno_location@plt>
  4143e0:	ldr	w8, [x0]
  4143e4:	neg	w22, w8
  4143e8:	b	4145a0 <ferror@plt+0x11f50>
  4143ec:	mov	w22, #0xfffffff4            	// #-12
  4143f0:	b	4145b0 <ferror@plt+0x11f60>
  4143f4:	mov	w22, #0xffffffea            	// #-22
  4143f8:	b	4145b0 <ferror@plt+0x11f60>
  4143fc:	sub	w8, w24, #0x1
  414400:	cmp	w8, #0x9
  414404:	b.hi	414560 <ferror@plt+0x11f10>  // b.pmore
  414408:	adrp	x9, 41b000 <ferror@plt+0x189b0>
  41440c:	add	x9, x9, #0xcf3
  414410:	adr	x10, 414420 <ferror@plt+0x11dd0>
  414414:	ldrb	w11, [x9, x8]
  414418:	add	x10, x10, x11, lsl #2
  41441c:	br	x10
  414420:	mov	w22, wzr
  414424:	mov	w8, #0x1                   	// #1
  414428:	strb	w8, [x19]
  41442c:	stp	x23, x20, [x19, #24]
  414430:	b	4145a8 <ferror@plt+0x11f58>
  414434:	ldr	x0, [x19, #48]
  414438:	bl	40c1fc <ferror@plt+0x9bac>
  41443c:	cmp	w0, #0x3
  414440:	b.lt	414598 <ferror@plt+0x11f48>  // b.tstop
  414444:	ldr	x19, [x19, #48]
  414448:	mov	w0, #0xc                   	// #12
  41444c:	bl	4022a0 <strerror@plt>
  414450:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  414454:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  414458:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  41445c:	mov	x6, x0
  414460:	add	x2, x2, #0xd05
  414464:	add	x4, x4, #0xd46
  414468:	add	x5, x5, #0xd24
  41446c:	mov	w1, #0x3                   	// #3
  414470:	mov	w3, #0x44                  	// #68
  414474:	mov	x0, x19
  414478:	bl	40becc <ferror@plt+0x987c>
  41447c:	b	414598 <ferror@plt+0x11f48>
  414480:	ldr	x0, [x19, #48]
  414484:	bl	40c1fc <ferror@plt+0x9bac>
  414488:	cmp	w0, #0x3
  41448c:	b.lt	414598 <ferror@plt+0x11f48>  // b.tstop
  414490:	ldr	x0, [x19, #48]
  414494:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  414498:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  41449c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4144a0:	add	x2, x2, #0xd05
  4144a4:	add	x4, x4, #0xd46
  4144a8:	add	x5, x5, #0xd5a
  4144ac:	mov	w1, #0x3                   	// #3
  4144b0:	mov	w3, #0x47                  	// #71
  4144b4:	b	414594 <ferror@plt+0x11f44>
  4144b8:	ldr	x0, [x19, #48]
  4144bc:	bl	40c1fc <ferror@plt+0x9bac>
  4144c0:	cmp	w0, #0x3
  4144c4:	b.lt	414598 <ferror@plt+0x11f48>  // b.tstop
  4144c8:	ldr	x0, [x19, #48]
  4144cc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4144d0:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4144d4:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4144d8:	add	x2, x2, #0xd05
  4144dc:	add	x4, x4, #0xd46
  4144e0:	add	x5, x5, #0xd7a
  4144e4:	mov	w1, #0x3                   	// #3
  4144e8:	mov	w3, #0x4a                  	// #74
  4144ec:	b	414594 <ferror@plt+0x11f44>
  4144f0:	ldr	x0, [x19, #48]
  4144f4:	bl	40c1fc <ferror@plt+0x9bac>
  4144f8:	cmp	w0, #0x3
  4144fc:	b.lt	414598 <ferror@plt+0x11f48>  // b.tstop
  414500:	ldr	x0, [x19, #48]
  414504:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  414508:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  41450c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  414510:	add	x2, x2, #0xd05
  414514:	add	x4, x4, #0xd46
  414518:	add	x5, x5, #0xd9f
  41451c:	mov	w1, #0x3                   	// #3
  414520:	mov	w3, #0x4d                  	// #77
  414524:	b	414594 <ferror@plt+0x11f44>
  414528:	ldr	x0, [x19, #48]
  41452c:	bl	40c1fc <ferror@plt+0x9bac>
  414530:	cmp	w0, #0x3
  414534:	b.lt	414598 <ferror@plt+0x11f48>  // b.tstop
  414538:	ldr	x0, [x19, #48]
  41453c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  414540:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  414544:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  414548:	add	x2, x2, #0xd05
  41454c:	add	x4, x4, #0xd46
  414550:	add	x5, x5, #0xdb4
  414554:	mov	w1, #0x3                   	// #3
  414558:	mov	w3, #0x50                  	// #80
  41455c:	b	414594 <ferror@plt+0x11f44>
  414560:	ldr	x0, [x19, #48]
  414564:	bl	40c1fc <ferror@plt+0x9bac>
  414568:	cmp	w0, #0x3
  41456c:	b.lt	414598 <ferror@plt+0x11f48>  // b.tstop
  414570:	ldr	x0, [x19, #48]
  414574:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  414578:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  41457c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  414580:	add	x2, x2, #0xd05
  414584:	add	x4, x4, #0xd46
  414588:	add	x5, x5, #0xd2c
  41458c:	mov	w1, #0x3                   	// #3
  414590:	mov	w3, #0x53                  	// #83
  414594:	bl	40becc <ferror@plt+0x987c>
  414598:	mov	w22, #0xffffffea            	// #-22
  41459c:	mov	x21, x20
  4145a0:	mov	x0, x21
  4145a4:	bl	402400 <free@plt>
  4145a8:	mov	x0, sp
  4145ac:	bl	402380 <lzma_end@plt>
  4145b0:	mov	w0, w22
  4145b4:	add	sp, sp, #0x4, lsl #12
  4145b8:	add	sp, sp, #0x90
  4145bc:	ldp	x20, x19, [sp, #80]
  4145c0:	ldp	x22, x21, [sp, #64]
  4145c4:	ldp	x24, x23, [sp, #48]
  4145c8:	ldp	x26, x25, [sp, #32]
  4145cc:	ldp	x28, x27, [sp, #16]
  4145d0:	ldp	x29, x30, [sp], #96
  4145d4:	ret
  4145d8:	ldrb	w8, [x0]
  4145dc:	cbz	w8, 4145e8 <ferror@plt+0x11f98>
  4145e0:	ldr	x0, [x0, #32]
  4145e4:	b	402400 <free@plt>
  4145e8:	ret
  4145ec:	stp	x29, x30, [sp, #-64]!
  4145f0:	str	x23, [sp, #16]
  4145f4:	stp	x22, x21, [sp, #32]
  4145f8:	stp	x20, x19, [sp, #48]
  4145fc:	mov	x29, sp
  414600:	mov	x19, x0
  414604:	bl	4025a0 <__errno_location@plt>
  414608:	str	wzr, [x0]
  41460c:	mov	x21, x0
  414610:	ldr	w0, [x19, #16]
  414614:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414618:	add	x1, x1, #0xdd1
  41461c:	bl	402150 <gzdopen@plt>
  414620:	mov	x20, xzr
  414624:	str	x0, [x19, #8]
  414628:	cbz	x0, 4146dc <ferror@plt+0x1208c>
  41462c:	mov	x22, xzr
  414630:	mov	x23, xzr
  414634:	mov	w8, #0xffffffff            	// #-1
  414638:	str	w8, [x19, #16]
  41463c:	cmp	x23, x22
  414640:	b.ne	41465c <ferror@plt+0x1200c>  // b.any
  414644:	add	x22, x22, #0x400, lsl #12
  414648:	mov	x0, x20
  41464c:	mov	x1, x22
  414650:	bl	402260 <realloc@plt>
  414654:	cbz	x0, 4146f8 <ferror@plt+0x120a8>
  414658:	mov	x20, x0
  41465c:	ldr	x0, [x19, #8]
  414660:	add	x1, x20, x23
  414664:	sub	w2, w22, w23
  414668:	bl	4022c0 <gzread@plt>
  41466c:	cbz	w0, 4146e8 <ferror@plt+0x12098>
  414670:	add	x23, x23, w0, uxtw
  414674:	tbz	w0, #31, 41463c <ferror@plt+0x11fec>
  414678:	ldr	x0, [x19, #8]
  41467c:	add	x1, x29, #0x1c
  414680:	bl	4023f0 <gzerror@plt>
  414684:	ldr	x8, [x19, #48]
  414688:	mov	x22, x0
  41468c:	mov	x0, x8
  414690:	bl	40c1fc <ferror@plt+0x9bac>
  414694:	cmp	w0, #0x3
  414698:	b.lt	4146c8 <ferror@plt+0x12078>  // b.tstop
  41469c:	ldr	x0, [x19, #48]
  4146a0:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  4146a4:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  4146a8:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  4146ac:	add	x2, x2, #0xd05
  4146b0:	add	x4, x4, #0xdd4
  4146b4:	add	x5, x5, #0xdde
  4146b8:	mov	w1, #0x3                   	// #3
  4146bc:	mov	w3, #0xce                  	// #206
  4146c0:	mov	x6, x22
  4146c4:	bl	40becc <ferror@plt+0x987c>
  4146c8:	ldr	w8, [x29, #28]
  4146cc:	cmn	w8, #0x1
  4146d0:	b.eq	4146f8 <ferror@plt+0x120a8>  // b.none
  4146d4:	mov	w21, #0xffffffea            	// #-22
  4146d8:	b	414700 <ferror@plt+0x120b0>
  4146dc:	ldr	w8, [x21]
  4146e0:	neg	w21, w8
  4146e4:	b	414708 <ferror@plt+0x120b8>
  4146e8:	mov	w21, wzr
  4146ec:	stp	x23, x20, [x19, #24]
  4146f0:	mov	x20, xzr
  4146f4:	b	414708 <ferror@plt+0x120b8>
  4146f8:	ldr	w8, [x21]
  4146fc:	neg	w21, w8
  414700:	ldr	x0, [x19, #8]
  414704:	bl	402010 <gzclose@plt>
  414708:	mov	x0, x20
  41470c:	bl	402400 <free@plt>
  414710:	mov	w0, w21
  414714:	ldp	x20, x19, [sp, #48]
  414718:	ldp	x22, x21, [sp, #32]
  41471c:	ldr	x23, [sp, #16]
  414720:	ldp	x29, x30, [sp], #64
  414724:	ret
  414728:	stp	x29, x30, [sp, #-32]!
  41472c:	ldr	x8, [x0, #8]
  414730:	str	x19, [sp, #16]
  414734:	mov	x29, sp
  414738:	cbz	x8, 414758 <ferror@plt+0x12108>
  41473c:	mov	x19, x0
  414740:	ldr	x0, [x0, #32]
  414744:	bl	402400 <free@plt>
  414748:	ldr	x0, [x19, #8]
  41474c:	ldr	x19, [sp, #16]
  414750:	ldp	x29, x30, [sp], #32
  414754:	b	402010 <gzclose@plt>
  414758:	ldr	x19, [sp, #16]
  41475c:	ldp	x29, x30, [sp], #32
  414760:	ret
  414764:	sub	sp, sp, #0xa0
  414768:	stp	x29, x30, [sp, #128]
  41476c:	stp	x20, x19, [sp, #144]
  414770:	ldr	w1, [x0, #16]
  414774:	mov	x19, x0
  414778:	mov	x2, sp
  41477c:	mov	w0, wzr
  414780:	add	x29, sp, #0x80
  414784:	bl	4024f0 <__fxstat@plt>
  414788:	tbnz	w0, #31, 4147d4 <ferror@plt+0x12184>
  41478c:	ldr	x1, [sp, #48]
  414790:	ldr	w4, [x19, #16]
  414794:	mov	w2, #0x1                   	// #1
  414798:	mov	w3, #0x2                   	// #2
  41479c:	mov	x0, xzr
  4147a0:	mov	x5, xzr
  4147a4:	str	x1, [x19, #24]
  4147a8:	mov	w20, #0x1                   	// #1
  4147ac:	bl	4023c0 <mmap@plt>
  4147b0:	cmn	x0, #0x1
  4147b4:	str	x0, [x19, #32]
  4147b8:	b.eq	4147d4 <ferror@plt+0x12184>  // b.none
  4147bc:	mov	w0, wzr
  4147c0:	strb	w20, [x19, #20]
  4147c4:	ldp	x20, x19, [sp, #144]
  4147c8:	ldp	x29, x30, [sp, #128]
  4147cc:	add	sp, sp, #0xa0
  4147d0:	ret
  4147d4:	bl	4025a0 <__errno_location@plt>
  4147d8:	ldr	w8, [x0]
  4147dc:	neg	w0, w8
  4147e0:	ldp	x20, x19, [sp, #144]
  4147e4:	ldp	x29, x30, [sp, #128]
  4147e8:	add	sp, sp, #0xa0
  4147ec:	ret
  4147f0:	ldp	x1, x8, [x0, #24]
  4147f4:	mov	x0, x8
  4147f8:	b	402480 <munmap@plt>
  4147fc:	stp	x29, x30, [sp, #-64]!
  414800:	cmp	x1, #0x11
  414804:	str	x23, [sp, #16]
  414808:	stp	x22, x21, [sp, #32]
  41480c:	stp	x20, x19, [sp, #48]
  414810:	mov	x29, sp
  414814:	b.cc	414830 <ferror@plt+0x121e0>  // b.lo, b.ul, b.last
  414818:	ldr	w8, [x0]
  41481c:	mov	w9, #0x457f                	// #17791
  414820:	movk	w9, #0x464c, lsl #16
  414824:	mov	x21, x0
  414828:	cmp	w8, w9
  41482c:	b.eq	414858 <ferror@plt+0x12208>  // b.none
  414830:	mov	w19, #0x8                   	// #8
  414834:	bl	4025a0 <__errno_location@plt>
  414838:	mov	x20, xzr
  41483c:	str	w19, [x0]
  414840:	mov	x0, x20
  414844:	ldp	x20, x19, [sp, #48]
  414848:	ldp	x22, x21, [sp, #32]
  41484c:	ldr	x23, [sp, #16]
  414850:	ldp	x29, x30, [sp], #64
  414854:	ret
  414858:	ldrb	w8, [x21, #4]
  41485c:	mov	x19, x1
  414860:	cmp	w8, #0x2
  414864:	b.eq	414898 <ferror@plt+0x12248>  // b.none
  414868:	cmp	w8, #0x1
  41486c:	b.ne	4148a0 <ferror@plt+0x12250>  // b.any
  414870:	cmp	x19, #0x35
  414874:	b.cc	4148a0 <ferror@plt+0x12250>  // b.lo, b.ul, b.last
  414878:	mov	w23, #0x2                   	// #2
  41487c:	ldrb	w8, [x21, #5]
  414880:	cmp	w8, #0x1
  414884:	b.eq	4148b8 <ferror@plt+0x12268>  // b.none
  414888:	cmp	w8, #0x2
  41488c:	b.ne	4148a0 <ferror@plt+0x12250>  // b.any
  414890:	mov	w22, #0x10                  	// #16
  414894:	b	4148bc <ferror@plt+0x1226c>
  414898:	cmp	x19, #0x41
  41489c:	b.cs	4148a8 <ferror@plt+0x12258>  // b.hs, b.nlast
  4148a0:	mov	w19, #0x16                  	// #22
  4148a4:	b	414834 <ferror@plt+0x121e4>
  4148a8:	mov	w23, #0x4                   	// #4
  4148ac:	ldrb	w8, [x21, #5]
  4148b0:	cmp	w8, #0x1
  4148b4:	b.ne	414888 <ferror@plt+0x12238>  // b.any
  4148b8:	mov	w22, #0x8                   	// #8
  4148bc:	mov	w0, #0x58                  	// #88
  4148c0:	bl	4021c0 <malloc@plt>
  4148c4:	mov	x20, x0
  4148c8:	cbz	x0, 414840 <ferror@plt+0x121f0>
  4148cc:	orr	w8, w23, w22
  4148d0:	stp	x21, xzr, [x20]
  4148d4:	str	x19, [x20, #16]
  4148d8:	str	w8, [x20, #24]
  4148dc:	tbnz	w23, #1, 41492c <ferror@plt+0x122dc>
  4148e0:	tbnz	w22, #4, 414958 <ferror@plt+0x12308>
  4148e4:	ldrb	w8, [x21, #46]
  4148e8:	ldrb	w9, [x21, #47]
  4148ec:	ldrb	w10, [x21, #45]
  4148f0:	ldrb	w11, [x21, #44]
  4148f4:	lsl	w8, w8, #8
  4148f8:	bfi	w8, w9, #16, #8
  4148fc:	ldrb	w9, [x21, #43]
  414900:	orr	w8, w8, w10
  414904:	ldrb	w10, [x21, #42]
  414908:	lsl	x8, x8, #16
  41490c:	bfi	x8, x11, #8, #8
  414910:	orr	x8, x8, x9
  414914:	ldrb	w9, [x21, #41]
  414918:	lsl	x10, x10, #8
  41491c:	bfi	x10, x8, #16, #48
  414920:	add	x8, x21, #0x28
  414924:	orr	x9, x10, x9
  414928:	b	41499c <ferror@plt+0x1234c>
  41492c:	tbnz	w22, #4, 4149c4 <ferror@plt+0x12374>
  414930:	ldr	w8, [x21, #32]
  414934:	add	x12, x21, #0x12
  414938:	add	x13, x21, #0x13
  41493c:	str	x8, [x20, #32]
  414940:	ldrh	w9, [x21, #48]
  414944:	strh	w9, [x20, #40]
  414948:	ldrh	w10, [x21, #46]
  41494c:	strh	w10, [x20, #42]
  414950:	ldrh	w1, [x21, #50]
  414954:	b	414a08 <ferror@plt+0x123b8>
  414958:	ldrb	w8, [x21, #41]
  41495c:	ldrb	w9, [x21, #40]
  414960:	ldrb	w10, [x21, #42]
  414964:	ldrb	w11, [x21, #43]
  414968:	lsl	w8, w8, #8
  41496c:	bfi	w8, w9, #16, #8
  414970:	ldrb	w9, [x21, #44]
  414974:	orr	w8, w8, w10
  414978:	ldrb	w10, [x21, #45]
  41497c:	lsl	x8, x8, #16
  414980:	bfi	x8, x11, #8, #8
  414984:	ldrb	w11, [x21, #46]
  414988:	orr	x8, x8, x9
  41498c:	lsl	x9, x10, #8
  414990:	bfi	x9, x8, #16, #48
  414994:	orr	x9, x9, x11
  414998:	add	x8, x21, #0x2f
  41499c:	ldrb	w8, [x8]
  4149a0:	cmp	x19, #0x3d
  4149a4:	bfi	x8, x9, #8, #56
  4149a8:	str	x8, [x20, #32]
  4149ac:	b.ls	414b04 <ferror@plt+0x124b4>  // b.plast
  4149b0:	tbnz	w22, #4, 414a14 <ferror@plt+0x123c4>
  4149b4:	ldrh	w9, [x21, #60]
  4149b8:	add	x10, x21, #0x3a
  4149bc:	add	x11, x21, #0x3b
  4149c0:	b	414a28 <ferror@plt+0x123d8>
  4149c4:	ldr	w8, [x21, #32]
  4149c8:	add	x13, x21, #0x12
  4149cc:	add	x12, x21, #0x13
  4149d0:	lsl	x8, x8, #32
  4149d4:	rev	x8, x8
  4149d8:	str	x8, [x20, #32]
  4149dc:	ldrh	w9, [x21, #48]
  4149e0:	rev	w9, w9
  4149e4:	lsr	w9, w9, #16
  4149e8:	strh	w9, [x20, #40]
  4149ec:	ldrh	w10, [x21, #46]
  4149f0:	rev	w10, w10
  4149f4:	lsr	w10, w10, #16
  4149f8:	strh	w10, [x20, #42]
  4149fc:	ldrh	w11, [x21, #50]
  414a00:	rev	w11, w11
  414a04:	lsr	w1, w11, #16
  414a08:	strh	w1, [x20, #48]
  414a0c:	mov	w11, #0x28                  	// #40
  414a10:	b	414a74 <ferror@plt+0x12424>
  414a14:	ldrh	w9, [x21, #60]
  414a18:	add	x11, x21, #0x3a
  414a1c:	add	x10, x21, #0x3b
  414a20:	rev	w9, w9
  414a24:	lsr	w9, w9, #16
  414a28:	strh	w9, [x20, #40]
  414a2c:	ldrb	w11, [x11]
  414a30:	ldrb	w10, [x10]
  414a34:	cmp	x19, #0x3f
  414a38:	bfi	w10, w11, #8, #24
  414a3c:	strh	w10, [x20, #42]
  414a40:	b.ls	414b04 <ferror@plt+0x124b4>  // b.plast
  414a44:	tbnz	w22, #4, 414a58 <ferror@plt+0x12408>
  414a48:	ldrh	w1, [x21, #62]
  414a4c:	add	x12, x21, #0x12
  414a50:	add	x13, x21, #0x13
  414a54:	b	414a6c <ferror@plt+0x1241c>
  414a58:	ldrh	w11, [x21, #62]
  414a5c:	add	x13, x21, #0x12
  414a60:	add	x12, x21, #0x13
  414a64:	rev	w11, w11
  414a68:	lsr	w1, w11, #16
  414a6c:	mov	w11, #0x40                  	// #64
  414a70:	strh	w1, [x20, #48]
  414a74:	ldrb	w13, [x13]
  414a78:	ldrb	w12, [x12]
  414a7c:	cmp	x11, w10, uxth
  414a80:	bfi	w12, w13, #8, #24
  414a84:	strh	w12, [x20, #80]
  414a88:	b.ne	414ae8 <ferror@plt+0x12498>  // b.any
  414a8c:	and	x9, x9, #0xffff
  414a90:	mul	x9, x11, x9
  414a94:	adds	x8, x9, x8
  414a98:	b.cs	414ae8 <ferror@plt+0x12498>  // b.hs, b.nlast
  414a9c:	cmp	x8, x19
  414aa0:	b.hi	414ae8 <ferror@plt+0x12498>  // b.pmore
  414aa4:	add	x2, x20, #0x40
  414aa8:	add	x3, x20, #0x38
  414aac:	add	x4, x20, #0x48
  414ab0:	mov	x0, x20
  414ab4:	bl	414b44 <ferror@plt+0x124f4>
  414ab8:	tbnz	w0, #31, 414ae8 <ferror@plt+0x12498>
  414abc:	ldr	x8, [x20, #64]
  414ac0:	ldr	x9, [x20, #16]
  414ac4:	cmp	x9, x8
  414ac8:	b.ls	414b24 <ferror@plt+0x124d4>  // b.plast
  414acc:	ldr	x9, [x20, #56]
  414ad0:	cbz	x9, 414ae8 <ferror@plt+0x12498>
  414ad4:	ldr	x10, [x20]
  414ad8:	add	x8, x10, x8
  414adc:	add	x8, x9, x8
  414ae0:	ldurb	w8, [x8, #-1]
  414ae4:	cbz	w8, 414840 <ferror@plt+0x121f0>
  414ae8:	mov	x0, x20
  414aec:	bl	402400 <free@plt>
  414af0:	bl	4025a0 <__errno_location@plt>
  414af4:	mov	x20, xzr
  414af8:	mov	w8, #0x16                  	// #22
  414afc:	str	w8, [x0]
  414b00:	b	414840 <ferror@plt+0x121f0>
  414b04:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414b08:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414b0c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414b10:	add	x0, x0, #0xec7
  414b14:	add	x1, x1, #0xe1a
  414b18:	add	x3, x3, #0xe84
  414b1c:	mov	w2, #0x89                  	// #137
  414b20:	bl	402590 <__assert_fail@plt>
  414b24:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414b28:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414b2c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414b30:	add	x0, x0, #0xe07
  414b34:	add	x1, x1, #0xe1a
  414b38:	add	x3, x3, #0xe30
  414b3c:	mov	w2, #0xca                  	// #202
  414b40:	bl	402590 <__assert_fail@plt>
  414b44:	stp	x29, x30, [sp, #-16]!
  414b48:	tst	w1, #0xffff
  414b4c:	mov	x29, sp
  414b50:	b.eq	414e74 <ferror@plt+0x12824>  // b.none
  414b54:	ldrh	w8, [x0, #40]
  414b58:	cmp	w8, w1, uxth
  414b5c:	b.ls	414e94 <ferror@plt+0x12844>  // b.plast
  414b60:	ldr	x8, [x0, #32]
  414b64:	ldrh	w9, [x0, #42]
  414b68:	ldr	x11, [x0, #16]
  414b6c:	and	x10, x1, #0xffff
  414b70:	madd	x8, x9, x10, x8
  414b74:	cmp	x11, x8
  414b78:	b.ls	414eb4 <ferror@plt+0x12864>  // b.plast
  414b7c:	ldr	x10, [x0]
  414b80:	cbz	x10, 414be8 <ferror@plt+0x12598>
  414b84:	ldr	w9, [x0, #24]
  414b88:	tbnz	w9, #1, 414c00 <ferror@plt+0x125b0>
  414b8c:	add	x12, x8, #0x28
  414b90:	cmp	x12, x11
  414b94:	b.hi	414e54 <ferror@plt+0x12804>  // b.pmore
  414b98:	add	x11, x8, #0x20
  414b9c:	add	x12, x10, x11
  414ba0:	tbnz	w9, #4, 414c28 <ferror@plt+0x125d8>
  414ba4:	ldrb	w13, [x12, #6]
  414ba8:	ldrb	w14, [x12, #7]
  414bac:	ldrb	w15, [x12, #5]
  414bb0:	ldrb	w16, [x12, #4]
  414bb4:	lsl	w13, w13, #8
  414bb8:	bfi	w13, w14, #16, #8
  414bbc:	ldrb	w14, [x12, #3]
  414bc0:	orr	w13, w13, w15
  414bc4:	ldrb	w15, [x12, #2]
  414bc8:	lsl	x13, x13, #16
  414bcc:	bfi	x13, x16, #8, #8
  414bd0:	ldrb	w16, [x12, #1]
  414bd4:	orr	x13, x13, x14
  414bd8:	lsl	x14, x15, #8
  414bdc:	bfi	x14, x13, #16, #48
  414be0:	orr	x13, x14, x16
  414be4:	b	414c6c <ferror@plt+0x1261c>
  414be8:	str	xzr, [x2]
  414bec:	str	xzr, [x3]
  414bf0:	str	wzr, [x4]
  414bf4:	mov	w0, #0xffffffea            	// #-22
  414bf8:	ldp	x29, x30, [sp], #16
  414bfc:	ret
  414c00:	add	x12, x8, #0x18
  414c04:	cmp	x12, x11
  414c08:	b.hi	414e54 <ferror@plt+0x12804>  // b.pmore
  414c0c:	add	x11, x8, #0x14
  414c10:	add	x12, x10, x11
  414c14:	tbnz	w9, #4, 414cd4 <ferror@plt+0x12684>
  414c18:	ldrb	w13, [x12, #2]
  414c1c:	ldrb	w14, [x12, #3]
  414c20:	ldrb	w15, [x12, #1]
  414c24:	b	414ce4 <ferror@plt+0x12694>
  414c28:	ldrb	w13, [x12, #1]
  414c2c:	ldrb	w14, [x12]
  414c30:	ldrb	w15, [x12, #2]
  414c34:	ldrb	w16, [x12, #3]
  414c38:	lsl	w13, w13, #8
  414c3c:	bfi	w13, w14, #16, #8
  414c40:	ldrb	w14, [x12, #4]
  414c44:	orr	w13, w13, w15
  414c48:	ldrb	w15, [x12, #5]
  414c4c:	lsl	x13, x13, #16
  414c50:	bfi	x13, x16, #8, #8
  414c54:	ldrb	w16, [x12, #6]
  414c58:	orr	x13, x13, x14
  414c5c:	lsl	x14, x15, #8
  414c60:	bfi	x14, x13, #16, #48
  414c64:	orr	x13, x14, x16
  414c68:	add	x12, x12, #0x7
  414c6c:	ldrb	w12, [x12]
  414c70:	bfi	x12, x13, #8, #56
  414c74:	str	x12, [x3]
  414c78:	ldr	x12, [x0, #16]
  414c7c:	cmp	x11, x12
  414c80:	b.hi	414e54 <ferror@plt+0x12804>  // b.pmore
  414c84:	add	x11, x8, x10
  414c88:	add	x11, x11, #0x18
  414c8c:	tbnz	w9, #4, 414d24 <ferror@plt+0x126d4>
  414c90:	ldrb	w12, [x11, #6]
  414c94:	ldrb	w13, [x11, #7]
  414c98:	ldrb	w14, [x11, #5]
  414c9c:	ldrb	w15, [x11, #4]
  414ca0:	lsl	w12, w12, #8
  414ca4:	bfi	w12, w13, #16, #8
  414ca8:	ldrb	w13, [x11, #3]
  414cac:	orr	w12, w12, w14
  414cb0:	ldrb	w14, [x11, #2]
  414cb4:	lsl	x12, x12, #16
  414cb8:	bfi	x12, x15, #8, #8
  414cbc:	ldrb	w15, [x11, #1]
  414cc0:	orr	x12, x12, x13
  414cc4:	lsl	x13, x14, #8
  414cc8:	bfi	x13, x12, #16, #48
  414ccc:	orr	x12, x13, x15
  414cd0:	b	414d68 <ferror@plt+0x12718>
  414cd4:	ldrb	w13, [x12, #1]
  414cd8:	ldrb	w14, [x12]
  414cdc:	ldrb	w15, [x12, #2]
  414ce0:	add	x12, x12, #0x3
  414ce4:	lsl	x13, x13, #8
  414ce8:	bfi	x13, x14, #16, #8
  414cec:	orr	x13, x13, x15
  414cf0:	ldrb	w12, [x12]
  414cf4:	bfi	x12, x13, #8, #24
  414cf8:	str	x12, [x3]
  414cfc:	ldr	x12, [x0, #16]
  414d00:	cmp	x11, x12
  414d04:	b.hi	414e54 <ferror@plt+0x12804>  // b.pmore
  414d08:	add	x11, x8, x10
  414d0c:	add	x11, x11, #0x10
  414d10:	tbnz	w9, #4, 414dac <ferror@plt+0x1275c>
  414d14:	ldrb	w12, [x11, #2]
  414d18:	ldrb	w13, [x11, #3]
  414d1c:	ldrb	w14, [x11, #1]
  414d20:	b	414dbc <ferror@plt+0x1276c>
  414d24:	ldrb	w12, [x11, #1]
  414d28:	ldrb	w13, [x11]
  414d2c:	ldrb	w14, [x11, #2]
  414d30:	ldrb	w15, [x11, #3]
  414d34:	lsl	w12, w12, #8
  414d38:	bfi	w12, w13, #16, #8
  414d3c:	ldrb	w13, [x11, #4]
  414d40:	orr	w12, w12, w14
  414d44:	ldrb	w14, [x11, #5]
  414d48:	lsl	x12, x12, #16
  414d4c:	bfi	x12, x15, #8, #8
  414d50:	ldrb	w15, [x11, #6]
  414d54:	orr	x12, x12, x13
  414d58:	lsl	x13, x14, #8
  414d5c:	bfi	x13, x12, #16, #48
  414d60:	orr	x12, x13, x15
  414d64:	add	x11, x11, #0x7
  414d68:	ldrb	w11, [x11]
  414d6c:	add	x13, x8, #0x4
  414d70:	bfi	x11, x12, #8, #56
  414d74:	str	x11, [x2]
  414d78:	ldr	x12, [x0, #16]
  414d7c:	cmp	x13, x12
  414d80:	b.hi	414e54 <ferror@plt+0x12804>  // b.pmore
  414d84:	add	x8, x10, x8
  414d88:	tbz	w9, #4, 414dec <ferror@plt+0x1279c>
  414d8c:	ldrb	w9, [x8, #1]
  414d90:	ldrb	w10, [x8]
  414d94:	ldrb	w13, [x8, #2]
  414d98:	add	x8, x8, #0x3
  414d9c:	lsl	w9, w9, #16
  414da0:	bfi	w9, w10, #24, #8
  414da4:	bfi	w9, w13, #8, #8
  414da8:	b	414e28 <ferror@plt+0x127d8>
  414dac:	ldrb	w12, [x11, #1]
  414db0:	ldrb	w13, [x11]
  414db4:	ldrb	w14, [x11, #2]
  414db8:	add	x11, x11, #0x3
  414dbc:	lsl	x12, x12, #8
  414dc0:	bfi	x12, x13, #16, #8
  414dc4:	orr	x12, x12, x14
  414dc8:	ldrb	w11, [x11]
  414dcc:	add	x13, x8, #0x4
  414dd0:	bfi	x11, x12, #8, #24
  414dd4:	str	x11, [x2]
  414dd8:	ldr	x12, [x0, #16]
  414ddc:	cmp	x13, x12
  414de0:	b.hi	414e54 <ferror@plt+0x12804>  // b.pmore
  414de4:	add	x8, x10, x8
  414de8:	tbnz	w9, #4, 414e08 <ferror@plt+0x127b8>
  414dec:	ldrb	w9, [x8, #2]
  414df0:	ldrb	w10, [x8, #3]
  414df4:	ldrb	w13, [x8, #1]
  414df8:	lsl	w9, w9, #16
  414dfc:	bfi	w9, w10, #24, #8
  414e00:	bfi	w9, w13, #8, #8
  414e04:	b	414e28 <ferror@plt+0x127d8>
  414e08:	ldrb	w9, [x8, #1]
  414e0c:	ldrb	w10, [x8]
  414e10:	ldrb	w13, [x8, #2]
  414e14:	add	x8, x8, #0x3
  414e18:	lsl	w9, w9, #8
  414e1c:	bfi	w9, w10, #16, #16
  414e20:	orr	w9, w9, w13
  414e24:	lsl	w9, w9, #8
  414e28:	ldrb	w8, [x8]
  414e2c:	mov	w0, #0xffffffea            	// #-22
  414e30:	orr	w8, w9, w8
  414e34:	str	w8, [x4]
  414e38:	ldr	x8, [x3]
  414e3c:	adds	x8, x11, x8
  414e40:	b.cs	414e4c <ferror@plt+0x127fc>  // b.hs, b.nlast
  414e44:	cmp	x8, x12
  414e48:	csel	w0, w0, wzr, hi  // hi = pmore
  414e4c:	ldp	x29, x30, [sp], #16
  414e50:	ret
  414e54:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e58:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e5c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414e60:	add	x0, x0, #0xec7
  414e64:	add	x1, x1, #0xe1a
  414e68:	add	x3, x3, #0xe84
  414e6c:	mov	w2, #0x89                  	// #137
  414e70:	bl	402590 <__assert_fail@plt>
  414e74:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e78:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e7c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414e80:	add	x0, x0, #0xee2
  414e84:	add	x1, x1, #0xe1a
  414e88:	add	x3, x3, #0xef3
  414e8c:	mov	w2, #0xd5                  	// #213
  414e90:	bl	402590 <__assert_fail@plt>
  414e94:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e98:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e9c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414ea0:	add	x0, x0, #0xf39
  414ea4:	add	x1, x1, #0xe1a
  414ea8:	add	x3, x3, #0xef3
  414eac:	mov	w2, #0xd6                  	// #214
  414eb0:	bl	402590 <__assert_fail@plt>
  414eb4:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414eb8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414ebc:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414ec0:	add	x0, x0, #0xe07
  414ec4:	add	x1, x1, #0xe1a
  414ec8:	add	x3, x3, #0xe30
  414ecc:	mov	w2, #0xca                  	// #202
  414ed0:	bl	402590 <__assert_fail@plt>
  414ed4:	stp	x29, x30, [sp, #-32]!
  414ed8:	str	x19, [sp, #16]
  414edc:	mov	x19, x0
  414ee0:	ldr	x0, [x0, #8]
  414ee4:	mov	x29, sp
  414ee8:	bl	402400 <free@plt>
  414eec:	mov	x0, x19
  414ef0:	ldr	x19, [sp, #16]
  414ef4:	ldp	x29, x30, [sp], #32
  414ef8:	b	402400 <free@plt>
  414efc:	ldr	x0, [x0]
  414f00:	ret
  414f04:	sub	sp, sp, #0x60
  414f08:	stp	x29, x30, [sp, #16]
  414f0c:	stp	x24, x23, [sp, #48]
  414f10:	stp	x22, x21, [sp, #64]
  414f14:	stp	x20, x19, [sp, #80]
  414f18:	ldr	x8, [x0, #64]
  414f1c:	ldr	x9, [x0, #16]
  414f20:	str	x25, [sp, #32]
  414f24:	add	x29, sp, #0x10
  414f28:	cmp	x9, x8
  414f2c:	b.ls	414ffc <ferror@plt+0x129ac>  // b.plast
  414f30:	ldr	x24, [x0, #56]
  414f34:	ldr	x9, [x0]
  414f38:	str	xzr, [x2]
  414f3c:	str	xzr, [x3]
  414f40:	ldrh	w10, [x0, #40]
  414f44:	mov	x19, x3
  414f48:	mov	x20, x2
  414f4c:	mov	x21, x0
  414f50:	cmp	w10, #0x2
  414f54:	b.cc	414fdc <ferror@plt+0x1298c>  // b.lo, b.ul, b.last
  414f58:	mov	x22, x1
  414f5c:	add	x25, x9, x8
  414f60:	mov	w23, #0x1                   	// #1
  414f64:	b	414f78 <ferror@plt+0x12928>
  414f68:	ldrh	w8, [x21, #40]
  414f6c:	add	w23, w23, #0x1
  414f70:	cmp	w8, w23, uxth
  414f74:	b.ls	414fdc <ferror@plt+0x1298c>  // b.plast
  414f78:	add	x2, x29, #0x18
  414f7c:	add	x3, sp, #0x8
  414f80:	add	x4, sp, #0x4
  414f84:	mov	x0, x21
  414f88:	mov	w1, w23
  414f8c:	bl	414b44 <ferror@plt+0x124f4>
  414f90:	tbnz	w0, #31, 414f68 <ferror@plt+0x12918>
  414f94:	ldr	w8, [sp, #4]
  414f98:	cmp	x24, x8
  414f9c:	b.ls	414f68 <ferror@plt+0x12918>  // b.plast
  414fa0:	add	x1, x25, x8
  414fa4:	mov	x0, x22
  414fa8:	bl	402390 <strcmp@plt>
  414fac:	cbnz	w0, 414f68 <ferror@plt+0x12918>
  414fb0:	ldr	x8, [x29, #24]
  414fb4:	ldr	x9, [x21, #16]
  414fb8:	cmp	x9, x8
  414fbc:	b.ls	414ffc <ferror@plt+0x129ac>  // b.plast
  414fc0:	ldr	x9, [x21]
  414fc4:	mov	w0, wzr
  414fc8:	add	x8, x9, x8
  414fcc:	str	x8, [x20]
  414fd0:	ldr	x8, [sp, #8]
  414fd4:	str	x8, [x19]
  414fd8:	b	414fe0 <ferror@plt+0x12990>
  414fdc:	mov	w0, #0xfffffffe            	// #-2
  414fe0:	ldp	x20, x19, [sp, #80]
  414fe4:	ldp	x22, x21, [sp, #64]
  414fe8:	ldp	x24, x23, [sp, #48]
  414fec:	ldr	x25, [sp, #32]
  414ff0:	ldp	x29, x30, [sp, #16]
  414ff4:	add	sp, sp, #0x60
  414ff8:	ret
  414ffc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  415000:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415004:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  415008:	add	x0, x0, #0xe07
  41500c:	add	x1, x1, #0xe1a
  415010:	add	x3, x3, #0xe30
  415014:	mov	w2, #0xca                  	// #202
  415018:	bl	402590 <__assert_fail@plt>
  41501c:	sub	sp, sp, #0x50
  415020:	stp	x29, x30, [sp, #16]
  415024:	stp	x24, x23, [sp, #32]
  415028:	stp	x22, x21, [sp, #48]
  41502c:	stp	x20, x19, [sp, #64]
  415030:	mov	x21, x2
  415034:	str	xzr, [x2]
  415038:	mov	x2, sp
  41503c:	add	x3, sp, #0x8
  415040:	add	x29, sp, #0x10
  415044:	bl	414f04 <ferror@plt+0x128b4>
  415048:	tbnz	w0, #31, 415098 <ferror@plt+0x12a48>
  41504c:	ldr	x19, [sp]
  415050:	mov	w22, wzr
  415054:	cbz	x19, 41509c <ferror@plt+0x12a4c>
  415058:	ldr	x20, [sp, #8]
  41505c:	cbz	x20, 41509c <ferror@plt+0x12a4c>
  415060:	cmp	x20, #0x2
  415064:	b.cc	415088 <ferror@plt+0x12a38>  // b.lo, b.ul, b.last
  415068:	ldrb	w8, [x19]
  41506c:	cbnz	w8, 415088 <ferror@plt+0x12a38>
  415070:	sub	x20, x20, #0x1
  415074:	str	x20, [sp, #8]
  415078:	ldrb	w8, [x19, #1]!
  41507c:	cmp	x20, #0x2
  415080:	b.cc	415088 <ferror@plt+0x12a38>  // b.lo, b.ul, b.last
  415084:	cbz	w8, 415070 <ferror@plt+0x12a20>
  415088:	cmp	x20, #0x2
  41508c:	b.cs	4150b8 <ferror@plt+0x12a68>  // b.hs, b.nlast
  415090:	mov	w22, wzr
  415094:	b	41509c <ferror@plt+0x12a4c>
  415098:	mov	w22, w0
  41509c:	mov	w0, w22
  4150a0:	ldp	x20, x19, [sp, #64]
  4150a4:	ldp	x22, x21, [sp, #48]
  4150a8:	ldp	x24, x23, [sp, #32]
  4150ac:	ldp	x29, x30, [sp, #16]
  4150b0:	add	sp, sp, #0x50
  4150b4:	ret
  4150b8:	mov	x9, xzr
  4150bc:	mov	x8, xzr
  4150c0:	add	x10, x19, #0x1
  4150c4:	ldrb	w11, [x19, x9]
  4150c8:	cbz	w11, 4150dc <ferror@plt+0x12a8c>
  4150cc:	add	x9, x9, #0x1
  4150d0:	cmp	x9, x20
  4150d4:	b.cc	4150c4 <ferror@plt+0x12a74>  // b.lo, b.ul, b.last
  4150d8:	b	415110 <ferror@plt+0x12ac0>
  4150dc:	cmp	x9, x20
  4150e0:	cset	w11, cc  // cc = lo, ul, last
  4150e4:	b.cs	415108 <ferror@plt+0x12ab8>  // b.hs, b.nlast
  4150e8:	mov	x12, x9
  4150ec:	add	x9, x12, #0x1
  4150f0:	cmp	x9, x20
  4150f4:	cset	w11, cc  // cc = lo, ul, last
  4150f8:	b.cs	415108 <ferror@plt+0x12ab8>  // b.hs, b.nlast
  4150fc:	ldrb	w13, [x10, x12]
  415100:	mov	x12, x9
  415104:	cbz	w13, 4150ec <ferror@plt+0x12a9c>
  415108:	add	x8, x8, #0x1
  41510c:	tbnz	w11, #0, 4150c4 <ferror@plt+0x12a74>
  415110:	add	x9, x9, x19
  415114:	ldurb	w9, [x9, #-1]
  415118:	cmp	w9, #0x0
  41511c:	cinc	x22, x8, ne  // ne = any
  415120:	add	x8, x20, x22, lsl #3
  415124:	add	x0, x8, #0x9
  415128:	bl	4021c0 <malloc@plt>
  41512c:	str	x0, [x21]
  415130:	cbz	x0, 4151cc <ferror@plt+0x12b7c>
  415134:	add	x24, x0, x22, lsl #3
  415138:	add	x21, x24, #0x8
  41513c:	mov	x23, x0
  415140:	mov	x0, x21
  415144:	mov	x1, x19
  415148:	mov	x2, x20
  41514c:	bl	401ff0 <memcpy@plt>
  415150:	cmp	x22, #0x2
  415154:	strb	wzr, [x21, x20]
  415158:	str	xzr, [x24]
  41515c:	str	x21, [x23]
  415160:	b.cc	41509c <ferror@plt+0x12a4c>  // b.lo, b.ul, b.last
  415164:	cbz	x20, 41509c <ferror@plt+0x12a4c>
  415168:	add	x8, x23, x22, lsl #3
  41516c:	mov	x9, xzr
  415170:	add	x8, x8, #0x7
  415174:	mov	w10, #0x1                   	// #1
  415178:	ldrb	w11, [x21, x9]
  41517c:	cbz	w11, 415190 <ferror@plt+0x12b40>
  415180:	add	x9, x9, #0x1
  415184:	cmp	x9, x20
  415188:	b.cc	415178 <ferror@plt+0x12b28>  // b.lo, b.ul, b.last
  41518c:	b	41509c <ferror@plt+0x12a4c>
  415190:	mov	x11, x9
  415194:	cmp	x9, x20
  415198:	add	x9, x9, #0x1
  41519c:	b.cs	4151a8 <ferror@plt+0x12b58>  // b.hs, b.nlast
  4151a0:	ldrb	w12, [x19, x11]
  4151a4:	cbz	w12, 415190 <ferror@plt+0x12b40>
  4151a8:	add	x12, x8, x9
  4151ac:	str	x12, [x23, x10, lsl #3]
  4151b0:	add	x10, x10, #0x1
  4151b4:	cmp	x10, x22
  4151b8:	b.cs	41509c <ferror@plt+0x12a4c>  // b.hs, b.nlast
  4151bc:	cmp	x11, x20
  4151c0:	sub	x9, x9, #0x1
  4151c4:	b.cc	415178 <ferror@plt+0x12b28>  // b.lo, b.ul, b.last
  4151c8:	b	41509c <ferror@plt+0x12a4c>
  4151cc:	bl	4025a0 <__errno_location@plt>
  4151d0:	ldr	w8, [x0]
  4151d4:	neg	w22, w8
  4151d8:	b	41509c <ferror@plt+0x12a4c>
  4151dc:	sub	sp, sp, #0x80
  4151e0:	stp	x29, x30, [sp, #32]
  4151e4:	stp	x28, x27, [sp, #48]
  4151e8:	stp	x26, x25, [sp, #64]
  4151ec:	stp	x24, x23, [sp, #80]
  4151f0:	stp	x22, x21, [sp, #96]
  4151f4:	stp	x20, x19, [sp, #112]
  4151f8:	ldr	w8, [x0, #24]
  4151fc:	add	x29, sp, #0x20
  415200:	mov	x21, x1
  415204:	str	xzr, [x1]
  415208:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41520c:	mov	w9, #0x4                   	// #4
  415210:	mov	w10, #0x8                   	// #8
  415214:	tst	w8, #0x2
  415218:	add	x1, x1, #0x6e6
  41521c:	add	x2, sp, #0x10
  415220:	sub	x3, x29, #0x8
  415224:	mov	x19, x0
  415228:	csel	x25, x10, x9, eq  // eq = none
  41522c:	bl	414f04 <ferror@plt+0x128b4>
  415230:	tbnz	w0, #31, 415258 <ferror@plt+0x12c08>
  415234:	ldr	x8, [sp, #16]
  415238:	mov	w20, wzr
  41523c:	cbz	x8, 41525c <ferror@plt+0x12c0c>
  415240:	ldur	x24, [x29, #-8]
  415244:	cbz	x24, 41525c <ferror@plt+0x12c0c>
  415248:	tst	x24, #0x3f
  41524c:	b.eq	415280 <ferror@plt+0x12c30>  // b.none
  415250:	mov	w20, #0xffffffea            	// #-22
  415254:	b	41525c <ferror@plt+0x12c0c>
  415258:	mov	w20, w0
  41525c:	mov	w0, w20
  415260:	ldp	x20, x19, [sp, #112]
  415264:	ldp	x22, x21, [sp, #96]
  415268:	ldp	x24, x23, [sp, #80]
  41526c:	ldp	x26, x25, [sp, #64]
  415270:	ldp	x28, x27, [sp, #48]
  415274:	ldp	x29, x30, [sp, #32]
  415278:	add	sp, sp, #0x80
  41527c:	ret
  415280:	lsr	x20, x24, #6
  415284:	cmp	w20, #0x1
  415288:	mov	x22, xzr
  41528c:	str	x8, [sp, #8]
  415290:	b.lt	4152dc <ferror@plt+0x12c8c>  // b.tstop
  415294:	ldr	x26, [x19]
  415298:	ldr	x27, [x19, #16]
  41529c:	add	x8, x25, x8
  4152a0:	mov	w23, w20
  4152a4:	sub	x28, x8, x26
  4152a8:	cmp	x27, x28
  4152ac:	b.ls	41549c <ferror@plt+0x12e4c>  // b.plast
  4152b0:	add	x8, x26, x28
  4152b4:	mov	x9, x8
  4152b8:	ldrb	w10, [x9], #1
  4152bc:	cmp	w10, #0x2e
  4152c0:	csel	x0, x9, x8, eq  // eq = none
  4152c4:	bl	402030 <strlen@plt>
  4152c8:	add	x8, x22, x0
  4152cc:	subs	w23, w23, #0x1
  4152d0:	add	x22, x8, #0x1
  4152d4:	add	x28, x28, #0x40
  4152d8:	b.ne	4152a8 <ferror@plt+0x12c58>  // b.any
  4152dc:	mov	w8, #0x18                  	// #24
  4152e0:	smaddl	x0, w20, w8, x22
  4152e4:	bl	4021c0 <malloc@plt>
  4152e8:	str	x0, [x21]
  4152ec:	cbz	x0, 415400 <ferror@plt+0x12db0>
  4152f0:	cmp	w20, #0x1
  4152f4:	b.lt	41525c <ferror@plt+0x12c0c>  // b.tstop
  4152f8:	cmp	w25, #0x8
  4152fc:	b.hi	4154dc <ferror@plt+0x12e8c>  // b.pmore
  415300:	ldr	x8, [x19]
  415304:	sxtw	x9, w20
  415308:	mov	w10, #0x18                  	// #24
  41530c:	mov	x22, x0
  415310:	madd	x21, x9, x10, x0
  415314:	ubfx	x26, x24, #6, #32
  415318:	cbz	w25, 415410 <ferror@plt+0x12dc0>
  41531c:	ldr	x9, [sp, #8]
  415320:	mov	x27, xzr
  415324:	sub	x28, x9, x8
  415328:	sub	x8, x25, #0x1
  41532c:	str	x8, [sp, #8]
  415330:	ldr	x9, [x19, #16]
  415334:	add	x8, x28, x25
  415338:	cmp	x8, x9
  41533c:	b.hi	4154bc <ferror@plt+0x12e6c>  // b.pmore
  415340:	ldrb	w11, [x19, #24]
  415344:	ldr	x10, [x19]
  415348:	mov	x14, xzr
  41534c:	tbnz	w11, #4, 415378 <ferror@plt+0x12d28>
  415350:	ldr	x11, [sp, #8]
  415354:	mov	x13, x25
  415358:	add	x12, x10, x11
  41535c:	ldrb	w11, [x12, x28]
  415360:	sub	x13, x13, #0x1
  415364:	sub	x12, x12, #0x1
  415368:	bfi	x11, x14, #8, #56
  41536c:	mov	x14, x11
  415370:	cbnz	x13, 41535c <ferror@plt+0x12d0c>
  415374:	b	415398 <ferror@plt+0x12d48>
  415378:	mov	x12, x10
  41537c:	mov	x13, x25
  415380:	ldrb	w11, [x12, x28]
  415384:	subs	x13, x13, #0x1
  415388:	add	x12, x12, #0x1
  41538c:	bfi	x11, x14, #8, #56
  415390:	mov	x14, x11
  415394:	b.ne	415380 <ferror@plt+0x12d30>  // b.any
  415398:	cmp	x9, x8
  41539c:	b.ls	41549c <ferror@plt+0x12e4c>  // b.plast
  4153a0:	add	x8, x10, x8
  4153a4:	mov	x9, x8
  4153a8:	ldrb	w10, [x9], #1
  4153ac:	mov	w12, #0x18                  	// #24
  4153b0:	madd	x12, x27, x12, x22
  4153b4:	str	x11, [x12]
  4153b8:	cmp	w10, #0x2e
  4153bc:	csel	x23, x9, x8, eq  // eq = none
  4153c0:	mov	w11, #0x55                  	// #85
  4153c4:	mov	x0, x23
  4153c8:	str	w11, [x12, #8]
  4153cc:	str	x21, [x12, #16]
  4153d0:	bl	402030 <strlen@plt>
  4153d4:	add	x24, x0, #0x1
  4153d8:	mov	x0, x21
  4153dc:	mov	x1, x23
  4153e0:	mov	x2, x24
  4153e4:	bl	401ff0 <memcpy@plt>
  4153e8:	add	x27, x27, #0x1
  4153ec:	add	x21, x21, x24
  4153f0:	cmp	x27, x26
  4153f4:	add	x28, x28, #0x40
  4153f8:	b.ne	415330 <ferror@plt+0x12ce0>  // b.any
  4153fc:	b	41525c <ferror@plt+0x12c0c>
  415400:	bl	4025a0 <__errno_location@plt>
  415404:	ldr	w8, [x0]
  415408:	neg	w20, w8
  41540c:	b	41525c <ferror@plt+0x12c0c>
  415410:	ldr	x9, [sp, #8]
  415414:	mov	x24, xzr
  415418:	add	x27, x22, #0x10
  41541c:	lsl	x26, x26, #6
  415420:	add	x9, x25, x9
  415424:	sub	x25, x9, x8
  415428:	mov	w28, #0x55                  	// #85
  41542c:	ldr	x8, [x19, #16]
  415430:	add	x9, x25, x24
  415434:	cmp	x9, x8
  415438:	b.hi	4154bc <ferror@plt+0x12e6c>  // b.pmore
  41543c:	cmp	x8, x9
  415440:	b.ls	41549c <ferror@plt+0x12e4c>  // b.plast
  415444:	ldr	x8, [x19]
  415448:	add	x8, x8, x25
  41544c:	add	x8, x8, x24
  415450:	mov	x9, x8
  415454:	ldrb	w10, [x9], #1
  415458:	stur	xzr, [x27, #-16]
  41545c:	stur	w28, [x27, #-8]
  415460:	str	x21, [x27], #24
  415464:	cmp	w10, #0x2e
  415468:	csel	x22, x9, x8, eq  // eq = none
  41546c:	mov	x0, x22
  415470:	bl	402030 <strlen@plt>
  415474:	add	x23, x0, #0x1
  415478:	mov	x0, x21
  41547c:	mov	x1, x22
  415480:	mov	x2, x23
  415484:	bl	401ff0 <memcpy@plt>
  415488:	add	x24, x24, #0x40
  41548c:	add	x21, x21, x23
  415490:	cmp	x26, x24
  415494:	b.ne	41542c <ferror@plt+0x12ddc>  // b.any
  415498:	b	41525c <ferror@plt+0x12c0c>
  41549c:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4154a0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4154a4:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4154a8:	add	x0, x0, #0xe07
  4154ac:	add	x1, x1, #0xe1a
  4154b0:	add	x3, x3, #0xe30
  4154b4:	mov	w2, #0xca                  	// #202
  4154b8:	bl	402590 <__assert_fail@plt>
  4154bc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4154c0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4154c4:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4154c8:	add	x0, x0, #0xec7
  4154cc:	add	x1, x1, #0xe1a
  4154d0:	add	x3, x3, #0xe84
  4154d4:	mov	w2, #0x89                  	// #137
  4154d8:	bl	402590 <__assert_fail@plt>
  4154dc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4154e0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4154e4:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4154e8:	add	x0, x0, #0xe6b
  4154ec:	add	x1, x1, #0xe1a
  4154f0:	add	x3, x3, #0xe84
  4154f4:	mov	w2, #0x88                  	// #136
  4154f8:	bl	402590 <__assert_fail@plt>
  4154fc:	sub	sp, sp, #0x80
  415500:	stp	x29, x30, [sp, #32]
  415504:	stp	x28, x27, [sp, #48]
  415508:	stp	x26, x25, [sp, #64]
  41550c:	stp	x24, x23, [sp, #80]
  415510:	stp	x22, x21, [sp, #96]
  415514:	stp	x20, x19, [sp, #112]
  415518:	ldr	x8, [x0, #64]
  41551c:	ldr	x9, [x0, #16]
  415520:	add	x29, sp, #0x20
  415524:	cmp	x9, x8
  415528:	b.ls	415710 <ferror@plt+0x130c0>  // b.plast
  41552c:	ldrh	w9, [x0, #40]
  415530:	mov	x19, x0
  415534:	cmp	w9, #0x2
  415538:	b.cc	415628 <ferror@plt+0x12fd8>  // b.lo, b.ul, b.last
  41553c:	ldr	x9, [x19]
  415540:	ldr	x22, [x19, #56]
  415544:	mov	x21, x1
  415548:	mov	w20, #0x1                   	// #1
  41554c:	add	x23, x9, x8
  415550:	b	415564 <ferror@plt+0x12f14>
  415554:	ldrh	w8, [x19, #40]
  415558:	add	x20, x20, #0x1
  41555c:	cmp	w20, w8
  415560:	b.cs	415628 <ferror@plt+0x12fd8>  // b.hs, b.nlast
  415564:	sub	x2, x29, #0x8
  415568:	add	x3, sp, #0x10
  41556c:	add	x4, sp, #0xc
  415570:	mov	x0, x19
  415574:	mov	w1, w20
  415578:	bl	414b44 <ferror@plt+0x124f4>
  41557c:	tbnz	w0, #31, 415554 <ferror@plt+0x12f04>
  415580:	ldr	w8, [sp, #12]
  415584:	cmp	x22, x8
  415588:	b.ls	415554 <ferror@plt+0x12f04>  // b.plast
  41558c:	add	x1, x23, x8
  415590:	mov	x0, x21
  415594:	bl	402390 <strcmp@plt>
  415598:	cbnz	w0, 415554 <ferror@plt+0x12f04>
  41559c:	tst	w20, #0xffff
  4155a0:	b.eq	415730 <ferror@plt+0x130e0>  // b.none
  4155a4:	ldrh	w8, [x19, #40]
  4155a8:	cmp	w8, w20, uxth
  4155ac:	b.ls	415750 <ferror@plt+0x13100>  // b.plast
  4155b0:	ldr	x26, [x19, #32]
  4155b4:	ldrh	w25, [x19, #42]
  4155b8:	ldr	x21, [x19, #16]
  4155bc:	madd	x8, x25, x20, x26
  4155c0:	cmp	x21, x8
  4155c4:	b.ls	415710 <ferror@plt+0x130c0>  // b.plast
  4155c8:	ldr	w27, [x19, #24]
  4155cc:	mov	w9, #0x4                   	// #4
  4155d0:	mov	w10, #0x8                   	// #8
  4155d4:	tst	w27, #0x2
  4155d8:	csel	x24, x10, x9, eq  // eq = none
  4155dc:	cmp	w24, #0x9
  4155e0:	b.cs	415770 <ferror@plt+0x13120>  // b.hs, b.nlast
  4155e4:	add	x8, x8, #0x8
  4155e8:	add	x8, x24, x8
  4155ec:	cmp	x8, x21
  4155f0:	b.hi	415790 <ferror@plt+0x13140>  // b.pmore
  4155f4:	ldr	x22, [x19]
  4155f8:	tbnz	w27, #4, 41564c <ferror@plt+0x12ffc>
  4155fc:	add	x9, x22, x26
  415600:	mov	x10, xzr
  415604:	add	x8, x24, #0x7
  415608:	madd	x9, x25, x20, x9
  41560c:	ldrb	w28, [x9, x8]
  415610:	sub	x8, x8, #0x1
  415614:	cmp	x8, #0x7
  415618:	bfi	x28, x10, #8, #56
  41561c:	mov	x10, x28
  415620:	b.ne	41560c <ferror@plt+0x12fbc>  // b.any
  415624:	b	415674 <ferror@plt+0x13024>
  415628:	mov	w0, #0xfffffffe            	// #-2
  41562c:	ldp	x20, x19, [sp, #112]
  415630:	ldp	x22, x21, [sp, #96]
  415634:	ldp	x24, x23, [sp, #80]
  415638:	ldp	x26, x25, [sp, #64]
  41563c:	ldp	x28, x27, [sp, #48]
  415640:	ldp	x29, x30, [sp, #32]
  415644:	add	sp, sp, #0x80
  415648:	ret
  41564c:	add	x8, x26, x22
  415650:	madd	x8, x25, x20, x8
  415654:	mov	x9, xzr
  415658:	add	x8, x8, #0x8
  41565c:	mov	x10, x24
  415660:	ldrb	w28, [x8], #1
  415664:	subs	x10, x10, #0x1
  415668:	bfi	x28, x9, #8, #56
  41566c:	mov	x9, x28
  415670:	b.ne	415660 <ferror@plt+0x13010>  // b.any
  415674:	ldr	x23, [x19, #8]
  415678:	cbz	x23, 4156a4 <ferror@plt+0x13054>
  41567c:	and	x8, x28, #0xfffffffffffffffd
  415680:	tbnz	w27, #4, 4156d0 <ferror@plt+0x13080>
  415684:	add	x9, x26, x23
  415688:	madd	x9, x25, x20, x9
  41568c:	add	x9, x9, #0x8
  415690:	strb	w8, [x9], #1
  415694:	subs	x24, x24, #0x1
  415698:	lsr	x8, x8, #8
  41569c:	b.ne	415690 <ferror@plt+0x13040>  // b.any
  4156a0:	b	4156f8 <ferror@plt+0x130a8>
  4156a4:	mov	x0, x21
  4156a8:	bl	4021c0 <malloc@plt>
  4156ac:	str	x0, [x19, #8]
  4156b0:	cbz	x0, 415700 <ferror@plt+0x130b0>
  4156b4:	mov	x1, x22
  4156b8:	mov	x2, x21
  4156bc:	mov	x23, x0
  4156c0:	bl	401ff0 <memcpy@plt>
  4156c4:	str	x23, [x19]
  4156c8:	and	x8, x28, #0xfffffffffffffffd
  4156cc:	tbz	w27, #4, 415684 <ferror@plt+0x13034>
  4156d0:	add	x10, x24, x26
  4156d4:	add	x10, x10, x23
  4156d8:	madd	x10, x25, x20, x10
  4156dc:	mov	x9, xzr
  4156e0:	add	x10, x10, #0x7
  4156e4:	add	x9, x9, #0x1
  4156e8:	strb	w8, [x10], #-1
  4156ec:	cmp	x24, x9
  4156f0:	lsr	x8, x8, #8
  4156f4:	b.hi	4156e4 <ferror@plt+0x13094>  // b.pmore
  4156f8:	mov	w0, wzr
  4156fc:	b	41562c <ferror@plt+0x12fdc>
  415700:	bl	4025a0 <__errno_location@plt>
  415704:	ldr	w8, [x0]
  415708:	neg	w0, w8
  41570c:	b	41562c <ferror@plt+0x12fdc>
  415710:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  415714:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415718:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  41571c:	add	x0, x0, #0xe07
  415720:	add	x1, x1, #0xe1a
  415724:	add	x3, x3, #0xe30
  415728:	mov	w2, #0xca                  	// #202
  41572c:	bl	402590 <__assert_fail@plt>
  415730:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  415734:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415738:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  41573c:	add	x0, x0, #0xee2
  415740:	add	x1, x1, #0xe1a
  415744:	add	x3, x3, #0xef3
  415748:	mov	w2, #0xd5                  	// #213
  41574c:	bl	402590 <__assert_fail@plt>
  415750:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  415754:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415758:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  41575c:	add	x0, x0, #0xf39
  415760:	add	x1, x1, #0xe1a
  415764:	add	x3, x3, #0xef3
  415768:	mov	w2, #0xd6                  	// #214
  41576c:	bl	402590 <__assert_fail@plt>
  415770:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  415774:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415778:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  41577c:	add	x0, x0, #0xe6b
  415780:	add	x1, x1, #0xe1a
  415784:	add	x3, x3, #0xe84
  415788:	mov	w2, #0x88                  	// #136
  41578c:	bl	402590 <__assert_fail@plt>
  415790:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  415794:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415798:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  41579c:	add	x0, x0, #0xec7
  4157a0:	add	x1, x1, #0xe1a
  4157a4:	add	x3, x3, #0xe84
  4157a8:	mov	w2, #0x89                  	// #137
  4157ac:	bl	402590 <__assert_fail@plt>
  4157b0:	sub	sp, sp, #0x50
  4157b4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4157b8:	add	x1, x1, #0xadd
  4157bc:	mov	x2, sp
  4157c0:	add	x3, sp, #0x8
  4157c4:	stp	x29, x30, [sp, #16]
  4157c8:	stp	x24, x23, [sp, #32]
  4157cc:	stp	x22, x21, [sp, #48]
  4157d0:	stp	x20, x19, [sp, #64]
  4157d4:	add	x29, sp, #0x10
  4157d8:	mov	x19, x0
  4157dc:	bl	414f04 <ferror@plt+0x128b4>
  4157e0:	tbnz	w0, #31, 4158f8 <ferror@plt+0x132a8>
  4157e4:	ldr	x22, [sp]
  4157e8:	mov	w0, wzr
  4157ec:	cbz	x22, 4158f8 <ferror@plt+0x132a8>
  4157f0:	ldr	x23, [sp, #8]
  4157f4:	cbz	x23, 4158f8 <ferror@plt+0x132a8>
  4157f8:	ldrb	w8, [x22]
  4157fc:	cmp	x23, #0x2
  415800:	b.cc	415820 <ferror@plt+0x131d0>  // b.lo, b.ul, b.last
  415804:	cbnz	w8, 415820 <ferror@plt+0x131d0>
  415808:	sub	x23, x23, #0x1
  41580c:	str	x23, [sp, #8]
  415810:	ldrb	w8, [x22, #1]!
  415814:	cmp	x23, #0x2
  415818:	b.cc	415820 <ferror@plt+0x131d0>  // b.lo, b.ul, b.last
  41581c:	cbz	w8, 415808 <ferror@plt+0x131b8>
  415820:	cmp	x23, #0x2
  415824:	b.cc	4158f4 <ferror@plt+0x132a4>  // b.lo, b.ul, b.last
  415828:	adrp	x20, 41b000 <ferror@plt+0x189b0>
  41582c:	mov	x24, xzr
  415830:	add	x20, x20, #0xde8
  415834:	add	x9, x24, #0x9
  415838:	cmp	x9, x23
  41583c:	add	x9, x24, #0x1
  415840:	b.cs	41587c <ferror@plt+0x1322c>  // b.hs, b.nlast
  415844:	cmp	x9, x23
  415848:	b.cs	41587c <ferror@plt+0x1322c>  // b.hs, b.nlast
  41584c:	tst	w8, #0xff
  415850:	b.eq	41587c <ferror@plt+0x1322c>  // b.none
  415854:	add	x21, x22, x24
  415858:	mov	w2, #0x9                   	// #9
  41585c:	mov	x0, x21
  415860:	mov	x1, x20
  415864:	bl	4021e0 <strncmp@plt>
  415868:	cbz	w0, 4158a8 <ferror@plt+0x13258>
  41586c:	mov	x0, x21
  415870:	bl	402030 <strlen@plt>
  415874:	add	x8, x0, x24
  415878:	add	x9, x8, #0x1
  41587c:	cmp	x9, x23
  415880:	b.cs	4158a0 <ferror@plt+0x13250>  // b.hs, b.nlast
  415884:	ldrb	w8, [x22, x9]
  415888:	mov	x24, x9
  41588c:	add	x9, x24, #0x9
  415890:	cmp	x9, x23
  415894:	add	x9, x24, #0x1
  415898:	b.cc	415844 <ferror@plt+0x131f4>  // b.lo, b.ul, b.last
  41589c:	b	41587c <ferror@plt+0x1322c>
  4158a0:	mov	w0, #0xfffffffe            	// #-2
  4158a4:	b	4158f8 <ferror@plt+0x132a8>
  4158a8:	ldp	x22, x20, [x19]
  4158ac:	cbnz	x20, 4158d8 <ferror@plt+0x13288>
  4158b0:	ldr	x23, [x19, #16]
  4158b4:	mov	x0, x23
  4158b8:	bl	4021c0 <malloc@plt>
  4158bc:	str	x0, [x19, #8]
  4158c0:	cbz	x0, 415910 <ferror@plt+0x132c0>
  4158c4:	mov	x1, x22
  4158c8:	mov	x2, x23
  4158cc:	mov	x20, x0
  4158d0:	bl	401ff0 <memcpy@plt>
  4158d4:	str	x20, [x19]
  4158d8:	mov	x0, x21
  4158dc:	sub	x19, x21, x22
  4158e0:	bl	402030 <strlen@plt>
  4158e4:	mov	x2, x0
  4158e8:	add	x0, x20, x19
  4158ec:	mov	w1, wzr
  4158f0:	bl	402200 <memset@plt>
  4158f4:	mov	w0, wzr
  4158f8:	ldp	x20, x19, [sp, #64]
  4158fc:	ldp	x22, x21, [sp, #48]
  415900:	ldp	x24, x23, [sp, #32]
  415904:	ldp	x29, x30, [sp, #16]
  415908:	add	sp, sp, #0x50
  41590c:	ret
  415910:	bl	4025a0 <__errno_location@plt>
  415914:	ldr	w8, [x0]
  415918:	neg	w0, w8
  41591c:	b	4158f8 <ferror@plt+0x132a8>
  415920:	sub	sp, sp, #0xe0
  415924:	stp	x29, x30, [sp, #128]
  415928:	stp	x22, x21, [sp, #192]
  41592c:	add	x29, sp, #0x80
  415930:	mov	x22, x1
  415934:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415938:	add	x1, x1, #0xdf2
  41593c:	sub	x2, x29, #0x30
  415940:	sub	x3, x29, #0x20
  415944:	stp	x28, x27, [sp, #144]
  415948:	stp	x26, x25, [sp, #160]
  41594c:	stp	x24, x23, [sp, #176]
  415950:	stp	x20, x19, [sp, #208]
  415954:	mov	x19, x0
  415958:	bl	414f04 <ferror@plt+0x128b4>
  41595c:	tbnz	w0, #31, 415ee4 <ferror@plt+0x13894>
  415960:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415964:	add	x1, x1, #0xdfa
  415968:	sub	x2, x29, #0x38
  41596c:	sub	x3, x29, #0x28
  415970:	mov	x0, x19
  415974:	bl	414f04 <ferror@plt+0x128b4>
  415978:	tbnz	w0, #31, 415ee4 <ferror@plt+0x13894>
  41597c:	ldr	w10, [x19, #24]
  415980:	ldur	x9, [x29, #-40]
  415984:	mov	w8, #0x10                  	// #16
  415988:	str	w10, [sp, #36]
  41598c:	tst	w10, #0x2
  415990:	mov	w10, #0x18                  	// #24
  415994:	csel	x8, x10, x8, eq  // eq = none
  415998:	udiv	x10, x9, x8
  41599c:	stp	x8, x10, [sp, #56]
  4159a0:	msub	x8, x10, x8, x9
  4159a4:	cbnz	x8, 415ee4 <ferror@plt+0x13894>
  4159a8:	ldr	x8, [sp, #64]
  4159ac:	cmp	w8, #0x2
  4159b0:	b.lt	415ee4 <ferror@plt+0x13894>  // b.tstop
  4159b4:	ldp	x8, x9, [x29, #-56]
  4159b8:	ldr	x28, [x19]
  4159bc:	ldr	x23, [x19, #16]
  4159c0:	ldur	x27, [x29, #-32]
  4159c4:	stp	x9, x8, [sp, #8]
  4159c8:	sub	x26, x9, x28
  4159cc:	ldr	x9, [sp, #56]
  4159d0:	sub	x8, x8, x28
  4159d4:	add	x25, x8, x9
  4159d8:	ldr	w8, [sp, #36]
  4159dc:	tbnz	w8, #4, 415a74 <ferror@plt+0x13424>
  4159e0:	add	x20, x28, #0x3
  4159e4:	mov	w24, #0x1                   	// #1
  4159e8:	stp	xzr, xzr, [sp, #40]
  4159ec:	b	415a08 <ferror@plt+0x133b8>
  4159f0:	ldr	x8, [sp, #64]
  4159f4:	add	w24, w24, #0x1
  4159f8:	cmp	w24, w8
  4159fc:	ldr	x8, [sp, #56]
  415a00:	add	x25, x25, x8
  415a04:	b.ge	415b10 <ferror@plt+0x134c0>  // b.tcont
  415a08:	add	x8, x25, #0x4
  415a0c:	cmp	x8, x23
  415a10:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415a14:	add	x8, x20, x25
  415a18:	ldur	w8, [x8, #-3]
  415a1c:	cmp	x8, x27
  415a20:	b.cs	415ee4 <ferror@plt+0x13894>  // b.hs, b.nlast
  415a24:	add	x8, x8, x26
  415a28:	cmp	x23, x8
  415a2c:	b.ls	416104 <ferror@plt+0x13ab4>  // b.plast
  415a30:	add	x21, x28, x8
  415a34:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415a38:	mov	w2, #0x6                   	// #6
  415a3c:	mov	x0, x21
  415a40:	add	x1, x1, #0xf6b
  415a44:	bl	4021e0 <strncmp@plt>
  415a48:	cbnz	w0, 4159f0 <ferror@plt+0x133a0>
  415a4c:	add	x0, x21, #0x6
  415a50:	bl	402030 <strlen@plt>
  415a54:	ldr	x8, [sp, #40]
  415a58:	add	x8, x8, x0
  415a5c:	add	x8, x8, #0x1
  415a60:	str	x8, [sp, #40]
  415a64:	ldr	x8, [sp, #48]
  415a68:	add	w8, w8, #0x1
  415a6c:	str	x8, [sp, #48]
  415a70:	b	4159f0 <ferror@plt+0x133a0>
  415a74:	add	x24, x28, #0x1
  415a78:	mov	w20, #0x1                   	// #1
  415a7c:	stp	xzr, xzr, [sp, #40]
  415a80:	b	415a9c <ferror@plt+0x1344c>
  415a84:	ldr	x8, [sp, #64]
  415a88:	add	w20, w20, #0x1
  415a8c:	cmp	w20, w8
  415a90:	ldr	x8, [sp, #56]
  415a94:	add	x25, x25, x8
  415a98:	b.ge	415b10 <ferror@plt+0x134c0>  // b.tcont
  415a9c:	add	x8, x25, #0x4
  415aa0:	cmp	x8, x23
  415aa4:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415aa8:	add	x8, x24, x25
  415aac:	ldur	w8, [x8, #-1]
  415ab0:	lsl	x8, x8, #32
  415ab4:	rev	x8, x8
  415ab8:	cmp	x8, x27
  415abc:	b.cs	415ee4 <ferror@plt+0x13894>  // b.hs, b.nlast
  415ac0:	add	x8, x8, x26
  415ac4:	cmp	x23, x8
  415ac8:	b.ls	416104 <ferror@plt+0x13ab4>  // b.plast
  415acc:	add	x21, x28, x8
  415ad0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415ad4:	mov	w2, #0x6                   	// #6
  415ad8:	mov	x0, x21
  415adc:	add	x1, x1, #0xf6b
  415ae0:	bl	4021e0 <strncmp@plt>
  415ae4:	cbnz	w0, 415a84 <ferror@plt+0x13434>
  415ae8:	add	x0, x21, #0x6
  415aec:	bl	402030 <strlen@plt>
  415af0:	ldr	x8, [sp, #40]
  415af4:	add	x8, x8, x0
  415af8:	add	x8, x8, #0x1
  415afc:	str	x8, [sp, #40]
  415b00:	ldr	x8, [sp, #48]
  415b04:	add	w8, w8, #0x1
  415b08:	str	x8, [sp, #48]
  415b0c:	b	415a84 <ferror@plt+0x13434>
  415b10:	ldr	x8, [sp, #48]
  415b14:	cbz	w8, 415ee4 <ferror@plt+0x13894>
  415b18:	ldp	x10, x9, [sp, #40]
  415b1c:	mov	w8, #0x18                  	// #24
  415b20:	smaddl	x0, w9, w8, x10
  415b24:	bl	4021c0 <malloc@plt>
  415b28:	str	x0, [x22]
  415b2c:	cbz	x0, 416084 <ferror@plt+0x13a34>
  415b30:	ldr	x8, [sp, #64]
  415b34:	cmp	w8, #0x2
  415b38:	b.lt	415f48 <ferror@plt+0x138f8>  // b.tstop
  415b3c:	ldr	x9, [x19]
  415b40:	ldr	x13, [sp, #16]
  415b44:	ldr	x11, [sp, #56]
  415b48:	ldr	x8, [x19, #16]
  415b4c:	ldr	w17, [sp, #36]
  415b50:	sub	x10, x13, x9
  415b54:	add	x28, x10, x11
  415b58:	add	x12, x28, #0x4
  415b5c:	cmp	x12, x8
  415b60:	str	x0, [sp, #24]
  415b64:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415b68:	ldr	x11, [sp, #8]
  415b6c:	ldr	x10, [sp, #48]
  415b70:	mov	w14, #0x18                  	// #24
  415b74:	mov	w20, wzr
  415b78:	sub	x11, x11, x9
  415b7c:	str	x11, [sp, #48]
  415b80:	ldr	x11, [sp, #56]
  415b84:	sxtw	x10, w10
  415b88:	mov	w22, #0x1                   	// #1
  415b8c:	add	x11, x11, x13
  415b90:	ldr	x13, [sp, #24]
  415b94:	sub	x9, x11, x9
  415b98:	add	x21, x9, #0x8
  415b9c:	madd	x10, x10, x14, x13
  415ba0:	str	x10, [sp, #40]
  415ba4:	ldr	x9, [x19]
  415ba8:	add	x10, x9, x21
  415bac:	sub	x11, x10, #0x8
  415bb0:	tbnz	w17, #4, 415c04 <ferror@plt+0x135b4>
  415bb4:	ldurb	w13, [x10, #-6]
  415bb8:	ldurb	w14, [x10, #-5]
  415bbc:	ldurb	w10, [x10, #-7]
  415bc0:	lsl	x13, x13, #8
  415bc4:	bfi	x13, x14, #16, #8
  415bc8:	orr	x10, x13, x10
  415bcc:	ldrb	w11, [x11]
  415bd0:	tbz	w17, #1, 415c2c <ferror@plt+0x135dc>
  415bd4:	cmp	x21, x8
  415bd8:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415bdc:	add	x14, x9, x21
  415be0:	sub	x13, x14, #0x4
  415be4:	tbnz	w17, #4, 415c84 <ferror@plt+0x13634>
  415be8:	ldurb	w12, [x14, #-2]
  415bec:	ldurb	w15, [x14, #-1]
  415bf0:	ldurb	w14, [x14, #-3]
  415bf4:	lsl	x12, x12, #8
  415bf8:	bfi	x12, x15, #16, #8
  415bfc:	orr	x12, x12, x14
  415c00:	b	415ca4 <ferror@plt+0x13654>
  415c04:	ldurb	w13, [x10, #-7]
  415c08:	ldrb	w11, [x11]
  415c0c:	ldurb	w10, [x10, #-6]
  415c10:	add	x14, x9, x28
  415c14:	lsl	x13, x13, #8
  415c18:	bfi	x13, x11, #16, #8
  415c1c:	orr	x10, x13, x10
  415c20:	add	x11, x14, #0x3
  415c24:	ldrb	w11, [x11]
  415c28:	tbnz	w17, #1, 415bd4 <ferror@plt+0x13584>
  415c2c:	add	x12, x21, #0x8
  415c30:	cmp	x12, x8
  415c34:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415c38:	add	x12, x9, x21
  415c3c:	tbnz	w17, #4, 415ce4 <ferror@plt+0x13694>
  415c40:	ldrb	w13, [x12, #6]
  415c44:	ldrb	w14, [x12, #7]
  415c48:	ldrb	w15, [x12, #5]
  415c4c:	ldrb	w16, [x12, #4]
  415c50:	lsl	w13, w13, #8
  415c54:	bfi	w13, w14, #16, #8
  415c58:	ldrb	w14, [x12, #3]
  415c5c:	orr	w13, w13, w15
  415c60:	ldrb	w15, [x12, #2]
  415c64:	lsl	x13, x13, #16
  415c68:	bfi	x13, x16, #8, #8
  415c6c:	ldrb	w16, [x12, #1]
  415c70:	orr	x13, x13, x14
  415c74:	lsl	x14, x15, #8
  415c78:	bfi	x14, x13, #16, #48
  415c7c:	orr	x13, x14, x16
  415c80:	b	415d30 <ferror@plt+0x136e0>
  415c84:	ldurb	w15, [x14, #-3]
  415c88:	ldrb	w13, [x13]
  415c8c:	ldurb	w14, [x14, #-2]
  415c90:	add	x16, x9, x12
  415c94:	lsl	x12, x15, #8
  415c98:	bfi	x12, x13, #16, #8
  415c9c:	orr	x12, x12, x14
  415ca0:	add	x13, x16, #0x3
  415ca4:	add	x14, x21, #0x5
  415ca8:	cmp	x14, x8
  415cac:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415cb0:	add	x14, x21, #0x8
  415cb4:	cmp	x14, x8
  415cb8:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415cbc:	ldrb	w27, [x13]
  415cc0:	add	x13, x9, x21
  415cc4:	ldrb	w26, [x13, #4]
  415cc8:	tst	w17, #0x10
  415ccc:	add	x15, x13, #0x6
  415cd0:	add	x13, x13, #0x7
  415cd4:	csel	x14, x15, x13, eq  // eq = none
  415cd8:	bfi	x27, x12, #8, #24
  415cdc:	csel	x12, x13, x15, eq  // eq = none
  415ce0:	b	415d68 <ferror@plt+0x13718>
  415ce4:	ldrb	w13, [x12, #1]
  415ce8:	ldrb	w14, [x12]
  415cec:	ldrb	w15, [x12, #2]
  415cf0:	lsl	w13, w13, #8
  415cf4:	bfi	w13, w14, #16, #8
  415cf8:	ldrb	w14, [x12, #3]
  415cfc:	orr	w13, w13, w15
  415d00:	lsl	x13, x13, #16
  415d04:	ldrb	w15, [x12, #4]
  415d08:	bfi	x13, x14, #8, #8
  415d0c:	ldrb	w14, [x12, #5]
  415d10:	ldrb	w12, [x12, #6]
  415d14:	orr	x13, x13, x15
  415d18:	add	x15, x28, x9
  415d1c:	lsl	x14, x14, #8
  415d20:	add	x15, x15, #0x8
  415d24:	bfi	x14, x13, #16, #48
  415d28:	orr	x13, x14, x12
  415d2c:	add	x12, x15, #0x7
  415d30:	sub	x14, x21, #0x3
  415d34:	cmp	x14, x8
  415d38:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415d3c:	cmp	x21, x8
  415d40:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415d44:	ldrb	w27, [x12]
  415d48:	add	x12, x9, x21
  415d4c:	ldurb	w26, [x12, #-4]
  415d50:	tst	w17, #0x10
  415d54:	sub	x15, x12, #0x2
  415d58:	sub	x12, x12, #0x1
  415d5c:	csel	x14, x15, x12, eq  // eq = none
  415d60:	bfi	x27, x13, #8, #56
  415d64:	csel	x12, x12, x15, eq  // eq = none
  415d68:	lsl	x10, x10, #8
  415d6c:	and	x10, x10, #0xffffff00
  415d70:	orr	x10, x10, x11
  415d74:	ldr	x11, [sp, #48]
  415d78:	add	x10, x10, x11
  415d7c:	cmp	x8, x10
  415d80:	b.ls	416104 <ferror@plt+0x13ab4>  // b.plast
  415d84:	ldrb	w23, [x12]
  415d88:	ldrb	w25, [x14]
  415d8c:	add	x24, x9, x10
  415d90:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415d94:	mov	w2, #0x6                   	// #6
  415d98:	mov	x0, x24
  415d9c:	add	x1, x1, #0xf6b
  415da0:	bl	4021e0 <strncmp@plt>
  415da4:	cbnz	w0, 415e6c <ferror@plt+0x1381c>
  415da8:	bfi	w25, w23, #8, #8
  415dac:	cbz	w25, 415dec <ferror@plt+0x1379c>
  415db0:	mov	w8, #0xfff1                	// #65521
  415db4:	cmp	w25, w8
  415db8:	b.eq	415dec <ferror@plt+0x1379c>  // b.none
  415dbc:	sub	x2, x29, #0x8
  415dc0:	sub	x3, x29, #0x10
  415dc4:	sub	x4, x29, #0x14
  415dc8:	mov	x0, x19
  415dcc:	mov	w1, w25
  415dd0:	bl	414b44 <ferror@plt+0x124f4>
  415dd4:	tbnz	w0, #31, 415de8 <ferror@plt+0x13798>
  415dd8:	ldur	x8, [x29, #-16]
  415ddc:	sub	x8, x8, #0x4
  415de0:	cmp	x8, x27
  415de4:	b.cs	415ea4 <ferror@plt+0x13854>  // b.hs, b.nlast
  415de8:	mov	x27, #0xffffffffffffffff    	// #-1
  415dec:	lsr	w9, w26, #4
  415df0:	cmp	w9, #0x2
  415df4:	ldr	x9, [sp, #24]
  415df8:	mov	w10, #0x18                  	// #24
  415dfc:	smull	x10, w20, w10
  415e00:	add	x24, x24, #0x6
  415e04:	sxtw	x8, w20
  415e08:	str	x27, [x9, x10]
  415e0c:	mov	x10, x9
  415e10:	b.hi	415e28 <ferror@plt+0x137d8>  // b.pmore
  415e14:	adrp	x11, 41b000 <ferror@plt+0x189b0>
  415e18:	sbfx	x9, x26, #4, #4
  415e1c:	add	x11, x11, #0xf74
  415e20:	ldr	w9, [x11, x9, lsl #2]
  415e24:	b	415e2c <ferror@plt+0x137dc>
  415e28:	mov	w9, wzr
  415e2c:	ldr	x23, [sp, #40]
  415e30:	mov	w11, #0x18                  	// #24
  415e34:	madd	x8, x8, x11, x10
  415e38:	mov	x0, x24
  415e3c:	str	w9, [x8, #8]
  415e40:	str	x23, [x8, #16]
  415e44:	bl	402030 <strlen@plt>
  415e48:	mov	x25, x0
  415e4c:	mov	x0, x23
  415e50:	mov	x1, x24
  415e54:	mov	x2, x25
  415e58:	bl	401ff0 <memcpy@plt>
  415e5c:	add	x23, x23, x25
  415e60:	strb	wzr, [x23], #1
  415e64:	add	w20, w20, #0x1
  415e68:	str	x23, [sp, #40]
  415e6c:	ldr	x8, [sp, #64]
  415e70:	add	w22, w22, #0x1
  415e74:	cmp	w22, w8
  415e78:	b.ge	415f54 <ferror@plt+0x13904>  // b.tcont
  415e7c:	ldr	x9, [sp, #56]
  415e80:	ldr	x8, [x19, #16]
  415e84:	ldr	w17, [x19, #24]
  415e88:	add	x21, x21, x9
  415e8c:	add	x28, x28, x9
  415e90:	sub	x9, x21, #0x4
  415e94:	cmp	x9, x8
  415e98:	add	x12, x28, #0x4
  415e9c:	b.ls	415ba4 <ferror@plt+0x13554>  // b.plast
  415ea0:	b	4160e4 <ferror@plt+0x13a94>
  415ea4:	ldur	x8, [x29, #-8]
  415ea8:	ldr	x9, [x19, #16]
  415eac:	add	x8, x8, x27
  415eb0:	add	x10, x8, #0x4
  415eb4:	cmp	x10, x9
  415eb8:	b.hi	4160e4 <ferror@plt+0x13a94>  // b.pmore
  415ebc:	ldr	x9, [x19]
  415ec0:	ldrb	w10, [x19, #24]
  415ec4:	add	x8, x9, x8
  415ec8:	tbnz	w10, #4, 415ed4 <ferror@plt+0x13884>
  415ecc:	ldr	w27, [x8]
  415ed0:	b	415dec <ferror@plt+0x1379c>
  415ed4:	ldr	w8, [x8]
  415ed8:	lsl	x8, x8, #32
  415edc:	rev	x27, x8
  415ee0:	b	415dec <ferror@plt+0x1379c>
  415ee4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415ee8:	add	x1, x1, #0xf59
  415eec:	sub	x2, x29, #0x10
  415ef0:	sub	x3, x29, #0x8
  415ef4:	mov	x0, x19
  415ef8:	str	xzr, [x22]
  415efc:	bl	414f04 <ferror@plt+0x128b4>
  415f00:	tbnz	w0, #31, 415f50 <ferror@plt+0x13900>
  415f04:	ldur	x23, [x29, #-16]
  415f08:	mov	w20, wzr
  415f0c:	cbz	x23, 415f54 <ferror@plt+0x13904>
  415f10:	ldur	x24, [x29, #-8]
  415f14:	cbz	x24, 415f54 <ferror@plt+0x13904>
  415f18:	ldrb	w8, [x23]
  415f1c:	cmp	x24, #0x2
  415f20:	b.cc	415f40 <ferror@plt+0x138f0>  // b.lo, b.ul, b.last
  415f24:	cbnz	w8, 415f40 <ferror@plt+0x138f0>
  415f28:	sub	x24, x24, #0x1
  415f2c:	stur	x24, [x29, #-8]
  415f30:	ldrb	w8, [x23, #1]!
  415f34:	cmp	x24, #0x2
  415f38:	b.cc	415f40 <ferror@plt+0x138f0>  // b.lo, b.ul, b.last
  415f3c:	cbz	w8, 415f28 <ferror@plt+0x138d8>
  415f40:	cmp	x24, #0x2
  415f44:	b.cs	415f78 <ferror@plt+0x13928>  // b.hs, b.nlast
  415f48:	mov	w20, wzr
  415f4c:	b	415f54 <ferror@plt+0x13904>
  415f50:	mov	w20, w0
  415f54:	mov	w0, w20
  415f58:	ldp	x20, x19, [sp, #208]
  415f5c:	ldp	x22, x21, [sp, #192]
  415f60:	ldp	x24, x23, [sp, #176]
  415f64:	ldp	x26, x25, [sp, #160]
  415f68:	ldp	x28, x27, [sp, #144]
  415f6c:	ldp	x29, x30, [sp, #128]
  415f70:	add	sp, sp, #0xe0
  415f74:	ret
  415f78:	mov	x10, xzr
  415f7c:	mov	x11, xzr
  415f80:	mov	w9, wzr
  415f84:	tst	w8, #0xff
  415f88:	b.ne	415fc8 <ferror@plt+0x13978>  // b.any
  415f8c:	cmp	x11, x10
  415f90:	b.ne	415fa8 <ferror@plt+0x13958>  // b.any
  415f94:	add	x10, x10, #0x1
  415f98:	mov	x11, x10
  415f9c:	cmp	x10, x24
  415fa0:	b.ne	415fbc <ferror@plt+0x1396c>  // b.any
  415fa4:	b	415fd4 <ferror@plt+0x13984>
  415fa8:	add	x10, x10, #0x1
  415fac:	add	w9, w9, #0x1
  415fb0:	mov	x11, x10
  415fb4:	cmp	x10, x24
  415fb8:	b.eq	415fd4 <ferror@plt+0x13984>  // b.none
  415fbc:	ldrb	w8, [x23, x10]
  415fc0:	tst	w8, #0xff
  415fc4:	b.eq	415f8c <ferror@plt+0x1393c>  // b.none
  415fc8:	add	x10, x10, #0x1
  415fcc:	cmp	x10, x24
  415fd0:	b.ne	415fbc <ferror@plt+0x1396c>  // b.any
  415fd4:	add	x8, x24, x23
  415fd8:	ldurb	w8, [x8, #-1]
  415fdc:	cmp	w8, #0x0
  415fe0:	cinc	w19, w9, ne  // ne = any
  415fe4:	mov	w8, #0x18                  	// #24
  415fe8:	smaddl	x8, w19, w8, x24
  415fec:	add	x0, x8, #0x1
  415ff0:	bl	4021c0 <malloc@plt>
  415ff4:	str	x0, [x22]
  415ff8:	cbz	x0, 416084 <ferror@plt+0x13a34>
  415ffc:	sxtw	x8, w19
  416000:	mov	w26, #0x18                  	// #24
  416004:	mov	x21, x0
  416008:	madd	x19, x8, x26, x0
  41600c:	cbz	x24, 416094 <ferror@plt+0x13a44>
  416010:	mov	x25, xzr
  416014:	mov	x8, xzr
  416018:	mov	w20, wzr
  41601c:	mov	w27, #0x47                  	// #71
  416020:	b	416030 <ferror@plt+0x139e0>
  416024:	add	x25, x25, #0x1
  416028:	cmp	x25, x24
  41602c:	b.cs	4160a0 <ferror@plt+0x13a50>  // b.hs, b.nlast
  416030:	ldrb	w9, [x23, x25]
  416034:	cbnz	w9, 416024 <ferror@plt+0x139d4>
  416038:	subs	x22, x25, x8
  41603c:	b.eq	416070 <ferror@plt+0x13a20>  // b.none
  416040:	smaddl	x9, w20, w26, x21
  416044:	add	x1, x23, x8
  416048:	mov	x0, x19
  41604c:	mov	x2, x22
  416050:	str	xzr, [x9]
  416054:	str	w27, [x9, #8]
  416058:	str	x19, [x9, #16]
  41605c:	bl	401ff0 <memcpy@plt>
  416060:	ldur	x24, [x29, #-8]
  416064:	add	x19, x19, x22
  416068:	strb	wzr, [x19], #1
  41606c:	add	w20, w20, #0x1
  416070:	add	x25, x25, #0x1
  416074:	mov	x8, x25
  416078:	cmp	x25, x24
  41607c:	b.cc	416030 <ferror@plt+0x139e0>  // b.lo, b.ul, b.last
  416080:	b	4160a0 <ferror@plt+0x13a50>
  416084:	bl	4025a0 <__errno_location@plt>
  416088:	ldr	w8, [x0]
  41608c:	neg	w20, w8
  416090:	b	415f54 <ferror@plt+0x13904>
  416094:	mov	w20, wzr
  416098:	mov	x8, xzr
  41609c:	mov	x25, xzr
  4160a0:	add	x9, x25, x23
  4160a4:	ldurb	w9, [x9, #-1]
  4160a8:	cbz	w9, 415f54 <ferror@plt+0x13904>
  4160ac:	sub	x22, x25, x8
  4160b0:	mov	w9, #0x18                  	// #24
  4160b4:	mov	w10, #0x47                  	// #71
  4160b8:	smaddl	x9, w20, w9, x21
  4160bc:	add	x1, x23, x8
  4160c0:	mov	x0, x19
  4160c4:	mov	x2, x22
  4160c8:	str	xzr, [x9]
  4160cc:	str	w10, [x9, #8]
  4160d0:	str	x19, [x9, #16]
  4160d4:	bl	401ff0 <memcpy@plt>
  4160d8:	add	w20, w20, #0x1
  4160dc:	strb	wzr, [x19, x22]
  4160e0:	b	415f54 <ferror@plt+0x13904>
  4160e4:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4160e8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4160ec:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4160f0:	add	x0, x0, #0xec7
  4160f4:	add	x1, x1, #0xe1a
  4160f8:	add	x3, x3, #0xe84
  4160fc:	mov	w2, #0x89                  	// #137
  416100:	bl	402590 <__assert_fail@plt>
  416104:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  416108:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41610c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  416110:	add	x0, x0, #0xe07
  416114:	add	x1, x1, #0xe1a
  416118:	add	x3, x3, #0xe30
  41611c:	mov	w2, #0xca                  	// #202
  416120:	bl	402590 <__assert_fail@plt>
  416124:	sub	sp, sp, #0x140
  416128:	stp	x29, x30, [sp, #224]
  41612c:	stp	x20, x19, [sp, #304]
  416130:	add	x29, sp, #0xe0
  416134:	mov	x20, x1
  416138:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41613c:	add	x1, x1, #0x6e6
  416140:	sub	x2, x29, #0x28
  416144:	sub	x3, x29, #0x10
  416148:	stp	x28, x27, [sp, #240]
  41614c:	stp	x26, x25, [sp, #256]
  416150:	stp	x24, x23, [sp, #272]
  416154:	stp	x22, x21, [sp, #288]
  416158:	mov	x19, x0
  41615c:	bl	414f04 <ferror@plt+0x128b4>
  416160:	tbnz	w0, #31, 416198 <ferror@plt+0x13b48>
  416164:	ldrb	w8, [x19, #24]
  416168:	ldur	x24, [x29, #-16]
  41616c:	mov	w9, #0x4                   	// #4
  416170:	mov	w10, #0x8                   	// #8
  416174:	tst	w8, #0x2
  416178:	csel	x22, x10, x9, eq  // eq = none
  41617c:	tst	x24, #0x3f
  416180:	b.eq	416190 <ferror@plt+0x13b40>  // b.none
  416184:	mov	x24, xzr
  416188:	stur	xzr, [x29, #-40]
  41618c:	stur	xzr, [x29, #-16]
  416190:	mov	w21, #0x40                  	// #64
  416194:	b	4161ac <ferror@plt+0x13b5c>
  416198:	mov	x24, xzr
  41619c:	mov	x22, xzr
  4161a0:	mov	x21, xzr
  4161a4:	stur	xzr, [x29, #-40]
  4161a8:	stur	xzr, [x29, #-16]
  4161ac:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4161b0:	add	x1, x1, #0xdf2
  4161b4:	sub	x2, x29, #0x30
  4161b8:	sub	x3, x29, #0x18
  4161bc:	mov	x0, x19
  4161c0:	bl	414f04 <ferror@plt+0x128b4>
  4161c4:	tbnz	w0, #31, 416208 <ferror@plt+0x13bb8>
  4161c8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4161cc:	add	x1, x1, #0xdfa
  4161d0:	sub	x2, x29, #0x38
  4161d4:	sub	x3, x29, #0x20
  4161d8:	mov	x0, x19
  4161dc:	bl	414f04 <ferror@plt+0x128b4>
  4161e0:	tbnz	w0, #31, 416208 <ferror@plt+0x13bb8>
  4161e4:	ldr	w26, [x19, #24]
  4161e8:	ldur	x9, [x29, #-32]
  4161ec:	mov	w8, #0x10                  	// #16
  4161f0:	mov	w10, #0x18                  	// #24
  4161f4:	tst	w26, #0x2
  4161f8:	csel	x27, x10, x8, eq  // eq = none
  4161fc:	udiv	x28, x9, x27
  416200:	msub	x8, x28, x27, x9
  416204:	cbz	x8, 416230 <ferror@plt+0x13be0>
  416208:	mov	w24, #0xffffffea            	// #-22
  41620c:	mov	w0, w24
  416210:	ldp	x20, x19, [sp, #304]
  416214:	ldp	x22, x21, [sp, #288]
  416218:	ldp	x24, x23, [sp, #272]
  41621c:	ldp	x26, x25, [sp, #256]
  416220:	ldp	x28, x27, [sp, #240]
  416224:	ldp	x29, x30, [sp, #224]
  416228:	add	sp, sp, #0x140
  41622c:	ret
  416230:	cbz	x24, 416254 <ferror@plt+0x13c04>
  416234:	udiv	x23, x24, x21
  416238:	sxtw	x0, w23
  41623c:	mov	w1, #0x1                   	// #1
  416240:	bl	402230 <calloc@plt>
  416244:	stur	x0, [x29, #-96]
  416248:	cbz	x0, 416658 <ferror@plt+0x14008>
  41624c:	stur	x24, [x29, #-64]
  416250:	b	416260 <ferror@plt+0x13c10>
  416254:	stur	x24, [x29, #-64]
  416258:	stur	xzr, [x29, #-96]
  41625c:	mov	w23, wzr
  416260:	ldrh	w8, [x19, #80]
  416264:	ldr	x24, [x19]
  416268:	sxtw	x25, w28
  41626c:	mov	w1, #0x8                   	// #8
  416270:	stur	w8, [x29, #-84]
  416274:	ldur	x8, [x29, #-48]
  416278:	mov	x0, x25
  41627c:	str	x8, [sp, #40]
  416280:	ldur	x8, [x29, #-56]
  416284:	str	x8, [sp, #32]
  416288:	bl	402230 <calloc@plt>
  41628c:	str	x0, [sp, #112]
  416290:	cbz	x0, 4165b0 <ferror@plt+0x13f60>
  416294:	cmp	w28, #0x1
  416298:	str	x20, [sp, #24]
  41629c:	stp	x22, x21, [sp, #72]
  4162a0:	str	x28, [sp, #8]
  4162a4:	stp	x23, x27, [sp, #56]
  4162a8:	b.le	4165c0 <ferror@plt+0x13f70>
  4162ac:	ldr	x8, [sp, #40]
  4162b0:	ldur	x10, [x29, #-40]
  4162b4:	ldr	x28, [x19, #16]
  4162b8:	tst	w26, #0x2
  4162bc:	sub	x8, x8, x24
  4162c0:	str	x8, [sp, #96]
  4162c4:	ldr	x8, [sp, #32]
  4162c8:	mov	w9, #0x8                   	// #8
  4162cc:	mov	w21, #0x1                   	// #1
  4162d0:	stur	xzr, [x29, #-80]
  4162d4:	sub	x22, x8, x24
  4162d8:	ldur	x8, [x29, #-24]
  4162dc:	stur	xzr, [x29, #-104]
  4162e0:	str	x10, [sp, #16]
  4162e4:	str	x19, [sp, #88]
  4162e8:	str	x8, [sp, #104]
  4162ec:	mov	w8, #0x4                   	// #4
  4162f0:	csel	x15, x9, x8, eq  // eq = none
  4162f4:	sub	x8, x10, x24
  4162f8:	stur	x8, [x29, #-72]
  4162fc:	b	416318 <ferror@plt+0x13cc8>
  416300:	mov	x25, x19
  416304:	ldr	x19, [sp, #88]
  416308:	mov	w26, w20
  41630c:	add	x21, x21, #0x1
  416310:	cmp	x21, x25
  416314:	b.ge	4165c8 <ferror@plt+0x13f78>  // b.tcont
  416318:	add	x22, x22, x27
  41631c:	add	x9, x22, #0x4
  416320:	cmp	x9, x28
  416324:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  416328:	add	x10, x24, x22
  41632c:	tbnz	w26, #4, 416340 <ferror@plt+0x13cf0>
  416330:	ldrb	w8, [x10, #2]
  416334:	ldrb	w11, [x10, #3]
  416338:	ldrb	w12, [x10, #1]
  41633c:	b	416350 <ferror@plt+0x13d00>
  416340:	ldrb	w8, [x10, #1]
  416344:	ldrb	w11, [x10]
  416348:	ldrb	w12, [x10, #2]
  41634c:	add	x10, x10, #0x3
  416350:	lsl	x8, x8, #8
  416354:	bfi	x8, x11, #16, #8
  416358:	orr	x8, x8, x12
  41635c:	ldrb	w10, [x10]
  416360:	tbnz	w26, #1, 4163a8 <ferror@plt+0x13d58>
  416364:	add	x11, x22, #0x8
  416368:	cmp	x11, x28
  41636c:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  416370:	add	x11, x22, x24
  416374:	tst	w26, #0x10
  416378:	add	x13, x22, #0x5
  41637c:	add	x12, x11, #0x6
  416380:	add	x14, x11, #0x7
  416384:	csel	x11, x12, x14, eq  // eq = none
  416388:	csel	x12, x14, x12, eq  // eq = none
  41638c:	cmp	x13, x28
  416390:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  416394:	ldrb	w12, [x12]
  416398:	ldrb	w11, [x11]
  41639c:	bfi	x11, x12, #8, #8
  4163a0:	cbnz	x11, 41630c <ferror@plt+0x13cbc>
  4163a4:	b	4163ec <ferror@plt+0x13d9c>
  4163a8:	add	x9, x22, #0x10
  4163ac:	cmp	x9, x28
  4163b0:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  4163b4:	add	x9, x22, x24
  4163b8:	tst	w26, #0x10
  4163bc:	add	x12, x22, #0xd
  4163c0:	add	x11, x9, #0xe
  4163c4:	add	x13, x9, #0xf
  4163c8:	csel	x9, x11, x13, eq  // eq = none
  4163cc:	csel	x11, x13, x11, eq  // eq = none
  4163d0:	cmp	x12, x28
  4163d4:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  4163d8:	ldrb	w12, [x11]
  4163dc:	ldrb	w11, [x9]
  4163e0:	add	x9, x22, #0xc
  4163e4:	bfi	x11, x12, #8, #8
  4163e8:	cbnz	x11, 41630c <ferror@plt+0x13cbc>
  4163ec:	ldur	w11, [x29, #-84]
  4163f0:	ldrb	w9, [x24, x9]
  4163f4:	cmp	w11, #0x2b
  4163f8:	b.eq	416408 <ferror@plt+0x13db8>  // b.none
  4163fc:	ldur	w11, [x29, #-84]
  416400:	cmp	w11, #0x2
  416404:	b.ne	416414 <ferror@plt+0x13dc4>  // b.any
  416408:	and	w9, w9, #0xf
  41640c:	cmp	w9, #0xd
  416410:	b.eq	41630c <ferror@plt+0x13cbc>  // b.none
  416414:	ldr	x9, [sp, #104]
  416418:	lsl	x8, x8, #8
  41641c:	and	x8, x8, #0xffffff00
  416420:	orr	x8, x8, x10
  416424:	cmp	x8, x9
  416428:	b.cs	416a1c <ferror@plt+0x143cc>  // b.hs, b.nlast
  41642c:	ldr	x9, [sp, #96]
  416430:	add	x8, x8, x9
  416434:	cmp	x28, x8
  416438:	b.ls	416638 <ferror@plt+0x13fe8>  // b.plast
  41643c:	mov	x19, x25
  416440:	add	x25, x24, x8
  416444:	ldrb	w8, [x25]
  416448:	mov	w20, w26
  41644c:	cbz	w8, 416300 <ferror@plt+0x13cb0>
  416450:	mov	x0, x25
  416454:	mov	x26, x15
  416458:	bl	402030 <strlen@plt>
  41645c:	ldur	x8, [x29, #-64]
  416460:	cbz	x8, 4164c8 <ferror@plt+0x13e78>
  416464:	ldr	x27, [sp, #16]
  416468:	mov	x23, xzr
  41646c:	mov	x15, x26
  416470:	str	x0, [sp, #48]
  416474:	ldur	x8, [x29, #-72]
  416478:	add	x8, x23, x8
  41647c:	add	x8, x8, x15
  416480:	cmp	x28, x8
  416484:	b.ls	416638 <ferror@plt+0x13fe8>  // b.plast
  416488:	add	x1, x24, x8
  41648c:	mov	x0, x25
  416490:	bl	402390 <strcmp@plt>
  416494:	cbz	w0, 4164dc <ferror@plt+0x13e8c>
  416498:	ldur	x8, [x29, #-64]
  41649c:	add	x23, x23, #0x40
  4164a0:	add	x27, x27, #0x40
  4164a4:	mov	x15, x26
  4164a8:	cmp	x23, x8
  4164ac:	b.cc	416474 <ferror@plt+0x13e24>  // b.lo, b.ul, b.last
  4164b0:	ldp	x23, x27, [sp, #56]
  4164b4:	mov	x25, x19
  4164b8:	ldr	x19, [sp, #88]
  4164bc:	ldr	x0, [sp, #48]
  4164c0:	mov	x8, xzr
  4164c4:	b	4164d4 <ferror@plt+0x13e84>
  4164c8:	mov	x25, x19
  4164cc:	ldr	x19, [sp, #88]
  4164d0:	mov	x15, x26
  4164d4:	mov	w26, w20
  4164d8:	b	416588 <ferror@plt+0x13f38>
  4164dc:	mov	x15, x26
  4164e0:	cmp	w15, #0x9
  4164e4:	b.cs	416a6c <ferror@plt+0x1441c>  // b.hs, b.nlast
  4164e8:	mov	x25, x19
  4164ec:	mov	w26, w20
  4164f0:	tbnz	w20, #4, 41652c <ferror@plt+0x13edc>
  4164f4:	ldr	x19, [sp, #88]
  4164f8:	ldr	x0, [sp, #48]
  4164fc:	cbz	w15, 416558 <ferror@plt+0x13f08>
  416500:	mov	x9, xzr
  416504:	mov	x11, xzr
  416508:	add	x10, x27, x15
  41650c:	add	x8, x10, x9
  416510:	ldurb	w8, [x8, #-1]
  416514:	sub	x9, x9, #0x1
  416518:	cmn	x15, x9
  41651c:	bfi	x8, x11, #8, #56
  416520:	mov	x11, x8
  416524:	b.ne	41650c <ferror@plt+0x13ebc>  // b.any
  416528:	b	41655c <ferror@plt+0x13f0c>
  41652c:	ldr	x19, [sp, #88]
  416530:	ldr	x0, [sp, #48]
  416534:	cbz	w15, 416558 <ferror@plt+0x13f08>
  416538:	mov	x10, xzr
  41653c:	mov	x9, x15
  416540:	ldrb	w8, [x27], #1
  416544:	subs	x9, x9, #0x1
  416548:	bfi	x8, x10, #8, #56
  41654c:	mov	x10, x8
  416550:	b.ne	416540 <ferror@plt+0x13ef0>  // b.any
  416554:	b	41655c <ferror@plt+0x13f0c>
  416558:	mov	x8, xzr
  41655c:	ldur	x9, [x29, #-96]
  416560:	cbz	x9, 416584 <ferror@plt+0x13f34>
  416564:	ldr	x27, [sp, #64]
  416568:	lsr	x9, x23, #6
  41656c:	tbnz	w9, #31, 41657c <ferror@plt+0x13f2c>
  416570:	ldur	x10, [x29, #-96]
  416574:	mov	w11, #0x1                   	// #1
  416578:	strb	w11, [x10, w9, uxtw]
  41657c:	ldr	x23, [sp, #56]
  416580:	b	416588 <ferror@plt+0x13f38>
  416584:	ldp	x23, x27, [sp, #56]
  416588:	ldur	x9, [x29, #-80]
  41658c:	ldur	x10, [x29, #-104]
  416590:	add	x9, x9, x0
  416594:	add	x9, x9, #0x1
  416598:	stur	x9, [x29, #-80]
  41659c:	ldr	x9, [sp, #112]
  4165a0:	add	w10, w10, #0x1
  4165a4:	stur	x10, [x29, #-104]
  4165a8:	str	x8, [x9, x21, lsl #3]
  4165ac:	b	41630c <ferror@plt+0x13cbc>
  4165b0:	ldur	x0, [x29, #-96]
  4165b4:	bl	402400 <free@plt>
  4165b8:	mov	w24, #0xfffffff4            	// #-12
  4165bc:	b	41620c <ferror@plt+0x13bbc>
  4165c0:	stur	xzr, [x29, #-104]
  4165c4:	stur	xzr, [x29, #-80]
  4165c8:	cmp	w23, #0x1
  4165cc:	b.lt	416660 <ferror@plt+0x14010>  // b.tstop
  4165d0:	ldr	x28, [sp, #80]
  4165d4:	ldur	x22, [x29, #-96]
  4165d8:	cbz	x22, 416664 <ferror@plt+0x14014>
  4165dc:	ldur	x8, [x29, #-40]
  4165e0:	ldr	x9, [sp, #72]
  4165e4:	mov	w20, w23
  4165e8:	ldur	x23, [x29, #-104]
  4165ec:	add	x8, x9, x8
  4165f0:	sub	x21, x8, x24
  4165f4:	b	416624 <ferror@plt+0x13fd4>
  4165f8:	add	x0, x24, x21
  4165fc:	bl	402030 <strlen@plt>
  416600:	ldur	x8, [x29, #-80]
  416604:	add	w23, w23, #0x1
  416608:	add	x8, x8, x0
  41660c:	add	x8, x8, #0x1
  416610:	stur	x8, [x29, #-80]
  416614:	add	x22, x22, #0x1
  416618:	subs	x20, x20, #0x1
  41661c:	add	x21, x21, x28
  416620:	b.eq	416668 <ferror@plt+0x14018>  // b.none
  416624:	ldrb	w8, [x22]
  416628:	cbnz	w8, 416614 <ferror@plt+0x13fc4>
  41662c:	ldr	x8, [x19, #16]
  416630:	cmp	x8, x21
  416634:	b.hi	4165f8 <ferror@plt+0x13fa8>  // b.pmore
  416638:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  41663c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  416640:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  416644:	add	x0, x0, #0xe07
  416648:	add	x1, x1, #0xe1a
  41664c:	add	x3, x3, #0xe30
  416650:	mov	w2, #0xca                  	// #202
  416654:	bl	402590 <__assert_fail@plt>
  416658:	mov	w24, #0xfffffff4            	// #-12
  41665c:	b	41620c <ferror@plt+0x13bbc>
  416660:	ldr	x28, [sp, #80]
  416664:	ldur	x23, [x29, #-104]
  416668:	cbz	w23, 416898 <ferror@plt+0x14248>
  41666c:	ldur	x9, [x29, #-80]
  416670:	mov	w8, #0x18                  	// #24
  416674:	smaddl	x0, w23, w8, x9
  416678:	bl	4021c0 <malloc@plt>
  41667c:	ldr	x8, [sp, #24]
  416680:	ldur	x21, [x29, #-96]
  416684:	str	x0, [x8]
  416688:	cbz	x0, 4168b8 <ferror@plt+0x14268>
  41668c:	ldr	x10, [sp, #8]
  416690:	sxtw	x8, w23
  416694:	mov	w9, #0x18                  	// #24
  416698:	madd	x23, x8, x9, x0
  41669c:	cmp	w10, #0x2
  4166a0:	stur	x0, [x29, #-64]
  4166a4:	b.lt	4168d8 <ferror@plt+0x14288>  // b.tstop
  4166a8:	ldr	x9, [x19]
  4166ac:	ldr	x10, [sp, #32]
  4166b0:	ldr	x8, [x19, #16]
  4166b4:	sub	x10, x10, x9
  4166b8:	add	x20, x10, x27
  4166bc:	add	x10, x20, #0x4
  4166c0:	cmp	x10, x8
  4166c4:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  4166c8:	ldr	x10, [sp, #40]
  4166cc:	mov	w24, wzr
  4166d0:	mov	w22, #0x1                   	// #1
  4166d4:	sub	x21, x10, x9
  4166d8:	ldr	x9, [x19]
  4166dc:	add	x11, x9, x20
  4166e0:	tbnz	w26, #4, 4166f4 <ferror@plt+0x140a4>
  4166e4:	ldrb	w10, [x11, #2]
  4166e8:	ldrb	w12, [x11, #3]
  4166ec:	ldrb	w13, [x11, #1]
  4166f0:	b	416704 <ferror@plt+0x140b4>
  4166f4:	ldrb	w10, [x11, #1]
  4166f8:	ldrb	w12, [x11]
  4166fc:	ldrb	w13, [x11, #2]
  416700:	add	x11, x11, #0x3
  416704:	lsl	x10, x10, #8
  416708:	bfi	x10, x12, #16, #8
  41670c:	orr	x10, x10, x13
  416710:	ldrb	w11, [x11]
  416714:	tbnz	w26, #1, 416760 <ferror@plt+0x14110>
  416718:	add	x12, x20, #0x8
  41671c:	cmp	x12, x8
  416720:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  416724:	add	x12, x9, x20
  416728:	tst	w26, #0x10
  41672c:	add	x14, x20, #0x5
  416730:	add	x13, x12, #0x6
  416734:	add	x15, x12, #0x7
  416738:	csel	x12, x13, x15, eq  // eq = none
  41673c:	csel	x13, x15, x13, eq  // eq = none
  416740:	cmp	x14, x8
  416744:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  416748:	ldrb	w14, [x13]
  41674c:	ldrb	w12, [x12]
  416750:	add	x13, x20, #0x4
  416754:	bfi	x12, x14, #8, #8
  416758:	cbnz	x12, 416854 <ferror@plt+0x14204>
  41675c:	b	4167a4 <ferror@plt+0x14154>
  416760:	add	x12, x20, #0x10
  416764:	cmp	x12, x8
  416768:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  41676c:	add	x12, x9, x20
  416770:	tst	w26, #0x10
  416774:	add	x14, x20, #0xd
  416778:	add	x13, x12, #0xe
  41677c:	add	x15, x12, #0xf
  416780:	csel	x12, x13, x15, eq  // eq = none
  416784:	csel	x13, x15, x13, eq  // eq = none
  416788:	cmp	x14, x8
  41678c:	b.hi	416878 <ferror@plt+0x14228>  // b.pmore
  416790:	ldrb	w13, [x13]
  416794:	ldrb	w12, [x12]
  416798:	bfi	x12, x13, #8, #8
  41679c:	add	x13, x20, #0xc
  4167a0:	cbnz	x12, 416854 <ferror@plt+0x14204>
  4167a4:	ldrb	w12, [x9, x13]
  4167a8:	ldur	w13, [x29, #-84]
  4167ac:	cmp	w13, #0x2b
  4167b0:	b.eq	4167c0 <ferror@plt+0x14170>  // b.none
  4167b4:	ldur	w13, [x29, #-84]
  4167b8:	cmp	w13, #0x2
  4167bc:	b.ne	4167cc <ferror@plt+0x1417c>  // b.any
  4167c0:	and	x13, x12, #0xf
  4167c4:	cmp	x13, #0xd
  4167c8:	b.eq	416854 <ferror@plt+0x14204>  // b.none
  4167cc:	lsl	x10, x10, #8
  4167d0:	and	x10, x10, #0xffffff00
  4167d4:	orr	x10, x10, x11
  4167d8:	add	x10, x10, x21
  4167dc:	cmp	x8, x10
  4167e0:	b.ls	416638 <ferror@plt+0x13fe8>  // b.plast
  4167e4:	add	x26, x9, x10
  4167e8:	ldrb	w8, [x26]
  4167ec:	cbz	w8, 416854 <ferror@plt+0x14204>
  4167f0:	and	x8, x12, #0xf0
  4167f4:	cmp	x8, #0x20
  4167f8:	mov	w8, #0x55                  	// #85
  4167fc:	mov	w9, #0x57                  	// #87
  416800:	mov	x0, x26
  416804:	csel	w28, w9, w8, eq  // eq = none
  416808:	bl	402030 <strlen@plt>
  41680c:	ldr	x8, [sp, #112]
  416810:	ldur	x9, [x29, #-64]
  416814:	mov	w10, #0x18                  	// #24
  416818:	mov	x27, x0
  41681c:	ldr	x8, [x8, x22, lsl #3]
  416820:	smaddl	x9, w24, w10, x9
  416824:	str	w28, [x9, #8]
  416828:	ldr	x28, [sp, #80]
  41682c:	mov	x0, x23
  416830:	mov	x1, x26
  416834:	mov	x2, x27
  416838:	str	x8, [x9]
  41683c:	str	x23, [x9, #16]
  416840:	bl	401ff0 <memcpy@plt>
  416844:	add	x23, x23, x27
  416848:	ldr	x27, [sp, #64]
  41684c:	strb	wzr, [x23], #1
  416850:	add	w24, w24, #0x1
  416854:	add	x22, x22, #0x1
  416858:	cmp	x22, x25
  41685c:	b.ge	4168e0 <ferror@plt+0x14290>  // b.tcont
  416860:	ldr	x8, [x19, #16]
  416864:	ldr	w26, [x19, #24]
  416868:	add	x20, x20, x27
  41686c:	add	x9, x20, #0x4
  416870:	cmp	x9, x8
  416874:	b.ls	4166d8 <ferror@plt+0x14088>  // b.plast
  416878:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  41687c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  416880:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  416884:	add	x0, x0, #0xec7
  416888:	add	x1, x1, #0xe1a
  41688c:	add	x3, x3, #0xe84
  416890:	mov	w2, #0x89                  	// #137
  416894:	bl	402590 <__assert_fail@plt>
  416898:	ldur	x0, [x29, #-96]
  41689c:	bl	402400 <free@plt>
  4168a0:	ldr	x0, [sp, #112]
  4168a4:	bl	402400 <free@plt>
  4168a8:	ldr	x8, [sp, #24]
  4168ac:	mov	w24, wzr
  4168b0:	str	xzr, [x8]
  4168b4:	b	41620c <ferror@plt+0x13bbc>
  4168b8:	mov	x0, x21
  4168bc:	bl	402400 <free@plt>
  4168c0:	ldr	x0, [sp, #112]
  4168c4:	bl	402400 <free@plt>
  4168c8:	bl	4025a0 <__errno_location@plt>
  4168cc:	ldr	w8, [x0]
  4168d0:	neg	w24, w8
  4168d4:	b	41620c <ferror@plt+0x13bbc>
  4168d8:	mov	w24, wzr
  4168dc:	b	4168e4 <ferror@plt+0x14294>
  4168e0:	ldur	x21, [x29, #-96]
  4168e4:	ldr	x0, [sp, #112]
  4168e8:	bl	402400 <free@plt>
  4168ec:	ldr	x10, [sp, #72]
  4168f0:	ldur	x25, [x29, #-64]
  4168f4:	cbz	x21, 41620c <ferror@plt+0x13bbc>
  4168f8:	ldr	x11, [sp, #56]
  4168fc:	cmp	w11, #0x1
  416900:	b.lt	416a54 <ferror@plt+0x14404>  // b.tstop
  416904:	ldur	x8, [x29, #-40]
  416908:	ldr	x9, [x19]
  41690c:	cmp	w10, #0x9
  416910:	mov	w20, w11
  416914:	b.cs	416a30 <ferror@plt+0x143e0>  // b.hs, b.nlast
  416918:	mov	x26, xzr
  41691c:	sub	x27, x8, x9
  416920:	sub	x8, x10, #0x1
  416924:	stp	x8, x27, [x29, #-80]
  416928:	b	416980 <ferror@plt+0x14330>
  41692c:	ldr	x28, [sp, #80]
  416930:	mov	x8, xzr
  416934:	mov	w9, #0x18                  	// #24
  416938:	smaddl	x9, w24, w9, x25
  41693c:	str	x8, [x9]
  416940:	mov	w8, #0x55                  	// #85
  416944:	mov	x0, x23
  416948:	mov	x1, x21
  41694c:	mov	x2, x22
  416950:	str	w8, [x9, #8]
  416954:	str	x23, [x9, #16]
  416958:	bl	401ff0 <memcpy@plt>
  41695c:	ldr	x10, [sp, #72]
  416960:	ldur	x21, [x29, #-96]
  416964:	add	x23, x23, x22
  416968:	strb	wzr, [x23], #1
  41696c:	add	w24, w24, #0x1
  416970:	add	x26, x26, #0x1
  416974:	cmp	x26, x20
  416978:	add	x27, x27, x28
  41697c:	b.eq	416a54 <ferror@plt+0x14404>  // b.none
  416980:	ldrb	w8, [x21, x26]
  416984:	cbnz	w8, 416970 <ferror@plt+0x14320>
  416988:	ldur	x8, [x29, #-72]
  41698c:	ldr	x9, [x19, #16]
  416990:	madd	x8, x28, x26, x8
  416994:	add	x8, x8, x10
  416998:	cmp	x9, x8
  41699c:	b.ls	416638 <ferror@plt+0x13fe8>  // b.plast
  4169a0:	ldr	x28, [x19]
  4169a4:	add	x21, x28, x8
  4169a8:	mov	x0, x21
  4169ac:	bl	402030 <strlen@plt>
  4169b0:	ldrb	w8, [x19, #24]
  4169b4:	mov	x22, x0
  4169b8:	tbnz	w8, #4, 4169f0 <ferror@plt+0x143a0>
  4169bc:	ldr	x10, [sp, #72]
  4169c0:	cbz	w10, 41692c <ferror@plt+0x142dc>
  4169c4:	ldur	x8, [x29, #-80]
  4169c8:	mov	x11, xzr
  4169cc:	add	x9, x28, x8
  4169d0:	ldr	x28, [sp, #80]
  4169d4:	ldrb	w8, [x9, x27]
  4169d8:	sub	x10, x10, #0x1
  4169dc:	sub	x9, x9, #0x1
  4169e0:	bfi	x8, x11, #8, #56
  4169e4:	mov	x11, x8
  4169e8:	cbnz	x10, 4169d4 <ferror@plt+0x14384>
  4169ec:	b	416934 <ferror@plt+0x142e4>
  4169f0:	ldr	x10, [sp, #72]
  4169f4:	cbz	w10, 41692c <ferror@plt+0x142dc>
  4169f8:	add	x9, x28, x27
  4169fc:	ldr	x28, [sp, #80]
  416a00:	mov	x11, xzr
  416a04:	ldrb	w8, [x9], #1
  416a08:	subs	x10, x10, #0x1
  416a0c:	bfi	x8, x11, #8, #56
  416a10:	mov	x11, x8
  416a14:	b.ne	416a04 <ferror@plt+0x143b4>  // b.any
  416a18:	b	416934 <ferror@plt+0x142e4>
  416a1c:	ldur	x0, [x29, #-96]
  416a20:	bl	402400 <free@plt>
  416a24:	ldr	x0, [sp, #112]
  416a28:	bl	402400 <free@plt>
  416a2c:	b	416208 <ferror@plt+0x13bb8>
  416a30:	add	x8, x10, x8
  416a34:	sub	x8, x8, x9
  416a38:	mov	x9, x21
  416a3c:	ldrb	w10, [x9]
  416a40:	cbz	w10, 416a60 <ferror@plt+0x14410>
  416a44:	add	x8, x8, x28
  416a48:	subs	x20, x20, #0x1
  416a4c:	add	x9, x9, #0x1
  416a50:	b.ne	416a3c <ferror@plt+0x143ec>  // b.any
  416a54:	mov	x0, x21
  416a58:	bl	402400 <free@plt>
  416a5c:	b	41620c <ferror@plt+0x13bbc>
  416a60:	ldr	x9, [x19, #16]
  416a64:	cmp	x9, x8
  416a68:	b.ls	416638 <ferror@plt+0x13fe8>  // b.plast
  416a6c:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  416a70:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  416a74:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  416a78:	add	x0, x0, #0xe6b
  416a7c:	add	x1, x1, #0xe1a
  416a80:	add	x3, x3, #0xe84
  416a84:	mov	w2, #0x88                  	// #136
  416a88:	bl	402590 <__assert_fail@plt>
  416a8c:	stp	x29, x30, [sp, #-48]!
  416a90:	str	x21, [sp, #16]
  416a94:	stp	x20, x19, [sp, #32]
  416a98:	mov	x29, sp
  416a9c:	mov	x19, x1
  416aa0:	mov	x21, x0
  416aa4:	bl	4141d8 <ferror@plt+0x11b88>
  416aa8:	mov	x20, x0
  416aac:	mov	x0, x21
  416ab0:	bl	4141d0 <ferror@plt+0x11b80>
  416ab4:	cmp	x20, #0x1c
  416ab8:	b.lt	416b88 <ferror@plt+0x14538>  // b.tstop
  416abc:	add	x8, x20, x0
  416ac0:	ldur	x9, [x8, #-28]
  416ac4:	mov	x10, #0x4d7e                	// #19838
  416ac8:	mov	x11, #0x6973                	// #26995
  416acc:	ldur	x12, [x8, #-20]
  416ad0:	movk	x10, #0x646f, lsl #16
  416ad4:	movk	x11, #0x6e67, lsl #16
  416ad8:	movk	x10, #0x6c75, lsl #32
  416adc:	movk	x11, #0x7461, lsl #32
  416ae0:	movk	x10, #0x2065, lsl #48
  416ae4:	movk	x11, #0x7275, lsl #48
  416ae8:	eor	x9, x9, x10
  416aec:	ldur	x10, [x8, #-12]
  416af0:	eor	x11, x12, x11
  416af4:	mov	x12, #0x2065                	// #8293
  416af8:	movk	x12, #0x7061, lsl #16
  416afc:	ldur	w8, [x8, #-4]
  416b00:	movk	x12, #0x6570, lsl #32
  416b04:	movk	x12, #0x646e, lsl #48
  416b08:	eor	x10, x10, x12
  416b0c:	mov	w12, #0x6465                	// #25701
  416b10:	movk	w12, #0xa7e, lsl #16
  416b14:	eor	x8, x8, x12
  416b18:	orr	x9, x9, x11
  416b1c:	orr	x8, x10, x8
  416b20:	orr	x8, x9, x8
  416b24:	cmp	x8, #0x0
  416b28:	cset	w9, ne  // ne = any
  416b2c:	subs	x11, x20, #0x28
  416b30:	mov	w8, wzr
  416b34:	b.lt	416b8c <ferror@plt+0x1453c>  // b.tstop
  416b38:	cbnz	w9, 416b8c <ferror@plt+0x1453c>
  416b3c:	add	x13, x0, x11
  416b40:	ldrb	w8, [x13]
  416b44:	cmp	x8, #0x1
  416b48:	b.hi	416b88 <ferror@plt+0x14538>  // b.pmore
  416b4c:	ldrb	w9, [x13, #1]
  416b50:	cmp	x9, #0x7
  416b54:	b.hi	416b88 <ferror@plt+0x14538>  // b.pmore
  416b58:	ldrb	w10, [x13, #2]
  416b5c:	cmp	x10, #0x2
  416b60:	b.hi	416b88 <ferror@plt+0x14538>  // b.pmore
  416b64:	ldr	w14, [x13, #8]
  416b68:	cbz	w14, 416b88 <ferror@plt+0x14538>
  416b6c:	ldrb	w12, [x13, #3]
  416b70:	ldrb	w13, [x13, #4]
  416b74:	rev	w14, w14
  416b78:	add	x15, x12, x14
  416b7c:	add	x15, x15, x13
  416b80:	cmp	x11, x15
  416b84:	b.ge	416ba0 <ferror@plt+0x14550>  // b.tcont
  416b88:	mov	w8, wzr
  416b8c:	ldp	x20, x19, [sp, #32]
  416b90:	ldr	x21, [sp, #16]
  416b94:	mov	w0, w8
  416b98:	ldp	x29, x30, [sp], #48
  416b9c:	ret
  416ba0:	cmp	w10, #0x2
  416ba4:	b.ne	416bc0 <ferror@plt+0x14570>  // b.any
  416ba8:	adrp	x8, 41b000 <ferror@plt+0x189b0>
  416bac:	adrp	x9, 41b000 <ferror@plt+0x189b0>
  416bb0:	add	x8, x8, #0xfdd
  416bb4:	add	x9, x9, #0xfb9
  416bb8:	stp	x8, x9, [x19, #40]
  416bbc:	b	416c10 <ferror@plt+0x145c0>
  416bc0:	sub	x11, x11, x14
  416bc4:	str	x14, [x19, #64]
  416bc8:	adrp	x14, 42c000 <ferror@plt+0x299b0>
  416bcc:	add	x14, x14, #0xdc0
  416bd0:	adrp	x15, 42c000 <ferror@plt+0x299b0>
  416bd4:	ldr	x8, [x14, x8, lsl #3]
  416bd8:	adrp	x14, 42c000 <ferror@plt+0x299b0>
  416bdc:	add	x15, x15, #0xd68
  416be0:	add	x14, x14, #0xda8
  416be4:	ldr	x9, [x15, x9, lsl #3]
  416be8:	ldr	x10, [x14, x10, lsl #3]
  416bec:	add	x15, x0, x11
  416bf0:	sub	x11, x11, x13
  416bf4:	add	x14, x0, x11
  416bf8:	sub	x11, x11, x12
  416bfc:	add	x11, x0, x11
  416c00:	stp	x14, x13, [x19, #16]
  416c04:	stp	x11, x12, [x19]
  416c08:	stp	x8, x9, [x19, #32]
  416c0c:	stp	x10, x15, [x19, #48]
  416c10:	mov	w8, #0x1                   	// #1
  416c14:	b	416b8c <ferror@plt+0x1453c>
  416c18:	ldr	x1, [x0, #72]
  416c1c:	cbz	x1, 416c24 <ferror@plt+0x145d4>
  416c20:	br	x1
  416c24:	ret
  416c28:	stp	xzr, xzr, [x0]
  416c2c:	ret
  416c30:	ldr	x0, [x0]
  416c34:	b	402400 <free@plt>
  416c38:	stp	x29, x30, [sp, #-32]!
  416c3c:	stp	x20, x19, [sp, #16]
  416c40:	ldr	w8, [x0, #12]
  416c44:	mov	x20, x0
  416c48:	ldr	x0, [x0]
  416c4c:	mov	x29, sp
  416c50:	add	w1, w8, #0x1
  416c54:	bl	402260 <realloc@plt>
  416c58:	mov	x19, x0
  416c5c:	cbz	x0, 416c78 <ferror@plt+0x14628>
  416c60:	ldr	w8, [x20, #12]
  416c64:	strb	wzr, [x19, x8]
  416c68:	mov	x0, x19
  416c6c:	ldp	x20, x19, [sp, #16]
  416c70:	ldp	x29, x30, [sp], #32
  416c74:	ret
  416c78:	ldr	x0, [x20]
  416c7c:	bl	402400 <free@plt>
  416c80:	mov	x0, x19
  416c84:	ldp	x20, x19, [sp, #16]
  416c88:	ldp	x29, x30, [sp], #32
  416c8c:	ret
  416c90:	stp	x29, x30, [sp, #-32]!
  416c94:	stp	x20, x19, [sp, #16]
  416c98:	ldp	w10, w8, [x0, #8]
  416c9c:	mov	x19, x0
  416ca0:	mov	x29, sp
  416ca4:	add	w9, w8, #0x1
  416ca8:	cmp	w10, w9
  416cac:	b.cs	416ce0 <ferror@plt+0x14690>  // b.hs, b.nlast
  416cb0:	add	x8, x9, #0x80
  416cb4:	ldr	x0, [x19]
  416cb8:	and	x8, x8, #0x1ffffff80
  416cbc:	tst	x9, #0x7f
  416cc0:	csel	x20, x9, x8, eq  // eq = none
  416cc4:	mov	x1, x20
  416cc8:	bl	402260 <realloc@plt>
  416ccc:	cbz	x20, 416ce8 <ferror@plt+0x14698>
  416cd0:	cbnz	x0, 416ce8 <ferror@plt+0x14698>
  416cd4:	ldp	x20, x19, [sp, #16]
  416cd8:	ldp	x29, x30, [sp], #32
  416cdc:	ret
  416ce0:	ldr	x0, [x19]
  416ce4:	b	416cf4 <ferror@plt+0x146a4>
  416ce8:	ldr	w8, [x19, #12]
  416cec:	str	x0, [x19]
  416cf0:	str	w20, [x19, #8]
  416cf4:	strb	wzr, [x0, w8, uxtw]
  416cf8:	ldr	x0, [x19]
  416cfc:	ldp	x20, x19, [sp, #16]
  416d00:	ldp	x29, x30, [sp], #32
  416d04:	ret
  416d08:	stp	x29, x30, [sp, #-48]!
  416d0c:	str	x21, [sp, #16]
  416d10:	stp	x20, x19, [sp, #32]
  416d14:	ldp	w10, w8, [x0, #8]
  416d18:	mov	x19, x0
  416d1c:	mov	w20, w1
  416d20:	mov	x29, sp
  416d24:	add	w9, w8, #0x1
  416d28:	cmp	w10, w9
  416d2c:	b.cs	416d64 <ferror@plt+0x14714>  // b.hs, b.nlast
  416d30:	add	x8, x9, #0x80
  416d34:	ldr	x0, [x19]
  416d38:	and	x8, x8, #0x1ffffff80
  416d3c:	tst	x9, #0x7f
  416d40:	csel	x21, x9, x8, eq  // eq = none
  416d44:	mov	x1, x21
  416d48:	bl	402260 <realloc@plt>
  416d4c:	cbz	x21, 416d6c <ferror@plt+0x1471c>
  416d50:	cbnz	x0, 416d6c <ferror@plt+0x1471c>
  416d54:	ldp	x20, x19, [sp, #32]
  416d58:	ldr	x21, [sp, #16]
  416d5c:	ldp	x29, x30, [sp], #48
  416d60:	ret
  416d64:	ldr	x0, [x19]
  416d68:	b	416d78 <ferror@plt+0x14728>
  416d6c:	ldr	w8, [x19, #12]
  416d70:	str	x0, [x19]
  416d74:	str	w21, [x19, #8]
  416d78:	strb	w20, [x0, w8, uxtw]
  416d7c:	ldr	w8, [x19, #12]
  416d80:	mov	w0, #0x1                   	// #1
  416d84:	add	w8, w8, #0x1
  416d88:	str	w8, [x19, #12]
  416d8c:	ldp	x20, x19, [sp, #32]
  416d90:	ldr	x21, [sp, #16]
  416d94:	ldp	x29, x30, [sp], #48
  416d98:	ret
  416d9c:	stp	x29, x30, [sp, #-48]!
  416da0:	stp	x22, x21, [sp, #16]
  416da4:	stp	x20, x19, [sp, #32]
  416da8:	mov	x29, sp
  416dac:	cbz	x1, 416e48 <ferror@plt+0x147f8>
  416db0:	mov	x19, x0
  416db4:	cbz	x0, 416e68 <ferror@plt+0x14818>
  416db8:	mov	x0, x1
  416dbc:	mov	x20, x1
  416dc0:	bl	402030 <strlen@plt>
  416dc4:	ldp	w10, w8, [x19, #8]
  416dc8:	mov	x21, x0
  416dcc:	add	w9, w8, w21
  416dd0:	cmp	w10, w9
  416dd4:	b.cs	416e04 <ferror@plt+0x147b4>  // b.hs, b.nlast
  416dd8:	add	x8, x9, #0x80
  416ddc:	ldr	x0, [x19]
  416de0:	and	x8, x8, #0x1ffffff80
  416de4:	tst	x9, #0x7f
  416de8:	csel	x22, x9, x8, eq  // eq = none
  416dec:	mov	x1, x22
  416df0:	bl	402260 <realloc@plt>
  416df4:	cbz	x22, 416e0c <ferror@plt+0x147bc>
  416df8:	cbnz	x0, 416e0c <ferror@plt+0x147bc>
  416dfc:	mov	w21, wzr
  416e00:	b	416e34 <ferror@plt+0x147e4>
  416e04:	ldr	x0, [x19]
  416e08:	b	416e18 <ferror@plt+0x147c8>
  416e0c:	ldr	w8, [x19, #12]
  416e10:	str	x0, [x19]
  416e14:	str	w22, [x19, #8]
  416e18:	add	x0, x0, w8, uxtw
  416e1c:	and	x2, x21, #0xffffffff
  416e20:	mov	x1, x20
  416e24:	bl	401ff0 <memcpy@plt>
  416e28:	ldr	w8, [x19, #12]
  416e2c:	add	w8, w8, w21
  416e30:	str	w8, [x19, #12]
  416e34:	mov	w0, w21
  416e38:	ldp	x20, x19, [sp, #32]
  416e3c:	ldp	x22, x21, [sp, #16]
  416e40:	ldp	x29, x30, [sp], #48
  416e44:	ret
  416e48:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  416e4c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  416e50:	adrp	x3, 41c000 <ferror@plt+0x199b0>
  416e54:	add	x0, x0, #0xfed
  416e58:	add	x1, x1, #0xff9
  416e5c:	add	x3, x3, #0x9
  416e60:	mov	w2, #0x62                  	// #98
  416e64:	bl	402590 <__assert_fail@plt>
  416e68:	adrp	x0, 41c000 <ferror@plt+0x199b0>
  416e6c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  416e70:	adrp	x3, 41c000 <ferror@plt+0x199b0>
  416e74:	add	x0, x0, #0x46
  416e78:	add	x1, x1, #0xff9
  416e7c:	add	x3, x3, #0x9
  416e80:	mov	w2, #0x63                  	// #99
  416e84:	bl	402590 <__assert_fail@plt>
  416e88:	stp	x29, x30, [sp, #-16]!
  416e8c:	ldr	w8, [x0, #12]
  416e90:	mov	x29, sp
  416e94:	cbz	w8, 416ea8 <ferror@plt+0x14858>
  416e98:	sub	w8, w8, #0x1
  416e9c:	str	w8, [x0, #12]
  416ea0:	ldp	x29, x30, [sp], #16
  416ea4:	ret
  416ea8:	adrp	x0, 41c000 <ferror@plt+0x199b0>
  416eac:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  416eb0:	adrp	x3, 41c000 <ferror@plt+0x199b0>
  416eb4:	add	x0, x0, #0x52
  416eb8:	add	x1, x1, #0xff9
  416ebc:	add	x3, x3, #0x60
  416ec0:	mov	w2, #0x72                  	// #114
  416ec4:	bl	402590 <__assert_fail@plt>
  416ec8:	stp	x29, x30, [sp, #-16]!
  416ecc:	ldr	w8, [x0, #12]
  416ed0:	mov	x29, sp
  416ed4:	subs	w8, w8, w1
  416ed8:	b.cc	416ee8 <ferror@plt+0x14898>  // b.lo, b.ul, b.last
  416edc:	str	w8, [x0, #12]
  416ee0:	ldp	x29, x30, [sp], #16
  416ee4:	ret
  416ee8:	adrp	x0, 41c000 <ferror@plt+0x199b0>
  416eec:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  416ef0:	adrp	x3, 41c000 <ferror@plt+0x199b0>
  416ef4:	add	x0, x0, #0x85
  416ef8:	add	x1, x1, #0xff9
  416efc:	add	x3, x3, #0x94
  416f00:	mov	w2, #0x78                  	// #120
  416f04:	bl	402590 <__assert_fail@plt>
  416f08:	str	wzr, [x0, #12]
  416f0c:	ret
  416f10:	stp	x29, x30, [sp, #-64]!
  416f14:	mov	x29, sp
  416f18:	stp	x19, x20, [sp, #16]
  416f1c:	adrp	x20, 42c000 <ferror@plt+0x299b0>
  416f20:	add	x20, x20, #0xcb0
  416f24:	stp	x21, x22, [sp, #32]
  416f28:	adrp	x21, 42c000 <ferror@plt+0x299b0>
  416f2c:	add	x21, x21, #0xca8
  416f30:	sub	x20, x20, x21
  416f34:	mov	w22, w0
  416f38:	stp	x23, x24, [sp, #48]
  416f3c:	mov	x23, x1
  416f40:	mov	x24, x2
  416f44:	bl	401fb8 <memcpy@plt-0x38>
  416f48:	cmp	xzr, x20, asr #3
  416f4c:	b.eq	416f78 <ferror@plt+0x14928>  // b.none
  416f50:	asr	x20, x20, #3
  416f54:	mov	x19, #0x0                   	// #0
  416f58:	ldr	x3, [x21, x19, lsl #3]
  416f5c:	mov	x2, x24
  416f60:	add	x19, x19, #0x1
  416f64:	mov	x1, x23
  416f68:	mov	w0, w22
  416f6c:	blr	x3
  416f70:	cmp	x20, x19
  416f74:	b.ne	416f58 <ferror@plt+0x14908>  // b.any
  416f78:	ldp	x19, x20, [sp, #16]
  416f7c:	ldp	x21, x22, [sp, #32]
  416f80:	ldp	x23, x24, [sp, #48]
  416f84:	ldp	x29, x30, [sp], #64
  416f88:	ret
  416f8c:	nop
  416f90:	ret

Disassembly of section .fini:

0000000000416f94 <.fini>:
  416f94:	stp	x29, x30, [sp, #-16]!
  416f98:	mov	x29, sp
  416f9c:	ldp	x29, x30, [sp], #16
  416fa0:	ret
