<RadiantSimulationProject stage="0" language="1" version="2.0" path="simulation" simType="ModelSim" name="simulation_7">
    <Source langstandard="System Verilog" path="source/impl_1/final_proj.sv" worklib="work" type="VERILOG" include="none"/>
    <Source langstandard="" path="source/impl_1/testbench.sv" worklib="" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_ice40up"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <Udo value=""/>
    <TopModule instance="" language="VERILOG" name="testbench"/>
</RadiantSimulationProject>
