{
  "design": {
    "design_info": {
      "boundary_crc": "0xF7E90559DBE54173",
      "device": "xc7s25csga324-1",
      "gen_directory": "../../../../man_bram.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "UART_0": "",
      "proc_sys_reset_0": "",
      "to_ram_0": "",
      "RAM64_0": "",
      "DummyFFT_0": "",
      "RAM128_0": "",
      "ToUART_0": "",
      "system_ila_1": ""
    },
    "ports": {
      "UART_RXD_0": {
        "direction": "I"
      },
      "UART_TXD_0": {
        "direction": "O"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ext_reset_in_0"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ext_reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "UART_0": {
        "vlnv": "xilinx.com:module_ref:UART:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_UART_0_2",
        "xci_path": "ip\\design_1_UART_0_2\\design_1_UART_0_2.xci",
        "inst_hier_path": "UART_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RST",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "RST": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "UART_TXD": {
            "direction": "O"
          },
          "UART_RXD": {
            "direction": "I"
          },
          "DIN": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "DIN_VLD": {
            "direction": "I"
          },
          "DIN_RDY": {
            "direction": "O"
          },
          "DOUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DOUT_VLD": {
            "direction": "O"
          },
          "FRAME_ERROR": {
            "direction": "O"
          },
          "PARITY_ERROR": {
            "direction": "O"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "to_ram_0": {
        "vlnv": "xilinx.com:module_ref:to_ram:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_to_ram_0_0",
        "xci_path": "ip\\design_1_to_ram_0_0\\design_1_to_ram_0_0.xci",
        "inst_hier_path": "to_ram_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "to_ram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst_n",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_d_valid": {
            "direction": "I"
          },
          "i_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "o_Data_Rd": {
            "direction": "O"
          },
          "o_wr_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_wr_dv": {
            "direction": "O"
          },
          "o_wr_data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "RAM64_0": {
        "vlnv": "xilinx.com:module_ref:RAM64:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_RAM64_0_0",
        "xci_path": "ip\\design_1_RAM64_0_0\\design_1_RAM64_0_0.xci",
        "inst_hier_path": "RAM64_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RAM64",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Wr_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_Wr_Addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_Wr_DV": {
            "direction": "I"
          },
          "i_Wr_Data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_Rd_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_Rd_Addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_Rd_En": {
            "direction": "I"
          },
          "o_Rd_DV": {
            "direction": "O"
          },
          "o_Rd_Data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "DummyFFT_0": {
        "vlnv": "xilinx.com:module_ref:DummyFFT:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_DummyFFT_0_0",
        "xci_path": "ip\\design_1_DummyFFT_0_0\\design_1_DummyFFT_0_0.xci",
        "inst_hier_path": "DummyFFT_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DummyFFT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_64": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_Rd_DV": {
            "direction": "I"
          },
          "i_Data_Rd": {
            "direction": "I"
          },
          "o_128": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "o_DV": {
            "direction": "O"
          },
          "o_Rd_En": {
            "direction": "O"
          },
          "o_Rd_Addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_Wr_Addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "RAM128_0": {
        "vlnv": "xilinx.com:module_ref:RAM128:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_RAM128_0_0",
        "xci_path": "ip\\design_1_RAM128_0_0\\design_1_RAM128_0_0.xci",
        "inst_hier_path": "RAM128_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RAM128",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Wr_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_Wr_Addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_Wr_DV": {
            "direction": "I"
          },
          "i_Wr_Data": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "i_Rd_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_Rd_Addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_Rd_En": {
            "direction": "I"
          },
          "o_Rd_DV": {
            "direction": "O"
          },
          "o_Rd_Data": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "o_RAM_Full": {
            "direction": "O"
          }
        }
      },
      "ToUART_0": {
        "vlnv": "xilinx.com:module_ref:ToUART:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ToUART_0_1",
        "xci_path": "ip\\design_1_ToUART_0_1\\design_1_ToUART_0_1.xci",
        "inst_hier_path": "ToUART_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ToUART",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_128": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "i_Valid": {
            "direction": "I"
          },
          "i_Ram_Full": {
            "direction": "I"
          },
          "o_Ready": {
            "direction": "O"
          },
          "o_Rd_En": {
            "direction": "O"
          },
          "o_Rd_Addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_UART_Data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_UART_Valid": {
            "direction": "O"
          },
          "i_UART_Ready": {
            "direction": "I"
          }
        }
      },
      "system_ila_1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "21",
        "xci_name": "design_1_system_ila_1_1",
        "xci_path": "ip\\design_1_system_ila_1_1\\design_1_system_ila_1_1.xci",
        "inst_hier_path": "system_ila_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "DummyFFT_0_o_128": {
        "ports": [
          "DummyFFT_0/o_128",
          "RAM128_0/i_Wr_Data"
        ]
      },
      "DummyFFT_0_o_DV": {
        "ports": [
          "DummyFFT_0/o_DV",
          "RAM128_0/i_Wr_DV"
        ]
      },
      "DummyFFT_0_o_Rd_Addr": {
        "ports": [
          "DummyFFT_0/o_Rd_Addr",
          "RAM64_0/i_Rd_Addr"
        ]
      },
      "DummyFFT_0_o_Rd_En": {
        "ports": [
          "DummyFFT_0/o_Rd_En",
          "RAM64_0/i_Rd_En"
        ]
      },
      "DummyFFT_0_o_Wr_Addr": {
        "ports": [
          "DummyFFT_0/o_Wr_Addr",
          "RAM128_0/i_Wr_Addr"
        ]
      },
      "RAM128_0_o_RAM_Full": {
        "ports": [
          "RAM128_0/o_RAM_Full",
          "ToUART_0/i_Ram_Full",
          "system_ila_1/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "RAM128_0_o_Rd_DV": {
        "ports": [
          "RAM128_0/o_Rd_DV",
          "ToUART_0/i_Valid"
        ]
      },
      "RAM128_0_o_Rd_Data": {
        "ports": [
          "RAM128_0/o_Rd_Data",
          "ToUART_0/i_128",
          "system_ila_1/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "RAM64_0_o_Rd_DV": {
        "ports": [
          "RAM64_0/o_Rd_DV",
          "DummyFFT_0/i_Rd_DV"
        ]
      },
      "RAM64_0_o_Rd_Data": {
        "ports": [
          "RAM64_0/o_Rd_Data",
          "DummyFFT_0/i_64"
        ]
      },
      "ToUART_0_o_Rd_Addr": {
        "ports": [
          "ToUART_0/o_Rd_Addr",
          "RAM128_0/i_Rd_Addr"
        ]
      },
      "ToUART_0_o_Rd_En": {
        "ports": [
          "ToUART_0/o_Rd_En",
          "RAM128_0/i_Rd_En"
        ]
      },
      "ToUART_0_o_UART_Data": {
        "ports": [
          "ToUART_0/o_UART_Data",
          "UART_0/DIN"
        ]
      },
      "ToUART_0_o_UART_Valid": {
        "ports": [
          "ToUART_0/o_UART_Valid",
          "UART_0/DIN_VLD"
        ]
      },
      "UART_0_DIN_RDY": {
        "ports": [
          "UART_0/DIN_RDY",
          "ToUART_0/i_UART_Ready"
        ]
      },
      "UART_0_DOUT": {
        "ports": [
          "UART_0/DOUT",
          "to_ram_0/i_data"
        ]
      },
      "UART_0_DOUT_VLD": {
        "ports": [
          "UART_0/DOUT_VLD",
          "to_ram_0/i_d_valid"
        ]
      },
      "UART_0_UART_TXD": {
        "ports": [
          "UART_0/UART_TXD",
          "UART_TXD_0"
        ]
      },
      "UART_RXD_0_1": {
        "ports": [
          "UART_RXD_0",
          "UART_0/UART_RXD"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_in1_0",
          "proc_sys_reset_0/slowest_sync_clk",
          "UART_0/CLK",
          "to_ram_0/i_clk",
          "ToUART_0/i_clk",
          "DummyFFT_0/i_clk",
          "RAM128_0/i_Wr_Clk",
          "RAM128_0/i_Rd_Clk",
          "RAM64_0/i_Wr_Clk",
          "RAM64_0/i_Rd_Clk",
          "system_ila_1/clk"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "ext_reset_in_0",
          "proc_sys_reset_0/ext_reset_in",
          "to_ram_0/i_rst_n"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "UART_0/RST"
        ]
      },
      "to_ram_0_o_Data_Rd": {
        "ports": [
          "to_ram_0/o_Data_Rd",
          "DummyFFT_0/i_Data_Rd"
        ]
      },
      "to_ram_0_o_wr_addr": {
        "ports": [
          "to_ram_0/o_wr_addr",
          "RAM64_0/i_Wr_Addr"
        ]
      },
      "to_ram_0_o_wr_data": {
        "ports": [
          "to_ram_0/o_wr_data",
          "RAM64_0/i_Wr_Data"
        ]
      },
      "to_ram_0_o_wr_dv": {
        "ports": [
          "to_ram_0/o_wr_dv",
          "RAM64_0/i_Wr_DV"
        ]
      }
    }
  }
}