A 0x08000000 L 0 0x1000

/* setup flash wrapper */
A 0xFFF87000 L 0x0411 // FRDCNTL
A 0xFFF87040 L 0x00FF // FBFALLBACK

/* setup pll at about 176 Mhz */
A 0xFFFFFF34 L 0x00000042   // Stop both PLLSs
/* A 0xFFFFFF70 L 0x2007AF00 // PLLCTL1 */
A 0xFFFFFF70 L 0x20058600 // PLLCTL1
/* A 0xFFFFFF74 L 0x3FC0023D // PLLCTL2 */
A 0xFFFFFF74 L 0x3FC0023D// PLLCTL2
/*A 0xFFFFE100 L 0x3F057700// PLLCTL3 */

/* start clock source lock */
A 0xFFFFFF38 L 0x00000042 // CSDISCLR

/* wait for until clocks are locked */
/* D 0xFFFFFF54 L 0x00000042 0x00000042 2000 // CSVSTAT */
D 0xFFFFFF54 L 0x00000002 0x00000002 1000 // CSVSTAT

/* select clock source */
A 0xFFFFFF48 L 0x01010001 // GHVSRC

/* power-up peripharals */
A 0xFFFFE0A0 L 0xFFFFFFFF // PSPWRDWNCLR0
A 0xFFFFE0A4 L 0xFFFFFFFF // PSPWRDWNCLR1
A 0xFFFFE0A8 L 0xFFFFFFFF // PSPWRDWNCLR2
A 0xFFFFE0AC L 0xFFFFFFFF // PSPWRDWNCLR3

/* set peripheral clock ratio */
A 0xFFFFFFD0 L 0x01010000 // CLKCNTL

/* set RTI clock source */
A 0xFFFFFF50 L 0x00090009 // RCLKSRC
             
/* set asynchronous peripheral clock source */
A 0xFFFFFF4C L 0x00000609 // VCLKASRC

/* enable peripherals */
A 0xFFFFFFD0 L 0x01010100 // CLKCNTL


// CLKTEST
A 0xFFFFFF8C L 0x00050008 // GCLK to ECLK pin
/*
[3:0] CLOCK SOURCE
0 OSCIN
1 FMzPLL output
2 Reserved
3 Reserved
4 LFLPO
5 HFLPO
6 FPLL output
7 Reserved
8 GCLK
9 RTI1CLK
10 Reserved
11 VCLKA1
12 VCLKA2
13 to 15 OSCIN
*/

// SYSPC1
A 0xFFFFFF00 L 0x00000001 // ECLK pin enable clock out




