// Seed: 1567547489
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  wire  id_4,
    output tri0  id_5,
    input  logic id_6,
    output logic id_7,
    output logic id_8
);
  initial begin : LABEL_0
    id_5 = id_6 < 1;
    id_7 <= id_6;
    id_1 = 1;
  end
  assign id_7 = id_8++;
  assign id_7 = 1 + 1;
  id_10 :
  assert property (@(posedge 1) 1'b0)
  else id_8 = #id_11 1'b0;
  wor id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign id_5 = id_12;
  reg   id_13;
  uwire id_14 = 1;
  initial begin : LABEL_0
    if (1 & 1'h0) id_13 <= 1;
  end
  supply1 id_15 = 1'b0;
  assign id_13 = 1;
  wire id_16;
  integer id_17;
  wire id_18;
endmodule
