git clone --depth 1 --no-tags https://github.com/FoRTE-Research/TDC2.git f:/verilog_sva_gh_scraper/data/full_repos/457095874
git clone --depth 1 --no-tags https://github.com/Abdalla2030/N_Bit_Arithmetic_Logical_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/467094858
git clone --depth 1 --no-tags https://github.com/ghota97/ECE260B_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/466832232
git clone --depth 1 --no-tags https://github.com/vicky089f/8_bit_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/466808178
git clone --depth 1 --no-tags https://github.com/sohilaakram/Single_Cycle_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/466771717
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/Non-Restoring-Division-ALgorithm.git f:/verilog_sva_gh_scraper/data/full_repos/467334885
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/Utilities.git f:/verilog_sva_gh_scraper/data/full_repos/467334051
git clone --depth 1 --no-tags https://github.com/bilalahmed-RS/uart16550_axi.git f:/verilog_sva_gh_scraper/data/full_repos/465301454
git clone --depth 1 --no-tags https://github.com/Manju-212/Recursive_Doubling_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/456617405
git clone --depth 1 --no-tags https://github.com/Ibru1729/Fpga_Ledarray.git f:/verilog_sva_gh_scraper/data/full_repos/455942219
git clone --depth 1 --no-tags https://github.com/nargesi-gholami/CAD-projects.git f:/verilog_sva_gh_scraper/data/full_repos/457265757
git clone --depth 1 --no-tags https://github.com/nortont/WS2812B_8x8_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/460398376
git clone --depth 1 --no-tags https://github.com/LSX-s-Software/Tiny-RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/463395574
git clone --depth 1 --no-tags https://github.com/PhanQuocLinh/Project_VGG16.git f:/verilog_sva_gh_scraper/data/full_repos/462111012
git clone --depth 1 --no-tags https://github.com/stopaimme/Cache-Controller-for-TMS320C621xC671-DSP.git f:/verilog_sva_gh_scraper/data/full_repos/468323898
git clone --depth 1 --no-tags https://github.com/EngMostafaKhaled/32-bit-single-cycle-microarchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/467883782
git clone --depth 1 --no-tags https://github.com/MANoj7755163/3_bit_flash_adc.git f:/verilog_sva_gh_scraper/data/full_repos/468043480
git clone --depth 1 --no-tags https://github.com/rileydturner/basys3-uart-tx-rx.git f:/verilog_sva_gh_scraper/data/full_repos/464022939
git clone --depth 1 --no-tags https://github.com/nargesi-gholami/Computer-Architecture-Course-Projects-.git f:/verilog_sva_gh_scraper/data/full_repos/457262306
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Switch_Debouncing_on_Xilinx_SPARTAN-6_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/465239880
git clone --depth 1 --no-tags https://github.com/cjhonlyone/axi_dna.git f:/verilog_sva_gh_scraper/data/full_repos/466322887
git clone --depth 1 --no-tags https://github.com/dilipboidya/boost-converter.git f:/verilog_sva_gh_scraper/data/full_repos/466366448
git clone --depth 1 --no-tags https://github.com/davidhoo1988/gaussian-elimination-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/465203943
git clone --depth 1 --no-tags https://github.com/Rylan-Bumbasi/VerilogDDS.git f:/verilog_sva_gh_scraper/data/full_repos/460591224
git clone --depth 1 --no-tags https://github.com/hassanraza164/Customized-RISC-V-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/457244835
git clone --depth 1 --no-tags https://github.com/likewise/vexriscv-axi4-axi4l-complex.git f:/verilog_sva_gh_scraper/data/full_repos/455906147
git clone --depth 1 --no-tags https://github.com/dicethrow/amaram.git f:/verilog_sva_gh_scraper/data/full_repos/455745712
git clone --depth 1 --no-tags https://github.com/Abhishek7799-max/SPI-Protocol-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/456793193
git clone --depth 1 --no-tags https://github.com/norhanreda/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/456962717
git clone --depth 1 --no-tags https://github.com/Muhd-Waleed/Quad_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/467893714
git clone --depth 1 --no-tags https://github.com/Utkar5hM/RISC_SPM_Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/457920788
git clone --depth 1 --no-tags https://github.com/BobLouis/IC_design_Homework.git f:/verilog_sva_gh_scraper/data/full_repos/465387899
git clone --depth 1 --no-tags https://github.com/movie5/AES_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/465265398
git clone --depth 1 --no-tags https://github.com/yasnakateb/AES.git f:/verilog_sva_gh_scraper/data/full_repos/462829877
git clone --depth 1 --no-tags https://github.com/akash-ambekar/IMPLEMENTATION-OF-HIGH-SPEED-3-BIT-FLASH-TYPE-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/466370496
git clone --depth 1 --no-tags https://github.com/benclifford/shittycpu40.git f:/verilog_sva_gh_scraper/data/full_repos/455861803
git clone --depth 1 --no-tags https://github.com/Percilot/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/468335220
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Gray-Counter-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/456424671
git clone --depth 1 --no-tags https://github.com/V1per3/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/466788541
git clone --depth 1 --no-tags https://github.com/yuyuranium/fpga-hw1.git f:/verilog_sva_gh_scraper/data/full_repos/467325086
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Random_Number_Generator_On_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/466009483
git clone --depth 1 --no-tags https://github.com/iamflinks/StopWatch.git f:/verilog_sva_gh_scraper/data/full_repos/460643851
git clone --depth 1 --no-tags https://github.com/z4yx/BGASolderingLab.git f:/verilog_sva_gh_scraper/data/full_repos/463724730
git clone --depth 1 --no-tags https://github.com/anassteama/Partial_PCI_Target.git f:/verilog_sva_gh_scraper/data/full_repos/455847988
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/Galois-Field-Multiplication-and-inverse.git f:/verilog_sva_gh_scraper/data/full_repos/467336960
git clone --depth 1 --no-tags https://github.com/shflte/verilog_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/467624260
git clone --depth 1 --no-tags https://github.com/Kanittan/ECE241---Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/461826620
git clone --depth 1 --no-tags https://github.com/imnzainudin/SerialAdder_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/456710664
git clone --depth 1 --no-tags https://github.com/choucl/FPGA-Set.git f:/verilog_sva_gh_scraper/data/full_repos/462974206
git clone --depth 1 --no-tags https://github.com/wasifijaz/Digital-System-Design-Verilog-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/463920133
git clone --depth 1 --no-tags https://github.com/zuob-1861523/APU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/463657510
git clone --depth 1 --no-tags https://github.com/arturs-lab/EPM7128S-test-board.git f:/verilog_sva_gh_scraper/data/full_repos/465889267
git clone --depth 1 --no-tags https://github.com/yasnakateb/UARTCommunication.git f:/verilog_sva_gh_scraper/data/full_repos/465662486
git clone --depth 1 --no-tags https://github.com/brosnan-tran/eecs112l-mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/463038339
git clone --depth 1 --no-tags https://github.com/HALxmont/Tutti-Frutti.git f:/verilog_sva_gh_scraper/data/full_repos/464249745
git clone --depth 1 --no-tags https://github.com/puvali/4-bit-Absolute-Value-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/466885017
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/467335229
git clone --depth 1 --no-tags https://github.com/Gio200023/UPDuino2.git f:/verilog_sva_gh_scraper/data/full_repos/459256859
git clone --depth 1 --no-tags https://github.com/timvdp314/RetroGame-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/463143094
git clone --depth 1 --no-tags https://github.com/noice-noise/noice-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/459922235
git clone --depth 1 --no-tags https://github.com/WebKingdom/custom_ASIC_design.git f:/verilog_sva_gh_scraper/data/full_repos/457230294
git clone --depth 1 --no-tags https://github.com/SeedVGP/DLPR32.git f:/verilog_sva_gh_scraper/data/full_repos/465580112
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Greatest-Common-Divisor-Algorithm-Implementation-at-RTL-Level-.git f:/verilog_sva_gh_scraper/data/full_repos/466926510
git clone --depth 1 --no-tags https://github.com/Ganapathi28/4-bit-Johnson-Counter-with-ring-oscillator.git f:/verilog_sva_gh_scraper/data/full_repos/468000328
git clone --depth 1 --no-tags https://github.com/saleh1204/rv32im.git f:/verilog_sva_gh_scraper/data/full_repos/468066752
git clone --depth 1 --no-tags https://github.com/medAzizLHB/LTC2308-ADC-vhdl-code.git f:/verilog_sva_gh_scraper/data/full_repos/466104097
git clone --depth 1 --no-tags https://github.com/hhh2639168682/Digital-IC-basic-knowledge.git f:/verilog_sva_gh_scraper/data/full_repos/461542131
git clone --depth 1 --no-tags https://github.com/SM2A/Computer_Aided_Design_Course_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/460967667
git clone --depth 1 --no-tags https://github.com/acmachado14/CircuitosCombinacionais.git f:/verilog_sva_gh_scraper/data/full_repos/460868676
git clone --depth 1 --no-tags https://github.com/alokvishwa10/Personal.git f:/verilog_sva_gh_scraper/data/full_repos/460330536
git clone --depth 1 --no-tags https://github.com/nargesi-gholami/cosine-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/457268439
git clone --depth 1 --no-tags https://github.com/smabbasht/RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/463400353
git clone --depth 1 --no-tags https://github.com/pratt12/Dadda_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/467456219
git clone --depth 1 --no-tags https://github.com/RudeNinja/5-Stage-Pipelined-Y86-64-processor-.git f:/verilog_sva_gh_scraper/data/full_repos/459421171
git clone --depth 1 --no-tags https://github.com/majiddrn/MIPS-CPU-Simiulator.git f:/verilog_sva_gh_scraper/data/full_repos/457899907
git clone --depth 1 --no-tags https://github.com/AnushTadevosyan/M152A---Rhytm-Game.git f:/verilog_sva_gh_scraper/data/full_repos/463268726
git clone --depth 1 --no-tags https://github.com/thomasbiv/CDA4203L-TeamLGSB.git f:/verilog_sva_gh_scraper/data/full_repos/456614567
git clone --depth 1 --no-tags https://github.com/zgw598243565/HistogramCnt.git f:/verilog_sva_gh_scraper/data/full_repos/456803043
git clone --depth 1 --no-tags https://github.com/Eva52/testing-vga-game.git f:/verilog_sva_gh_scraper/data/full_repos/462537051
git clone --depth 1 --no-tags https://github.com/mihaelanego/Baggage-drop---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/464625514
git clone --depth 1 --no-tags https://github.com/vicky089f/Approximate_Multiplier_Liu_2014.git f:/verilog_sva_gh_scraper/data/full_repos/467145650
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/Wallace-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/467333744
git clone --depth 1 --no-tags https://github.com/inderjit303/digital_sine_wave_generator.git f:/verilog_sva_gh_scraper/data/full_repos/468301915
git clone --depth 1 --no-tags https://github.com/alperakmermer/vlsi2.git f:/verilog_sva_gh_scraper/data/full_repos/460733324
git clone --depth 1 --no-tags https://github.com/CSYangHsu/Self-Driving-Car.git f:/verilog_sva_gh_scraper/data/full_repos/461287308
git clone --depth 1 --no-tags https://github.com/cam-br0wn/MIPS_superscalar.git f:/verilog_sva_gh_scraper/data/full_repos/463743277
git clone --depth 1 --no-tags https://github.com/Sidharth224/TDL-TDC.git f:/verilog_sva_gh_scraper/data/full_repos/462246115
git clone --depth 1 --no-tags https://github.com/UserGrdzy/MyBlog.git f:/verilog_sva_gh_scraper/data/full_repos/463874385
git clone --depth 1 --no-tags https://github.com/lucasacioly/IF674-CPU-project.git f:/verilog_sva_gh_scraper/data/full_repos/465040171
git clone --depth 1 --no-tags https://github.com/nawidadkhah/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/464990332
git clone --depth 1 --no-tags https://github.com/krishna-gup/3-bit-flash-adc.git f:/verilog_sva_gh_scraper/data/full_repos/467607064
git clone --depth 1 --no-tags https://github.com/maximusdrex/ECSE301_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/465498720
git clone --depth 1 --no-tags https://github.com/vicky089f/Approximate_Multiplier_Xilin_2019.git f:/verilog_sva_gh_scraper/data/full_repos/467145961
git clone --depth 1 --no-tags https://github.com/peteris-racinskis/DIP_2022.git f:/verilog_sva_gh_scraper/data/full_repos/458862443
git clone --depth 1 --no-tags https://github.com/patrick-5546/virtual-interview-session.git f:/verilog_sva_gh_scraper/data/full_repos/459324708
git clone --depth 1 --no-tags https://github.com/MohamemEmam674/Edge_detection_project.git f:/verilog_sva_gh_scraper/data/full_repos/466269801
git clone --depth 1 --no-tags https://github.com/rare02/xinhaofashengqi.git f:/verilog_sva_gh_scraper/data/full_repos/463846733
git clone --depth 1 --no-tags https://github.com/Loudy-0423/NCTU-ICLAB-2021.git f:/verilog_sva_gh_scraper/data/full_repos/459055069
git clone --depth 1 --no-tags https://github.com/alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/468242352
git clone --depth 1 --no-tags https://github.com/dineshannayya/foss_labs.git f:/verilog_sva_gh_scraper/data/full_repos/467894717
