Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-13-19/40-openroad-repairantennas/1-diodeinsertion/lowpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   lowpass
Die area:                 ( 0 0 ) ( 800000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     41553
Number of terminals:      263
Number of snets:          2
Number of nets:           22084

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 537.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 651064.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 93236.
[INFO DRT-0033] via shape region query size = 8610.
[INFO DRT-0033] met2 shape region query size = 5410.
[INFO DRT-0033] via2 shape region query size = 6888.
[INFO DRT-0033] met3 shape region query size = 5183.
[INFO DRT-0033] via3 shape region query size = 6888.
[INFO DRT-0033] met4 shape region query size = 1746.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2112 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 531 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 16452 groups.
#scanned instances     = 41553
#unique  instances     = 537
#stdCellGenAp          = 15982
#stdCellValidPlanarAp  = 63
#stdCellValidViaAp     = 12136
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 70814
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:17, memory = 285.25 (MB), peak = 290.39 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     176093

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 60553.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51482.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 27544.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1169.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 514.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88611 vertical wires in 3 frboxes and 52651 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9348 vertical wires in 3 frboxes and 15378 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:05, memory = 562.11 (MB), peak = 562.11 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.11 (MB), peak = 562.11 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 860.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:11, memory = 1016.71 (MB).
    Completing 30% with 2754 violations.
    elapsed time = 00:00:19, memory = 1189.00 (MB).
    Completing 40% with 2754 violations.
    elapsed time = 00:00:28, memory = 1234.25 (MB).
    Completing 50% with 2754 violations.
    elapsed time = 00:00:37, memory = 1262.00 (MB).
    Completing 60% with 5869 violations.
    elapsed time = 00:00:47, memory = 1271.29 (MB).
    Completing 70% with 5869 violations.
    elapsed time = 00:00:55, memory = 1298.55 (MB).
    Completing 80% with 8739 violations.
    elapsed time = 00:01:07, memory = 1323.54 (MB).
    Completing 90% with 8739 violations.
    elapsed time = 00:01:17, memory = 1402.34 (MB).
    Completing 100% with 11792 violations.
    elapsed time = 00:01:28, memory = 1392.34 (MB).
[INFO DRT-0199]   Number of violations = 14113.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     27      0      1      0      0      0
Metal Spacing      194      0   2071      0    333     11      3
Min Hole             0      0      8      0      0      0      0
NS Metal             3      0      2      0      0      0      0
Recheck              4      0   1527      0    730     32     28
Short                0      2   8214      1    921      1      0
[INFO DRT-0267] cpu time = 00:15:43, elapsed time = 00:01:29, memory = 1488.88 (MB), peak = 1488.88 (MB)
Total wire length = 967290 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 415253 um.
Total wire length on LAYER met2 = 419040 um.
Total wire length on LAYER met3 = 54835 um.
Total wire length on LAYER met4 = 78161 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165014.
Up-via summary (total 165014):.

-------------------------
 FR_MASTERSLICE         0
            li1     80640
           met1     81796
           met2      1599
           met3       979
           met4         0
-------------------------
                   165014


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14113 violations.
    elapsed time = 00:00:03, memory = 1510.32 (MB).
    Completing 20% with 14113 violations.
    elapsed time = 00:00:10, memory = 1528.09 (MB).
    Completing 30% with 12830 violations.
    elapsed time = 00:00:20, memory = 1531.70 (MB).
    Completing 40% with 12830 violations.
    elapsed time = 00:00:30, memory = 1534.98 (MB).
    Completing 50% with 12830 violations.
    elapsed time = 00:00:41, memory = 1539.52 (MB).
    Completing 60% with 11742 violations.
    elapsed time = 00:00:52, memory = 1539.52 (MB).
    Completing 70% with 11742 violations.
    elapsed time = 00:01:02, memory = 1542.04 (MB).
    Completing 80% with 9781 violations.
    elapsed time = 00:01:17, memory = 1547.51 (MB).
    Completing 90% with 9781 violations.
    elapsed time = 00:01:28, memory = 1573.75 (MB).
    Completing 100% with 8299 violations.
    elapsed time = 00:01:44, memory = 1548.00 (MB).
[INFO DRT-0199]   Number of violations = 8299.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         24      0      0      0      0
Metal Spacing        0   1284    170      9      1
Min Hole             0      3      0      0      0
Short                0   6409    399      0      0
[INFO DRT-0267] cpu time = 00:18:10, elapsed time = 00:01:45, memory = 1554.13 (MB), peak = 1575.75 (MB)
Total wire length = 963565 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 413699 um.
Total wire length on LAYER met2 = 417002 um.
Total wire length on LAYER met3 = 54846 um.
Total wire length on LAYER met4 = 78017 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 164545.
Up-via summary (total 164545):.

-------------------------
 FR_MASTERSLICE         0
            li1     80582
           met1     81329
           met2      1660
           met3       974
           met4         0
-------------------------
                   164545


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8299 violations.
    elapsed time = 00:00:08, memory = 1579.13 (MB).
    Completing 20% with 8299 violations.
    elapsed time = 00:00:21, memory = 1554.68 (MB).
    Completing 30% with 8222 violations.
    elapsed time = 00:00:26, memory = 1573.89 (MB).
    Completing 40% with 8222 violations.
    elapsed time = 00:00:35, memory = 1573.89 (MB).
    Completing 50% with 8222 violations.
    elapsed time = 00:00:51, memory = 1602.84 (MB).
    Completing 60% with 8185 violations.
    elapsed time = 00:00:58, memory = 1604.37 (MB).
    Completing 70% with 8185 violations.
    elapsed time = 00:01:09, memory = 1643.40 (MB).
    Completing 80% with 7824 violations.
    elapsed time = 00:01:21, memory = 1667.30 (MB).
    Completing 90% with 7824 violations.
    elapsed time = 00:01:30, memory = 1679.93 (MB).
    Completing 100% with 7632 violations.
    elapsed time = 00:01:47, memory = 1659.48 (MB).
[INFO DRT-0199]   Number of violations = 7634.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         21      0      0      0
Metal Spacing        0   1111    177     13
Min Hole             0      1      0      0
Recheck              0      2      0      0
Short                0   5952    357      0
[INFO DRT-0267] cpu time = 00:18:42, elapsed time = 00:01:48, memory = 1659.48 (MB), peak = 1687.28 (MB)
Total wire length = 962027 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 412678 um.
Total wire length on LAYER met2 = 416393 um.
Total wire length on LAYER met3 = 54910 um.
Total wire length on LAYER met4 = 78045 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 164394.
Up-via summary (total 164394):.

-------------------------
 FR_MASTERSLICE         0
            li1     80582
           met1     81226
           met2      1628
           met3       958
           met4         0
-------------------------
                   164394


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7634 violations.
    elapsed time = 00:00:03, memory = 1659.69 (MB).
    Completing 20% with 7634 violations.
    elapsed time = 00:00:12, memory = 1659.69 (MB).
    Completing 30% with 6185 violations.
    elapsed time = 00:00:30, memory = 1659.69 (MB).
    Completing 40% with 6185 violations.
    elapsed time = 00:00:41, memory = 1659.69 (MB).
    Completing 50% with 6185 violations.
    elapsed time = 00:00:49, memory = 1686.21 (MB).
    Completing 60% with 4523 violations.
    elapsed time = 00:00:58, memory = 1709.97 (MB).
    Completing 70% with 4523 violations.
    elapsed time = 00:01:04, memory = 1719.83 (MB).
    Completing 80% with 2652 violations.
    elapsed time = 00:01:18, memory = 1710.26 (MB).
    Completing 90% with 2652 violations.
    elapsed time = 00:01:27, memory = 1735.51 (MB).
    Completing 100% with 946 violations.
    elapsed time = 00:01:41, memory = 1720.98 (MB).
[INFO DRT-0199]   Number of violations = 946.
Viol/Layer        mcon   met1    via   met2
Cut Spacing          4      0      1      0
Metal Spacing        0    253      0     45
Min Hole             0      1      0      0
Short                0    609      0     33
[INFO DRT-0267] cpu time = 00:15:45, elapsed time = 00:01:41, memory = 1634.64 (MB), peak = 1773.50 (MB)
Total wire length = 961854 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 395742 um.
Total wire length on LAYER met2 = 417351 um.
Total wire length on LAYER met3 = 70234 um.
Total wire length on LAYER met4 = 78526 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 168697.
Up-via summary (total 168697):.

-------------------------
 FR_MASTERSLICE         0
            li1     80582
           met1     83697
           met2      3415
           met3      1003
           met4         0
-------------------------
                   168697


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 946 violations.
    elapsed time = 00:00:00, memory = 1634.64 (MB).
    Completing 20% with 946 violations.
    elapsed time = 00:00:00, memory = 1658.82 (MB).
    Completing 30% with 744 violations.
    elapsed time = 00:00:04, memory = 1664.85 (MB).
    Completing 40% with 744 violations.
    elapsed time = 00:00:04, memory = 1668.91 (MB).
    Completing 50% with 744 violations.
    elapsed time = 00:00:05, memory = 1668.91 (MB).
    Completing 60% with 540 violations.
    elapsed time = 00:00:13, memory = 1668.91 (MB).
    Completing 70% with 540 violations.
    elapsed time = 00:00:13, memory = 1668.91 (MB).
    Completing 80% with 314 violations.
    elapsed time = 00:00:19, memory = 1669.00 (MB).
    Completing 90% with 314 violations.
    elapsed time = 00:00:19, memory = 1669.00 (MB).
    Completing 100% with 91 violations.
    elapsed time = 00:00:32, memory = 1669.00 (MB).
[INFO DRT-0199]   Number of violations = 91.
Viol/Layer        met1
Metal Spacing       16
Short               75
[INFO DRT-0267] cpu time = 00:02:31, elapsed time = 00:00:32, memory = 1669.00 (MB), peak = 1773.50 (MB)
Total wire length = 961813 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 394747 um.
Total wire length on LAYER met2 = 417396 um.
Total wire length on LAYER met3 = 71163 um.
Total wire length on LAYER met4 = 78505 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 168897.
Up-via summary (total 168897):.

-------------------------
 FR_MASTERSLICE         0
            li1     80582
           met1     83824
           met2      3488
           met3      1003
           met4         0
-------------------------
                   168897


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 91 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 20% with 91 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 30% with 87 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 40% with 87 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 60% with 64 violations.
    elapsed time = 00:00:02, memory = 1669.00 (MB).
    Completing 70% with 64 violations.
    elapsed time = 00:00:02, memory = 1669.00 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:07, memory = 1669.00 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:07, memory = 1669.00 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:08, memory = 1669.00 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                0      3
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:08, memory = 1669.00 (MB), peak = 1773.50 (MB)
Total wire length = 961787 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 394627 um.
Total wire length on LAYER met2 = 417358 um.
Total wire length on LAYER met3 = 71266 um.
Total wire length on LAYER met4 = 78536 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 168898.
Up-via summary (total 168898):.

-------------------------
 FR_MASTERSLICE         0
            li1     80582
           met1     83809
           met2      3502
           met3      1005
           met4         0
-------------------------
                   168898


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 1669.00 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1669.11 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1669.11 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1669.11 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1669.11 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1669.11 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1669.11 (MB), peak = 1773.50 (MB)
Total wire length = 961777 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 394628 um.
Total wire length on LAYER met2 = 417352 um.
Total wire length on LAYER met3 = 71260 um.
Total wire length on LAYER met4 = 78536 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 168894.
Up-via summary (total 168894):.

-------------------------
 FR_MASTERSLICE         0
            li1     80582
           met1     83807
           met2      3500
           met3      1005
           met4         0
-------------------------
                   168894


[INFO DRT-0198] Complete detail routing.
Total wire length = 961777 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 394628 um.
Total wire length on LAYER met2 = 417352 um.
Total wire length on LAYER met3 = 71260 um.
Total wire length on LAYER met4 = 78536 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 168894.
Up-via summary (total 168894):.

-------------------------
 FR_MASTERSLICE         0
            li1     80582
           met1     83807
           met2      3500
           met3      1005
           met4         0
-------------------------
                   168894


[INFO DRT-0267] cpu time = 01:11:28, elapsed time = 00:07:28, memory = 1669.11 (MB), peak = 1773.50 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-13-19/42-openroad-detailedrouting/lowpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-13-19/42-openroad-detailedrouting/lowpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-13-19/42-openroad-detailedrouting/lowpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-13-19/42-openroad-detailedrouting/lowpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-13-19/42-openroad-detailedrouting/lowpass.sdc'…
