Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16254
gpu_sim_insn = 45318
gpu_ipc =       2.7881
gpu_tot_sim_cycle = 16254
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.7881
gpu_tot_issued_cta = 8
gpu_occupancy = 12.7621% 
gpu_tot_occupancy = 12.7621% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0100
partiton_level_parallism_total  =       0.0100
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3851 GB/Sec
L2_BW_total  =       0.3851 GB/Sec
gpu_total_sim_rate=22659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:547	W0_Idle:33962	W0_Scoreboard:31280	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 650 
max_icnt2mem_latency = 42 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 639 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:66 	0 	0 	32 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	155 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         639       644    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         637       646    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         640       641    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         639       646    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         636       648    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         639       640    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         644       648    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         642       646    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         647       648    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         634       638    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         641       648    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         689       635    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         647       639    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         645       638    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         647       641    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         639       638    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94810 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.000116
n_activity=572 dram_eff=0.01923
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 5a 94682i bk5: 5a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.642458
Bank_Level_Parallism_Col = 1.640449
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.005618
GrpLevelPara = 1.640449 

BW Util details:
bwutil = 0.000116 
total_CMD = 94823 
util_bw = 11 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 94644 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94810 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94811 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=490 dram_eff=0.02041
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 5a 94682i bk5: 4a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.604396
Bank_Level_Parallism_Col = 1.602210
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005525
GrpLevelPara = 1.602210 

BW Util details:
bwutil = 0.000105 
total_CMD = 94823 
util_bw = 10 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94641 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94811 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94811 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=436 dram_eff=0.02294
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 4a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.646067
Bank_Level_Parallism_Col = 1.644068
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.011299
GrpLevelPara = 1.644068 

BW Util details:
bwutil = 0.000105 
total_CMD = 94823 
util_bw = 10 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 94645 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94811 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94812 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.491e-05
n_activity=403 dram_eff=0.02233
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 4a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.607735
Bank_Level_Parallism_Col = 1.605556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005556
GrpLevelPara = 1.605556 

BW Util details:
bwutil = 0.000095 
total_CMD = 94823 
util_bw = 9 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94642 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94812 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94811 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=436 dram_eff=0.02294
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 4a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.646067
Bank_Level_Parallism_Col = 1.644068
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.011299
GrpLevelPara = 1.644068 

BW Util details:
bwutil = 0.000105 
total_CMD = 94823 
util_bw = 10 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 94645 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94811 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94811 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=415 dram_eff=0.0241
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 4a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.604396
Bank_Level_Parallism_Col = 1.602210
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011050
GrpLevelPara = 1.602210 

BW Util details:
bwutil = 0.000105 
total_CMD = 94823 
util_bw = 10 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94641 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94811 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94810 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001055
n_activity=777 dram_eff=0.01287
bk0: 1a 94724i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 5a 94682i bk5: 4a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415162
Bank_Level_Parallism_Col = 1.414545
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414545 

BW Util details:
bwutil = 0.000105 
total_CMD = 94823 
util_bw = 10 
Wasted_Col = 267 
Wasted_Row = 0 
Idle = 94546 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94810 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94812 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.491e-05
n_activity=452 dram_eff=0.01991
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 5a 94682i bk5: 4a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.607735
Bank_Level_Parallism_Col = 1.605556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605556 

BW Util details:
bwutil = 0.000095 
total_CMD = 94823 
util_bw = 9 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94642 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94812 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94813 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.437e-05
n_activity=360 dram_eff=0.02222
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 4a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653409
Bank_Level_Parallism_Col = 1.651429
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651429 

BW Util details:
bwutil = 0.000084 
total_CMD = 94823 
util_bw = 8 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 94647 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94813 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94808 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001371
n_activity=653 dram_eff=0.01991
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 5a 94682i bk5: 5a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.594595
Bank_Level_Parallism_Col = 1.592391
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016304
GrpLevelPara = 1.592391 

BW Util details:
bwutil = 0.000137 
total_CMD = 94823 
util_bw = 13 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94638 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94808 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94812 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.491e-05
n_activity=398 dram_eff=0.02261
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 4a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.649718
Bank_Level_Parallism_Col = 1.647727
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.005682
GrpLevelPara = 1.647727 

BW Util details:
bwutil = 0.000095 
total_CMD = 94823 
util_bw = 9 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 94646 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94812 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94810 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.000116
n_activity=524 dram_eff=0.02099
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 5a 94682i bk5: 4a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.601093
Bank_Level_Parallism_Col = 1.598901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010989
GrpLevelPara = 1.598901 

BW Util details:
bwutil = 0.000116 
total_CMD = 94823 
util_bw = 11 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94640 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94810 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94808 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001266
n_activity=902 dram_eff=0.0133
bk0: 2a 94724i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 5a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.412186
Bank_Level_Parallism_Col = 1.411552
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.003610
GrpLevelPara = 1.411552 

BW Util details:
bwutil = 0.000127 
total_CMD = 94823 
util_bw = 12 
Wasted_Col = 267 
Wasted_Row = 0 
Idle = 94544 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94808 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94811 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=490 dram_eff=0.02041
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 5a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.604396
Bank_Level_Parallism_Col = 1.602210
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005525
GrpLevelPara = 1.602210 

BW Util details:
bwutil = 0.000105 
total_CMD = 94823 
util_bw = 10 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94641 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94811 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94812 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.491e-05
n_activity=398 dram_eff=0.02261
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 4a 94681i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.649718
Bank_Level_Parallism_Col = 1.647727
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.005682
GrpLevelPara = 1.647727 

BW Util details:
bwutil = 0.000095 
total_CMD = 94823 
util_bw = 9 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 94646 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94812 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00620103
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94823 n_nop=94810 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.000116
n_activity=528 dram_eff=0.02083
bk0: 0a 94823i bk1: 0a 94823i bk2: 0a 94823i bk3: 0a 94823i bk4: 4a 94682i bk5: 5a 94682i bk6: 0a 94823i bk7: 0a 94823i bk8: 0a 94823i bk9: 0a 94823i bk10: 0a 94823i bk11: 0a 94823i bk12: 0a 94823i bk13: 0a 94823i bk14: 0a 94823i bk15: 0a 94823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.601093
Bank_Level_Parallism_Col = 1.598901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010989
GrpLevelPara = 1.598901 

BW Util details:
bwutil = 0.000116 
total_CMD = 94823 
util_bw = 11 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 94640 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94823 
n_nop = 94810 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00526244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16254
Req_Network_injected_packets_per_cycle =       0.0100 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16254
Reply_Network_injected_packets_per_cycle =        0.0100
Reply_Network_conflicts_per_cycle =        0.0044
Reply_Network_conflicts_per_cycle_util =       1.4118
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 22659 (inst/sec)
gpgpu_simulation_rate = 8127 (cycle/sec)
gpgpu_silicon_slowdown = 147655x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5882
gpu_sim_insn = 49292
gpu_ipc =       8.3801
gpu_tot_sim_cycle = 22136
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.2740
gpu_tot_issued_cta = 16
gpu_occupancy = 21.0631% 
gpu_tot_occupancy = 15.7803% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0286
partiton_level_parallism_total  =       0.0150
partiton_level_parallism_util =       3.7333
partiton_level_parallism_util_total  =       3.4479
L2_BW  =       1.0968 GB/Sec
L2_BW_total  =       0.5742 GB/Sec
gpu_total_sim_rate=47305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 109, Miss = 69, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
290, 25, 25, 25, 25, 25, 40, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1230	W0_Idle:49505	W0_Scoreboard:51924	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 650 
max_icnt2mem_latency = 46 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 597 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:199 	2 	3 	32 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	323 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         658       663    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         658       638    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         688       688    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         687       638    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         680       639    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         687       635    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         663       639    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         663       638    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         639       639    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         675       658    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         635       639    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         689       680    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         627       658    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         638       705    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         639       688    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         635       705    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129119 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001471
n_activity=759 dram_eff=0.02503
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 9a 128976i bk5: 9a 128983i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.517857
Bank_Level_Parallism_Col = 1.515695
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.004484
GrpLevelPara = 1.515695 

BW Util details:
bwutil = 0.000147 
total_CMD = 129140 
util_bw = 19 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 128916 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129119 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00458417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129120 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001394
n_activity=718 dram_eff=0.02507
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 9a 128975i bk5: 8a 128976i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.470339
Bank_Level_Parallism_Col = 1.468085
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004255
GrpLevelPara = 1.468085 

BW Util details:
bwutil = 0.000139 
total_CMD = 129140 
util_bw = 18 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 128904 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129120 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129120 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001394
n_activity=623 dram_eff=0.02889
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128976i bk5: 8a 128983i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.520179
Bank_Level_Parallism_Col = 1.518018
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.009009
GrpLevelPara = 1.518018 

BW Util details:
bwutil = 0.000139 
total_CMD = 129140 
util_bw = 18 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 128917 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129120 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00458417
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129121 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001316
n_activity=631 dram_eff=0.02694
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128975i bk5: 8a 128976i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.472340
Bank_Level_Parallism_Col = 1.470086
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004274
GrpLevelPara = 1.470086 

BW Util details:
bwutil = 0.000132 
total_CMD = 129140 
util_bw = 17 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 128905 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129121 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129120 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001394
n_activity=623 dram_eff=0.02889
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128976i bk5: 8a 128983i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.520179
Bank_Level_Parallism_Col = 1.518018
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.009009
GrpLevelPara = 1.518018 

BW Util details:
bwutil = 0.000139 
total_CMD = 129140 
util_bw = 18 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 128917 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129120 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00458417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129120 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001394
n_activity=643 dram_eff=0.02799
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128975i bk5: 8a 128976i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.470339
Bank_Level_Parallism_Col = 1.468085
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008511
GrpLevelPara = 1.468085 

BW Util details:
bwutil = 0.000139 
total_CMD = 129140 
util_bw = 18 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 128904 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129120 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394146
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129119 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001394
n_activity=964 dram_eff=0.01867
bk0: 1a 129041i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 9a 128976i bk5: 8a 128983i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360248
Bank_Level_Parallism_Col = 1.359375
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359375 

BW Util details:
bwutil = 0.000139 
total_CMD = 129140 
util_bw = 18 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 128818 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129119 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00458417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129121 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=680 dram_eff=0.025
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 9a 128975i bk5: 8a 128976i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472340
Bank_Level_Parallism_Col = 1.470086
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470086 

BW Util details:
bwutil = 0.000132 
total_CMD = 129140 
util_bw = 17 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 128905 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129121 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394146
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129122 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001239
n_activity=547 dram_eff=0.02925
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128976i bk5: 8a 128983i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524887
Bank_Level_Parallism_Col = 1.522727
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522727 

BW Util details:
bwutil = 0.000124 
total_CMD = 129140 
util_bw = 16 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 128919 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129122 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00458417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129117 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001626
n_activity=881 dram_eff=0.02384
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 9a 128975i bk5: 9a 128976i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.464435
Bank_Level_Parallism_Col = 1.462185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012605
GrpLevelPara = 1.462185 

BW Util details:
bwutil = 0.000163 
total_CMD = 129140 
util_bw = 21 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 128901 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129117 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394146
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129121 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001316
n_activity=574 dram_eff=0.02962
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128990i bk5: 8a 128981i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.559809
Bank_Level_Parallism_Col = 1.557692
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.004808
GrpLevelPara = 1.557692 

BW Util details:
bwutil = 0.000132 
total_CMD = 129140 
util_bw = 17 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 128931 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129121 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0045532
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129119 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001471
n_activity=743 dram_eff=0.02557
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 9a 128976i bk5: 8a 128962i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.438247
Bank_Level_Parallism_Col = 1.436000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008000
GrpLevelPara = 1.436000 

BW Util details:
bwutil = 0.000147 
total_CMD = 129140 
util_bw = 19 
Wasted_Col = 232 
Wasted_Row = 0 
Idle = 128889 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129119 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00403438
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129107 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0002323
n_activity=1293 dram_eff=0.0232
bk0: 2a 129041i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128883i bk5: 9a 128983i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.271663
Bank_Level_Parallism_Col = 1.270588
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.244706
GrpLevelPara = 1.270588 

BW Util details:
bwutil = 0.000232 
total_CMD = 129140 
util_bw = 30 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 128713 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129107 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00540499
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129120 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001394
n_activity=718 dram_eff=0.02507
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128975i bk5: 9a 128976i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.470339
Bank_Level_Parallism_Col = 1.468085
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004255
GrpLevelPara = 1.468085 

BW Util details:
bwutil = 0.000139 
total_CMD = 129140 
util_bw = 18 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 128904 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129120 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394146
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129121 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001316
n_activity=585 dram_eff=0.02906
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128976i bk5: 8a 128983i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.522523
Bank_Level_Parallism_Col = 1.520362
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.004525
GrpLevelPara = 1.520362 

BW Util details:
bwutil = 0.000132 
total_CMD = 129140 
util_bw = 17 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 128918 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129121 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00458417
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129140 n_nop=129119 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001471
n_activity=756 dram_eff=0.02513
bk0: 0a 129140i bk1: 0a 129140i bk2: 0a 129140i bk3: 0a 129140i bk4: 8a 128975i bk5: 9a 128976i bk6: 0a 129140i bk7: 0a 129140i bk8: 0a 129140i bk9: 0a 129140i bk10: 0a 129140i bk11: 0a 129140i bk12: 0a 129140i bk13: 0a 129140i bk14: 0a 129140i bk15: 0a 129140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.468354
Bank_Level_Parallism_Col = 1.466102
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008475
GrpLevelPara = 1.466102 

BW Util details:
bwutil = 0.000147 
total_CMD = 129140 
util_bw = 19 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 128903 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129140 
n_nop = 129119 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 22136
Req_Network_injected_packets_per_cycle =       0.0150 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0938
Req_Bank_Level_Parallism =       3.4479
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 22136
Reply_Network_injected_packets_per_cycle =        0.0150
Reply_Network_conflicts_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle_util =       0.9808
Reply_Bank_Level_Parallism =       3.1827
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 47305 (inst/sec)
gpgpu_simulation_rate = 11068 (cycle/sec)
gpgpu_silicon_slowdown = 108420x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14625
gpu_sim_insn = 46816
gpu_ipc =       3.2011
gpu_tot_sim_cycle = 36761
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.8472
gpu_tot_issued_cta = 24
gpu_occupancy = 4.4852% 
gpu_tot_occupancy = 8.2697% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.0188
partiton_level_parallism_util =       1.5254
partiton_level_parallism_util_total  =       2.0813
L2_BW  =       0.9452 GB/Sec
L2_BW_total  =       0.7218 GB/Sec
gpu_total_sim_rate=35356

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 179, Miss = 110, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 86, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129, Miss = 90, Miss_rate = 0.698, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 173, Miss = 110, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 150, Miss = 98, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
302, 37, 37, 37, 37, 37, 267, 37, 37, 37, 37, 37, 37, 37, 37, 37, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1884	W0_Idle:186736	W0_Scoreboard:121161	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 650 
max_icnt2mem_latency = 46 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 489 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:340 	2 	3 	33 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	683 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441         0      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5437         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6158         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5440         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9686         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5441         0      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6155         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6160         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        650       646    none         646       710       800    none      none      none      none      none      none      none      none      none      none  
dram[1]:        646    none      none      none         749       763    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         823       825    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         868       783    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         761       774    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         639       774       767    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         785       719    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         768       785    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         738       847    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         848       758    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       719       781    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         798       755    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         679       757    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         638    none         823       846    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         767       753    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         731       781    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        647         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       648         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214429 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001399
n_activity=1870 dram_eff=0.01604
bk0: 1a 214342i bk1: 1a 214365i bk2: 0a 214464i bk3: 1a 214365i bk4: 11a 214300i bk5: 10a 214307i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.455531
Bank_Level_Parallism_Col = 1.403930
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.013100
GrpLevelPara = 1.403930 

BW Util details:
bwutil = 0.000140 
total_CMD = 214464 
util_bw = 30 
Wasted_Col = 431 
Wasted_Row = 0 
Idle = 214003 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214429 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00276037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214434 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001259
n_activity=1536 dram_eff=0.01758
bk0: 2a 214351i bk1: 0a 214464i bk2: 0a 214464i bk3: 0a 214464i bk4: 12a 214299i bk5: 11a 214296i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.306630
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005556
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000126 
total_CMD = 214464 
util_bw = 27 
Wasted_Col = 335 
Wasted_Row = 0 
Idle = 214102 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214434 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00281166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214438 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001072
n_activity=1154 dram_eff=0.01993
bk0: 0a 214464i bk1: 1a 214365i bk2: 0a 214464i bk3: 0a 214464i bk4: 8a 214300i bk5: 9a 214307i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.354740
Bank_Level_Parallism_Col = 1.353846
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.015385
GrpLevelPara = 1.353846 

BW Util details:
bwutil = 0.000107 
total_CMD = 214464 
util_bw = 23 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 214137 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214438 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00276037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214437 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001119
n_activity=1382 dram_eff=0.01737
bk0: 0a 214464i bk1: 0a 214464i bk2: 3a 214365i bk3: 0a 214464i bk4: 9a 214299i bk5: 10a 214300i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.325513
Bank_Level_Parallism_Col = 1.324484
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005900
GrpLevelPara = 1.324484 

BW Util details:
bwutil = 0.000112 
total_CMD = 214464 
util_bw = 24 
Wasted_Col = 317 
Wasted_Row = 0 
Idle = 214123 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214437 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00237336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214431 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001352
n_activity=1870 dram_eff=0.01551
bk0: 1a 214365i bk1: 2a 214365i bk2: 0a 214464i bk3: 0a 214464i bk4: 12a 214300i bk5: 8a 214307i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.268519
Bank_Level_Parallism_Col = 1.268065
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.013986
GrpLevelPara = 1.268065 

BW Util details:
bwutil = 0.000135 
total_CMD = 214464 
util_bw = 29 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 214032 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214431 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00276037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214431 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001399
n_activity=1745 dram_eff=0.01719
bk0: 0a 214464i bk1: 0a 214464i bk2: 0a 214464i bk3: 3a 214351i bk4: 10a 214299i bk5: 13a 214300i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307479
Bank_Level_Parallism_Col = 1.306407
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011142
GrpLevelPara = 1.306407 

BW Util details:
bwutil = 0.000140 
total_CMD = 214464 
util_bw = 30 
Wasted_Col = 331 
Wasted_Row = 0 
Idle = 214103 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214431 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00270442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214434 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001259
n_activity=1453 dram_eff=0.01858
bk0: 1a 214365i bk1: 0a 214464i bk2: 0a 214464i bk3: 0a 214464i bk4: 10a 214300i bk5: 10a 214307i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.350453
Bank_Level_Parallism_Col = 1.349544
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.018237
GrpLevelPara = 1.349544 

BW Util details:
bwutil = 0.000126 
total_CMD = 214464 
util_bw = 27 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 214133 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214434 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00276037
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214435 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001259
n_activity=1207 dram_eff=0.02237
bk0: 0a 214464i bk1: 0a 214464i bk2: 0a 214464i bk3: 0a 214464i bk4: 10a 214299i bk5: 10a 214300i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.453061
Bank_Level_Parallism_Col = 1.450820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028689
GrpLevelPara = 1.450820 

BW Util details:
bwutil = 0.000126 
total_CMD = 214464 
util_bw = 27 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 214219 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214435 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00237336
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214436 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001166
n_activity=1377 dram_eff=0.01816
bk0: 0a 214464i bk1: 3a 214365i bk2: 0a 214464i bk3: 0a 214464i bk4: 8a 214300i bk5: 10a 214307i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.352584
Bank_Level_Parallism_Col = 1.351682
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.012232
GrpLevelPara = 1.351682 

BW Util details:
bwutil = 0.000117 
total_CMD = 214464 
util_bw = 25 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 214135 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214436 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00276037
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214433 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001306
n_activity=1635 dram_eff=0.01713
bk0: 0a 214464i bk1: 0a 214464i bk2: 1a 214365i bk3: 0a 214464i bk4: 11a 214299i bk5: 11a 214300i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.321739
Bank_Level_Parallism_Col = 1.320700
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014577
GrpLevelPara = 1.320700 

BW Util details:
bwutil = 0.000131 
total_CMD = 214464 
util_bw = 28 
Wasted_Col = 317 
Wasted_Row = 0 
Idle = 214119 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214433 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00237336
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214433 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001259
n_activity=1783 dram_eff=0.01514
bk0: 0a 214464i bk1: 1a 214365i bk2: 0a 214464i bk3: 1a 214365i bk4: 10a 214314i bk5: 11a 214305i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.280576
Bank_Level_Parallism_Col = 1.280193
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.009662
GrpLevelPara = 1.280193 

BW Util details:
bwutil = 0.000126 
total_CMD = 214464 
util_bw = 27 
Wasted_Col = 390 
Wasted_Row = 0 
Idle = 214047 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214433 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00274172
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214435 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001212
n_activity=1448 dram_eff=0.01796
bk0: 1a 214365i bk1: 0a 214464i bk2: 0a 214464i bk3: 0a 214464i bk4: 9a 214300i bk5: 11a 214286i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.308123
Bank_Level_Parallism_Col = 1.307042
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014085
GrpLevelPara = 1.307042 

BW Util details:
bwutil = 0.000121 
total_CMD = 214464 
util_bw = 26 
Wasted_Col = 331 
Wasted_Row = 0 
Idle = 214107 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214435 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00242931
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214423 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001772
n_activity=1793 dram_eff=0.02119
bk0: 3a 214365i bk1: 0a 214464i bk2: 0a 214464i bk3: 0a 214464i bk4: 10a 214207i bk5: 10a 214307i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.266667
Bank_Level_Parallism_Col = 1.265589
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.249423
GrpLevelPara = 1.265589 

BW Util details:
bwutil = 0.000177 
total_CMD = 214464 
util_bw = 38 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 214029 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214423 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00325463
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214435 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001212
n_activity=1472 dram_eff=0.01766
bk0: 0a 214464i bk1: 0a 214464i bk2: 4a 214351i bk3: 0a 214464i bk4: 10a 214299i bk5: 9a 214300i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.310924
Bank_Level_Parallism_Col = 1.309859
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008451
GrpLevelPara = 1.309859 

BW Util details:
bwutil = 0.000121 
total_CMD = 214464 
util_bw = 26 
Wasted_Col = 331 
Wasted_Row = 0 
Idle = 214107 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214435 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00281166
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214432 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001352
n_activity=1431 dram_eff=0.02027
bk0: 0a 214464i bk1: 2a 214365i bk2: 0a 214464i bk3: 0a 214464i bk4: 8a 214300i bk5: 9a 214307i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348348
Bank_Level_Parallism_Col = 1.347432
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.030211
GrpLevelPara = 1.347432 

BW Util details:
bwutil = 0.000135 
total_CMD = 214464 
util_bw = 29 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 214131 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214432 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00276037
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214464 n_nop=214434 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001306
n_activity=1343 dram_eff=0.02085
bk0: 0a 214464i bk1: 0a 214464i bk2: 0a 214464i bk3: 0a 214464i bk4: 11a 214299i bk5: 11a 214300i bk6: 0a 214464i bk7: 0a 214464i bk8: 0a 214464i bk9: 0a 214464i bk10: 0a 214464i bk11: 0a 214464i bk12: 0a 214464i bk13: 0a 214464i bk14: 0a 214464i bk15: 0a 214464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.451220
Bank_Level_Parallism_Col = 1.448980
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024490
GrpLevelPara = 1.448980 

BW Util details:
bwutil = 0.000131 
total_CMD = 214464 
util_bw = 28 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 214218 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214464 
n_nop = 214434 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00237336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 36761
Req_Network_injected_packets_per_cycle =       0.0188 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0301
Req_Bank_Level_Parallism =       2.0813
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 36761
Reply_Network_injected_packets_per_cycle =        0.0188
Reply_Network_conflicts_per_cycle =        0.0028
Reply_Network_conflicts_per_cycle_util =       0.2948
Reply_Bank_Level_Parallism =       1.9971
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 35356 (inst/sec)
gpgpu_simulation_rate = 9190 (cycle/sec)
gpgpu_silicon_slowdown = 130576x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5578
gpu_sim_insn = 49992
gpu_ipc =       8.9624
gpu_tot_sim_cycle = 42339
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.5211
gpu_tot_issued_cta = 32
gpu_occupancy = 18.5203% 
gpu_tot_occupancy = 9.2522% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0581
partiton_level_parallism_total  =       0.0240
partiton_level_parallism_util =       3.4468
partiton_level_parallism_util_total  =       2.3826
L2_BW  =       2.2305 GB/Sec
L2_BW_total  =       0.9206 GB/Sec
gpu_total_sim_rate=47854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 207, Miss = 135, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 171, Miss = 123, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 165, Miss = 121, Miss_rate = 0.733, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 149, Miss = 111, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 225, Miss = 153, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 76, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 100, Miss = 91, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 194, Miss = 135, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
315, 50, 50, 50, 50, 65, 280, 50, 50, 50, 50, 50, 65, 50, 50, 65, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2806	W0_Idle:209080	W0_Scoreboard:129176	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 691 
max_icnt2mem_latency = 57 
maxmrqlatency = 64 
max_icnt2sh_latency = 4 
averagemflatency = 421 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:347 	4 	5 	38 	76 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1000 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	13 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441         0      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5437         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6158         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5440         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9686         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5441         0      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6155         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6160         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        650       646    none         646       793       989    none      none      none      none      none      none      none      none      none      none  
dram[1]:        646    none      none      none         882       998    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         994      1017    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1079      1039    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         925       962    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         639       920       970    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         975       848    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         947      1005    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         866      1103    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         948       920    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       826       966    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         915       880    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         678       866    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         638    none        1059      1023    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         923       831    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         899       916    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        647         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       691       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       648         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246972 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001215
n_activity=1870 dram_eff=0.01604
bk0: 1a 246885i bk1: 1a 246908i bk2: 0a 247007i bk3: 1a 246908i bk4: 11a 246843i bk5: 10a 246850i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.455531
Bank_Level_Parallism_Col = 1.403930
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.013100
GrpLevelPara = 1.403930 

BW Util details:
bwutil = 0.000121 
total_CMD = 247007 
util_bw = 30 
Wasted_Col = 431 
Wasted_Row = 0 
Idle = 246546 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246972 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239669
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246977 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001093
n_activity=1536 dram_eff=0.01758
bk0: 2a 246894i bk1: 0a 247007i bk2: 0a 247007i bk3: 0a 247007i bk4: 12a 246842i bk5: 11a 246839i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.306630
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005556
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000109 
total_CMD = 247007 
util_bw = 27 
Wasted_Col = 335 
Wasted_Row = 0 
Idle = 246645 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246977 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00244123
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246981 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.311e-05
n_activity=1154 dram_eff=0.01993
bk0: 0a 247007i bk1: 1a 246908i bk2: 0a 247007i bk3: 0a 247007i bk4: 8a 246843i bk5: 9a 246850i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.354740
Bank_Level_Parallism_Col = 1.353846
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.015385
GrpLevelPara = 1.353846 

BW Util details:
bwutil = 0.000093 
total_CMD = 247007 
util_bw = 23 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 246680 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246981 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246980 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.716e-05
n_activity=1382 dram_eff=0.01737
bk0: 0a 247007i bk1: 0a 247007i bk2: 3a 246908i bk3: 0a 247007i bk4: 9a 246842i bk5: 10a 246843i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.325513
Bank_Level_Parallism_Col = 1.324484
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005900
GrpLevelPara = 1.324484 

BW Util details:
bwutil = 0.000097 
total_CMD = 247007 
util_bw = 24 
Wasted_Col = 317 
Wasted_Row = 0 
Idle = 246666 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246980 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246974 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001174
n_activity=1870 dram_eff=0.01551
bk0: 1a 246908i bk1: 2a 246908i bk2: 0a 247007i bk3: 0a 247007i bk4: 12a 246843i bk5: 8a 246850i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.268519
Bank_Level_Parallism_Col = 1.268065
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.013986
GrpLevelPara = 1.268065 

BW Util details:
bwutil = 0.000117 
total_CMD = 247007 
util_bw = 29 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 246575 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246974 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246974 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001215
n_activity=1745 dram_eff=0.01719
bk0: 0a 247007i bk1: 0a 247007i bk2: 0a 247007i bk3: 3a 246894i bk4: 10a 246842i bk5: 13a 246843i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307479
Bank_Level_Parallism_Col = 1.306407
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011142
GrpLevelPara = 1.306407 

BW Util details:
bwutil = 0.000121 
total_CMD = 247007 
util_bw = 30 
Wasted_Col = 331 
Wasted_Row = 0 
Idle = 246646 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246974 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00234811
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246977 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001093
n_activity=1453 dram_eff=0.01858
bk0: 1a 246908i bk1: 0a 247007i bk2: 0a 247007i bk3: 0a 247007i bk4: 10a 246843i bk5: 10a 246850i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.350453
Bank_Level_Parallism_Col = 1.349544
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.018237
GrpLevelPara = 1.349544 

BW Util details:
bwutil = 0.000109 
total_CMD = 247007 
util_bw = 27 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 246676 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246977 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246978 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001093
n_activity=1207 dram_eff=0.02237
bk0: 0a 247007i bk1: 0a 247007i bk2: 0a 247007i bk3: 0a 247007i bk4: 10a 246842i bk5: 10a 246843i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.453061
Bank_Level_Parallism_Col = 1.450820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028689
GrpLevelPara = 1.450820 

BW Util details:
bwutil = 0.000109 
total_CMD = 247007 
util_bw = 27 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 246762 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246978 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246979 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001012
n_activity=1377 dram_eff=0.01816
bk0: 0a 247007i bk1: 3a 246908i bk2: 0a 247007i bk3: 0a 247007i bk4: 8a 246843i bk5: 10a 246850i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.352584
Bank_Level_Parallism_Col = 1.351682
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.012232
GrpLevelPara = 1.351682 

BW Util details:
bwutil = 0.000101 
total_CMD = 247007 
util_bw = 25 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 246678 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246979 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239669
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246976 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001134
n_activity=1635 dram_eff=0.01713
bk0: 0a 247007i bk1: 0a 247007i bk2: 1a 246908i bk3: 0a 247007i bk4: 11a 246842i bk5: 11a 246843i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.321739
Bank_Level_Parallism_Col = 1.320700
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014577
GrpLevelPara = 1.320700 

BW Util details:
bwutil = 0.000113 
total_CMD = 247007 
util_bw = 28 
Wasted_Col = 317 
Wasted_Row = 0 
Idle = 246662 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246976 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246976 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001093
n_activity=1783 dram_eff=0.01514
bk0: 0a 247007i bk1: 1a 246908i bk2: 0a 247007i bk3: 1a 246908i bk4: 10a 246857i bk5: 11a 246848i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.280576
Bank_Level_Parallism_Col = 1.280193
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.009662
GrpLevelPara = 1.280193 

BW Util details:
bwutil = 0.000109 
total_CMD = 247007 
util_bw = 27 
Wasted_Col = 390 
Wasted_Row = 0 
Idle = 246590 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246976 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0023805
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246978 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001053
n_activity=1448 dram_eff=0.01796
bk0: 1a 246908i bk1: 0a 247007i bk2: 0a 247007i bk3: 0a 247007i bk4: 9a 246843i bk5: 11a 246829i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.308123
Bank_Level_Parallism_Col = 1.307042
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014085
GrpLevelPara = 1.307042 

BW Util details:
bwutil = 0.000105 
total_CMD = 247007 
util_bw = 26 
Wasted_Col = 331 
Wasted_Row = 0 
Idle = 246650 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246978 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00210925
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246917 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003522
n_activity=2550 dram_eff=0.03412
bk0: 3a 246908i bk1: 0a 247007i bk2: 0a 247007i bk3: 0a 247007i bk4: 10a 246110i bk5: 10a 246850i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103203
Bank_Level_Parallism_Col = 1.102496
Bank_Level_Parallism_Ready = 1.011494
write_to_read_ratio_blp_rw_average = 0.710339
GrpLevelPara = 1.102496 

BW Util details:
bwutil = 0.000352 
total_CMD = 247007 
util_bw = 87 
Wasted_Col = 1037 
Wasted_Row = 0 
Idle = 245883 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 852 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246917 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0360597
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246978 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001053
n_activity=1472 dram_eff=0.01766
bk0: 0a 247007i bk1: 0a 247007i bk2: 4a 246894i bk3: 0a 247007i bk4: 10a 246842i bk5: 9a 246843i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.310924
Bank_Level_Parallism_Col = 1.309859
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008451
GrpLevelPara = 1.309859 

BW Util details:
bwutil = 0.000105 
total_CMD = 247007 
util_bw = 26 
Wasted_Col = 331 
Wasted_Row = 0 
Idle = 246650 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246978 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00244123
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246975 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001174
n_activity=1431 dram_eff=0.02027
bk0: 0a 247007i bk1: 2a 246908i bk2: 0a 247007i bk3: 0a 247007i bk4: 8a 246843i bk5: 9a 246850i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348348
Bank_Level_Parallism_Col = 1.347432
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.030211
GrpLevelPara = 1.347432 

BW Util details:
bwutil = 0.000117 
total_CMD = 247007 
util_bw = 29 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 246674 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246975 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239669
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=247007 n_nop=246977 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001134
n_activity=1343 dram_eff=0.02085
bk0: 0a 247007i bk1: 0a 247007i bk2: 0a 247007i bk3: 0a 247007i bk4: 11a 246842i bk5: 11a 246843i bk6: 0a 247007i bk7: 0a 247007i bk8: 0a 247007i bk9: 0a 247007i bk10: 0a 247007i bk11: 0a 247007i bk12: 0a 247007i bk13: 0a 247007i bk14: 0a 247007i bk15: 0a 247007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.451220
Bank_Level_Parallism_Col = 1.448980
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024490
GrpLevelPara = 1.448980 

BW Util details:
bwutil = 0.000113 
total_CMD = 247007 
util_bw = 28 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 246761 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247007 
n_nop = 246977 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 42339
Req_Network_injected_packets_per_cycle =       0.0240 
Req_Network_conflicts_per_cycle =       0.0028
Req_Network_conflicts_per_cycle_util =       0.2793
Req_Bank_Level_Parallism =       2.3826
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 42339
Reply_Network_injected_packets_per_cycle =        0.0240
Reply_Network_conflicts_per_cycle =        0.0031
Reply_Network_conflicts_per_cycle_util =       0.2712
Reply_Bank_Level_Parallism =       2.1014
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 47854 (inst/sec)
gpgpu_simulation_rate = 10584 (cycle/sec)
gpgpu_silicon_slowdown = 113378x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14081
gpu_sim_insn = 55494
gpu_ipc =       3.9411
gpu_tot_sim_cycle = 56420
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.3763
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4592% 
gpu_tot_occupancy = 9.7861% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1030
partiton_level_parallism_total  =       0.0437
partiton_level_parallism_util =       1.3278
partiton_level_parallism_util_total  =       1.6238
L2_BW  =       3.9543 GB/Sec
L2_BW_total  =       1.6777 GB/Sec
gpu_total_sim_rate=41152

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 410, Miss = 240, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 333, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 490, Miss = 279, Miss_rate = 0.569, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 556, Miss = 305, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 707, Miss = 375, Miss_rate = 0.530, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 291, Miss = 182, Miss_rate = 0.625, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 582, Miss = 326, Miss_rate = 0.560, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 543, Miss = 303, Miss_rate = 0.558, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
327, 62, 62, 62, 62, 367, 292, 62, 62, 62, 62, 62, 192, 62, 62, 343, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4097	W0_Idle:314111	W0_Scoreboard:289789	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 691 
max_icnt2mem_latency = 57 
maxmrqlatency = 64 
max_icnt2sh_latency = 5 
averagemflatency = 411 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:926 	8 	12 	54 	78 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1353 	5 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2447 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	27 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160         0      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 79/16 = 4.94
average mf latency per bank:
dram[0]:        639       634       637       634       897       994    none      none      none      none      none      none      none      none      none      none  
dram[1]:        635       635       642       636      1148      1083    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       635       641       986      1030    none      none      none      none      none      none      none      none      none      none  
dram[3]:        643       640       633    none        1029      1165    none      none      none      none      none      none      none      none      none      none  
dram[4]:        635       634       636       637       987       896    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       635       636      1013      1025    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       646       633       646      1053       896    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       643       636       634       996      1011    none      none      none      none      none      none      none      none      none      none  
dram[8]:        633       632       646       640       951      1174    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       647       646       640       997      1074    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       634       633       631       905      1097    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       636       648       637      1047      1066    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         721      1003    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       634       638       637      1095      1067    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         635       920       927    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       646       637    none         995       950    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        647       646       651       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       648       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       649       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       649       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       646       651       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       651       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       691       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        647       652       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329082 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0002127
n_activity=4029 dram_eff=0.01737
bk0: 2a 329036i bk1: 3a 329059i bk2: 2a 329059i bk3: 3a 329056i bk4: 18a 328985i bk5: 12a 328946i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.316817
Bank_Level_Parallism_Col = 1.280967
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.128399
GrpLevelPara = 1.280967 

BW Util details:
bwutil = 0.000213 
total_CMD = 329158 
util_bw = 70 
Wasted_Col = 596 
Wasted_Row = 0 
Idle = 328492 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 46 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 3 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 329158 
n_nop = 329082 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00179853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329084 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0002096
n_activity=3737 dram_eff=0.01846
bk0: 6a 329045i bk1: 5a 329045i bk2: 3a 329045i bk3: 9a 329003i bk4: 14a 328993i bk5: 12a 328990i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246175
Bank_Level_Parallism_Col = 1.244755
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.027972
GrpLevelPara = 1.244755 

BW Util details:
bwutil = 0.000210 
total_CMD = 329158 
util_bw = 69 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 328439 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329084 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.013514 
queue_avg = 0.003008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00300767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329088 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001944
n_activity=3599 dram_eff=0.01778
bk0: 2a 329059i bk1: 3a 329059i bk2: 4a 329045i bk3: 3a 329032i bk4: 13a 328994i bk5: 13a 328981i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.345048
Bank_Level_Parallism_Col = 1.324759
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.073955
GrpLevelPara = 1.324759 

BW Util details:
bwutil = 0.000194 
total_CMD = 329158 
util_bw = 64 
Wasted_Col = 562 
Wasted_Row = 0 
Idle = 328532 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 329158 
n_nop = 329088 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00217829
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329094 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001792
n_activity=3141 dram_eff=0.01878
bk0: 2a 329045i bk1: 5a 329022i bk2: 4a 329059i bk3: 0a 329158i bk4: 12a 328926i bk5: 13a 328985i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307568
Bank_Level_Parallism_Col = 1.305825
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160194
GrpLevelPara = 1.305825 

BW Util details:
bwutil = 0.000179 
total_CMD = 329158 
util_bw = 59 
Wasted_Col = 562 
Wasted_Row = 0 
Idle = 328537 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 58 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 329158 
n_nop = 329094 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00223601
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329075 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002339
n_activity=4082 dram_eff=0.01886
bk0: 8a 328994i bk1: 3a 329059i bk2: 3a 329032i bk3: 2a 329058i bk4: 15a 328994i bk5: 13a 329001i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302496
Bank_Level_Parallism_Col = 1.274742
Bank_Level_Parallism_Ready = 1.025974
write_to_read_ratio_blp_rw_average = 0.048744
GrpLevelPara = 1.274742 

BW Util details:
bwutil = 0.000234 
total_CMD = 329158 
util_bw = 77 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 328477 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329075 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00200208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329085 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002035
n_activity=3954 dram_eff=0.01694
bk0: 1a 329059i bk1: 3a 329059i bk2: 3a 329059i bk3: 4a 329045i bk4: 14a 328993i bk5: 13a 328994i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.269291
Bank_Level_Parallism_Col = 1.267829
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045959
GrpLevelPara = 1.267829 

BW Util details:
bwutil = 0.000204 
total_CMD = 329158 
util_bw = 67 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 328523 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329085 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00176207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329083 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0002096
n_activity=3758 dram_eff=0.01836
bk0: 4a 329056i bk1: 4a 329017i bk2: 4a 329059i bk3: 1a 329059i bk4: 16a 328985i bk5: 13a 328998i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180672
Bank_Level_Parallism_Col = 1.178873
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.042254
GrpLevelPara = 1.178873 

BW Util details:
bwutil = 0.000210 
total_CMD = 329158 
util_bw = 69 
Wasted_Col = 645 
Wasted_Row = 0 
Idle = 328444 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329083 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00253981
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329081 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002187
n_activity=3858 dram_eff=0.01866
bk0: 3a 329059i bk1: 2a 329045i bk2: 3a 329036i bk3: 4a 329045i bk4: 14a 328993i bk5: 17a 328923i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.458730
Bank_Level_Parallism_Col = 1.419458
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.129187
GrpLevelPara = 1.419458 

BW Util details:
bwutil = 0.000219 
total_CMD = 329158 
util_bw = 72 
Wasted_Col = 558 
Wasted_Row = 0 
Idle = 328528 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 329158 
n_nop = 329081 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012987 
queue_avg = 0.001783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00178334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329088 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001944
n_activity=3723 dram_eff=0.01719
bk0: 6a 329036i bk1: 6a 329059i bk2: 1a 329059i bk3: 3a 329045i bk4: 15a 328985i bk5: 13a 328925i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.230245
Bank_Level_Parallism_Col = 1.228767
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.131507
GrpLevelPara = 1.228767 

BW Util details:
bwutil = 0.000194 
total_CMD = 329158 
util_bw = 64 
Wasted_Col = 670 
Wasted_Row = 0 
Idle = 328424 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 329158 
n_nop = 329088 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00216917
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329093 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001792
n_activity=3507 dram_eff=0.01682
bk0: 1a 329036i bk1: 4a 329017i bk2: 1a 329059i bk3: 2a 329045i bk4: 14a 328993i bk5: 14a 328985i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.366771
Bank_Level_Parallism_Col = 1.329653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.050473
GrpLevelPara = 1.329653 

BW Util details:
bwutil = 0.000179 
total_CMD = 329158 
util_bw = 59 
Wasted_Col = 579 
Wasted_Row = 0 
Idle = 328520 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329093 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00241829
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329083 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002096
n_activity=4344 dram_eff=0.01588
bk0: 5a 329031i bk1: 3a 329059i bk2: 4a 329059i bk3: 6a 329056i bk4: 13a 328993i bk5: 15a 328964i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161685
Bank_Level_Parallism_Col = 1.161423
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.099863
GrpLevelPara = 1.161423 

BW Util details:
bwutil = 0.000210 
total_CMD = 329158 
util_bw = 69 
Wasted_Col = 667 
Wasted_Row = 0 
Idle = 328422 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 35 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 3 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 329158 
n_nop = 329083 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00228158
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329096 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001701
n_activity=3362 dram_eff=0.01666
bk0: 5a 329050i bk1: 4a 329031i bk2: 1a 329053i bk3: 2a 329059i bk4: 13a 328994i bk5: 15a 328980i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.305772
Bank_Level_Parallism_Col = 1.295133
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.025118
GrpLevelPara = 1.295133 

BW Util details:
bwutil = 0.000170 
total_CMD = 329158 
util_bw = 56 
Wasted_Col = 585 
Wasted_Row = 0 
Idle = 328517 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329096 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00173777
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329041 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=34 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003433
n_activity=4118 dram_eff=0.02744
bk0: 4a 329059i bk1: 1a 329059i bk2: 0a 329158i bk3: 0a 329158i bk4: 14a 328252i bk5: 15a 328992i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.092417
Bank_Level_Parallism_Col = 1.091845
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.650040
GrpLevelPara = 1.091845 

BW Util details:
bwutil = 0.000343 
total_CMD = 329158 
util_bw = 113 
Wasted_Col = 1153 
Wasted_Row = 0 
Idle = 327892 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329041 
Read = 34 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000343 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.02706
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329091 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001853
n_activity=3664 dram_eff=0.01665
bk0: 2a 329059i bk1: 4a 329035i bk2: 4a 329045i bk3: 2a 329059i bk4: 12a 328993i bk5: 14a 328994i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.337662
Bank_Level_Parallism_Col = 1.297386
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.037582
GrpLevelPara = 1.297386 

BW Util details:
bwutil = 0.000185 
total_CMD = 329158 
util_bw = 61 
Wasted_Col = 555 
Wasted_Row = 0 
Idle = 328542 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329091 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00183195
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329086 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002035
n_activity=4110 dram_eff=0.0163
bk0: 3a 329059i bk1: 5a 329059i bk2: 0a 329158i bk3: 4a 329045i bk4: 15a 328994i bk5: 17a 328920i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.174699
Bank_Level_Parallism_Col = 1.174242
Bank_Level_Parallism_Ready = 1.014925
write_to_read_ratio_blp_rw_average = 0.157576
GrpLevelPara = 1.174242 

BW Util details:
bwutil = 0.000204 
total_CMD = 329158 
util_bw = 67 
Wasted_Col = 597 
Wasted_Row = 0 
Idle = 328494 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 329158 
n_nop = 329086 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00192613
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=329158 n_nop=329088 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001975
n_activity=3657 dram_eff=0.01777
bk0: 1a 329059i bk1: 1a 329059i bk2: 2a 329059i bk3: 0a 329158i bk4: 15a 328993i bk5: 14a 328976i bk6: 0a 329158i bk7: 0a 329158i bk8: 0a 329158i bk9: 0a 329158i bk10: 0a 329158i bk11: 0a 329158i bk12: 0a 329158i bk13: 0a 329158i bk14: 0a 329158i bk15: 0a 329158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185619
Bank_Level_Parallism_Col = 1.185185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.069024
GrpLevelPara = 1.185185 

BW Util details:
bwutil = 0.000197 
total_CMD = 329158 
util_bw = 65 
Wasted_Col = 533 
Wasted_Row = 0 
Idle = 328560 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329158 
n_nop = 329088 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 56420
Req_Network_injected_packets_per_cycle =       0.0437 
Req_Network_conflicts_per_cycle =       0.0024
Req_Network_conflicts_per_cycle_util =       0.0883
Req_Bank_Level_Parallism =       1.6238
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0014
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 56420
Reply_Network_injected_packets_per_cycle =        0.0437
Reply_Network_conflicts_per_cycle =        0.0030
Reply_Network_conflicts_per_cycle_util =       0.1039
Reply_Bank_Level_Parallism =       1.5330
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 41152 (inst/sec)
gpgpu_simulation_rate = 9403 (cycle/sec)
gpgpu_silicon_slowdown = 127618x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5768
gpu_sim_insn = 53912
gpu_ipc =       9.3467
gpu_tot_sim_cycle = 62188
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.8373
gpu_tot_issued_cta = 48
gpu_occupancy = 28.7727% 
gpu_tot_occupancy = 10.9143% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1068
partiton_level_parallism_total  =       0.0495
partiton_level_parallism_util =       3.6023
partiton_level_parallism_util_total  =       1.8242
L2_BW  =       4.1010 GB/Sec
L2_BW_total  =       1.9025 GB/Sec
gpu_total_sim_rate=50137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 486, Miss = 301, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 684, Miss = 394, Miss_rate = 0.576, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 570, Miss = 343, Miss_rate = 0.602, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 632, Miss = 366, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 787, Miss = 439, Miss_rate = 0.558, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 367, Miss = 243, Miss_rate = 0.662, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 384, Miss_rate = 0.587, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 623, Miss = 367, Miss_rate = 0.589, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
355, 90, 90, 75, 90, 395, 320, 90, 90, 90, 90, 90, 220, 90, 90, 371, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5745	W0_Idle:340963	W0_Scoreboard:297575	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 849 
max_icnt2mem_latency = 103 
maxmrqlatency = 165 
max_icnt2sh_latency = 6 
averagemflatency = 385 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:929 	9 	15 	61 	92 	42 	43 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1749 	103 	1229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2936 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3023 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	28 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160         0      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 201/16 = 12.56
average mf latency per bank:
dram[0]:        639       634       637       634      1009      1130    none      none      none      none      none      none      none      none      none      none  
dram[1]:        635       635       642       636      1321      1241    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       635       641      1140      1173    none      none      none      none      none      none      none      none      none      none  
dram[3]:        643       640       633    none        1176      1339    none      none      none      none      none      none      none      none      none      none  
dram[4]:        635       634       636       637      1114      1021    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       635       636      1150      1155    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       646       633       646      1191      1019    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       643       636       634      1129      1119    none      none      none      none      none      none      none      none      none      none  
dram[8]:        633       632       646       640      1098      1334    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       647       646       640      1131      1237    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       634       633       631      1050      1247    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       636       648       637      1224      1222    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         741      1164    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       634       638       637      1257      1213    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         635      1071      1064    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       646       637    none        1135      1065    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        647       646       651       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       648       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       649       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       649       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       646       651       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       651       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       849       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        647       652       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362734 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0001929
n_activity=4029 dram_eff=0.01737
bk0: 2a 362688i bk1: 3a 362711i bk2: 2a 362711i bk3: 3a 362708i bk4: 18a 362637i bk5: 12a 362598i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.316817
Bank_Level_Parallism_Col = 1.280967
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.128399
GrpLevelPara = 1.280967 

BW Util details:
bwutil = 0.000193 
total_CMD = 362810 
util_bw = 70 
Wasted_Col = 596 
Wasted_Row = 0 
Idle = 362144 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 46 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 3 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 362810 
n_nop = 362734 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00163171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362736 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001902
n_activity=3737 dram_eff=0.01846
bk0: 6a 362697i bk1: 5a 362697i bk2: 3a 362697i bk3: 9a 362655i bk4: 14a 362645i bk5: 12a 362642i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246175
Bank_Level_Parallism_Col = 1.244755
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.027972
GrpLevelPara = 1.244755 

BW Util details:
bwutil = 0.000190 
total_CMD = 362810 
util_bw = 69 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 362091 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362736 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.013514 
queue_avg = 0.002729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0027287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362740 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001764
n_activity=3599 dram_eff=0.01778
bk0: 2a 362711i bk1: 3a 362711i bk2: 4a 362697i bk3: 3a 362684i bk4: 13a 362646i bk5: 13a 362633i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.345048
Bank_Level_Parallism_Col = 1.324759
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.073955
GrpLevelPara = 1.324759 

BW Util details:
bwutil = 0.000176 
total_CMD = 362810 
util_bw = 64 
Wasted_Col = 562 
Wasted_Row = 0 
Idle = 362184 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 362810 
n_nop = 362740 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00197624
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362746 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001626
n_activity=3141 dram_eff=0.01878
bk0: 2a 362697i bk1: 5a 362674i bk2: 4a 362711i bk3: 0a 362810i bk4: 12a 362578i bk5: 13a 362637i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307568
Bank_Level_Parallism_Col = 1.305825
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160194
GrpLevelPara = 1.305825 

BW Util details:
bwutil = 0.000163 
total_CMD = 362810 
util_bw = 59 
Wasted_Col = 562 
Wasted_Row = 0 
Idle = 362189 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 58 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 362810 
n_nop = 362746 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00202861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362727 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002122
n_activity=4086 dram_eff=0.01884
bk0: 8a 362646i bk1: 3a 362711i bk2: 3a 362684i bk3: 2a 362710i bk4: 15a 362646i bk5: 13a 362653i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302496
Bank_Level_Parallism_Col = 1.274742
Bank_Level_Parallism_Ready = 1.025974
write_to_read_ratio_blp_rw_average = 0.048744
GrpLevelPara = 1.274742 

BW Util details:
bwutil = 0.000212 
total_CMD = 362810 
util_bw = 77 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 362129 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362727 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00181638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362737 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001847
n_activity=3954 dram_eff=0.01694
bk0: 1a 362711i bk1: 3a 362711i bk2: 3a 362711i bk3: 4a 362697i bk4: 14a 362645i bk5: 13a 362646i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.269291
Bank_Level_Parallism_Col = 1.267829
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045959
GrpLevelPara = 1.267829 

BW Util details:
bwutil = 0.000185 
total_CMD = 362810 
util_bw = 67 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 362175 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362737 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00159863
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362735 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001902
n_activity=3758 dram_eff=0.01836
bk0: 4a 362708i bk1: 4a 362669i bk2: 4a 362711i bk3: 1a 362711i bk4: 16a 362637i bk5: 13a 362650i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180672
Bank_Level_Parallism_Col = 1.178873
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.042254
GrpLevelPara = 1.178873 

BW Util details:
bwutil = 0.000190 
total_CMD = 362810 
util_bw = 69 
Wasted_Col = 645 
Wasted_Row = 0 
Idle = 362096 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362735 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00230424
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362733 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001985
n_activity=3858 dram_eff=0.01866
bk0: 3a 362711i bk1: 2a 362697i bk2: 3a 362688i bk3: 4a 362697i bk4: 14a 362645i bk5: 17a 362575i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.458730
Bank_Level_Parallism_Col = 1.419458
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.129187
GrpLevelPara = 1.419458 

BW Util details:
bwutil = 0.000198 
total_CMD = 362810 
util_bw = 72 
Wasted_Col = 558 
Wasted_Row = 0 
Idle = 362180 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 362810 
n_nop = 362733 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012987 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00161793
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362740 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001764
n_activity=3723 dram_eff=0.01719
bk0: 6a 362688i bk1: 6a 362711i bk2: 1a 362711i bk3: 3a 362697i bk4: 15a 362637i bk5: 13a 362577i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.230245
Bank_Level_Parallism_Col = 1.228767
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.131507
GrpLevelPara = 1.228767 

BW Util details:
bwutil = 0.000176 
total_CMD = 362810 
util_bw = 64 
Wasted_Col = 670 
Wasted_Row = 0 
Idle = 362076 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 362810 
n_nop = 362740 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00196797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362745 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001626
n_activity=3507 dram_eff=0.01682
bk0: 1a 362688i bk1: 4a 362669i bk2: 1a 362711i bk3: 2a 362697i bk4: 14a 362645i bk5: 14a 362637i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.366771
Bank_Level_Parallism_Col = 1.329653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.050473
GrpLevelPara = 1.329653 

BW Util details:
bwutil = 0.000163 
total_CMD = 362810 
util_bw = 59 
Wasted_Col = 579 
Wasted_Row = 0 
Idle = 362172 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362745 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00219399
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362735 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001902
n_activity=4344 dram_eff=0.01588
bk0: 5a 362683i bk1: 3a 362711i bk2: 4a 362711i bk3: 6a 362708i bk4: 13a 362645i bk5: 15a 362616i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161685
Bank_Level_Parallism_Col = 1.161423
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.099863
GrpLevelPara = 1.161423 

BW Util details:
bwutil = 0.000190 
total_CMD = 362810 
util_bw = 69 
Wasted_Col = 667 
Wasted_Row = 0 
Idle = 362074 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 35 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 3 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 362810 
n_nop = 362735 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00206995
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362748 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001544
n_activity=3362 dram_eff=0.01666
bk0: 5a 362702i bk1: 4a 362683i bk2: 1a 362705i bk3: 2a 362711i bk4: 13a 362646i bk5: 15a 362632i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.305772
Bank_Level_Parallism_Col = 1.295133
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.025118
GrpLevelPara = 1.295133 

BW Util details:
bwutil = 0.000154 
total_CMD = 362810 
util_bw = 56 
Wasted_Col = 585 
Wasted_Row = 0 
Idle = 362169 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362748 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00157658
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362571 n_act=4 n_pre=0 n_ref_event=0 n_req=235 n_rd=34 n_rd_L2_A=0 n_write=201 n_wr_bk=0 bw_util=0.0006477
n_activity=5971 dram_eff=0.03936
bk0: 4a 362711i bk1: 1a 362711i bk2: 0a 362810i bk3: 0a 362810i bk4: 14a 360214i bk5: 15a 362644i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038012
Bank_Level_Parallism_Col = 1.037724
Bank_Level_Parallism_Ready = 1.004255
write_to_read_ratio_blp_rw_average = 0.856260
GrpLevelPara = 1.037724 

BW Util details:
bwutil = 0.000648 
total_CMD = 362810 
util_bw = 235 
Wasted_Col = 2843 
Wasted_Row = 0 
Idle = 359732 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2560 
rwq = 0 
CCDLc_limit_alone = 2560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362571 
Read = 34 
Write = 201 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 235 
total_req = 235 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 235 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000648 
Either_Row_CoL_Bus_Util = 0.000659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.189355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189355
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362743 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001681
n_activity=3664 dram_eff=0.01665
bk0: 2a 362711i bk1: 4a 362687i bk2: 4a 362697i bk3: 2a 362711i bk4: 12a 362645i bk5: 14a 362646i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.337662
Bank_Level_Parallism_Col = 1.297386
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.037582
GrpLevelPara = 1.297386 

BW Util details:
bwutil = 0.000168 
total_CMD = 362810 
util_bw = 61 
Wasted_Col = 555 
Wasted_Row = 0 
Idle = 362194 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362743 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00166203
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362738 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001847
n_activity=4110 dram_eff=0.0163
bk0: 3a 362711i bk1: 5a 362711i bk2: 0a 362810i bk3: 4a 362697i bk4: 15a 362646i bk5: 17a 362572i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.174699
Bank_Level_Parallism_Col = 1.174242
Bank_Level_Parallism_Ready = 1.014925
write_to_read_ratio_blp_rw_average = 0.157576
GrpLevelPara = 1.174242 

BW Util details:
bwutil = 0.000185 
total_CMD = 362810 
util_bw = 67 
Wasted_Col = 597 
Wasted_Row = 0 
Idle = 362146 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 362810 
n_nop = 362738 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00174747
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362810 n_nop=362740 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001792
n_activity=3657 dram_eff=0.01777
bk0: 1a 362711i bk1: 1a 362711i bk2: 2a 362711i bk3: 0a 362810i bk4: 15a 362645i bk5: 14a 362628i bk6: 0a 362810i bk7: 0a 362810i bk8: 0a 362810i bk9: 0a 362810i bk10: 0a 362810i bk11: 0a 362810i bk12: 0a 362810i bk13: 0a 362810i bk14: 0a 362810i bk15: 0a 362810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185619
Bank_Level_Parallism_Col = 1.185185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.069024
GrpLevelPara = 1.185185 

BW Util details:
bwutil = 0.000179 
total_CMD = 362810 
util_bw = 65 
Wasted_Col = 533 
Wasted_Row = 0 
Idle = 362212 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362810 
n_nop = 362740 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00140294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 62188
Req_Network_injected_packets_per_cycle =       0.0495 
Req_Network_conflicts_per_cycle =       0.0105
Req_Network_conflicts_per_cycle_util =       0.3848
Req_Bank_Level_Parallism =       1.8242
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0165
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 62188
Reply_Network_injected_packets_per_cycle =        0.0495
Reply_Network_conflicts_per_cycle =        0.0047
Reply_Network_conflicts_per_cycle_util =       0.1549
Reply_Bank_Level_Parallism =       1.6233
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 50137 (inst/sec)
gpgpu_simulation_rate = 10364 (cycle/sec)
gpgpu_silicon_slowdown = 115785x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13749
gpu_sim_insn = 101823
gpu_ipc =       7.4058
gpu_tot_sim_cycle = 75937
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.3024
gpu_tot_issued_cta = 56
gpu_occupancy = 24.0488% 
gpu_tot_occupancy = 14.7195% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4293
partiton_level_parallism_total  =       0.1183
partiton_level_parallism_util =       1.9805
partiton_level_parallism_util_total  =       1.9240
L2_BW  =      16.4839 GB/Sec
L2_BW_total  =       4.5425 GB/Sec
gpu_total_sim_rate=50330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2081, Miss = 955, Miss_rate = 0.459, Pending_hits = 11, Reservation_fails = 1
	L1D_cache_core[1]: Access = 2728, Miss = 1221, Miss_rate = 0.448, Pending_hits = 14, Reservation_fails = 13
	L1D_cache_core[2]: Access = 2148, Miss = 986, Miss_rate = 0.459, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2432, Miss = 1106, Miss_rate = 0.455, Pending_hits = 17, Reservation_fails = 17
	L1D_cache_core[4]: Access = 2357, Miss = 1084, Miss_rate = 0.460, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2179, Miss = 978, Miss_rate = 0.449, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[6]: Access = 2133, Miss = 989, Miss_rate = 0.464, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2725, Miss = 1201, Miss_rate = 0.441, Pending_hits = 15, Reservation_fails = 18
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8520
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 109
	L1D_total_cache_reservation_fails = 62
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 104
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
583, 317, 318, 87, 369, 599, 601, 342, 369, 342, 293, 342, 373, 372, 394, 498, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9087	W0_Idle:382810	W0_Scoreboard:495850	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 849 
max_icnt2mem_latency = 103 
maxmrqlatency = 165 
max_icnt2sh_latency = 17 
averagemflatency = 376 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:2804 	48 	52 	79 	100 	42 	43 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5669 	103 	3211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8832 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8604 	345 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	45 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3200/96 = 33.333332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        26         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1496
min_bank_accesses = 0!
chip skew: 276/57 = 4.84
average mf latency per bank:
dram[0]:        649       636       634       632      1416      1621    none      none      none      none      none      none      none      none      none      none  
dram[1]:        670       642       635       635      1232      1354    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       658       661       637      1179      1292    none      none      none      none      none      none      none      none      none      none  
dram[3]:        639       636       632       637      1330      1238    none      none      none      none      none      none      none      none      none      none  
dram[4]:        670       636       631       631      1343      1254    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       633       631       633      1272      1283    none      none      none      none      none      none      none      none      none      none  
dram[6]:        637       648       631       633      1273      1284    none      none      none      none      none      none      none      none      none      none  
dram[7]:        639       641       632       643      1385      1512    none      none      none      none      none      none      none      none      none      none  
dram[8]:        649       645       635       675      1275      1151    none      none      none      none      none      none      none      none      none      none  
dram[9]:        654       639       634       633      1317      1366    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       653       648       631      1246      1342    none      none      none      none      none      none      none      none      none      none  
dram[11]:        635       650       632       631      1202      1286    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       639       635       639       835      1239    none      none      none      none      none      none      none      none      none      none  
dram[13]:        637       637       660       633      1223      1312    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       638       634       633      1422      1368    none      none      none      none      none      none      none      none      none      none  
dram[15]:        637       652       658       638      1323      1429    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        654       653       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        651       666       651       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       655       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        656       655       646       649       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       648       649       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       648       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        649       649       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        659       663       651       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       649       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       655       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        657       660       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       652       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       657       652       661       849       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        661       661       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        659       660       650       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        654       651       646       650       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442830 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=131 n_rd_L2_A=0 n_write=57 n_wr_bk=0 bw_util=0.0004244
n_activity=8403 dram_eff=0.02237
bk0: 21a 442786i bk1: 21a 442832i bk2: 17a 442887i bk3: 23a 442889i bk4: 24a 442686i bk5: 25a 442657i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.236434
Bank_Level_Parallism_Col = 1.217729
Bank_Level_Parallism_Ready = 1.005319
write_to_read_ratio_blp_rw_average = 0.281882
GrpLevelPara = 1.217729 

BW Util details:
bwutil = 0.000424 
total_CMD = 443024 
util_bw = 188 
Wasted_Col = 1102 
Wasted_Row = 0 
Idle = 441734 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 282 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 3 
RTWc_limit_alone = 282 

Commands details: 
total_CMD = 443024 
n_nop = 442830 
Read = 131 
Write = 57 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.001957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442830 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004266
n_activity=8107 dram_eff=0.02331
bk0: 14a 442908i bk1: 19a 442781i bk2: 15a 442899i bk3: 16a 442837i bk4: 19a 442841i bk5: 22a 442700i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167378
Bank_Level_Parallism_Col = 1.166238
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.164524
GrpLevelPara = 1.166238 

BW Util details:
bwutil = 0.000427 
total_CMD = 443024 
util_bw = 189 
Wasted_Col = 982 
Wasted_Row = 0 
Idle = 441853 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 99 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 443024 
n_nop = 442830 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005155 
queue_avg = 0.002718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00271769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442813 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004627
n_activity=8322 dram_eff=0.02463
bk0: 20a 442859i bk1: 23a 442777i bk2: 16a 442861i bk3: 6a 442894i bk4: 20a 442806i bk5: 22a 442787i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.263889
Bank_Level_Parallism_Col = 1.251859
Bank_Level_Parallism_Ready = 1.009756
write_to_read_ratio_blp_rw_average = 0.133829
GrpLevelPara = 1.251859 

BW Util details:
bwutil = 0.000463 
total_CMD = 443024 
util_bw = 205 
Wasted_Col = 875 
Wasted_Row = 0 
Idle = 441944 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 443024 
n_nop = 442813 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00200892
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442817 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004537
n_activity=8372 dram_eff=0.02401
bk0: 15a 442841i bk1: 23a 442867i bk2: 14a 442899i bk3: 21a 442801i bk4: 22a 442715i bk5: 17a 442765i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.211139
Bank_Level_Parallism_Col = 1.210175
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.207673
GrpLevelPara = 1.210175 

BW Util details:
bwutil = 0.000454 
total_CMD = 443024 
util_bw = 201 
Wasted_Col = 1002 
Wasted_Row = 0 
Idle = 441821 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 121 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 443024 
n_nop = 442817 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00281023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442834 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0004153
n_activity=8075 dram_eff=0.02279
bk0: 14a 442851i bk1: 24a 442716i bk2: 11a 442895i bk3: 12a 442898i bk4: 23a 442743i bk5: 23a 442773i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.186275
Bank_Level_Parallism_Col = 1.170492
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.171721
GrpLevelPara = 1.169672 

BW Util details:
bwutil = 0.000415 
total_CMD = 443024 
util_bw = 184 
Wasted_Col = 1040 
Wasted_Row = 0 
Idle = 441800 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 443024 
n_nop = 442834 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00159811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442828 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004289
n_activity=8289 dram_eff=0.02292
bk0: 20a 442808i bk1: 15a 442902i bk2: 16a 442919i bk3: 12a 442898i bk4: 21a 442717i bk5: 21a 442780i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167558
Bank_Level_Parallism_Col = 1.166368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.185599
GrpLevelPara = 1.166368 

BW Util details:
bwutil = 0.000429 
total_CMD = 443024 
util_bw = 190 
Wasted_Col = 932 
Wasted_Row = 0 
Idle = 441902 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 109 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 27 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 443024 
n_nop = 442828 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442828 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004289
n_activity=8147 dram_eff=0.02332
bk0: 19a 442830i bk1: 21a 442825i bk2: 16a 442867i bk3: 9a 442904i bk4: 22a 442820i bk5: 23a 442786i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171917
Bank_Level_Parallism_Col = 1.170732
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.089431
GrpLevelPara = 1.170732 

BW Util details:
bwutil = 0.000429 
total_CMD = 443024 
util_bw = 190 
Wasted_Col = 921 
Wasted_Row = 0 
Idle = 441913 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 430 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 443024 
n_nop = 442828 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00229784
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442841 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0004018
n_activity=7708 dram_eff=0.02309
bk0: 20a 442804i bk1: 21a 442766i bk2: 10a 442840i bk3: 19a 442899i bk4: 23a 442684i bk5: 24a 442738i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348305
Bank_Level_Parallism_Col = 1.327103
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.213254
GrpLevelPara = 1.327103 

BW Util details:
bwutil = 0.000402 
total_CMD = 443024 
util_bw = 178 
Wasted_Col = 1002 
Wasted_Row = 0 
Idle = 441844 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 443024 
n_nop = 442841 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00239716
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442821 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004447
n_activity=8765 dram_eff=0.02248
bk0: 15a 442902i bk1: 22a 442819i bk2: 8a 442802i bk3: 11a 442911i bk4: 22a 442833i bk5: 18a 442620i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.142184
Bank_Level_Parallism_Col = 1.141056
Bank_Level_Parallism_Ready = 1.005076
write_to_read_ratio_blp_rw_average = 0.256107
GrpLevelPara = 1.141056 

BW Util details:
bwutil = 0.000445 
total_CMD = 443024 
util_bw = 197 
Wasted_Col = 1076 
Wasted_Row = 0 
Idle = 441751 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 329 
rwq = 0 
CCDLc_limit_alone = 329 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 443024 
n_nop = 442821 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00173805
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442847 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.000386
n_activity=7402 dram_eff=0.0231
bk0: 12a 442886i bk1: 20a 442814i bk2: 7a 442911i bk3: 12a 442867i bk4: 21a 442841i bk5: 20a 442813i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.262540
Bank_Level_Parallism_Col = 1.236870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.094319
GrpLevelPara = 1.236870 

BW Util details:
bwutil = 0.000386 
total_CMD = 443024 
util_bw = 171 
Wasted_Col = 766 
Wasted_Row = 0 
Idle = 442087 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 366 
rwq = 0 
CCDLc_limit_alone = 366 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443024 
n_nop = 442847 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00183512
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442835 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004131
n_activity=8809 dram_eff=0.02077
bk0: 16a 442869i bk1: 17a 442867i bk2: 14a 442922i bk3: 14a 442919i bk4: 19a 442821i bk5: 20a 442830i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127180
Bank_Level_Parallism_Col = 1.126804
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.146392
GrpLevelPara = 1.126804 

BW Util details:
bwutil = 0.000413 
total_CMD = 443024 
util_bw = 183 
Wasted_Col = 792 
Wasted_Row = 0 
Idle = 442049 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 443024 
n_nop = 442835 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00173128
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442815 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004582
n_activity=8525 dram_eff=0.02381
bk0: 23a 442779i bk1: 17a 442888i bk2: 16a 442891i bk3: 20a 442854i bk4: 17a 442640i bk5: 20a 442683i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.202088
Bank_Level_Parallism_Col = 1.196709
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.268886
GrpLevelPara = 1.196709 

BW Util details:
bwutil = 0.000458 
total_CMD = 443024 
util_bw = 203 
Wasted_Col = 1138 
Wasted_Row = 0 
Idle = 441683 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 443024 
n_nop = 442815 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00157328
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442642 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=100 n_rd_L2_A=0 n_write=276 n_wr_bk=0 bw_util=0.0008487
n_activity=11523 dram_eff=0.03263
bk0: 14a 442916i bk1: 14a 442854i bk2: 17a 442822i bk3: 16a 442780i bk4: 20a 440151i bk5: 19a 442745i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.077547
Bank_Level_Parallism_Col = 1.071030
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.785642
GrpLevelPara = 1.071030 

BW Util details:
bwutil = 0.000849 
total_CMD = 443024 
util_bw = 376 
Wasted_Col = 3570 
Wasted_Row = 0 
Idle = 439078 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 305 
CCDLc_limit = 2886 
rwq = 0 
CCDLc_limit_alone = 2886 
WTRc_limit_alone = 50 
RTWc_limit_alone = 305 

Commands details: 
total_CMD = 443024 
n_nop = 442642 
Read = 100 
Write = 276 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000849 
Either_Row_CoL_Bus_Util = 0.000862 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.157341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157341
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442828 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004289
n_activity=8110 dram_eff=0.02343
bk0: 19a 442879i bk1: 16a 442865i bk2: 9a 442911i bk3: 15a 442815i bk4: 20a 442795i bk5: 21a 442797i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.209126
Bank_Level_Parallism_Col = 1.185115
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128817
GrpLevelPara = 1.185115 

BW Util details:
bwutil = 0.000429 
total_CMD = 443024 
util_bw = 190 
Wasted_Col = 862 
Wasted_Row = 0 
Idle = 441972 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 66 
RTWc_limit = 32 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 59 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 443024 
n_nop = 442828 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00141527
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442836 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0004108
n_activity=8200 dram_eff=0.0222
bk0: 20a 442819i bk1: 17a 442848i bk2: 16a 442860i bk3: 16a 442878i bk4: 23a 442770i bk5: 21a 442644i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.139939
Bank_Level_Parallism_Col = 1.139711
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.274108
GrpLevelPara = 1.139711 

BW Util details:
bwutil = 0.000411 
total_CMD = 443024 
util_bw = 182 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 441702 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 8 
RTWc_limit = 278 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 8 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 443024 
n_nop = 442836 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00221433
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=443024 n_nop=442845 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003905
n_activity=7729 dram_eff=0.02238
bk0: 14a 442905i bk1: 15a 442884i bk2: 9a 442893i bk3: 12a 442827i bk4: 21a 442734i bk5: 25a 442763i bk6: 0a 443024i bk7: 0a 443024i bk8: 0a 443024i bk9: 0a 443024i bk10: 0a 443024i bk11: 0a 443024i bk12: 0a 443024i bk13: 0a 443024i bk14: 0a 443024i bk15: 0a 443024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145979
Bank_Level_Parallism_Col = 1.145742
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166813
GrpLevelPara = 1.145742 

BW Util details:
bwutil = 0.000390 
total_CMD = 443024 
util_bw = 173 
Wasted_Col = 971 
Wasted_Row = 0 
Idle = 441880 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 443024 
n_nop = 442845 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198861

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 91, Miss_rate = 0.327, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 98, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 79, Miss_rate = 0.288, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 95, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 94, Miss_rate = 0.332, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 98, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 104, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 88, Miss_rate = 0.308, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 84, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3173
L2_total_cache_miss_rate = 0.3532
L2_total_cache_pending_hits = 43
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 75937
Req_Network_injected_packets_per_cycle =       0.1183 
Req_Network_conflicts_per_cycle =       0.0110
Req_Network_conflicts_per_cycle_util =       0.1782
Req_Bank_Level_Parallism =       1.9240
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0145
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 75937
Reply_Network_injected_packets_per_cycle =        0.1183
Reply_Network_conflicts_per_cycle =        0.0185
Reply_Network_conflicts_per_cycle_util =       0.2790
Reply_Bank_Level_Parallism =       1.7823
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0148
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 50330 (inst/sec)
gpgpu_simulation_rate = 9492 (cycle/sec)
gpgpu_silicon_slowdown = 126422x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5784
gpu_sim_insn = 69536
gpu_ipc =      12.0221
gpu_tot_sim_cycle = 81721
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.7780
gpu_tot_issued_cta = 64
gpu_occupancy = 29.4979% 
gpu_tot_occupancy = 15.3274% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1107
partiton_level_parallism_total  =       0.1178
partiton_level_parallism_util =       3.4973
partiton_level_parallism_util_total  =       1.9833
L2_BW  =       4.2490 GB/Sec
L2_BW_total  =       4.5218 GB/Sec
gpu_total_sim_rate=59022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2161, Miss = 1019, Miss_rate = 0.472, Pending_hits = 11, Reservation_fails = 1
	L1D_cache_core[1]: Access = 2808, Miss = 1285, Miss_rate = 0.458, Pending_hits = 14, Reservation_fails = 13
	L1D_cache_core[2]: Access = 2228, Miss = 1050, Miss_rate = 0.471, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2512, Miss = 1170, Miss_rate = 0.466, Pending_hits = 17, Reservation_fails = 17
	L1D_cache_core[4]: Access = 2437, Miss = 1148, Miss_rate = 0.471, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2259, Miss = 1042, Miss_rate = 0.461, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[6]: Access = 2213, Miss = 1053, Miss_rate = 0.476, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2805, Miss = 1265, Miss_rate = 0.451, Pending_hits = 15, Reservation_fails = 18
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9032
	L1D_total_cache_miss_rate = 0.4650
	L1D_total_cache_pending_hits = 109
	L1D_total_cache_reservation_fails = 62
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 104
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
611, 345, 346, 115, 397, 627, 629, 370, 397, 370, 321, 370, 401, 400, 422, 526, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10918	W0_Idle:410107	W0_Scoreboard:503574	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 860 
max_icnt2mem_latency = 116 
maxmrqlatency = 165 
max_icnt2sh_latency = 17 
averagemflatency = 370 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2810 	53 	55 	85 	112 	64 	86 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6043 	241 	3339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9268 	355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9180 	407 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	46 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3328/96 = 34.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        26         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1624
min_bank_accesses = 0!
chip skew: 404/57 = 7.09
average mf latency per bank:
dram[0]:        649       636       634       632      1491      1698    none      none      none      none      none      none      none      none      none      none  
dram[1]:        670       642       635       635      1290      1422    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       658       661       637      1236      1351    none      none      none      none      none      none      none      none      none      none  
dram[3]:        639       636       632       637      1396      1295    none      none      none      none      none      none      none      none      none      none  
dram[4]:        670       636       631       631      1404      1320    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       633       631       633      1336      1344    none      none      none      none      none      none      none      none      none      none  
dram[6]:        637       648       631       633      1332      1350    none      none      none      none      none      none      none      none      none      none  
dram[7]:        639       641       632       643      1452      1593    none      none      none      none      none      none      none      none      none      none  
dram[8]:        649       645       635       675      1338      1201    none      none      none      none      none      none      none      none      none      none  
dram[9]:        654       639       634       633      1383      1431    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       653       648       631      1311      1407    none      none      none      none      none      none      none      none      none      none  
dram[11]:        635       650       632       631      1264      1346    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       639       635       639       807      1302    none      none      none      none      none      none      none      none      none      none  
dram[13]:        637       637       660       633      1287      1375    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       638       634       633      1502      1434    none      none      none      none      none      none      none      none      none      none  
dram[15]:        637       652       658       638      1389      1497    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        654       653       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        651       666       651       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       655       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        656       655       646       649       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       648       649       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       648       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        649       649       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        659       663       651       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       649       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       655       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        657       660       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       652       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       657       652       661       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        661       661       648       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        659       660       650       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        654       651       646       650       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476575 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=131 n_rd_L2_A=0 n_write=57 n_wr_bk=0 bw_util=0.0003943
n_activity=8403 dram_eff=0.02237
bk0: 21a 476531i bk1: 21a 476577i bk2: 17a 476632i bk3: 23a 476634i bk4: 24a 476431i bk5: 25a 476402i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.236434
Bank_Level_Parallism_Col = 1.217729
Bank_Level_Parallism_Ready = 1.005319
write_to_read_ratio_blp_rw_average = 0.281882
GrpLevelPara = 1.217729 

BW Util details:
bwutil = 0.000394 
total_CMD = 476769 
util_bw = 188 
Wasted_Col = 1102 
Wasted_Row = 0 
Idle = 475479 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 282 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 3 
RTWc_limit_alone = 282 

Commands details: 
total_CMD = 476769 
n_nop = 476575 
Read = 131 
Write = 57 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00181849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476575 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0003964
n_activity=8107 dram_eff=0.02331
bk0: 14a 476653i bk1: 19a 476526i bk2: 15a 476644i bk3: 16a 476582i bk4: 19a 476586i bk5: 22a 476445i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167378
Bank_Level_Parallism_Col = 1.166238
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.164524
GrpLevelPara = 1.166238 

BW Util details:
bwutil = 0.000396 
total_CMD = 476769 
util_bw = 189 
Wasted_Col = 982 
Wasted_Row = 0 
Idle = 475598 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 99 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 476769 
n_nop = 476575 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005155 
queue_avg = 0.002525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00252533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476558 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.00043
n_activity=8322 dram_eff=0.02463
bk0: 20a 476604i bk1: 23a 476522i bk2: 16a 476606i bk3: 6a 476639i bk4: 20a 476551i bk5: 22a 476532i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.263889
Bank_Level_Parallism_Col = 1.251859
Bank_Level_Parallism_Ready = 1.009756
write_to_read_ratio_blp_rw_average = 0.133829
GrpLevelPara = 1.251859 

BW Util details:
bwutil = 0.000430 
total_CMD = 476769 
util_bw = 205 
Wasted_Col = 875 
Wasted_Row = 0 
Idle = 475689 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 476769 
n_nop = 476558 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00186673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476562 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004216
n_activity=8372 dram_eff=0.02401
bk0: 15a 476586i bk1: 23a 476612i bk2: 14a 476644i bk3: 21a 476546i bk4: 22a 476460i bk5: 17a 476510i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.211139
Bank_Level_Parallism_Col = 1.210175
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.207673
GrpLevelPara = 1.210175 

BW Util details:
bwutil = 0.000422 
total_CMD = 476769 
util_bw = 201 
Wasted_Col = 1002 
Wasted_Row = 0 
Idle = 475566 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 121 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 476769 
n_nop = 476562 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00261133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476579 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003859
n_activity=8075 dram_eff=0.02279
bk0: 14a 476596i bk1: 24a 476461i bk2: 11a 476640i bk3: 12a 476643i bk4: 23a 476488i bk5: 23a 476518i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.186275
Bank_Level_Parallism_Col = 1.170492
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.171721
GrpLevelPara = 1.169672 

BW Util details:
bwutil = 0.000386 
total_CMD = 476769 
util_bw = 184 
Wasted_Col = 1040 
Wasted_Row = 0 
Idle = 475545 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 476769 
n_nop = 476579 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.001485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476573 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003985
n_activity=8289 dram_eff=0.02292
bk0: 20a 476553i bk1: 15a 476647i bk2: 16a 476664i bk3: 12a 476643i bk4: 21a 476462i bk5: 21a 476525i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167558
Bank_Level_Parallism_Col = 1.166368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.185599
GrpLevelPara = 1.166368 

BW Util details:
bwutil = 0.000399 
total_CMD = 476769 
util_bw = 190 
Wasted_Col = 932 
Wasted_Row = 0 
Idle = 475647 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 109 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 27 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 476769 
n_nop = 476573 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00143885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476573 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0003985
n_activity=8147 dram_eff=0.02332
bk0: 19a 476575i bk1: 21a 476570i bk2: 16a 476612i bk3: 9a 476649i bk4: 22a 476565i bk5: 23a 476531i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171917
Bank_Level_Parallism_Col = 1.170732
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.089431
GrpLevelPara = 1.170732 

BW Util details:
bwutil = 0.000399 
total_CMD = 476769 
util_bw = 190 
Wasted_Col = 921 
Wasted_Row = 0 
Idle = 475658 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 430 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 476769 
n_nop = 476573 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00213521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476586 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0003733
n_activity=7708 dram_eff=0.02309
bk0: 20a 476549i bk1: 21a 476511i bk2: 10a 476585i bk3: 19a 476644i bk4: 23a 476429i bk5: 24a 476483i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348305
Bank_Level_Parallism_Col = 1.327103
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.213254
GrpLevelPara = 1.327103 

BW Util details:
bwutil = 0.000373 
total_CMD = 476769 
util_bw = 178 
Wasted_Col = 1002 
Wasted_Row = 0 
Idle = 475589 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 476769 
n_nop = 476586 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000373 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.002227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00222749
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476566 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004132
n_activity=8765 dram_eff=0.02248
bk0: 15a 476647i bk1: 22a 476564i bk2: 8a 476547i bk3: 11a 476656i bk4: 22a 476578i bk5: 18a 476365i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.142184
Bank_Level_Parallism_Col = 1.141056
Bank_Level_Parallism_Ready = 1.005076
write_to_read_ratio_blp_rw_average = 0.256107
GrpLevelPara = 1.141056 

BW Util details:
bwutil = 0.000413 
total_CMD = 476769 
util_bw = 197 
Wasted_Col = 1076 
Wasted_Row = 0 
Idle = 475496 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 329 
rwq = 0 
CCDLc_limit_alone = 329 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 476769 
n_nop = 476566 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00161504
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476592 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003587
n_activity=7402 dram_eff=0.0231
bk0: 12a 476631i bk1: 20a 476559i bk2: 7a 476656i bk3: 12a 476612i bk4: 21a 476586i bk5: 20a 476558i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.262540
Bank_Level_Parallism_Col = 1.236870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.094319
GrpLevelPara = 1.236870 

BW Util details:
bwutil = 0.000359 
total_CMD = 476769 
util_bw = 171 
Wasted_Col = 766 
Wasted_Row = 0 
Idle = 475832 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 366 
rwq = 0 
CCDLc_limit_alone = 366 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 476769 
n_nop = 476592 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00170523
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476580 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003838
n_activity=8809 dram_eff=0.02077
bk0: 16a 476614i bk1: 17a 476612i bk2: 14a 476667i bk3: 14a 476664i bk4: 19a 476566i bk5: 20a 476575i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127180
Bank_Level_Parallism_Col = 1.126804
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.146392
GrpLevelPara = 1.126804 

BW Util details:
bwutil = 0.000384 
total_CMD = 476769 
util_bw = 183 
Wasted_Col = 792 
Wasted_Row = 0 
Idle = 475794 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 476769 
n_nop = 476580 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160875
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476560 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004258
n_activity=8525 dram_eff=0.02381
bk0: 23a 476524i bk1: 17a 476633i bk2: 16a 476636i bk3: 20a 476599i bk4: 17a 476385i bk5: 20a 476428i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.202088
Bank_Level_Parallism_Col = 1.196709
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.268886
GrpLevelPara = 1.196709 

BW Util details:
bwutil = 0.000426 
total_CMD = 476769 
util_bw = 203 
Wasted_Col = 1138 
Wasted_Row = 0 
Idle = 475428 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 476769 
n_nop = 476560 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00146192
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476259 n_act=6 n_pre=0 n_ref_event=0 n_req=504 n_rd=100 n_rd_L2_A=0 n_write=404 n_wr_bk=0 bw_util=0.001057
n_activity=13465 dram_eff=0.03743
bk0: 14a 476661i bk1: 14a 476599i bk2: 17a 476567i bk3: 16a 476525i bk4: 20a 472123i bk5: 19a 476490i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.052335
Bank_Level_Parallism_Col = 1.047921
Bank_Level_Parallism_Ready = 1.001984
write_to_read_ratio_blp_rw_average = 0.855383
GrpLevelPara = 1.047921 

BW Util details:
bwutil = 0.001057 
total_CMD = 476769 
util_bw = 504 
Wasted_Col = 5343 
Wasted_Row = 0 
Idle = 470922 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 305 
CCDLc_limit = 4659 
rwq = 0 
CCDLc_limit_alone = 4659 
WTRc_limit_alone = 50 
RTWc_limit_alone = 305 

Commands details: 
total_CMD = 476769 
n_nop = 476259 
Read = 100 
Write = 404 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 504 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 504 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.001057 
Either_Row_CoL_Bus_Util = 0.001070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.271217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271217
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476573 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003985
n_activity=8110 dram_eff=0.02343
bk0: 19a 476624i bk1: 16a 476610i bk2: 9a 476656i bk3: 15a 476560i bk4: 20a 476540i bk5: 21a 476542i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.209126
Bank_Level_Parallism_Col = 1.185115
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128817
GrpLevelPara = 1.185115 

BW Util details:
bwutil = 0.000399 
total_CMD = 476769 
util_bw = 190 
Wasted_Col = 862 
Wasted_Row = 0 
Idle = 475717 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 66 
RTWc_limit = 32 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 59 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 476769 
n_nop = 476573 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013151
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476581 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0003817
n_activity=8200 dram_eff=0.0222
bk0: 20a 476564i bk1: 17a 476593i bk2: 16a 476605i bk3: 16a 476623i bk4: 23a 476515i bk5: 21a 476389i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.139939
Bank_Level_Parallism_Col = 1.139711
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.274108
GrpLevelPara = 1.139711 

BW Util details:
bwutil = 0.000382 
total_CMD = 476769 
util_bw = 182 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 475447 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 8 
RTWc_limit = 278 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 8 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 476769 
n_nop = 476581 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0020576
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=476769 n_nop=476590 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003629
n_activity=7729 dram_eff=0.02238
bk0: 14a 476650i bk1: 15a 476629i bk2: 9a 476638i bk3: 12a 476572i bk4: 21a 476479i bk5: 25a 476508i bk6: 0a 476769i bk7: 0a 476769i bk8: 0a 476769i bk9: 0a 476769i bk10: 0a 476769i bk11: 0a 476769i bk12: 0a 476769i bk13: 0a 476769i bk14: 0a 476769i bk15: 0a 476769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145979
Bank_Level_Parallism_Col = 1.145742
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166813
GrpLevelPara = 1.145742 

BW Util details:
bwutil = 0.000363 
total_CMD = 476769 
util_bw = 173 
Wasted_Col = 971 
Wasted_Row = 0 
Idle = 475625 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 476769 
n_nop = 476590 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00184786

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 91, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 98, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 79, Miss_rate = 0.272, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 95, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 94, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 98, Miss_rate = 0.330, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 104, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 88, Miss_rate = 0.291, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 84, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3301
L2_total_cache_miss_rate = 0.3430
L2_total_cache_pending_hits = 43
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 81721
Req_Network_injected_packets_per_cycle =       0.1178 
Req_Network_conflicts_per_cycle =       0.0177
Req_Network_conflicts_per_cycle_util =       0.2984
Req_Bank_Level_Parallism =       1.9833
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0303
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 81721
Reply_Network_injected_packets_per_cycle =        0.1178
Reply_Network_conflicts_per_cycle =        0.0195
Reply_Network_conflicts_per_cycle_util =       0.2981
Reply_Bank_Level_Parallism =       1.8010
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0147
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 59022 (inst/sec)
gpgpu_simulation_rate = 10215 (cycle/sec)
gpgpu_silicon_slowdown = 117474x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14147
gpu_sim_insn = 248289
gpu_ipc =      17.5506
gpu_tot_sim_cycle = 95868
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.5153
gpu_tot_issued_cta = 72
gpu_occupancy = 27.1926% 
gpu_tot_occupancy = 18.0271% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9746
partiton_level_parallism_total  =       0.2442
partiton_level_parallism_util =       2.5794
partiton_level_parallism_util_total  =       2.2958
L2_BW  =      37.4228 GB/Sec
L2_BW_total  =       9.3769 GB/Sec
gpu_total_sim_rate=72047

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7643, Miss = 2796, Miss_rate = 0.366, Pending_hits = 88, Reservation_fails = 387
	L1D_cache_core[1]: Access = 7861, Miss = 2922, Miss_rate = 0.372, Pending_hits = 89, Reservation_fails = 318
	L1D_cache_core[2]: Access = 7758, Miss = 2840, Miss_rate = 0.366, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[3]: Access = 7336, Miss = 2739, Miss_rate = 0.373, Pending_hits = 96, Reservation_fails = 303
	L1D_cache_core[4]: Access = 7416, Miss = 2762, Miss_rate = 0.372, Pending_hits = 116, Reservation_fails = 274
	L1D_cache_core[5]: Access = 7273, Miss = 2671, Miss_rate = 0.367, Pending_hits = 95, Reservation_fails = 297
	L1D_cache_core[6]: Access = 6866, Miss = 2580, Miss_rate = 0.376, Pending_hits = 79, Reservation_fails = 304
	L1D_cache_core[7]: Access = 7613, Miss = 2823, Miss_rate = 0.371, Pending_hits = 102, Reservation_fails = 289
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22133
	L1D_total_cache_miss_rate = 0.3703
	L1D_total_cache_pending_hits = 757
	L1D_total_cache_reservation_fails = 2482
	L1D_cache_data_port_util = 0.116
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 734
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2379
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
791, 652, 654, 425, 679, 909, 937, 704, 755, 753, 754, 603, 731, 758, 780, 836, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18749	W0_Idle:433173	W0_Scoreboard:723680	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 22 
averagemflatency = 340 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:5373 	96 	64 	85 	112 	64 	86 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16904 	552 	5954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21967 	1345 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21063 	2051 	279 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	57 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 92.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5943/96 = 61.906250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1796
min_bank_accesses = 0!
chip skew: 428/66 = 6.48
average mf latency per bank:
dram[0]:        737       734       684       673      2700      2505    none      none      none      none      none      none      none      none      none      none  
dram[1]:        704       703       688       683      2185      2534    none      none      none      none      none      none      none      none      none      none  
dram[2]:        744       751       677       672      2190      2341    none      none      none      none      none      none      none      none      none      none  
dram[3]:        721       719       671       666      2462      1957    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       705       671       666      2452      2632    none      none      none      none      none      none      none      none      none      none  
dram[5]:        723       713       677       680      2172      2186    none      none      none      none      none      none      none      none      none      none  
dram[6]:        695       708       695       691      2361      2411    none      none      none      none      none      none      none      none      none      none  
dram[7]:        724       720       673       687      2534      2951    none      none      none      none      none      none      none      none      none      none  
dram[8]:        702       721       665       678      2344      2000    none      none      none      none      none      none      none      none      none      none  
dram[9]:        696       715       650       671      2399      2463    none      none      none      none      none      none      none      none      none      none  
dram[10]:        699       700       675       695      2128      2362    none      none      none      none      none      none      none      none      none      none  
dram[11]:        716       715       663       703      2332      2341    none      none      none      none      none      none      none      none      none      none  
dram[12]:        716       704       674       685       996      1907    none      none      none      none      none      none      none      none      none      none  
dram[13]:        721       697       680       677      1860      2311    none      none      none      none      none      none      none      none      none      none  
dram[14]:        712       710       678       682      2310      2133    none      none      none      none      none      none      none      none      none      none  
dram[15]:        686       712       676       689      2223      2849    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       717       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       716       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       711       705       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       707       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558957 n_act=6 n_pre=0 n_ref_event=0 n_req=342 n_rd=271 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0006115
n_activity=13883 dram_eff=0.02463
bk0: 49a 559037i bk1: 54a 558998i bk2: 56a 559050i bk3: 56a 559085i bk4: 28a 558949i bk5: 28a 558886i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179641
Bank_Level_Parallism_Col = 1.166394
Bank_Level_Parallism_Ready = 1.002924
write_to_read_ratio_blp_rw_average = 0.233770
GrpLevelPara = 1.166394 

BW Util details:
bwutil = 0.000611 
total_CMD = 559305 
util_bw = 342 
Wasted_Col = 1495 
Wasted_Row = 0 
Idle = 557468 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 810 
rwq = 0 
CCDLc_limit_alone = 810 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 559305 
n_nop = 558957 
Read = 271 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 342 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558954 n_act=6 n_pre=0 n_ref_event=0 n_req=346 n_rd=258 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0006186
n_activity=13840 dram_eff=0.025
bk0: 54a 559061i bk1: 52a 558998i bk2: 51a 559083i bk3: 45a 559040i bk4: 28a 559086i bk5: 28a 558963i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982659
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164671
Bank_Level_Parallism_Col = 1.163866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.117647
GrpLevelPara = 1.163866 

BW Util details:
bwutil = 0.000619 
total_CMD = 559305 
util_bw = 346 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 557635 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 851 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 559305 
n_nop = 558954 
Read = 258 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 346 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 346 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002849 
queue_avg = 0.002210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00220989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558950 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=250 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.000624
n_activity=13541 dram_eff=0.02577
bk0: 53a 559043i bk1: 49a 559029i bk2: 49a 559080i bk3: 43a 559001i bk4: 28a 559074i bk5: 28a 559059i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.214240
Bank_Level_Parallism_Col = 1.205788
Bank_Level_Parallism_Ready = 1.005731
write_to_read_ratio_blp_rw_average = 0.093248
GrpLevelPara = 1.205788 

BW Util details:
bwutil = 0.000624 
total_CMD = 559305 
util_bw = 349 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 557746 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 850 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 559305 
n_nop = 558950 
Read = 250 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00187912
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558930 n_act=6 n_pre=0 n_ref_event=0 n_req=369 n_rd=261 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006597
n_activity=13872 dram_eff=0.0266
bk0: 53a 559004i bk1: 58a 559028i bk2: 44a 559129i bk3: 50a 558981i bk4: 28a 558963i bk5: 28a 558975i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196499
Bank_Level_Parallism_Col = 1.195812
Bank_Level_Parallism_Ready = 1.002710
write_to_read_ratio_blp_rw_average = 0.165818
GrpLevelPara = 1.195812 

BW Util details:
bwutil = 0.000660 
total_CMD = 559305 
util_bw = 369 
Wasted_Col = 1402 
Wasted_Row = 0 
Idle = 557534 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 955 
rwq = 0 
CCDLc_limit_alone = 955 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 559305 
n_nop = 558930 
Read = 261 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 369 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 369 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000660 
Either_Row_CoL_Bus_Util = 0.000670 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00241192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558954 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0006168
n_activity=13530 dram_eff=0.0255
bk0: 57a 559075i bk1: 58a 558903i bk2: 47a 559087i bk3: 49a 559050i bk4: 28a 558991i bk5: 28a 559045i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.163218
Bank_Level_Parallism_Col = 1.152074
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.121256
GrpLevelPara = 1.151498 

BW Util details:
bwutil = 0.000617 
total_CMD = 559305 
util_bw = 345 
Wasted_Col = 1395 
Wasted_Row = 0 
Idle = 557565 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 811 
rwq = 0 
CCDLc_limit_alone = 797 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 559305 
n_nop = 558954 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00136241
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558934 n_act=6 n_pre=0 n_ref_event=0 n_req=365 n_rd=259 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006526
n_activity=14431 dram_eff=0.02529
bk0: 50a 559074i bk1: 56a 559047i bk2: 50a 559116i bk3: 47a 559089i bk4: 28a 558970i bk5: 28a 558954i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983562
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126883
Bank_Level_Parallism_Col = 1.126016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.191347
GrpLevelPara = 1.126016 

BW Util details:
bwutil = 0.000653 
total_CMD = 559305 
util_bw = 365 
Wasted_Col = 1361 
Wasted_Row = 0 
Idle = 557579 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 718 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 559305 
n_nop = 558934 
Read = 259 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 365 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000653 
Either_Row_CoL_Bus_Util = 0.000663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00136956
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558954 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0006168
n_activity=12956 dram_eff=0.02663
bk0: 56a 558980i bk1: 53a 559019i bk2: 52a 559067i bk3: 43a 559086i bk4: 28a 559089i bk5: 28a 559049i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141041
Bank_Level_Parallism_Col = 1.140170
Bank_Level_Parallism_Ready = 1.002899
write_to_read_ratio_blp_rw_average = 0.065534
GrpLevelPara = 1.140170 

BW Util details:
bwutil = 0.000617 
total_CMD = 559305 
util_bw = 345 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 557653 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 843 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 559305 
n_nop = 558954 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00198103
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558974 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005829
n_activity=13080 dram_eff=0.02492
bk0: 57a 558943i bk1: 56a 558970i bk2: 42a 559039i bk3: 49a 559131i bk4: 28a 558948i bk5: 28a 559019i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.283364
Bank_Level_Parallism_Col = 1.268010
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.156288
GrpLevelPara = 1.268010 

BW Util details:
bwutil = 0.000583 
total_CMD = 559305 
util_bw = 326 
Wasted_Col = 1315 
Wasted_Row = 0 
Idle = 557664 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 559305 
n_nop = 558974 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000583 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003021 
queue_avg = 0.002036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00203646
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558942 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006383
n_activity=13976 dram_eff=0.02554
bk0: 52a 559093i bk1: 56a 559008i bk2: 46a 559002i bk3: 44a 559154i bk4: 28a 559094i bk5: 28a 558823i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127100
Bank_Level_Parallism_Col = 1.126263
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.188552
GrpLevelPara = 1.126263 

BW Util details:
bwutil = 0.000638 
total_CMD = 559305 
util_bw = 357 
Wasted_Col = 1429 
Wasted_Row = 0 
Idle = 557519 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 559305 
n_nop = 558942 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00146789
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558959 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=257 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0006079
n_activity=13316 dram_eff=0.02553
bk0: 52a 559014i bk1: 54a 558984i bk2: 46a 559092i bk3: 49a 559062i bk4: 28a 559115i bk5: 28a 559068i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179306
Bank_Level_Parallism_Col = 1.163660
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059278
GrpLevelPara = 1.163660 

BW Util details:
bwutil = 0.000608 
total_CMD = 559305 
util_bw = 340 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 557749 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 559305 
n_nop = 558959 
Read = 257 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167529
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558939 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006437
n_activity=14578 dram_eff=0.02469
bk0: 55a 558980i bk1: 56a 559001i bk2: 47a 559108i bk3: 50a 559112i bk4: 28a 559060i bk5: 28a 559088i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132226
Bank_Level_Parallism_Col = 1.132017
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.095620
GrpLevelPara = 1.132017 

BW Util details:
bwutil = 0.000644 
total_CMD = 559305 
util_bw = 360 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 557679 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 814 
rwq = 0 
CCDLc_limit_alone = 814 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 559305 
n_nop = 558939 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00157159
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558949 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006258
n_activity=12857 dram_eff=0.02722
bk0: 57a 558967i bk1: 54a 559099i bk2: 45a 559074i bk3: 48a 559021i bk4: 28a 558829i bk5: 28a 558918i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.168123
Bank_Level_Parallism_Col = 1.164348
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.185214
GrpLevelPara = 1.164348 

BW Util details:
bwutil = 0.000626 
total_CMD = 559305 
util_bw = 350 
Wasted_Col = 1595 
Wasted_Row = 0 
Idle = 557360 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 931 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 559305 
n_nop = 558949 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148041
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558613 n_act=6 n_pre=0 n_ref_event=0 n_req=686 n_rd=258 n_rd_L2_A=0 n_write=428 n_wr_bk=0 bw_util=0.001227
n_activity=19010 dram_eff=0.03609
bk0: 52a 559104i bk1: 52a 559042i bk2: 46a 559009i bk3: 53a 558909i bk4: 28a 554629i bk5: 27a 558922i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991254
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.059248
Bank_Level_Parallism_Col = 1.055291
Bank_Level_Parallism_Ready = 1.002916
write_to_read_ratio_blp_rw_average = 0.784058
GrpLevelPara = 1.055291 

BW Util details:
bwutil = 0.001227 
total_CMD = 559305 
util_bw = 686 
Wasted_Col = 5829 
Wasted_Row = 0 
Idle = 552790 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 5114 
rwq = 0 
CCDLc_limit_alone = 5114 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 559305 
n_nop = 558613 
Read = 258 
Write = 428 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 686 
total_req = 686 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 686 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.001227 
Either_Row_CoL_Bus_Util = 0.001237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231276
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558924 n_act=6 n_pre=0 n_ref_event=0 n_req=375 n_rd=263 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0006705
n_activity=13909 dram_eff=0.02696
bk0: 54a 559102i bk1: 57a 559012i bk2: 48a 559159i bk3: 49a 558971i bk4: 27a 558998i bk5: 28a 559038i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984000
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.178812
Bank_Level_Parallism_Col = 1.163290
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138735
GrpLevelPara = 1.163290 

BW Util details:
bwutil = 0.000670 
total_CMD = 559305 
util_bw = 375 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 557672 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 101 
CCDLc_limit = 700 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 94 
RTWc_limit_alone = 101 

Commands details: 
total_CMD = 559305 
n_nop = 558924 
Read = 263 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 375 
total_req = 375 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 375 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000670 
Either_Row_CoL_Bus_Util = 0.000681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00134989
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558942 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=257 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0006383
n_activity=13932 dram_eff=0.02562
bk0: 56a 559024i bk1: 56a 558993i bk2: 47a 559057i bk3: 43a 559123i bk4: 27a 558965i bk5: 28a 558854i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130141
Bank_Level_Parallism_Col = 1.129958
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.279228
GrpLevelPara = 1.129958 

BW Util details:
bwutil = 0.000638 
total_CMD = 559305 
util_bw = 357 
Wasted_Col = 1564 
Wasted_Row = 0 
Idle = 557384 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 766 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 559305 
n_nop = 558942 
Read = 257 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00181833
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=559305 n_nop=558968 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005918
n_activity=13299 dram_eff=0.02489
bk0: 51a 559064i bk1: 54a 559022i bk2: 45a 559064i bk3: 42a 559074i bk4: 28a 558997i bk5: 28a 559035i bk6: 0a 559305i bk7: 0a 559305i bk8: 0a 559305i bk9: 0a 559305i bk10: 0a 559305i bk11: 0a 559305i bk12: 0a 559305i bk13: 0a 559305i bk14: 0a 559305i bk15: 0a 559305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127886
Bank_Level_Parallism_Col = 1.127672
Bank_Level_Parallism_Ready = 1.006042
write_to_read_ratio_blp_rw_average = 0.116390
GrpLevelPara = 1.127672 

BW Util details:
bwutil = 0.000592 
total_CMD = 559305 
util_bw = 331 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 557616 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 559305 
n_nop = 558968 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00162344

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 175, Miss_rate = 0.231, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 159, Miss_rate = 0.230, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 179, Miss_rate = 0.252, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 165, Miss_rate = 0.226, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 187, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 161, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 183, Miss_rate = 0.244, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 170, Miss_rate = 0.237, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 178, Miss_rate = 0.242, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 155, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 168, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 175, Miss_rate = 0.243, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 165, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 191, Miss_rate = 0.266, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 485, Miss_rate = 0.475, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 174, Miss_rate = 0.251, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 194, Miss_rate = 0.266, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 171, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 179, Miss_rate = 0.249, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 166, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 158, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5856
L2_total_cache_miss_rate = 0.2501
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 95868
Req_Network_injected_packets_per_cycle =       0.2442 
Req_Network_conflicts_per_cycle =       0.0224
Req_Network_conflicts_per_cycle_util =       0.2106
Req_Bank_Level_Parallism =       2.2958
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0294
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 95868
Reply_Network_injected_packets_per_cycle =        0.2442
Reply_Network_conflicts_per_cycle =        0.0778
Reply_Network_conflicts_per_cycle_util =       0.6828
Reply_Bank_Level_Parallism =       2.1422
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0305
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 72047 (inst/sec)
gpgpu_simulation_rate = 9586 (cycle/sec)
gpgpu_silicon_slowdown = 125182x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5782
gpu_sim_insn = 76900
gpu_ipc =      13.2999
gpu_tot_sim_cycle = 101650
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       7.8443
gpu_tot_issued_cta = 80
gpu_occupancy = 29.6942% 
gpu_tot_occupancy = 18.3835% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1107
partiton_level_parallism_total  =       0.2366
partiton_level_parallism_util =       3.3862
partiton_level_parallism_util_total  =       2.3156
L2_BW  =       4.2504 GB/Sec
L2_BW_total  =       9.0853 GB/Sec
gpu_total_sim_rate=79737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7723, Miss = 2860, Miss_rate = 0.370, Pending_hits = 88, Reservation_fails = 387
	L1D_cache_core[1]: Access = 7941, Miss = 2986, Miss_rate = 0.376, Pending_hits = 89, Reservation_fails = 318
	L1D_cache_core[2]: Access = 7838, Miss = 2904, Miss_rate = 0.371, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[3]: Access = 7416, Miss = 2803, Miss_rate = 0.378, Pending_hits = 96, Reservation_fails = 303
	L1D_cache_core[4]: Access = 7496, Miss = 2826, Miss_rate = 0.377, Pending_hits = 116, Reservation_fails = 274
	L1D_cache_core[5]: Access = 7353, Miss = 2735, Miss_rate = 0.372, Pending_hits = 95, Reservation_fails = 297
	L1D_cache_core[6]: Access = 6946, Miss = 2644, Miss_rate = 0.381, Pending_hits = 79, Reservation_fails = 304
	L1D_cache_core[7]: Access = 7693, Miss = 2887, Miss_rate = 0.375, Pending_hits = 102, Reservation_fails = 289
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22645
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 757
	L1D_total_cache_reservation_fails = 2482
	L1D_cache_data_port_util = 0.113
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 734
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2379
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
819, 680, 682, 453, 707, 937, 965, 732, 783, 781, 782, 631, 759, 786, 808, 864, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20621	W0_Idle:460092	W0_Scoreboard:731401	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 22 
averagemflatency = 338 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:5378 	98 	71 	91 	122 	86 	128 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17290 	678 	6082 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22421 	1531 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21646 	2108 	279 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	58 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 92.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6071/96 = 63.239582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1924
min_bank_accesses = 0!
chip skew: 556/66 = 8.42
average mf latency per bank:
dram[0]:        737       734       684       673      2764      2565    none      none      none      none      none      none      none      none      none      none  
dram[1]:        704       703       688       683      2234      2593    none      none      none      none      none      none      none      none      none      none  
dram[2]:        744       751       677       672      2238      2394    none      none      none      none      none      none      none      none      none      none  
dram[3]:        721       719       671       666      2517      2000    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       705       671       666      2508      2693    none      none      none      none      none      none      none      none      none      none  
dram[5]:        723       713       677       680      2219      2237    none      none      none      none      none      none      none      none      none      none  
dram[6]:        695       708       695       691      2415      2468    none      none      none      none      none      none      none      none      none      none  
dram[7]:        724       720       673       687      2592      3020    none      none      none      none      none      none      none      none      none      none  
dram[8]:        702       721       665       678      2398      2044    none      none      none      none      none      none      none      none      none      none  
dram[9]:        696       715       650       671      2459      2519    none      none      none      none      none      none      none      none      none      none  
dram[10]:        699       700       675       695      2177      2414    none      none      none      none      none      none      none      none      none      none  
dram[11]:        716       715       663       703      2386      2398    none      none      none      none      none      none      none      none      none      none  
dram[12]:        716       704       674       685       936      1948    none      none      none      none      none      none      none      none      none      none  
dram[13]:        721       697       680       677      1903      2366    none      none      none      none      none      none      none      none      none      none  
dram[14]:        712       710       678       682      2367      2180    none      none      none      none      none      none      none      none      none      none  
dram[15]:        686       712       676       689      2275      2914    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       717       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       716       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       711       705       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       707       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592690 n_act=6 n_pre=0 n_ref_event=0 n_req=342 n_rd=271 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005767
n_activity=13883 dram_eff=0.02463
bk0: 49a 592770i bk1: 54a 592731i bk2: 56a 592783i bk3: 56a 592818i bk4: 28a 592682i bk5: 28a 592619i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179641
Bank_Level_Parallism_Col = 1.166394
Bank_Level_Parallism_Ready = 1.002924
write_to_read_ratio_blp_rw_average = 0.233770
GrpLevelPara = 1.166394 

BW Util details:
bwutil = 0.000577 
total_CMD = 593038 
util_bw = 342 
Wasted_Col = 1495 
Wasted_Row = 0 
Idle = 591201 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 810 
rwq = 0 
CCDLc_limit_alone = 810 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 593038 
n_nop = 592690 
Read = 271 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 342 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000577 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00151424
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592687 n_act=6 n_pre=0 n_ref_event=0 n_req=346 n_rd=258 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005834
n_activity=13840 dram_eff=0.025
bk0: 54a 592794i bk1: 52a 592731i bk2: 51a 592816i bk3: 45a 592773i bk4: 28a 592819i bk5: 28a 592696i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982659
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164671
Bank_Level_Parallism_Col = 1.163866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.117647
GrpLevelPara = 1.163866 

BW Util details:
bwutil = 0.000583 
total_CMD = 593038 
util_bw = 346 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 591368 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 851 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 593038 
n_nop = 592687 
Read = 258 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 346 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 346 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000583 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002849 
queue_avg = 0.002084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00208418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592683 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=250 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005885
n_activity=13541 dram_eff=0.02577
bk0: 53a 592776i bk1: 49a 592762i bk2: 49a 592813i bk3: 43a 592734i bk4: 28a 592807i bk5: 28a 592792i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.214240
Bank_Level_Parallism_Col = 1.205788
Bank_Level_Parallism_Ready = 1.005731
write_to_read_ratio_blp_rw_average = 0.093248
GrpLevelPara = 1.205788 

BW Util details:
bwutil = 0.000588 
total_CMD = 593038 
util_bw = 349 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 591479 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 850 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 593038 
n_nop = 592683 
Read = 250 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00177223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592663 n_act=6 n_pre=0 n_ref_event=0 n_req=369 n_rd=261 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006222
n_activity=13872 dram_eff=0.0266
bk0: 53a 592737i bk1: 58a 592761i bk2: 44a 592862i bk3: 50a 592714i bk4: 28a 592696i bk5: 28a 592708i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196499
Bank_Level_Parallism_Col = 1.195812
Bank_Level_Parallism_Ready = 1.002710
write_to_read_ratio_blp_rw_average = 0.165818
GrpLevelPara = 1.195812 

BW Util details:
bwutil = 0.000622 
total_CMD = 593038 
util_bw = 369 
Wasted_Col = 1402 
Wasted_Row = 0 
Idle = 591267 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 955 
rwq = 0 
CCDLc_limit_alone = 955 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 593038 
n_nop = 592663 
Read = 261 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 369 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 369 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00227473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592687 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005818
n_activity=13530 dram_eff=0.0255
bk0: 57a 592808i bk1: 58a 592636i bk2: 47a 592820i bk3: 49a 592783i bk4: 28a 592724i bk5: 28a 592778i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.163218
Bank_Level_Parallism_Col = 1.152074
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.121256
GrpLevelPara = 1.151498 

BW Util details:
bwutil = 0.000582 
total_CMD = 593038 
util_bw = 345 
Wasted_Col = 1395 
Wasted_Row = 0 
Idle = 591298 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 811 
rwq = 0 
CCDLc_limit_alone = 797 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 593038 
n_nop = 592687 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00128491
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592667 n_act=6 n_pre=0 n_ref_event=0 n_req=365 n_rd=259 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006155
n_activity=14431 dram_eff=0.02529
bk0: 50a 592807i bk1: 56a 592780i bk2: 50a 592849i bk3: 47a 592822i bk4: 28a 592703i bk5: 28a 592687i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983562
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126883
Bank_Level_Parallism_Col = 1.126016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.191347
GrpLevelPara = 1.126016 

BW Util details:
bwutil = 0.000615 
total_CMD = 593038 
util_bw = 365 
Wasted_Col = 1361 
Wasted_Row = 0 
Idle = 591312 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 718 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 593038 
n_nop = 592667 
Read = 259 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 365 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000615 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00129165
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592687 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005818
n_activity=12956 dram_eff=0.02663
bk0: 56a 592713i bk1: 53a 592752i bk2: 52a 592800i bk3: 43a 592819i bk4: 28a 592822i bk5: 28a 592782i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141041
Bank_Level_Parallism_Col = 1.140170
Bank_Level_Parallism_Ready = 1.002899
write_to_read_ratio_blp_rw_average = 0.065534
GrpLevelPara = 1.140170 

BW Util details:
bwutil = 0.000582 
total_CMD = 593038 
util_bw = 345 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 591386 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 843 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 593038 
n_nop = 592687 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00186835
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592707 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005497
n_activity=13080 dram_eff=0.02492
bk0: 57a 592676i bk1: 56a 592703i bk2: 42a 592772i bk3: 49a 592864i bk4: 28a 592681i bk5: 28a 592752i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.283364
Bank_Level_Parallism_Col = 1.268010
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.156288
GrpLevelPara = 1.268010 

BW Util details:
bwutil = 0.000550 
total_CMD = 593038 
util_bw = 326 
Wasted_Col = 1315 
Wasted_Row = 0 
Idle = 591397 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 593038 
n_nop = 592707 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003021 
queue_avg = 0.001921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00192062
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592675 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.000602
n_activity=13976 dram_eff=0.02554
bk0: 52a 592826i bk1: 56a 592741i bk2: 46a 592735i bk3: 44a 592887i bk4: 28a 592827i bk5: 28a 592556i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127100
Bank_Level_Parallism_Col = 1.126263
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.188552
GrpLevelPara = 1.126263 

BW Util details:
bwutil = 0.000602 
total_CMD = 593038 
util_bw = 357 
Wasted_Col = 1429 
Wasted_Row = 0 
Idle = 591252 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 593038 
n_nop = 592675 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0013844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592692 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=257 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005733
n_activity=13316 dram_eff=0.02553
bk0: 52a 592747i bk1: 54a 592717i bk2: 46a 592825i bk3: 49a 592795i bk4: 28a 592848i bk5: 28a 592801i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179306
Bank_Level_Parallism_Col = 1.163660
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059278
GrpLevelPara = 1.163660 

BW Util details:
bwutil = 0.000573 
total_CMD = 593038 
util_bw = 340 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 591482 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 593038 
n_nop = 592692 
Read = 257 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592672 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.000607
n_activity=14578 dram_eff=0.02469
bk0: 55a 592713i bk1: 56a 592734i bk2: 47a 592841i bk3: 50a 592845i bk4: 28a 592793i bk5: 28a 592821i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132226
Bank_Level_Parallism_Col = 1.132017
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.095620
GrpLevelPara = 1.132017 

BW Util details:
bwutil = 0.000607 
total_CMD = 593038 
util_bw = 360 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 591412 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 814 
rwq = 0 
CCDLc_limit_alone = 814 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 593038 
n_nop = 592672 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0014822
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592682 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005902
n_activity=12857 dram_eff=0.02722
bk0: 57a 592700i bk1: 54a 592832i bk2: 45a 592807i bk3: 48a 592754i bk4: 28a 592562i bk5: 28a 592651i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.168123
Bank_Level_Parallism_Col = 1.164348
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.185214
GrpLevelPara = 1.164348 

BW Util details:
bwutil = 0.000590 
total_CMD = 593038 
util_bw = 350 
Wasted_Col = 1595 
Wasted_Row = 0 
Idle = 591093 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 931 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 593038 
n_nop = 592682 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000590 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013962
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592218 n_act=6 n_pre=0 n_ref_event=0 n_req=814 n_rd=258 n_rd_L2_A=0 n_write=556 n_wr_bk=0 bw_util=0.001373
n_activity=20952 dram_eff=0.03885
bk0: 52a 592837i bk1: 52a 592775i bk2: 46a 592742i bk3: 53a 592642i bk4: 28a 586602i bk5: 27a 592655i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992629
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.045936
Bank_Level_Parallism_Col = 1.042862
Bank_Level_Parallism_Ready = 1.002457
write_to_read_ratio_blp_rw_average = 0.832599
GrpLevelPara = 1.042862 

BW Util details:
bwutil = 0.001373 
total_CMD = 593038 
util_bw = 814 
Wasted_Col = 7589 
Wasted_Row = 0 
Idle = 584635 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 6874 
rwq = 0 
CCDLc_limit_alone = 6874 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 593038 
n_nop = 592218 
Read = 258 
Write = 556 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 814 
total_req = 814 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 814 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.001383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.321666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321666
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592657 n_act=6 n_pre=0 n_ref_event=0 n_req=375 n_rd=263 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0006323
n_activity=13909 dram_eff=0.02696
bk0: 54a 592835i bk1: 57a 592745i bk2: 48a 592892i bk3: 49a 592704i bk4: 27a 592731i bk5: 28a 592771i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984000
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.178812
Bank_Level_Parallism_Col = 1.163290
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.138735
GrpLevelPara = 1.163290 

BW Util details:
bwutil = 0.000632 
total_CMD = 593038 
util_bw = 375 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 591405 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 101 
CCDLc_limit = 700 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 94 
RTWc_limit_alone = 101 

Commands details: 
total_CMD = 593038 
n_nop = 592657 
Read = 263 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 375 
total_req = 375 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 375 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.000642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00127311
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592675 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=257 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.000602
n_activity=13932 dram_eff=0.02562
bk0: 56a 592757i bk1: 56a 592726i bk2: 47a 592790i bk3: 43a 592856i bk4: 27a 592698i bk5: 28a 592587i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130141
Bank_Level_Parallism_Col = 1.129958
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.279228
GrpLevelPara = 1.129958 

BW Util details:
bwutil = 0.000602 
total_CMD = 593038 
util_bw = 357 
Wasted_Col = 1564 
Wasted_Row = 0 
Idle = 591117 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 766 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 593038 
n_nop = 592675 
Read = 257 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0017149
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=593038 n_nop=592701 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005581
n_activity=13299 dram_eff=0.02489
bk0: 51a 592797i bk1: 54a 592755i bk2: 45a 592797i bk3: 42a 592807i bk4: 28a 592730i bk5: 28a 592768i bk6: 0a 593038i bk7: 0a 593038i bk8: 0a 593038i bk9: 0a 593038i bk10: 0a 593038i bk11: 0a 593038i bk12: 0a 593038i bk13: 0a 593038i bk14: 0a 593038i bk15: 0a 593038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127886
Bank_Level_Parallism_Col = 1.127672
Bank_Level_Parallism_Ready = 1.006042
write_to_read_ratio_blp_rw_average = 0.116390
GrpLevelPara = 1.127672 

BW Util details:
bwutil = 0.000558 
total_CMD = 593038 
util_bw = 331 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 591349 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 593038 
n_nop = 592701 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0015311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 175, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 159, Miss_rate = 0.225, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 179, Miss_rate = 0.246, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 165, Miss_rate = 0.221, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 178, Miss_rate = 0.232, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 161, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 183, Miss_rate = 0.239, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 170, Miss_rate = 0.232, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 155, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 168, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 175, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 165, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 191, Miss_rate = 0.260, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 613, Miss_rate = 0.526, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 174, Miss_rate = 0.245, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 194, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 171, Miss_rate = 0.235, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 179, Miss_rate = 0.243, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 166, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 158, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5984
L2_total_cache_miss_rate = 0.2488
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 101650
Req_Network_injected_packets_per_cycle =       0.2366 
Req_Network_conflicts_per_cycle =       0.0265
Req_Network_conflicts_per_cycle_util =       0.2595
Req_Bank_Level_Parallism =       2.3156
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0391
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 101650
Reply_Network_injected_packets_per_cycle =        0.2366
Reply_Network_conflicts_per_cycle =        0.0751
Reply_Network_conflicts_per_cycle_util =       0.6794
Reply_Bank_Level_Parallism =       2.1403
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0296
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 79737 (inst/sec)
gpgpu_simulation_rate = 10165 (cycle/sec)
gpgpu_silicon_slowdown = 118052x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11589
gpu_sim_insn = 235345
gpu_ipc =      20.3076
gpu_tot_sim_cycle = 113239
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.1198
gpu_tot_issued_cta = 88
gpu_occupancy = 26.5813% 
gpu_tot_occupancy = 19.4977% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5530
partiton_level_parallism_total  =       0.2690
partiton_level_parallism_util =       2.3154
partiton_level_parallism_util_total  =       2.3156
L2_BW  =      21.2361 GB/Sec
L2_BW_total  =      10.3288 GB/Sec
gpu_total_sim_rate=86059

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11019, Miss = 3631, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11200, Miss = 3761, Miss_rate = 0.336, Pending_hits = 142, Reservation_fails = 570
	L1D_cache_core[2]: Access = 11141, Miss = 3689, Miss_rate = 0.331, Pending_hits = 164, Reservation_fails = 577
	L1D_cache_core[3]: Access = 10684, Miss = 3572, Miss_rate = 0.334, Pending_hits = 153, Reservation_fails = 586
	L1D_cache_core[4]: Access = 10874, Miss = 3612, Miss_rate = 0.332, Pending_hits = 183, Reservation_fails = 612
	L1D_cache_core[5]: Access = 10762, Miss = 3518, Miss_rate = 0.327, Pending_hits = 172, Reservation_fails = 660
	L1D_cache_core[6]: Access = 10475, Miss = 3418, Miss_rate = 0.326, Pending_hits = 167, Reservation_fails = 581
	L1D_cache_core[7]: Access = 11112, Miss = 3679, Miss_rate = 0.331, Pending_hits = 183, Reservation_fails = 573
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28880
	L1D_total_cache_miss_rate = 0.3309
	L1D_total_cache_pending_hits = 1308
	L1D_total_cache_reservation_fails = 4832
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1282
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1152, 963, 964, 738, 1016, 1194, 1196, 990, 1165, 1013, 1015, 863, 1042, 1092, 1116, 1222, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33156	W0_Idle:476800	W0_Scoreboard:880266	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 44 
averagemflatency = 332 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6217 	103 	71 	91 	122 	86 	128 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21972 	1561 	6926 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27802 	2378 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27054 	2708 	572 	115 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	62 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 95.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6915/96 = 72.031250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        67        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1926
min_bank_accesses = 0!
chip skew: 556/66 = 8.42
average mf latency per bank:
dram[0]:        900       896       804       816      3190      3025    none      none      none      none      none      none      none      none      none      none  
dram[1]:        872       865       806       773      2539      3056    none      none      none      none      none      none      none      none      none      none  
dram[2]:        899       888       811       771      2524      2697    none      none      none      none      none      none      none      none      none      none  
dram[3]:        873       876       777       795      2797      2232    none      none      none      none      none      none      none      none      none      none  
dram[4]:        916       901       796       780      2911      3065    none      none      none      none      none      none      none      none      none      none  
dram[5]:        867       903       805       805      2538      2496    none      none      none      none      none      none      none      none      none      none  
dram[6]:        904       886       823       800      2727      2841    none      none      none      none      none      none      none      none      none      none  
dram[7]:        903       877       748       792      3008      3469    none      none      none      none      none      none      none      none      none      none  
dram[8]:        870       897       763       785      2735      2300    none      none      none      none      none      none      none      none      none      none  
dram[9]:        864       897       767       774      2763      2800    none      none      none      none      none      none      none      none      none      none  
dram[10]:        890       893       788       792      2496      2712    none      none      none      none      none      none      none      none      none      none  
dram[11]:        897       881       774       791      2673      2732    none      none      none      none      none      none      none      none      none      none  
dram[12]:        882       859       758       800       984      2215    none      none      none      none      none      none      none      none      none      none  
dram[13]:        889       894       775       793      2161      2657    none      none      none      none      none      none      none      none      none      none  
dram[14]:        899       868       773       759      2619      2389    none      none      none      none      none      none      none      none      none      none  
dram[15]:        856       866       795       801      2567      3205    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       720       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       720       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       718       728       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       723       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       711       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660261 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005797
n_activity=15907 dram_eff=0.02408
bk0: 64a 660364i bk1: 64a 660340i bk2: 64a 660395i bk3: 64a 660430i bk4: 28a 660294i bk5: 28a 660231i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173776
Bank_Level_Parallism_Col = 1.160950
Bank_Level_Parallism_Ready = 1.002611
write_to_read_ratio_blp_rw_average = 0.226121
GrpLevelPara = 1.160950 

BW Util details:
bwutil = 0.000580 
total_CMD = 660650 
util_bw = 383 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 658751 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 660650 
n_nop = 660261 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00135927
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660245 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0006055
n_activity=16320 dram_eff=0.02451
bk0: 64a 660397i bk1: 64a 660330i bk2: 64a 660390i bk3: 64a 660332i bk4: 28a 660431i bk5: 28a 660308i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150327
Bank_Level_Parallism_Col = 1.149563
Bank_Level_Parallism_Ready = 1.002500
write_to_read_ratio_blp_rw_average = 0.106987
GrpLevelPara = 1.149563 

BW Util details:
bwutil = 0.000605 
total_CMD = 660650 
util_bw = 400 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 658814 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 660650 
n_nop = 660245 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002469 
queue_avg = 0.001913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660233 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0006221
n_activity=15884 dram_eff=0.02588
bk0: 64a 660378i bk1: 64a 660350i bk2: 64a 660378i bk3: 64a 660302i bk4: 28a 660419i bk5: 28a 660404i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198157
Bank_Level_Parallism_Col = 1.190531
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.083718
GrpLevelPara = 1.190531 

BW Util details:
bwutil = 0.000622 
total_CMD = 660650 
util_bw = 411 
Wasted_Col = 1325 
Wasted_Row = 0 
Idle = 658914 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 972 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 660650 
n_nop = 660233 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00161205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660224 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006357
n_activity=15988 dram_eff=0.02627
bk0: 64a 660341i bk1: 64a 660373i bk2: 64a 660419i bk3: 64a 660305i bk4: 28a 660308i bk5: 28a 660320i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183202
Bank_Level_Parallism_Col = 1.182536
Bank_Level_Parallism_Ready = 1.002381
write_to_read_ratio_blp_rw_average = 0.154129
GrpLevelPara = 1.182536 

BW Util details:
bwutil = 0.000636 
total_CMD = 660650 
util_bw = 420 
Wasted_Col = 1485 
Wasted_Row = 0 
Idle = 658745 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 660650 
n_nop = 660224 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000636 
Either_Row_CoL_Bus_Util = 0.000645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0020495
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660254 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005903
n_activity=15297 dram_eff=0.0255
bk0: 64a 660411i bk1: 64a 660245i bk2: 64a 660419i bk3: 64a 660376i bk4: 28a 660336i bk5: 28a 660390i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155276
Bank_Level_Parallism_Col = 1.144657
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.115342
GrpLevelPara = 1.144110 

BW Util details:
bwutil = 0.000590 
total_CMD = 660650 
util_bw = 390 
Wasted_Col = 1439 
Wasted_Row = 0 
Idle = 658821 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 660650 
n_nop = 660254 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000590 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00115341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660227 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=311 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006312
n_activity=16637 dram_eff=0.02506
bk0: 64a 660400i bk1: 64a 660392i bk2: 63a 660436i bk3: 64a 660402i bk4: 28a 660315i bk5: 28a 660299i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118123
Bank_Level_Parallism_Col = 1.117297
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.178108
GrpLevelPara = 1.117297 

BW Util details:
bwutil = 0.000631 
total_CMD = 660650 
util_bw = 417 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 658796 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 660650 
n_nop = 660227 
Read = 311 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000631 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00117309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660247 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0006009
n_activity=15104 dram_eff=0.02628
bk0: 64a 660302i bk1: 64a 660327i bk2: 64a 660389i bk3: 64a 660341i bk4: 28a 660434i bk5: 28a 660394i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136853
Bank_Level_Parallism_Col = 1.136069
Bank_Level_Parallism_Ready = 1.002519
write_to_read_ratio_blp_rw_average = 0.058315
GrpLevelPara = 1.136069 

BW Util details:
bwutil = 0.000601 
total_CMD = 660650 
util_bw = 397 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 658794 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 660650 
n_nop = 660247 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00174828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660268 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005707
n_activity=15256 dram_eff=0.02471
bk0: 64a 660279i bk1: 64a 660306i bk2: 64a 660315i bk3: 63a 660458i bk4: 28a 660293i bk5: 28a 660364i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267227
Bank_Level_Parallism_Col = 1.253086
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143659
GrpLevelPara = 1.253086 

BW Util details:
bwutil = 0.000571 
total_CMD = 660650 
util_bw = 377 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 658865 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 660650 
n_nop = 660268 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002618 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0017392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660229 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006282
n_activity=16428 dram_eff=0.02526
bk0: 64a 660407i bk1: 64a 660335i bk2: 64a 660315i bk3: 64a 660451i bk4: 28a 660439i bk5: 28a 660168i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.114837
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.170732
GrpLevelPara = 1.114837 

BW Util details:
bwutil = 0.000628 
total_CMD = 660650 
util_bw = 415 
Wasted_Col = 1557 
Wasted_Row = 0 
Idle = 658678 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 660650 
n_nop = 660229 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00125482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660249 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005979
n_activity=15428 dram_eff=0.0256
bk0: 64a 660312i bk1: 64a 660329i bk2: 64a 660409i bk3: 64a 660395i bk4: 28a 660460i bk5: 28a 660413i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165684
Bank_Level_Parallism_Col = 1.151300
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054374
GrpLevelPara = 1.151300 

BW Util details:
bwutil = 0.000598 
total_CMD = 660650 
util_bw = 395 
Wasted_Col = 1301 
Wasted_Row = 0 
Idle = 658954 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 660650 
n_nop = 660249 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00144555
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660237 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006161
n_activity=16577 dram_eff=0.02455
bk0: 64a 660299i bk1: 64a 660346i bk2: 63a 660406i bk3: 64a 660434i bk4: 28a 660405i bk5: 28a 660433i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121538
Bank_Level_Parallism_Col = 1.121315
Bank_Level_Parallism_Ready = 1.002457
write_to_read_ratio_blp_rw_average = 0.087868
GrpLevelPara = 1.121315 

BW Util details:
bwutil = 0.000616 
total_CMD = 660650 
util_bw = 407 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 658881 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 660650 
n_nop = 660237 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000616 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00135019
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660242 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006085
n_activity=15228 dram_eff=0.0264
bk0: 64a 660312i bk1: 64a 660441i bk2: 64a 660356i bk3: 64a 660342i bk4: 28a 660174i bk5: 28a 660263i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159462
Bank_Level_Parallism_Col = 1.155919
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.173003
GrpLevelPara = 1.155919 

BW Util details:
bwutil = 0.000608 
total_CMD = 660650 
util_bw = 402 
Wasted_Col = 1680 
Wasted_Row = 0 
Idle = 658568 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 1020 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 660650 
n_nop = 660242 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00128056
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=659776 n_act=6 n_pre=0 n_ref_event=0 n_req=868 n_rd=312 n_rd_L2_A=0 n_write=556 n_wr_bk=0 bw_util=0.001314
n_activity=23271 dram_eff=0.0373
bk0: 64a 660427i bk1: 64a 660362i bk2: 64a 660342i bk3: 64a 660251i bk4: 28a 654214i bk5: 28a 660267i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993088
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.045433
Bank_Level_Parallism_Col = 1.042401
Bank_Level_Parallism_Ready = 1.002304
write_to_read_ratio_blp_rw_average = 0.821353
GrpLevelPara = 1.042401 

BW Util details:
bwutil = 0.001314 
total_CMD = 660650 
util_bw = 868 
Wasted_Col = 7650 
Wasted_Row = 0 
Idle = 652132 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 6935 
rwq = 0 
CCDLc_limit_alone = 6935 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 660650 
n_nop = 659776 
Read = 312 
Write = 556 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 868 
total_req = 868 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 868 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001314 
Either_Row_CoL_Bus_Util = 0.001323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.288746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288746
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660218 n_act=6 n_pre=0 n_ref_event=0 n_req=426 n_rd=312 n_rd_L2_A=0 n_write=114 n_wr_bk=0 bw_util=0.0006448
n_activity=16417 dram_eff=0.02595
bk0: 64a 660447i bk1: 64a 660357i bk2: 64a 660462i bk3: 64a 660285i bk4: 28a 660291i bk5: 28a 660383i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985915
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161415
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155125
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.000645 
total_CMD = 660650 
util_bw = 426 
Wasted_Col = 1383 
Wasted_Row = 0 
Idle = 658841 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 153 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 94 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 660650 
n_nop = 660218 
Read = 312 
Write = 114 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 426 
total_req = 426 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 426 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114735
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660232 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0006236
n_activity=15762 dram_eff=0.02614
bk0: 64a 660366i bk1: 64a 660335i bk2: 64a 660370i bk3: 64a 660426i bk4: 28a 660310i bk5: 28a 660199i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123234
Bank_Level_Parallism_Col = 1.123047
Bank_Level_Parallism_Ready = 1.002427
write_to_read_ratio_blp_rw_average = 0.261230
GrpLevelPara = 1.123047 

BW Util details:
bwutil = 0.000624 
total_CMD = 660650 
util_bw = 412 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 658597 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 660650 
n_nop = 660232 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0015515
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=660650 n_nop=660249 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005979
n_activity=15729 dram_eff=0.02511
bk0: 64a 660389i bk1: 64a 660358i bk2: 64a 660391i bk3: 64a 660389i bk4: 28a 660342i bk5: 28a 660380i bk6: 0a 660650i bk7: 0a 660650i bk8: 0a 660650i bk9: 0a 660650i bk10: 0a 660650i bk11: 0a 660650i bk12: 0a 660650i bk13: 0a 660650i bk14: 0a 660650i bk15: 0a 660650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124176
Bank_Level_Parallism_Col = 1.123967
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.107989
GrpLevelPara = 1.123967 

BW Util details:
bwutil = 0.000598 
total_CMD = 660650 
util_bw = 395 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 658830 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 660650 
n_nop = 660249 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013744

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 189, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 186, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 211, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 198, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 205, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 211, Miss_rate = 0.225, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 185, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 207, Miss_rate = 0.212, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 198, Miss_rate = 0.213, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 198, Miss_rate = 0.210, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 183, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 191, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 203, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 192, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 208, Miss_rate = 0.221, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 643, Miss_rate = 0.462, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 201, Miss_rate = 0.215, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 216, Miss_rate = 0.232, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 199, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 206, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 195, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 193, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6826
L2_total_cache_miss_rate = 0.2241
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 113239
Req_Network_injected_packets_per_cycle =       0.2690 
Req_Network_conflicts_per_cycle =       0.0268
Req_Network_conflicts_per_cycle_util =       0.2307
Req_Bank_Level_Parallism =       2.3156
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0377
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 113239
Reply_Network_injected_packets_per_cycle =        0.2690
Reply_Network_conflicts_per_cycle =        0.0929
Reply_Network_conflicts_per_cycle_util =       0.7457
Reply_Bank_Level_Parallism =       2.1588
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0048
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0336
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 86059 (inst/sec)
gpgpu_simulation_rate = 9436 (cycle/sec)
gpgpu_silicon_slowdown = 127172x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5737
gpu_sim_insn = 52582
gpu_ipc =       9.1654
gpu_tot_sim_cycle = 118976
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.1220
gpu_tot_issued_cta = 96
gpu_occupancy = 27.1983% 
gpu_tot_occupancy = 19.6887% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0990
partiton_level_parallism_total  =       0.2608
partiton_level_parallism_util =       3.3412
partiton_level_parallism_util_total  =       2.3287
L2_BW  =       3.8018 GB/Sec
L2_BW_total  =      10.0141 GB/Sec
gpu_total_sim_rate=90441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11087, Miss = 3686, Miss_rate = 0.332, Pending_hits = 144, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11268, Miss = 3816, Miss_rate = 0.339, Pending_hits = 142, Reservation_fails = 570
	L1D_cache_core[2]: Access = 11209, Miss = 3744, Miss_rate = 0.334, Pending_hits = 164, Reservation_fails = 577
	L1D_cache_core[3]: Access = 10760, Miss = 3633, Miss_rate = 0.338, Pending_hits = 153, Reservation_fails = 586
	L1D_cache_core[4]: Access = 10946, Miss = 3670, Miss_rate = 0.335, Pending_hits = 183, Reservation_fails = 612
	L1D_cache_core[5]: Access = 10834, Miss = 3576, Miss_rate = 0.330, Pending_hits = 172, Reservation_fails = 660
	L1D_cache_core[6]: Access = 10543, Miss = 3473, Miss_rate = 0.329, Pending_hits = 167, Reservation_fails = 581
	L1D_cache_core[7]: Access = 11188, Miss = 3740, Miss_rate = 0.334, Pending_hits = 183, Reservation_fails = 573
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29338
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 1308
	L1D_total_cache_reservation_fails = 4832
	L1D_cache_data_port_util = 0.147
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1282
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1180, 991, 992, 751, 1044, 1222, 1224, 1018, 1193, 1041, 1043, 891, 1070, 1120, 1129, 1235, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34699	W0_Idle:502823	W0_Scoreboard:888034	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 44 
averagemflatency = 330 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6220 	106 	77 	97 	134 	108 	170 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22315 	1676 	7036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28207 	2541 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27578 	2752 	572 	115 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	63 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 95.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7025/96 = 73.177086
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        67        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2036
min_bank_accesses = 0!
chip skew: 666/66 = 10.09
average mf latency per bank:
dram[0]:        900       896       804       816      3237      3080    none      none      none      none      none      none      none      none      none      none  
dram[1]:        872       865       806       773      2590      3110    none      none      none      none      none      none      none      none      none      none  
dram[2]:        899       888       811       771      2566      2743    none      none      none      none      none      none      none      none      none      none  
dram[3]:        873       876       777       795      2852      2270    none      none      none      none      none      none      none      none      none      none  
dram[4]:        916       901       796       780      2966      3115    none      none      none      none      none      none      none      none      none      none  
dram[5]:        867       903       805       805      2584      2543    none      none      none      none      none      none      none      none      none      none  
dram[6]:        904       886       823       800      2774      2889    none      none      none      none      none      none      none      none      none      none  
dram[7]:        903       877       748       792      3068      3530    none      none      none      none      none      none      none      none      none      none  
dram[8]:        870       897       763       785      2791      2334    none      none      none      none      none      none      none      none      none      none  
dram[9]:        864       897       767       774      2809      2848    none      none      none      none      none      none      none      none      none      none  
dram[10]:        890       893       788       792      2547      2749    none      none      none      none      none      none      none      none      none      none  
dram[11]:        897       881       774       791      2714      2783    none      none      none      none      none      none      none      none      none      none  
dram[12]:        882       859       758       800       941      2254    none      none      none      none      none      none      none      none      none      none  
dram[13]:        889       894       775       793      2201      2703    none      none      none      none      none      none      none      none      none      none  
dram[14]:        899       868       773       759      2664      2433    none      none      none      none      none      none      none      none      none      none  
dram[15]:        856       866       795       801      2613      3263    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       720       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       720       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       718       728       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       723       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       711       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693731 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005518
n_activity=15907 dram_eff=0.02408
bk0: 64a 693834i bk1: 64a 693810i bk2: 64a 693865i bk3: 64a 693900i bk4: 28a 693764i bk5: 28a 693701i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173776
Bank_Level_Parallism_Col = 1.160950
Bank_Level_Parallism_Ready = 1.002611
write_to_read_ratio_blp_rw_average = 0.226121
GrpLevelPara = 1.160950 

BW Util details:
bwutil = 0.000552 
total_CMD = 694120 
util_bw = 383 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 692221 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 694120 
n_nop = 693731 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00129372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693715 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005763
n_activity=16320 dram_eff=0.02451
bk0: 64a 693867i bk1: 64a 693800i bk2: 64a 693860i bk3: 64a 693802i bk4: 28a 693901i bk5: 28a 693778i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150327
Bank_Level_Parallism_Col = 1.149563
Bank_Level_Parallism_Ready = 1.002500
write_to_read_ratio_blp_rw_average = 0.106987
GrpLevelPara = 1.149563 

BW Util details:
bwutil = 0.000576 
total_CMD = 694120 
util_bw = 400 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 692284 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 694120 
n_nop = 693715 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002469 
queue_avg = 0.001821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00182101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693703 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005921
n_activity=15884 dram_eff=0.02588
bk0: 64a 693848i bk1: 64a 693820i bk2: 64a 693848i bk3: 64a 693772i bk4: 28a 693889i bk5: 28a 693874i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198157
Bank_Level_Parallism_Col = 1.190531
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.083718
GrpLevelPara = 1.190531 

BW Util details:
bwutil = 0.000592 
total_CMD = 694120 
util_bw = 411 
Wasted_Col = 1325 
Wasted_Row = 0 
Idle = 692384 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 972 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 694120 
n_nop = 693703 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00153432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693694 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006051
n_activity=15988 dram_eff=0.02627
bk0: 64a 693811i bk1: 64a 693843i bk2: 64a 693889i bk3: 64a 693775i bk4: 28a 693778i bk5: 28a 693790i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183202
Bank_Level_Parallism_Col = 1.182536
Bank_Level_Parallism_Ready = 1.002381
write_to_read_ratio_blp_rw_average = 0.154129
GrpLevelPara = 1.182536 

BW Util details:
bwutil = 0.000605 
total_CMD = 694120 
util_bw = 420 
Wasted_Col = 1485 
Wasted_Row = 0 
Idle = 692215 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 694120 
n_nop = 693694 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00195067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693724 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005619
n_activity=15297 dram_eff=0.0255
bk0: 64a 693881i bk1: 64a 693715i bk2: 64a 693889i bk3: 64a 693846i bk4: 28a 693806i bk5: 28a 693860i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155276
Bank_Level_Parallism_Col = 1.144657
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.115342
GrpLevelPara = 1.144110 

BW Util details:
bwutil = 0.000562 
total_CMD = 694120 
util_bw = 390 
Wasted_Col = 1439 
Wasted_Row = 0 
Idle = 692291 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 694120 
n_nop = 693724 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00109779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693697 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=311 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006008
n_activity=16637 dram_eff=0.02506
bk0: 64a 693870i bk1: 64a 693862i bk2: 63a 693906i bk3: 64a 693872i bk4: 28a 693785i bk5: 28a 693769i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118123
Bank_Level_Parallism_Col = 1.117297
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.178108
GrpLevelPara = 1.117297 

BW Util details:
bwutil = 0.000601 
total_CMD = 694120 
util_bw = 417 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 692266 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 694120 
n_nop = 693697 
Read = 311 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00111652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693717 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005719
n_activity=15104 dram_eff=0.02628
bk0: 64a 693772i bk1: 64a 693797i bk2: 64a 693859i bk3: 64a 693811i bk4: 28a 693904i bk5: 28a 693864i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136853
Bank_Level_Parallism_Col = 1.136069
Bank_Level_Parallism_Ready = 1.002519
write_to_read_ratio_blp_rw_average = 0.058315
GrpLevelPara = 1.136069 

BW Util details:
bwutil = 0.000572 
total_CMD = 694120 
util_bw = 397 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 692264 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 694120 
n_nop = 693717 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00166398
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693738 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005431
n_activity=15256 dram_eff=0.02471
bk0: 64a 693749i bk1: 64a 693776i bk2: 64a 693785i bk3: 63a 693928i bk4: 28a 693763i bk5: 28a 693834i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267227
Bank_Level_Parallism_Col = 1.253086
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143659
GrpLevelPara = 1.253086 

BW Util details:
bwutil = 0.000543 
total_CMD = 694120 
util_bw = 377 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 692335 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 694120 
n_nop = 693738 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002618 
queue_avg = 0.001655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00165533
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693699 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005979
n_activity=16428 dram_eff=0.02526
bk0: 64a 693877i bk1: 64a 693805i bk2: 64a 693785i bk3: 64a 693921i bk4: 28a 693909i bk5: 28a 693638i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.114837
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.170732
GrpLevelPara = 1.114837 

BW Util details:
bwutil = 0.000598 
total_CMD = 694120 
util_bw = 415 
Wasted_Col = 1557 
Wasted_Row = 0 
Idle = 692148 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 694120 
n_nop = 693699 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00119432
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693719 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005691
n_activity=15428 dram_eff=0.0256
bk0: 64a 693782i bk1: 64a 693799i bk2: 64a 693879i bk3: 64a 693865i bk4: 28a 693930i bk5: 28a 693883i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165684
Bank_Level_Parallism_Col = 1.151300
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054374
GrpLevelPara = 1.151300 

BW Util details:
bwutil = 0.000569 
total_CMD = 694120 
util_bw = 395 
Wasted_Col = 1301 
Wasted_Row = 0 
Idle = 692424 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 694120 
n_nop = 693719 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00137584
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693707 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005864
n_activity=16577 dram_eff=0.02455
bk0: 64a 693769i bk1: 64a 693816i bk2: 63a 693876i bk3: 64a 693904i bk4: 28a 693875i bk5: 28a 693903i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121538
Bank_Level_Parallism_Col = 1.121315
Bank_Level_Parallism_Ready = 1.002457
write_to_read_ratio_blp_rw_average = 0.087868
GrpLevelPara = 1.121315 

BW Util details:
bwutil = 0.000586 
total_CMD = 694120 
util_bw = 407 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 692351 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 694120 
n_nop = 693707 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00128508
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693712 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005792
n_activity=15228 dram_eff=0.0264
bk0: 64a 693782i bk1: 64a 693911i bk2: 64a 693826i bk3: 64a 693812i bk4: 28a 693644i bk5: 28a 693733i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159462
Bank_Level_Parallism_Col = 1.155919
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.173003
GrpLevelPara = 1.155919 

BW Util details:
bwutil = 0.000579 
total_CMD = 694120 
util_bw = 402 
Wasted_Col = 1680 
Wasted_Row = 0 
Idle = 692038 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 1020 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 694120 
n_nop = 693712 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00121881
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693136 n_act=6 n_pre=0 n_ref_event=0 n_req=978 n_rd=312 n_rd_L2_A=0 n_write=666 n_wr_bk=0 bw_util=0.001409
n_activity=24944 dram_eff=0.03921
bk0: 64a 693897i bk1: 64a 693832i bk2: 64a 693812i bk3: 64a 693721i bk4: 28a 686163i bk5: 28a 693737i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993865
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038132
Bank_Level_Parallism_Col = 1.035584
Bank_Level_Parallism_Ready = 1.002045
write_to_read_ratio_blp_rw_average = 0.850074
GrpLevelPara = 1.035584 

BW Util details:
bwutil = 0.001409 
total_CMD = 694120 
util_bw = 978 
Wasted_Col = 9171 
Wasted_Row = 0 
Idle = 683971 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 8456 
rwq = 0 
CCDLc_limit_alone = 8456 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 694120 
n_nop = 693136 
Read = 312 
Write = 666 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 978 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001409 
Either_Row_CoL_Bus_Util = 0.001418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.339718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339718
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693688 n_act=6 n_pre=0 n_ref_event=0 n_req=426 n_rd=312 n_rd_L2_A=0 n_write=114 n_wr_bk=0 bw_util=0.0006137
n_activity=16417 dram_eff=0.02595
bk0: 64a 693917i bk1: 64a 693827i bk2: 64a 693932i bk3: 64a 693755i bk4: 28a 693761i bk5: 28a 693853i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985915
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161415
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155125
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.000614 
total_CMD = 694120 
util_bw = 426 
Wasted_Col = 1383 
Wasted_Row = 0 
Idle = 692311 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 153 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 94 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 694120 
n_nop = 693688 
Read = 312 
Write = 114 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 426 
total_req = 426 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 426 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00109203
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693702 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005936
n_activity=15762 dram_eff=0.02614
bk0: 64a 693836i bk1: 64a 693805i bk2: 64a 693840i bk3: 64a 693896i bk4: 28a 693780i bk5: 28a 693669i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123234
Bank_Level_Parallism_Col = 1.123047
Bank_Level_Parallism_Ready = 1.002427
write_to_read_ratio_blp_rw_average = 0.261230
GrpLevelPara = 1.123047 

BW Util details:
bwutil = 0.000594 
total_CMD = 694120 
util_bw = 412 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 692067 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 694120 
n_nop = 693702 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000594 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00147669
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=694120 n_nop=693719 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005691
n_activity=15729 dram_eff=0.02511
bk0: 64a 693859i bk1: 64a 693828i bk2: 64a 693861i bk3: 64a 693859i bk4: 28a 693812i bk5: 28a 693850i bk6: 0a 694120i bk7: 0a 694120i bk8: 0a 694120i bk9: 0a 694120i bk10: 0a 694120i bk11: 0a 694120i bk12: 0a 694120i bk13: 0a 694120i bk14: 0a 694120i bk15: 0a 694120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124176
Bank_Level_Parallism_Col = 1.123967
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.107989
GrpLevelPara = 1.123967 

BW Util details:
bwutil = 0.000569 
total_CMD = 694120 
util_bw = 395 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 692300 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 694120 
n_nop = 693719 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00130813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 189, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 186, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 211, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 198, Miss_rate = 0.208, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 205, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 211, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 185, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 207, Miss_rate = 0.209, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 198, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 198, Miss_rate = 0.207, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 183, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 191, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 203, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 192, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 208, Miss_rate = 0.218, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 753, Miss_rate = 0.496, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 201, Miss_rate = 0.211, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 216, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 199, Miss_rate = 0.218, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 206, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 195, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 193, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6936
L2_total_cache_miss_rate = 0.2235
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 118976
Req_Network_injected_packets_per_cycle =       0.2608 
Req_Network_conflicts_per_cycle =       0.0295
Req_Network_conflicts_per_cycle_util =       0.2631
Req_Bank_Level_Parallism =       2.3287
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0441
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0081

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 118976
Reply_Network_injected_packets_per_cycle =        0.2608
Reply_Network_conflicts_per_cycle =        0.0896
Reply_Network_conflicts_per_cycle_util =       0.7414
Reply_Bank_Level_Parallism =       2.1578
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0046
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0326
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 90441 (inst/sec)
gpgpu_simulation_rate = 9914 (cycle/sec)
gpgpu_silicon_slowdown = 121040x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8222
gpu_sim_insn = 60069
gpu_ipc =       7.3059
gpu_tot_sim_cycle = 127198
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.0046
gpu_tot_issued_cta = 104
gpu_occupancy = 20.3158% 
gpu_tot_occupancy = 19.7290% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1636
partiton_level_parallism_total  =       0.2545
partiton_level_parallism_util =       2.3975
partiton_level_parallism_util_total  =       2.3314
L2_BW  =       6.2817 GB/Sec
L2_BW_total  =       9.7728 GB/Sec
gpu_total_sim_rate=88105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11359, Miss = 3828, Miss_rate = 0.337, Pending_hits = 150, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11563, Miss = 3969, Miss_rate = 0.343, Pending_hits = 148, Reservation_fails = 570
	L1D_cache_core[2]: Access = 11384, Miss = 3845, Miss_rate = 0.338, Pending_hits = 167, Reservation_fails = 577
	L1D_cache_core[3]: Access = 11114, Miss = 3822, Miss_rate = 0.344, Pending_hits = 159, Reservation_fails = 591
	L1D_cache_core[4]: Access = 11265, Miss = 3829, Miss_rate = 0.340, Pending_hits = 189, Reservation_fails = 612
	L1D_cache_core[5]: Access = 11146, Miss = 3733, Miss_rate = 0.335, Pending_hits = 177, Reservation_fails = 660
	L1D_cache_core[6]: Access = 10863, Miss = 3638, Miss_rate = 0.335, Pending_hits = 178, Reservation_fails = 581
	L1D_cache_core[7]: Access = 11531, Miss = 3909, Miss_rate = 0.339, Pending_hits = 190, Reservation_fails = 574
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30573
	L1D_total_cache_miss_rate = 0.3389
	L1D_total_cache_pending_hits = 1358
	L1D_total_cache_reservation_fails = 4838
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1332
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4735
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1257, 1143, 1095, 763, 1223, 1299, 1403, 1145, 1271, 1220, 1196, 968, 1224, 1297, 1141, 1247, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42423	W0_Idle:517423	W0_Scoreboard:962592	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 44 
averagemflatency = 328 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6223 	106 	77 	97 	134 	108 	170 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23657 	1676 	7039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29552 	2541 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28834 	2838 	575 	115 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 95.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7028/96 = 73.208336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        67        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2036
min_bank_accesses = 0!
chip skew: 666/66 = 10.09
average mf latency per bank:
dram[0]:        945       933       840       831      3333      3176    none      none      none      none      none      none      none      none      none      none  
dram[1]:        916       898       839       795      2674      3217    none      none      none      none      none      none      none      none      none      none  
dram[2]:        929       940       822       797      2645      2810    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       905       802       817      2953      2341    none      none      none      none      none      none      none      none      none      none  
dram[4]:        946       942       814       795      3051      3227    none      none      none      none      none      none      none      none      none      none  
dram[5]:        915       941       832       842      2668      2606    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       901       848       818      2848      2996    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       926       773       800      3157      3639    none      none      none      none      none      none      none      none      none      none  
dram[8]:        896       931       814       800      2878      2389    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       916       800       803      2893      2926    none      none      none      none      none      none      none      none      none      none  
dram[10]:        932       934       819       815      2637      2825    none      none      none      none      none      none      none      none      none      none  
dram[11]:        946       926       792       806      2806      2851    none      none      none      none      none      none      none      none      none      none  
dram[12]:        934       881       781       825       951      2311    none      none      none      none      none      none      none      none      none      none  
dram[13]:        919       909       801       819      2252      2793    none      none      none      none      none      none      none      none      none      none  
dram[14]:        941       879       798       785      2752      2508    none      none      none      none      none      none      none      none      none      none  
dram[15]:        886       914       803       816      2681      3348    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       720       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       720       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       718       728       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       723       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       711       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741700 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005161
n_activity=15907 dram_eff=0.02408
bk0: 64a 741803i bk1: 64a 741779i bk2: 64a 741834i bk3: 64a 741869i bk4: 28a 741733i bk5: 28a 741670i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173776
Bank_Level_Parallism_Col = 1.160950
Bank_Level_Parallism_Ready = 1.002611
write_to_read_ratio_blp_rw_average = 0.226121
GrpLevelPara = 1.160950 

BW Util details:
bwutil = 0.000516 
total_CMD = 742089 
util_bw = 383 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 740190 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 742089 
n_nop = 741700 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0012101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741684 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.000539
n_activity=16320 dram_eff=0.02451
bk0: 64a 741836i bk1: 64a 741769i bk2: 64a 741829i bk3: 64a 741771i bk4: 28a 741870i bk5: 28a 741747i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150327
Bank_Level_Parallism_Col = 1.149563
Bank_Level_Parallism_Ready = 1.002500
write_to_read_ratio_blp_rw_average = 0.106987
GrpLevelPara = 1.149563 

BW Util details:
bwutil = 0.000539 
total_CMD = 742089 
util_bw = 400 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 740253 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 742089 
n_nop = 741684 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002469 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0017033
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741672 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005538
n_activity=15884 dram_eff=0.02588
bk0: 64a 741817i bk1: 64a 741789i bk2: 64a 741817i bk3: 64a 741741i bk4: 28a 741858i bk5: 28a 741843i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198157
Bank_Level_Parallism_Col = 1.190531
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.083718
GrpLevelPara = 1.190531 

BW Util details:
bwutil = 0.000554 
total_CMD = 742089 
util_bw = 411 
Wasted_Col = 1325 
Wasted_Row = 0 
Idle = 740353 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 972 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 742089 
n_nop = 741672 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00143514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741663 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.000566
n_activity=15988 dram_eff=0.02627
bk0: 64a 741780i bk1: 64a 741812i bk2: 64a 741858i bk3: 64a 741744i bk4: 28a 741747i bk5: 28a 741759i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183202
Bank_Level_Parallism_Col = 1.182536
Bank_Level_Parallism_Ready = 1.002381
write_to_read_ratio_blp_rw_average = 0.154129
GrpLevelPara = 1.182536 

BW Util details:
bwutil = 0.000566 
total_CMD = 742089 
util_bw = 420 
Wasted_Col = 1485 
Wasted_Row = 0 
Idle = 740184 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 742089 
n_nop = 741663 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000566 
Either_Row_CoL_Bus_Util = 0.000574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00182458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741693 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005255
n_activity=15297 dram_eff=0.0255
bk0: 64a 741850i bk1: 64a 741684i bk2: 64a 741858i bk3: 64a 741815i bk4: 28a 741775i bk5: 28a 741829i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155276
Bank_Level_Parallism_Col = 1.144657
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.115342
GrpLevelPara = 1.144110 

BW Util details:
bwutil = 0.000526 
total_CMD = 742089 
util_bw = 390 
Wasted_Col = 1439 
Wasted_Row = 0 
Idle = 740260 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 742089 
n_nop = 741693 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00102683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741665 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005633
n_activity=16724 dram_eff=0.02499
bk0: 64a 741839i bk1: 64a 741831i bk2: 64a 741875i bk3: 64a 741841i bk4: 28a 741754i bk5: 28a 741738i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118059
Bank_Level_Parallism_Col = 1.117234
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.178012
GrpLevelPara = 1.117234 

BW Util details:
bwutil = 0.000563 
total_CMD = 742089 
util_bw = 418 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 740234 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 742089 
n_nop = 741665 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00104435
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741686 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.000535
n_activity=15104 dram_eff=0.02628
bk0: 64a 741741i bk1: 64a 741766i bk2: 64a 741828i bk3: 64a 741780i bk4: 28a 741873i bk5: 28a 741833i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136853
Bank_Level_Parallism_Col = 1.136069
Bank_Level_Parallism_Ready = 1.002519
write_to_read_ratio_blp_rw_average = 0.058315
GrpLevelPara = 1.136069 

BW Util details:
bwutil = 0.000535 
total_CMD = 742089 
util_bw = 397 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 740233 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 742089 
n_nop = 741686 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00155642
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741706 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005094
n_activity=15343 dram_eff=0.02464
bk0: 64a 741718i bk1: 64a 741745i bk2: 64a 741754i bk3: 64a 741897i bk4: 28a 741732i bk5: 28a 741803i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267077
Bank_Level_Parallism_Col = 1.252944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143578
GrpLevelPara = 1.252944 

BW Util details:
bwutil = 0.000509 
total_CMD = 742089 
util_bw = 378 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 740303 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 742089 
n_nop = 741706 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002611 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00154833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741668 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005592
n_activity=16428 dram_eff=0.02526
bk0: 64a 741846i bk1: 64a 741774i bk2: 64a 741754i bk3: 64a 741890i bk4: 28a 741878i bk5: 28a 741607i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.114837
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.170732
GrpLevelPara = 1.114837 

BW Util details:
bwutil = 0.000559 
total_CMD = 742089 
util_bw = 415 
Wasted_Col = 1557 
Wasted_Row = 0 
Idle = 740117 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 742089 
n_nop = 741668 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00111712
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741688 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005323
n_activity=15428 dram_eff=0.0256
bk0: 64a 741751i bk1: 64a 741768i bk2: 64a 741848i bk3: 64a 741834i bk4: 28a 741899i bk5: 28a 741852i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165684
Bank_Level_Parallism_Col = 1.151300
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054374
GrpLevelPara = 1.151300 

BW Util details:
bwutil = 0.000532 
total_CMD = 742089 
util_bw = 395 
Wasted_Col = 1301 
Wasted_Row = 0 
Idle = 740393 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 742089 
n_nop = 741688 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00128691
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741675 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005498
n_activity=16664 dram_eff=0.02448
bk0: 64a 741738i bk1: 64a 741785i bk2: 64a 741845i bk3: 64a 741873i bk4: 28a 741844i bk5: 28a 741872i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121469
Bank_Level_Parallism_Col = 1.121246
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.087819
GrpLevelPara = 1.121246 

BW Util details:
bwutil = 0.000550 
total_CMD = 742089 
util_bw = 408 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 740319 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 742089 
n_nop = 741675 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120201
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741681 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005417
n_activity=15228 dram_eff=0.0264
bk0: 64a 741751i bk1: 64a 741880i bk2: 64a 741795i bk3: 64a 741781i bk4: 28a 741613i bk5: 28a 741702i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159462
Bank_Level_Parallism_Col = 1.155919
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.173003
GrpLevelPara = 1.155919 

BW Util details:
bwutil = 0.000542 
total_CMD = 742089 
util_bw = 402 
Wasted_Col = 1680 
Wasted_Row = 0 
Idle = 740007 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 1020 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 742089 
n_nop = 741681 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114002
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741105 n_act=6 n_pre=0 n_ref_event=0 n_req=978 n_rd=312 n_rd_L2_A=0 n_write=666 n_wr_bk=0 bw_util=0.001318
n_activity=24944 dram_eff=0.03921
bk0: 64a 741866i bk1: 64a 741801i bk2: 64a 741781i bk3: 64a 741690i bk4: 28a 734132i bk5: 28a 741706i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993865
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038132
Bank_Level_Parallism_Col = 1.035584
Bank_Level_Parallism_Ready = 1.002045
write_to_read_ratio_blp_rw_average = 0.850074
GrpLevelPara = 1.035584 

BW Util details:
bwutil = 0.001318 
total_CMD = 742089 
util_bw = 978 
Wasted_Col = 9171 
Wasted_Row = 0 
Idle = 731940 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 8456 
rwq = 0 
CCDLc_limit_alone = 8456 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 742089 
n_nop = 741105 
Read = 312 
Write = 666 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 978 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001318 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.317758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317758
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741657 n_act=6 n_pre=0 n_ref_event=0 n_req=426 n_rd=312 n_rd_L2_A=0 n_write=114 n_wr_bk=0 bw_util=0.0005741
n_activity=16417 dram_eff=0.02595
bk0: 64a 741886i bk1: 64a 741796i bk2: 64a 741901i bk3: 64a 741724i bk4: 28a 741730i bk5: 28a 741822i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985915
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161415
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155125
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.000574 
total_CMD = 742089 
util_bw = 426 
Wasted_Col = 1383 
Wasted_Row = 0 
Idle = 740280 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 153 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 94 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 742089 
n_nop = 741657 
Read = 312 
Write = 114 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 426 
total_req = 426 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 426 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00102144
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741671 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005552
n_activity=15762 dram_eff=0.02614
bk0: 64a 741805i bk1: 64a 741774i bk2: 64a 741809i bk3: 64a 741865i bk4: 28a 741749i bk5: 28a 741638i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123234
Bank_Level_Parallism_Col = 1.123047
Bank_Level_Parallism_Ready = 1.002427
write_to_read_ratio_blp_rw_average = 0.261230
GrpLevelPara = 1.123047 

BW Util details:
bwutil = 0.000555 
total_CMD = 742089 
util_bw = 412 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 740036 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 742089 
n_nop = 741671 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000555 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00138124
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=742089 n_nop=741688 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005323
n_activity=15729 dram_eff=0.02511
bk0: 64a 741828i bk1: 64a 741797i bk2: 64a 741830i bk3: 64a 741828i bk4: 28a 741781i bk5: 28a 741819i bk6: 0a 742089i bk7: 0a 742089i bk8: 0a 742089i bk9: 0a 742089i bk10: 0a 742089i bk11: 0a 742089i bk12: 0a 742089i bk13: 0a 742089i bk14: 0a 742089i bk15: 0a 742089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124176
Bank_Level_Parallism_Col = 1.123967
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.107989
GrpLevelPara = 1.123967 

BW Util details:
bwutil = 0.000532 
total_CMD = 742089 
util_bw = 395 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 740269 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 742089 
n_nop = 741688 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00122357

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 189, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 186, Miss_rate = 0.184, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 211, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 198, Miss_rate = 0.199, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 205, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 211, Miss_rate = 0.213, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 185, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 208, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 198, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 184, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 191, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 203, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 192, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 208, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 753, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 201, Miss_rate = 0.202, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 216, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 199, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 206, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6939
L2_total_cache_miss_rate = 0.2144
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 127198
Req_Network_injected_packets_per_cycle =       0.2545 
Req_Network_conflicts_per_cycle =       0.0280
Req_Network_conflicts_per_cycle_util =       0.2568
Req_Bank_Level_Parallism =       2.3314
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0414
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 127198
Reply_Network_injected_packets_per_cycle =        0.2545
Reply_Network_conflicts_per_cycle =        0.0856
Reply_Network_conflicts_per_cycle_util =       0.7284
Reply_Bank_Level_Parallism =       2.1656
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0318
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 88105 (inst/sec)
gpgpu_simulation_rate = 9784 (cycle/sec)
gpgpu_silicon_slowdown = 122649x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5467
gpu_sim_insn = 49180
gpu_ipc =       8.9958
gpu_tot_sim_cycle = 132665
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.0042
gpu_tot_issued_cta = 112
gpu_occupancy = 22.4791% 
gpu_tot_occupancy = 19.7543% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0249
partiton_level_parallism_total  =       0.2450
partiton_level_parallism_util =       4.8571
partiton_level_parallism_util_total  =       2.3365
L2_BW  =       0.9553 GB/Sec
L2_BW_total  =       9.4095 GB/Sec
gpu_total_sim_rate=85324

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11375, Miss = 3844, Miss_rate = 0.338, Pending_hits = 150, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11579, Miss = 3985, Miss_rate = 0.344, Pending_hits = 148, Reservation_fails = 570
	L1D_cache_core[2]: Access = 11400, Miss = 3861, Miss_rate = 0.339, Pending_hits = 167, Reservation_fails = 577
	L1D_cache_core[3]: Access = 11130, Miss = 3838, Miss_rate = 0.345, Pending_hits = 159, Reservation_fails = 591
	L1D_cache_core[4]: Access = 11285, Miss = 3848, Miss_rate = 0.341, Pending_hits = 189, Reservation_fails = 612
	L1D_cache_core[5]: Access = 11166, Miss = 3752, Miss_rate = 0.336, Pending_hits = 177, Reservation_fails = 660
	L1D_cache_core[6]: Access = 10879, Miss = 3654, Miss_rate = 0.336, Pending_hits = 178, Reservation_fails = 581
	L1D_cache_core[7]: Access = 11547, Miss = 3925, Miss_rate = 0.340, Pending_hits = 190, Reservation_fails = 574
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30707
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1358
	L1D_total_cache_reservation_fails = 4838
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1332
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4735
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1270, 1156, 1108, 776, 1236, 1312, 1416, 1158, 1284, 1233, 1209, 981, 1237, 1310, 1154, 1260, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43051	W0_Idle:522733	W0_Scoreboard:970508	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 44 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6225 	106 	77 	97 	134 	108 	170 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23791 	1676 	7041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29688 	2541 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28970 	2838 	575 	115 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 95.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7030/96 = 73.229164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        67        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2038
min_bank_accesses = 0!
chip skew: 668/66 = 10.12
average mf latency per bank:
dram[0]:        945       933       840       831      3352      3190    none      none      none      none      none      none      none      none      none      none  
dram[1]:        916       898       839       795      2686      3238    none      none      none      none      none      none      none      none      none      none  
dram[2]:        929       940       822       797      2662      2822    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       905       802       817      2966      2354    none      none      none      none      none      none      none      none      none      none  
dram[4]:        946       942       814       795      3065      3241    none      none      none      none      none      none      none      none      none      none  
dram[5]:        915       941       832       842      2679      2618    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       901       848       818      2861      3010    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       926       773       800      3171      3655    none      none      none      none      none      none      none      none      none      none  
dram[8]:        896       931       814       800      2892      2400    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       916       800       803      2907      2939    none      none      none      none      none      none      none      none      none      none  
dram[10]:        932       934       819       815      2649      2838    none      none      none      none      none      none      none      none      none      none  
dram[11]:        946       926       792       806      2819      2864    none      none      none      none      none      none      none      none      none      none  
dram[12]:        934       881       781       825       951      2320    none      none      none      none      none      none      none      none      none      none  
dram[13]:        919       909       801       819      2262      2806    none      none      none      none      none      none      none      none      none      none  
dram[14]:        941       879       798       785      2764      2520    none      none      none      none      none      none      none      none      none      none  
dram[15]:        886       914       803       816      2693      3363    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       720       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       720       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       718       728       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       723       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       711       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773595 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004948
n_activity=15907 dram_eff=0.02408
bk0: 64a 773698i bk1: 64a 773674i bk2: 64a 773729i bk3: 64a 773764i bk4: 28a 773628i bk5: 28a 773565i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173776
Bank_Level_Parallism_Col = 1.160950
Bank_Level_Parallism_Ready = 1.002611
write_to_read_ratio_blp_rw_average = 0.226121
GrpLevelPara = 1.160950 

BW Util details:
bwutil = 0.000495 
total_CMD = 773984 
util_bw = 383 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 772085 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 773984 
n_nop = 773595 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00116023
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773579 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005168
n_activity=16320 dram_eff=0.02451
bk0: 64a 773731i bk1: 64a 773664i bk2: 64a 773724i bk3: 64a 773666i bk4: 28a 773765i bk5: 28a 773642i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150327
Bank_Level_Parallism_Col = 1.149563
Bank_Level_Parallism_Ready = 1.002500
write_to_read_ratio_blp_rw_average = 0.106987
GrpLevelPara = 1.149563 

BW Util details:
bwutil = 0.000517 
total_CMD = 773984 
util_bw = 400 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 772148 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 773984 
n_nop = 773579 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000517 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002469 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00163311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773567 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.000531
n_activity=15884 dram_eff=0.02588
bk0: 64a 773712i bk1: 64a 773684i bk2: 64a 773712i bk3: 64a 773636i bk4: 28a 773753i bk5: 28a 773738i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198157
Bank_Level_Parallism_Col = 1.190531
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.083718
GrpLevelPara = 1.190531 

BW Util details:
bwutil = 0.000531 
total_CMD = 773984 
util_bw = 411 
Wasted_Col = 1325 
Wasted_Row = 0 
Idle = 772248 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 972 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 773984 
n_nop = 773567 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.001376
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773558 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005426
n_activity=15988 dram_eff=0.02627
bk0: 64a 773675i bk1: 64a 773707i bk2: 64a 773753i bk3: 64a 773639i bk4: 28a 773642i bk5: 28a 773654i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183202
Bank_Level_Parallism_Col = 1.182536
Bank_Level_Parallism_Ready = 1.002381
write_to_read_ratio_blp_rw_average = 0.154129
GrpLevelPara = 1.182536 

BW Util details:
bwutil = 0.000543 
total_CMD = 773984 
util_bw = 420 
Wasted_Col = 1485 
Wasted_Row = 0 
Idle = 772079 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 773984 
n_nop = 773558 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773588 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005039
n_activity=15297 dram_eff=0.0255
bk0: 64a 773745i bk1: 64a 773579i bk2: 64a 773753i bk3: 64a 773710i bk4: 28a 773670i bk5: 28a 773724i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155276
Bank_Level_Parallism_Col = 1.144657
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.115342
GrpLevelPara = 1.144110 

BW Util details:
bwutil = 0.000504 
total_CMD = 773984 
util_bw = 390 
Wasted_Col = 1439 
Wasted_Row = 0 
Idle = 772155 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 773984 
n_nop = 773588 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000984516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773560 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005401
n_activity=16724 dram_eff=0.02499
bk0: 64a 773734i bk1: 64a 773726i bk2: 64a 773770i bk3: 64a 773736i bk4: 28a 773649i bk5: 28a 773633i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118059
Bank_Level_Parallism_Col = 1.117234
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.178012
GrpLevelPara = 1.117234 

BW Util details:
bwutil = 0.000540 
total_CMD = 773984 
util_bw = 418 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 772129 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 773984 
n_nop = 773560 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000540 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00100131
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773581 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005129
n_activity=15104 dram_eff=0.02628
bk0: 64a 773636i bk1: 64a 773661i bk2: 64a 773723i bk3: 64a 773675i bk4: 28a 773768i bk5: 28a 773728i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136853
Bank_Level_Parallism_Col = 1.136069
Bank_Level_Parallism_Ready = 1.002519
write_to_read_ratio_blp_rw_average = 0.058315
GrpLevelPara = 1.136069 

BW Util details:
bwutil = 0.000513 
total_CMD = 773984 
util_bw = 397 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 772128 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 773984 
n_nop = 773581 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00149228
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773601 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004884
n_activity=15343 dram_eff=0.02464
bk0: 64a 773613i bk1: 64a 773640i bk2: 64a 773649i bk3: 64a 773792i bk4: 28a 773627i bk5: 28a 773698i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267077
Bank_Level_Parallism_Col = 1.252944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143578
GrpLevelPara = 1.252944 

BW Util details:
bwutil = 0.000488 
total_CMD = 773984 
util_bw = 378 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 772198 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 773984 
n_nop = 773601 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002611 
queue_avg = 0.001485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00148453
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773563 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005362
n_activity=16428 dram_eff=0.02526
bk0: 64a 773741i bk1: 64a 773669i bk2: 64a 773649i bk3: 64a 773785i bk4: 28a 773773i bk5: 28a 773502i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.114837
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.170732
GrpLevelPara = 1.114837 

BW Util details:
bwutil = 0.000536 
total_CMD = 773984 
util_bw = 415 
Wasted_Col = 1557 
Wasted_Row = 0 
Idle = 772012 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 773984 
n_nop = 773563 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00107108
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773583 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005103
n_activity=15428 dram_eff=0.0256
bk0: 64a 773646i bk1: 64a 773663i bk2: 64a 773743i bk3: 64a 773729i bk4: 28a 773794i bk5: 28a 773747i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165684
Bank_Level_Parallism_Col = 1.151300
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054374
GrpLevelPara = 1.151300 

BW Util details:
bwutil = 0.000510 
total_CMD = 773984 
util_bw = 395 
Wasted_Col = 1301 
Wasted_Row = 0 
Idle = 772288 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 773984 
n_nop = 773583 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00123388
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773570 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005271
n_activity=16664 dram_eff=0.02448
bk0: 64a 773633i bk1: 64a 773680i bk2: 64a 773740i bk3: 64a 773768i bk4: 28a 773739i bk5: 28a 773767i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121469
Bank_Level_Parallism_Col = 1.121246
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.087819
GrpLevelPara = 1.121246 

BW Util details:
bwutil = 0.000527 
total_CMD = 773984 
util_bw = 408 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 772214 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 773984 
n_nop = 773570 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00115248
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773576 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005194
n_activity=15228 dram_eff=0.0264
bk0: 64a 773646i bk1: 64a 773775i bk2: 64a 773690i bk3: 64a 773676i bk4: 28a 773508i bk5: 28a 773597i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159462
Bank_Level_Parallism_Col = 1.155919
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.173003
GrpLevelPara = 1.155919 

BW Util details:
bwutil = 0.000519 
total_CMD = 773984 
util_bw = 402 
Wasted_Col = 1680 
Wasted_Row = 0 
Idle = 771902 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 1020 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 773984 
n_nop = 773576 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00109305
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=772998 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001266
n_activity=25016 dram_eff=0.03917
bk0: 64a 773761i bk1: 64a 773696i bk2: 64a 773676i bk3: 64a 773585i bk4: 28a 766027i bk5: 28a 773601i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038124
Bank_Level_Parallism_Col = 1.035577
Bank_Level_Parallism_Ready = 1.002041
write_to_read_ratio_blp_rw_average = 0.850103
GrpLevelPara = 1.035577 

BW Util details:
bwutil = 0.001266 
total_CMD = 773984 
util_bw = 980 
Wasted_Col = 9171 
Wasted_Row = 0 
Idle = 763833 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 8456 
rwq = 0 
CCDLc_limit_alone = 8456 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 773984 
n_nop = 772998 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001266 
Either_Row_CoL_Bus_Util = 0.001274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.304664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304664
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773552 n_act=6 n_pre=0 n_ref_event=0 n_req=426 n_rd=312 n_rd_L2_A=0 n_write=114 n_wr_bk=0 bw_util=0.0005504
n_activity=16417 dram_eff=0.02595
bk0: 64a 773781i bk1: 64a 773691i bk2: 64a 773796i bk3: 64a 773619i bk4: 28a 773625i bk5: 28a 773717i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985915
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161415
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155125
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.000550 
total_CMD = 773984 
util_bw = 426 
Wasted_Col = 1383 
Wasted_Row = 0 
Idle = 772175 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 153 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 94 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 773984 
n_nop = 773552 
Read = 312 
Write = 114 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 426 
total_req = 426 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 426 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000979348
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773566 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005323
n_activity=15762 dram_eff=0.02614
bk0: 64a 773700i bk1: 64a 773669i bk2: 64a 773704i bk3: 64a 773760i bk4: 28a 773644i bk5: 28a 773533i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123234
Bank_Level_Parallism_Col = 1.123047
Bank_Level_Parallism_Ready = 1.002427
write_to_read_ratio_blp_rw_average = 0.261230
GrpLevelPara = 1.123047 

BW Util details:
bwutil = 0.000532 
total_CMD = 773984 
util_bw = 412 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 771931 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 773984 
n_nop = 773566 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00132432
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=773984 n_nop=773583 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005103
n_activity=15729 dram_eff=0.02511
bk0: 64a 773723i bk1: 64a 773692i bk2: 64a 773725i bk3: 64a 773723i bk4: 28a 773676i bk5: 28a 773714i bk6: 0a 773984i bk7: 0a 773984i bk8: 0a 773984i bk9: 0a 773984i bk10: 0a 773984i bk11: 0a 773984i bk12: 0a 773984i bk13: 0a 773984i bk14: 0a 773984i bk15: 0a 773984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124176
Bank_Level_Parallism_Col = 1.123967
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.107989
GrpLevelPara = 1.123967 

BW Util details:
bwutil = 0.000510 
total_CMD = 773984 
util_bw = 395 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 772164 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 773984 
n_nop = 773583 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00117315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 189, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 186, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 211, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 198, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 205, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 211, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 185, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 208, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 198, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 184, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 191, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 192, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 208, Miss_rate = 0.208, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 755, Miss_rate = 0.482, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 216, Miss_rate = 0.220, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 199, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 206, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6941
L2_total_cache_miss_rate = 0.2135
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 132665
Req_Network_injected_packets_per_cycle =       0.2450 
Req_Network_conflicts_per_cycle =       0.0269
Req_Network_conflicts_per_cycle_util =       0.2563
Req_Bank_Level_Parallism =       2.3365
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0397
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 132665
Reply_Network_injected_packets_per_cycle =        0.2450
Reply_Network_conflicts_per_cycle =        0.0821
Reply_Network_conflicts_per_cycle_util =       0.7270
Reply_Bank_Level_Parallism =       2.1707
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0306
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 85324 (inst/sec)
gpgpu_simulation_rate = 9476 (cycle/sec)
gpgpu_silicon_slowdown = 126635x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5998
gpu_sim_insn = 45122
gpu_ipc =       7.5228
gpu_tot_sim_cycle = 138663
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       8.9402
gpu_tot_issued_cta = 120
gpu_occupancy = 18.9195% 
gpu_tot_occupancy = 19.7454% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0228
partiton_level_parallism_total  =       0.2354
partiton_level_parallism_util =       4.0294
partiton_level_parallism_util_total  =       2.3406
L2_BW  =       0.8771 GB/Sec
L2_BW_total  =       9.0404 GB/Sec
gpu_total_sim_rate=88547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11391, Miss = 3860, Miss_rate = 0.339, Pending_hits = 150, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11595, Miss = 4001, Miss_rate = 0.345, Pending_hits = 148, Reservation_fails = 570
	L1D_cache_core[2]: Access = 11416, Miss = 3877, Miss_rate = 0.340, Pending_hits = 167, Reservation_fails = 577
	L1D_cache_core[3]: Access = 11146, Miss = 3854, Miss_rate = 0.346, Pending_hits = 159, Reservation_fails = 591
	L1D_cache_core[4]: Access = 11306, Miss = 3867, Miss_rate = 0.342, Pending_hits = 189, Reservation_fails = 612
	L1D_cache_core[5]: Access = 11189, Miss = 3772, Miss_rate = 0.337, Pending_hits = 177, Reservation_fails = 660
	L1D_cache_core[6]: Access = 10895, Miss = 3670, Miss_rate = 0.337, Pending_hits = 178, Reservation_fails = 581
	L1D_cache_core[7]: Access = 11563, Miss = 3941, Miss_rate = 0.341, Pending_hits = 190, Reservation_fails = 574
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30842
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1358
	L1D_total_cache_reservation_fails = 4838
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1332
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4735
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1282, 1168, 1120, 788, 1248, 1324, 1428, 1170, 1296, 1245, 1221, 993, 1249, 1322, 1166, 1272, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43591	W0_Idle:529102	W0_Scoreboard:980299	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 44 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6225 	106 	77 	97 	134 	108 	170 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23928 	1676 	7041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29825 	2541 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29107 	2838 	575 	115 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	64 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 95.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7030/96 = 73.229164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        67        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2038
min_bank_accesses = 0!
chip skew: 668/66 = 10.12
average mf latency per bank:
dram[0]:        945       933       840       831      3368      3205    none      none      none      none      none      none      none      none      none      none  
dram[1]:        916       898       839       795      2698      3256    none      none      none      none      none      none      none      none      none      none  
dram[2]:        929       940       822       797      2679      2835    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       905       802       817      2979      2364    none      none      none      none      none      none      none      none      none      none  
dram[4]:        946       942       814       795      3078      3256    none      none      none      none      none      none      none      none      none      none  
dram[5]:        915       944       832       842      2690      2633    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       901       848       818      2873      3024    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       926       773       800      3185      3672    none      none      none      none      none      none      none      none      none      none  
dram[8]:        896       931       814       800      2905      2410    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       916       800       803      2921      2952    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       934       819       815      2661      2850    none      none      none      none      none      none      none      none      none      none  
dram[11]:        946       926       792       806      2832      2877    none      none      none      none      none      none      none      none      none      none  
dram[12]:        934       881       781       825       953      2329    none      none      none      none      none      none      none      none      none      none  
dram[13]:        919       909       801       819      2272      2818    none      none      none      none      none      none      none      none      none      none  
dram[14]:        941       879       802       788      2777      2532    none      none      none      none      none      none      none      none      none      none  
dram[15]:        886       914       803       816      2709      3378    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       720       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       720       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       718       728       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       723       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       711       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808589 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004734
n_activity=15907 dram_eff=0.02408
bk0: 64a 808692i bk1: 64a 808668i bk2: 64a 808723i bk3: 64a 808758i bk4: 28a 808622i bk5: 28a 808559i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173776
Bank_Level_Parallism_Col = 1.160950
Bank_Level_Parallism_Ready = 1.002611
write_to_read_ratio_blp_rw_average = 0.226121
GrpLevelPara = 1.160950 

BW Util details:
bwutil = 0.000473 
total_CMD = 808978 
util_bw = 383 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 807079 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 808978 
n_nop = 808589 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00111004
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808573 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004945
n_activity=16320 dram_eff=0.02451
bk0: 64a 808725i bk1: 64a 808658i bk2: 64a 808718i bk3: 64a 808660i bk4: 28a 808759i bk5: 28a 808636i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150327
Bank_Level_Parallism_Col = 1.149563
Bank_Level_Parallism_Ready = 1.002500
write_to_read_ratio_blp_rw_average = 0.106987
GrpLevelPara = 1.149563 

BW Util details:
bwutil = 0.000494 
total_CMD = 808978 
util_bw = 400 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 807142 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 808978 
n_nop = 808573 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002469 
queue_avg = 0.001562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00156247
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808561 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.000508
n_activity=15884 dram_eff=0.02588
bk0: 64a 808706i bk1: 64a 808678i bk2: 64a 808706i bk3: 64a 808630i bk4: 28a 808747i bk5: 28a 808732i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198157
Bank_Level_Parallism_Col = 1.190531
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.083718
GrpLevelPara = 1.190531 

BW Util details:
bwutil = 0.000508 
total_CMD = 808978 
util_bw = 411 
Wasted_Col = 1325 
Wasted_Row = 0 
Idle = 807242 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 972 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 808978 
n_nop = 808561 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00131648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808552 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005192
n_activity=15988 dram_eff=0.02627
bk0: 64a 808669i bk1: 64a 808701i bk2: 64a 808747i bk3: 64a 808633i bk4: 28a 808636i bk5: 28a 808648i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183202
Bank_Level_Parallism_Col = 1.182536
Bank_Level_Parallism_Ready = 1.002381
write_to_read_ratio_blp_rw_average = 0.154129
GrpLevelPara = 1.182536 

BW Util details:
bwutil = 0.000519 
total_CMD = 808978 
util_bw = 420 
Wasted_Col = 1485 
Wasted_Row = 0 
Idle = 807073 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 808978 
n_nop = 808552 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808582 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004821
n_activity=15297 dram_eff=0.0255
bk0: 64a 808739i bk1: 64a 808573i bk2: 64a 808747i bk3: 64a 808704i bk4: 28a 808664i bk5: 28a 808718i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155276
Bank_Level_Parallism_Col = 1.144657
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.115342
GrpLevelPara = 1.144110 

BW Util details:
bwutil = 0.000482 
total_CMD = 808978 
util_bw = 390 
Wasted_Col = 1439 
Wasted_Row = 0 
Idle = 807149 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 808978 
n_nop = 808582 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000941929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808554 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005167
n_activity=16724 dram_eff=0.02499
bk0: 64a 808728i bk1: 64a 808720i bk2: 64a 808764i bk3: 64a 808730i bk4: 28a 808643i bk5: 28a 808627i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118059
Bank_Level_Parallism_Col = 1.117234
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.178012
GrpLevelPara = 1.117234 

BW Util details:
bwutil = 0.000517 
total_CMD = 808978 
util_bw = 418 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 807123 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 808978 
n_nop = 808554 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000517 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000957999
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808575 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004907
n_activity=15104 dram_eff=0.02628
bk0: 64a 808630i bk1: 64a 808655i bk2: 64a 808717i bk3: 64a 808669i bk4: 28a 808762i bk5: 28a 808722i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136853
Bank_Level_Parallism_Col = 1.136069
Bank_Level_Parallism_Ready = 1.002519
write_to_read_ratio_blp_rw_average = 0.058315
GrpLevelPara = 1.136069 

BW Util details:
bwutil = 0.000491 
total_CMD = 808978 
util_bw = 397 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 807122 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 808978 
n_nop = 808575 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00142773
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808595 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004673
n_activity=15343 dram_eff=0.02464
bk0: 64a 808607i bk1: 64a 808634i bk2: 64a 808643i bk3: 64a 808786i bk4: 28a 808621i bk5: 28a 808692i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267077
Bank_Level_Parallism_Col = 1.252944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143578
GrpLevelPara = 1.252944 

BW Util details:
bwutil = 0.000467 
total_CMD = 808978 
util_bw = 378 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 807192 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 808978 
n_nop = 808595 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002611 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00142031
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808557 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.000513
n_activity=16428 dram_eff=0.02526
bk0: 64a 808735i bk1: 64a 808663i bk2: 64a 808643i bk3: 64a 808779i bk4: 28a 808767i bk5: 28a 808496i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.114837
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.170732
GrpLevelPara = 1.114837 

BW Util details:
bwutil = 0.000513 
total_CMD = 808978 
util_bw = 415 
Wasted_Col = 1557 
Wasted_Row = 0 
Idle = 807006 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 808978 
n_nop = 808557 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00102475
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808577 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004883
n_activity=15428 dram_eff=0.0256
bk0: 64a 808640i bk1: 64a 808657i bk2: 64a 808737i bk3: 64a 808723i bk4: 28a 808788i bk5: 28a 808741i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165684
Bank_Level_Parallism_Col = 1.151300
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054374
GrpLevelPara = 1.151300 

BW Util details:
bwutil = 0.000488 
total_CMD = 808978 
util_bw = 395 
Wasted_Col = 1301 
Wasted_Row = 0 
Idle = 807282 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808978 
n_nop = 808577 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0011805
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808564 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005043
n_activity=16664 dram_eff=0.02448
bk0: 64a 808627i bk1: 64a 808674i bk2: 64a 808734i bk3: 64a 808762i bk4: 28a 808733i bk5: 28a 808761i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121469
Bank_Level_Parallism_Col = 1.121246
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.087819
GrpLevelPara = 1.121246 

BW Util details:
bwutil = 0.000504 
total_CMD = 808978 
util_bw = 408 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 807208 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 808978 
n_nop = 808564 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00110263
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808570 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004969
n_activity=15228 dram_eff=0.0264
bk0: 64a 808640i bk1: 64a 808769i bk2: 64a 808684i bk3: 64a 808670i bk4: 28a 808502i bk5: 28a 808591i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159462
Bank_Level_Parallism_Col = 1.155919
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.173003
GrpLevelPara = 1.155919 

BW Util details:
bwutil = 0.000497 
total_CMD = 808978 
util_bw = 402 
Wasted_Col = 1680 
Wasted_Row = 0 
Idle = 806896 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 1020 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 808978 
n_nop = 808570 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00104576
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=807992 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001211
n_activity=25020 dram_eff=0.03917
bk0: 64a 808755i bk1: 64a 808690i bk2: 64a 808670i bk3: 64a 808579i bk4: 28a 801021i bk5: 28a 808595i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038124
Bank_Level_Parallism_Col = 1.035577
Bank_Level_Parallism_Ready = 1.002041
write_to_read_ratio_blp_rw_average = 0.850103
GrpLevelPara = 1.035577 

BW Util details:
bwutil = 0.001211 
total_CMD = 808978 
util_bw = 980 
Wasted_Col = 9171 
Wasted_Row = 0 
Idle = 798827 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 8456 
rwq = 0 
CCDLc_limit_alone = 8456 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 808978 
n_nop = 807992 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001211 
Either_Row_CoL_Bus_Util = 0.001219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.291485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291485
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808546 n_act=6 n_pre=0 n_ref_event=0 n_req=426 n_rd=312 n_rd_L2_A=0 n_write=114 n_wr_bk=0 bw_util=0.0005266
n_activity=16417 dram_eff=0.02595
bk0: 64a 808775i bk1: 64a 808685i bk2: 64a 808790i bk3: 64a 808613i bk4: 28a 808619i bk5: 28a 808711i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985915
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161415
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155125
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.000527 
total_CMD = 808978 
util_bw = 426 
Wasted_Col = 1383 
Wasted_Row = 0 
Idle = 807169 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 153 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 94 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 808978 
n_nop = 808546 
Read = 312 
Write = 114 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 426 
total_req = 426 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 426 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000936985
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808560 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005093
n_activity=15762 dram_eff=0.02614
bk0: 64a 808694i bk1: 64a 808663i bk2: 64a 808698i bk3: 64a 808754i bk4: 28a 808638i bk5: 28a 808527i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123234
Bank_Level_Parallism_Col = 1.123047
Bank_Level_Parallism_Ready = 1.002427
write_to_read_ratio_blp_rw_average = 0.261230
GrpLevelPara = 1.123047 

BW Util details:
bwutil = 0.000509 
total_CMD = 808978 
util_bw = 412 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 806925 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 808978 
n_nop = 808560 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00126703
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808978 n_nop=808577 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004883
n_activity=15729 dram_eff=0.02511
bk0: 64a 808717i bk1: 64a 808686i bk2: 64a 808719i bk3: 64a 808717i bk4: 28a 808670i bk5: 28a 808708i bk6: 0a 808978i bk7: 0a 808978i bk8: 0a 808978i bk9: 0a 808978i bk10: 0a 808978i bk11: 0a 808978i bk12: 0a 808978i bk13: 0a 808978i bk14: 0a 808978i bk15: 0a 808978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124176
Bank_Level_Parallism_Col = 1.123967
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.107989
GrpLevelPara = 1.123967 

BW Util details:
bwutil = 0.000488 
total_CMD = 808978 
util_bw = 395 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 807158 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 808978 
n_nop = 808577 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0011224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 189, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 186, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 211, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 198, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 205, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 211, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 208, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 198, Miss_rate = 0.197, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 198, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 192, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 208, Miss_rate = 0.207, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 755, Miss_rate = 0.481, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 216, Miss_rate = 0.219, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 199, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 206, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 195, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 193, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6941
L2_total_cache_miss_rate = 0.2126
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 138663
Req_Network_injected_packets_per_cycle =       0.2354 
Req_Network_conflicts_per_cycle =       0.0257
Req_Network_conflicts_per_cycle_util =       0.2557
Req_Bank_Level_Parallism =       2.3406
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0379
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 138663
Reply_Network_injected_packets_per_cycle =        0.2354
Reply_Network_conflicts_per_cycle =        0.0785
Reply_Network_conflicts_per_cycle_util =       0.7254
Reply_Bank_Level_Parallism =       2.1749
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0041
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0294
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 88547 (inst/sec)
gpgpu_simulation_rate = 9904 (cycle/sec)
gpgpu_silicon_slowdown = 121163x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4831
gpu_sim_insn = 49152
gpu_ipc =      10.1743
gpu_tot_sim_cycle = 143494
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       8.9817
gpu_tot_issued_cta = 128
gpu_occupancy = 32.3577% 
gpu_tot_occupancy = 19.8220% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2284
partiton_level_parallism_util =       5.8182
partiton_level_parallism_util_total  =       2.3461
L2_BW  =       1.0174 GB/Sec
L2_BW_total  =       8.7703 GB/Sec
gpu_total_sim_rate=92058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11407, Miss = 3876, Miss_rate = 0.340, Pending_hits = 150, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11611, Miss = 4017, Miss_rate = 0.346, Pending_hits = 148, Reservation_fails = 570
	L1D_cache_core[2]: Access = 11432, Miss = 3893, Miss_rate = 0.341, Pending_hits = 167, Reservation_fails = 577
	L1D_cache_core[3]: Access = 11162, Miss = 3870, Miss_rate = 0.347, Pending_hits = 159, Reservation_fails = 591
	L1D_cache_core[4]: Access = 11322, Miss = 3883, Miss_rate = 0.343, Pending_hits = 189, Reservation_fails = 612
	L1D_cache_core[5]: Access = 11205, Miss = 3788, Miss_rate = 0.338, Pending_hits = 177, Reservation_fails = 660
	L1D_cache_core[6]: Access = 10911, Miss = 3686, Miss_rate = 0.338, Pending_hits = 178, Reservation_fails = 581
	L1D_cache_core[7]: Access = 11579, Miss = 3957, Miss_rate = 0.342, Pending_hits = 190, Reservation_fails = 574
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30970
	L1D_total_cache_miss_rate = 0.3417
	L1D_total_cache_pending_hits = 1358
	L1D_total_cache_reservation_fails = 4838
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1332
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4735
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1295, 1181, 1133, 801, 1261, 1337, 1441, 1183, 1309, 1258, 1234, 1006, 1262, 1335, 1179, 1285, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44221	W0_Idle:529422	W0_Scoreboard:988189	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 860 
max_icnt2mem_latency = 149 
maxmrqlatency = 165 
max_icnt2sh_latency = 44 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6225 	106 	77 	97 	134 	108 	170 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24056 	1676 	7041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29953 	2541 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29235 	2838 	575 	115 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	64 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5442      5441      6151      6146      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5432      5441      6147      6130      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5437      6138      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5429      5435      6158      6147      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5441      6148      6139      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5446      6151      6151      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5434      6146      6162      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5441      5433      6144      6143      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5433      5440      6164      6151      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5436      5435      9686      6146      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5441      5441      6132      6141      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5444      5427      6154      6150      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5431      6134      6135      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5426      5427      6155      6152      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5441      6160      6135      6153      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5423      5445      6169      6148      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 78.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 95.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7030/96 = 73.229164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        50        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        44         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        67        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2038
min_bank_accesses = 0!
chip skew: 668/66 = 10.12
average mf latency per bank:
dram[0]:        945       933       840       831      3383      3219    none      none      none      none      none      none      none      none      none      none  
dram[1]:        916       898       839       795      2710      3270    none      none      none      none      none      none      none      none      none      none  
dram[2]:        929       940       822       797      2691      2847    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       905       802       817      2992      2374    none      none      none      none      none      none      none      none      none      none  
dram[4]:        946       942       814       795      3092      3270    none      none      none      none      none      none      none      none      none      none  
dram[5]:        915       944       832       842      2701      2645    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       901       848       818      2886      3037    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       926       773       800      3200      3689    none      none      none      none      none      none      none      none      none      none  
dram[8]:        896       931       814       800      2919      2421    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       916       800       803      2935      2965    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       934       819       815      2673      2863    none      none      none      none      none      none      none      none      none      none  
dram[11]:        946       926       792       806      2844      2890    none      none      none      none      none      none      none      none      none      none  
dram[12]:        934       881       781       825       954      2339    none      none      none      none      none      none      none      none      none      none  
dram[13]:        919       909       801       819      2282      2831    none      none      none      none      none      none      none      none      none      none  
dram[14]:        941       879       802       788      2789      2543    none      none      none      none      none      none      none      none      none      none  
dram[15]:        886       914       803       816      2721      3393    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        717       730       716       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        732       720       716       710       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        718       735       717       717       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       720       717       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        729       718       728       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        733       736       716       715       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        737       720       723       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        731       733       718       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        726       714       720       723       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       720       701       714       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        728       724       728       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       718       715       719       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        718       721       712       716       860       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       726       718       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        734       722       720       718       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       724       720       711       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836774 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004575
n_activity=15907 dram_eff=0.02408
bk0: 64a 836877i bk1: 64a 836853i bk2: 64a 836908i bk3: 64a 836943i bk4: 28a 836807i bk5: 28a 836744i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173776
Bank_Level_Parallism_Col = 1.160950
Bank_Level_Parallism_Ready = 1.002611
write_to_read_ratio_blp_rw_average = 0.226121
GrpLevelPara = 1.160950 

BW Util details:
bwutil = 0.000457 
total_CMD = 837163 
util_bw = 383 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 835264 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 334 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 29 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 837163 
n_nop = 836774 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00107267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836758 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004778
n_activity=16320 dram_eff=0.02451
bk0: 64a 836910i bk1: 64a 836843i bk2: 64a 836903i bk3: 64a 836845i bk4: 28a 836944i bk5: 28a 836821i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150327
Bank_Level_Parallism_Col = 1.149563
Bank_Level_Parallism_Ready = 1.002500
write_to_read_ratio_blp_rw_average = 0.106987
GrpLevelPara = 1.149563 

BW Util details:
bwutil = 0.000478 
total_CMD = 837163 
util_bw = 400 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 835327 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 99 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 15 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 837163 
n_nop = 836758 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002469 
queue_avg = 0.001510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836746 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0004909
n_activity=15884 dram_eff=0.02588
bk0: 64a 836891i bk1: 64a 836863i bk2: 64a 836891i bk3: 64a 836815i bk4: 28a 836932i bk5: 28a 836917i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198157
Bank_Level_Parallism_Col = 1.190531
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.083718
GrpLevelPara = 1.190531 

BW Util details:
bwutil = 0.000491 
total_CMD = 837163 
util_bw = 411 
Wasted_Col = 1325 
Wasted_Row = 0 
Idle = 835427 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 17 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 972 
WTRc_limit_alone = 35 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 837163 
n_nop = 836746 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00127215
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836737 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005017
n_activity=15988 dram_eff=0.02627
bk0: 64a 836854i bk1: 64a 836886i bk2: 64a 836932i bk3: 64a 836818i bk4: 28a 836821i bk5: 28a 836833i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183202
Bank_Level_Parallism_Col = 1.182536
Bank_Level_Parallism_Ready = 1.002381
write_to_read_ratio_blp_rw_average = 0.154129
GrpLevelPara = 1.182536 

BW Util details:
bwutil = 0.000502 
total_CMD = 837163 
util_bw = 420 
Wasted_Col = 1485 
Wasted_Row = 0 
Idle = 835258 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 137 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 21 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 837163 
n_nop = 836737 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00161737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836767 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004659
n_activity=15297 dram_eff=0.0255
bk0: 64a 836924i bk1: 64a 836758i bk2: 64a 836932i bk3: 64a 836889i bk4: 28a 836849i bk5: 28a 836903i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155276
Bank_Level_Parallism_Col = 1.144657
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.115342
GrpLevelPara = 1.144110 

BW Util details:
bwutil = 0.000466 
total_CMD = 837163 
util_bw = 390 
Wasted_Col = 1439 
Wasted_Row = 0 
Idle = 835334 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 134 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 91 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 837163 
n_nop = 836767 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000910217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836739 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0004993
n_activity=16724 dram_eff=0.02499
bk0: 64a 836913i bk1: 64a 836905i bk2: 64a 836949i bk3: 64a 836915i bk4: 28a 836828i bk5: 28a 836812i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118059
Bank_Level_Parallism_Col = 1.117234
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.178012
GrpLevelPara = 1.117234 

BW Util details:
bwutil = 0.000499 
total_CMD = 837163 
util_bw = 418 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 835308 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 47 
RTWc_limit = 205 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 47 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 837163 
n_nop = 836739 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000925746
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836760 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004742
n_activity=15104 dram_eff=0.02628
bk0: 64a 836815i bk1: 64a 836840i bk2: 64a 836902i bk3: 64a 836854i bk4: 28a 836947i bk5: 28a 836907i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136853
Bank_Level_Parallism_Col = 1.136069
Bank_Level_Parallism_Ready = 1.002519
write_to_read_ratio_blp_rw_average = 0.058315
GrpLevelPara = 1.136069 

BW Util details:
bwutil = 0.000474 
total_CMD = 837163 
util_bw = 397 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 835307 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 62 
RTWc_limit = 8 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 62 
RTWc_limit_alone = 8 

Commands details: 
total_CMD = 837163 
n_nop = 836760 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137966
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836780 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004515
n_activity=15343 dram_eff=0.02464
bk0: 64a 836792i bk1: 64a 836819i bk2: 64a 836828i bk3: 64a 836971i bk4: 28a 836806i bk5: 28a 836877i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267077
Bank_Level_Parallism_Col = 1.252944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143578
GrpLevelPara = 1.252944 

BW Util details:
bwutil = 0.000452 
total_CMD = 837163 
util_bw = 378 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 835377 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 49 
RTWc_limit = 190 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 49 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 837163 
n_nop = 836780 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002611 
queue_avg = 0.001372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00137249
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836742 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004957
n_activity=16428 dram_eff=0.02526
bk0: 64a 836920i bk1: 64a 836848i bk2: 64a 836828i bk3: 64a 836964i bk4: 28a 836952i bk5: 28a 836681i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.114837
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.170732
GrpLevelPara = 1.114837 

BW Util details:
bwutil = 0.000496 
total_CMD = 837163 
util_bw = 415 
Wasted_Col = 1557 
Wasted_Row = 0 
Idle = 835191 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 110 
RTWc_limit = 212 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 110 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 837163 
n_nop = 836742 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000990249
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836762 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004718
n_activity=15428 dram_eff=0.0256
bk0: 64a 836825i bk1: 64a 836842i bk2: 64a 836922i bk3: 64a 836908i bk4: 28a 836973i bk5: 28a 836926i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165684
Bank_Level_Parallism_Col = 1.151300
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054374
GrpLevelPara = 1.151300 

BW Util details:
bwutil = 0.000472 
total_CMD = 837163 
util_bw = 395 
Wasted_Col = 1301 
Wasted_Row = 0 
Idle = 835467 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 837163 
n_nop = 836762 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114076
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836749 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0004874
n_activity=16664 dram_eff=0.02448
bk0: 64a 836812i bk1: 64a 836859i bk2: 64a 836919i bk3: 64a 836947i bk4: 28a 836918i bk5: 28a 836946i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121469
Bank_Level_Parallism_Col = 1.121246
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.087819
GrpLevelPara = 1.121246 

BW Util details:
bwutil = 0.000487 
total_CMD = 837163 
util_bw = 408 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 835393 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 35 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 6 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 837163 
n_nop = 836749 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000487 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0010655
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836755 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004802
n_activity=15228 dram_eff=0.0264
bk0: 64a 836825i bk1: 64a 836954i bk2: 64a 836869i bk3: 64a 836855i bk4: 28a 836687i bk5: 28a 836776i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159462
Bank_Level_Parallism_Col = 1.155919
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.173003
GrpLevelPara = 1.155919 

BW Util details:
bwutil = 0.000480 
total_CMD = 837163 
util_bw = 402 
Wasted_Col = 1680 
Wasted_Row = 0 
Idle = 835081 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 289 
CCDLc_limit = 1020 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 73 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 837163 
n_nop = 836755 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00101056
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836177 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001171
n_activity=25020 dram_eff=0.03917
bk0: 64a 836940i bk1: 64a 836875i bk2: 64a 836855i bk3: 64a 836764i bk4: 28a 829206i bk5: 28a 836780i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038124
Bank_Level_Parallism_Col = 1.035577
Bank_Level_Parallism_Ready = 1.002041
write_to_read_ratio_blp_rw_average = 0.850103
GrpLevelPara = 1.035577 

BW Util details:
bwutil = 0.001171 
total_CMD = 837163 
util_bw = 980 
Wasted_Col = 9171 
Wasted_Row = 0 
Idle = 827012 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 50 
RTWc_limit = 385 
CCDLc_limit = 8456 
rwq = 0 
CCDLc_limit_alone = 8456 
WTRc_limit_alone = 50 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 837163 
n_nop = 836177 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001171 
Either_Row_CoL_Bus_Util = 0.001178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.281672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281672
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836731 n_act=6 n_pre=0 n_ref_event=0 n_req=426 n_rd=312 n_rd_L2_A=0 n_write=114 n_wr_bk=0 bw_util=0.0005089
n_activity=16417 dram_eff=0.02595
bk0: 64a 836960i bk1: 64a 836870i bk2: 64a 836975i bk3: 64a 836798i bk4: 28a 836804i bk5: 28a 836896i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985915
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161415
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155125
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.000509 
total_CMD = 837163 
util_bw = 426 
Wasted_Col = 1383 
Wasted_Row = 0 
Idle = 835354 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 101 
RTWc_limit = 153 
CCDLc_limit = 773 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 94 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 837163 
n_nop = 836731 
Read = 312 
Write = 114 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 426 
total_req = 426 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 426 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000905439
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836745 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0004921
n_activity=15762 dram_eff=0.02614
bk0: 64a 836879i bk1: 64a 836848i bk2: 64a 836883i bk3: 64a 836939i bk4: 28a 836823i bk5: 28a 836712i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123234
Bank_Level_Parallism_Col = 1.123047
Bank_Level_Parallism_Ready = 1.002427
write_to_read_ratio_blp_rw_average = 0.261230
GrpLevelPara = 1.123047 

BW Util details:
bwutil = 0.000492 
total_CMD = 837163 
util_bw = 412 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 835110 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 10 
RTWc_limit = 405 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 10 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 837163 
n_nop = 836745 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00122437
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=837163 n_nop=836762 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004718
n_activity=15729 dram_eff=0.02511
bk0: 64a 836902i bk1: 64a 836871i bk2: 64a 836904i bk3: 64a 836902i bk4: 28a 836855i bk5: 28a 836893i bk6: 0a 837163i bk7: 0a 837163i bk8: 0a 837163i bk9: 0a 837163i bk10: 0a 837163i bk11: 0a 837163i bk12: 0a 837163i bk13: 0a 837163i bk14: 0a 837163i bk15: 0a 837163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124176
Bank_Level_Parallism_Col = 1.123967
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.107989
GrpLevelPara = 1.123967 

BW Util details:
bwutil = 0.000472 
total_CMD = 837163 
util_bw = 395 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 835343 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 81 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 41 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 837163 
n_nop = 836762 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00108462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 189, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 186, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 211, Miss_rate = 0.208, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 198, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 205, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 211, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 208, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 198, Miss_rate = 0.196, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 198, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 192, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 208, Miss_rate = 0.206, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 755, Miss_rate = 0.480, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 216, Miss_rate = 0.218, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 199, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 206, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 195, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 193, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6941
L2_total_cache_miss_rate = 0.2118
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 143494
Req_Network_injected_packets_per_cycle =       0.2284 
Req_Network_conflicts_per_cycle =       0.0249
Req_Network_conflicts_per_cycle_util =       0.2553
Req_Bank_Level_Parallism =       2.3461
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0367
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 143494
Reply_Network_injected_packets_per_cycle =        0.2284
Reply_Network_conflicts_per_cycle =        0.0759
Reply_Network_conflicts_per_cycle_util =       0.7243
Reply_Bank_Level_Parallism =       2.1802
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 92058 (inst/sec)
gpgpu_simulation_rate = 10249 (cycle/sec)
gpgpu_silicon_slowdown = 117084x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
