Abstract‚ÄîModern servers are actively deploying Solid-State
Drives (SSDs). However, rather than just a fast storage device,
SSDs are complex devices designed for device-specific goals (e.g.,
latency, throughput, endurance, cost) with their internal mechanisms undisclosed to users as the proprietary asset, which leads
to unpredictable, irregular inter/intra-SSD access latencies. This
unpredictable irregular access latency has been a fundamental
challenge to server architects aiming to satisfy critical qualityof-service requirements and/or achieve the full performance
potential of commodity SSDs.
In this paper, we propose SSDcheck, a novel SSD performance
model to accurately predict the latency of next access to commodity black-box SSDs. First, after analyzing a wide spectrum
of real-world SSDs, we identify key performance-critical features
(e.g., garbage collection, write buffering) required to construct a
general SSD performance model. Next, SSDcheck runs diagnosis
code snippets to extract static feature parameters (e.g., size,
threshold) from the target SSD, and constructs its performance
model. Finally, during runtime, SSDcheck dynamically manages
the performance model to predict the latency of the next access.
Our evaluations show that SSDcheck achieves up to 98.96%
and 79.96% on-average prediction accuracy for normal-latency
and high-latency predictions, respectively. Next, we show the
effectiveness of SSDcheck by implementing a new volume manager improving the throughput by up to 4.29√ó with the tail
latency reduction down to 6.53%, and a new I/O request handler
improving the throughput by up to 44.0% with the tail latency
reduction down to 26.9%. We then show how to further improve
the results of scheduling with the help of an emerging NonVolatile Memory (e.g., PCM). SSDcheck does not require any
hardware modifications, which can be harmlessly disabled for
any SSDs uncovered by the performance model.
Index Terms‚ÄîPerformance Modeling, SSD, Storage System
I. INTRODUCTION
Solid-State Drives (SSDs) are becoming primary storage
devices for not only personal computers but also server-scale
storage systems thanks to their higher performance, reliability,
and energy efficiency over Hard Disk Drives (HDDs) [1].
For example, all-SSD based storage systems (e.g., Pure Storage [2], [3], NetApp SolidFire [4], EMC XtremIO [5]) are now
adopted as effective solutions to meet the industry‚Äôs increasing
storage performance demand. However, aside from the improved performance and energy efficiency, modern SSDs also
come with their own disadvantage: performance inconsistency
due to irregular behaviors.
A modern SSD device, rather than just a fast storage device,
is a highly complex computer system which consists of an
embedded processor and various hardware units (e.g., flash
cells, channels). The embedded processor executes a complex






   
&')
/DWHQF\
XV
ORJVFDOH
66'$
66''
66')
(a) Latency distribution on different SSDs



   
7LPH
VHF
66'$



   
7LPH
VHF
66' '



   
7LPH
VHF
66')
1RUPDOL]HG
7KURXJKSXW
(b) Throughput variation and degradation on different SSDs
Fig. 1: Irregular performance behaviors in commodity SSDs.
(a) shows existence of long tail latencies in all SSDs. (b) shows
high throughput variations in each SSD and among SSDs.
program to enable programmability on the non-volatile cells
(e.g., read, write, erase operations) and also improves the
device‚Äôs overall performance and endurance (e.g., garbage
collection, buffering, load balancing). As the performance,
endurance, and cost of each SSD device highly depend on
its actual implementation, SSD device vendors intentionally
design and optimize their SSD devices to achieve some predetermined design goals.
However, such device-specific optimizations force modern
SSD devices to incur highly variable intra/inter-SSD access
latencies (i.e., up to 100x variations [6]). As a result, modern
SSDs often fail to satisfy the applications‚Äô key quality-ofservice (QoS) requirements and to achieve the target SSD‚Äôs
full performance potential. Fig. 1 shows the existence of
irregular behaviors both within a single SSD device and
among different SSD devices. For this experiment, we run a
synthetic benchmark which generates a series of random writes
and reads on three commodity SSDs. 1 Fig. 1a shows the
cumulative distribution function (CDF) of the access latency
for each SSD, clearly indicating the existence of extremely
long tail latencies in each SSD. This intra-SSD irregular access
latency prevents architects from satisfying critical quality1We anonymized the product names to avoid giving a false impression
of comparing the performance and consistency of different SSDs. Note that
vendors optimize their products for device-specific design points. Please refer
to Table I to check SSDs we used for this work.
455
2018 51st Annual IEEE/ACM International Symposium on Microarchitecture
978-1-5386-6240-3/18/$31.00 ¬©2018 IEEE
DOI 10.1109/MICRO.2018.00044
of-service (QoS) requirements [6]‚Äì[9]. Fig. 1b shows large
time-dependent throughput fluctuations in each SSD and large
overall performance differences among different SSDs. This
intra/inter-SSD irregular performance variations prevent architects from achieving high performance [10]‚Äì[12].
To overcome the irregular behaviors in modern SSDs, architects want a methodology to accurately predict the latency of
future accesses for their SSDs. With such predictions available,
a request scheduler can schedule normal requests over delaypredicted requests, which would significantly improve the
latency QoS and the overall throughput.
However, unlike HDDs whose latency model can be easily
constructed [13]‚Äì[17], accurately predicting the latency of
each SSD access is extremely difficult as follows. First,
modern SSDs are basically black-box devices whose internal
structure and device-specific optimizations are considered as
the company‚Äôs proprietary asset, and thus strictly undisclosed
to users. Second, an access in modern SSDs is a very complex
operation involving many intra-SSD units (e.g., NAND flash,
controller), software layers (e.g., flash translation layer), and
complex interactions between them (e.g., request buffering).
Therefore, the lack of publically available information along
with the complex SSD behaviors makes it extremely difficult
to construct an accurate performance model for modern SSDs.
In this paper, we propose SSDcheck, a novel SSD performance model to accurately predict the latency of future SSD
accesses on commodity SSDs. First, we identify key features
critical to latency in modern SSDs by constructing a reconfigurable SSD device [18], implementing various performancesensitive features [19]‚Äì[23] with performance measurement
units, and conducting extensive profiling and architectural
analysis. Our in-depth analysis indicates that write buffer
(WB) and garbage collection (GC) are the two most latencycritical features in modern SSDs. SSDcheck then constructs a
general performance model based on the two features.
Next, before launching an application, SSDcheck runs
carefully designed diagnosis code snippets to extract devicespecific, static feature parameters (e.g., the existence of internal volumes, the size of write buffer, buffer flush algorithm),
and uses the information to configure the general SSD performance model for the target device.
During runtime, SSDcheck monitors the incoming I/O requests to dynamically manage the performance model. The
model effectively predicts the latency of requests based on
the predicted occurrence of irregular behaviors. SSDcheck can
also calibrate its model parameters to adapt the model to cope
with unmodeled features. If the prediction accuracy is below
the target, SSDcheck harmlessly turns off the prediction to
avoid mispredicting for SSDs outside the model coverage.
For evaluation, we first validate the prediction accuracy of
SSDcheck using seven commodity SSDs selected from four
major vendors. As the good performance model must achieve
high accuracy for both normal-latency and high-latency predictions, we measure both prediction accuracies for each
workload. As a result, SSDcheck achieves up to 98.96% and
79.96% on-average prediction accuracy, for normal-latency
and high-latency predictions, respectively.
To show the effectiveness of SSDcheck, we also evaluate
two example use cases: a new volume manager and a new
I/O scheduler exploiting the latency prediction. The new
volume manager, Volume-Aware Logical Volume Manager
(VA-LVM), improves the overall throughput by up to 4.29√ó
(or 2.38√ó on average), while reducing the tail latency at 99.5th
percentile down to 6.53% (or 20.3% on average). The new
I/O scheduler, Prediction-Aware Scheduler (PAS), improves
the overall throughput by up to 44.0% (or 30.0% on average),
while reducing the tail latency down to 26.9% (or 30.5% on
average). We also show that the new I/O scheduler can further
reduce the impact of irregular behaviors by exploiting a fast
non-volatile memory (e.g., NVM).
The key contributions of SSDcheck are as follows:
‚Ä¢ Simple, but effective method. It is a software-based, perrequest latency prediction which works for real SSDs.
‚Ä¢ Accurate prediction. It achieves high accuracy for both
normal and high-latency request predictions.
‚Ä¢ Timely prediction. It immediately predicts the latency
of near-future requests during runtime.
‚Ä¢ Strong results. It significantly improves both QoS and
throughput of real-world SSDs.
‚Ä¢ Software release. We release our framework and use
cases to the community.
The rest of the paper is organized as follows. ¬ßII explains
the general micro-architecture of SSDs and motivates our
work with its key design goals. ¬ßIII describes how SSDcheck
extracts key micro-architectural features and constructs the
accurate performance model. ¬ßIV shows effective use cases
which use SSDcheck. We provide detail evaluation results for
SSDcheck on ¬ßV. Finally, ¬ßVI, ¬ßVII, ¬ßVIII provide discussion,
related work, and conclusion, respectively.
II. BACKGROUND AND MOTIVATION
We first explain the key characteristics of NAND flash
memory and a conventional SSD architecture (See ¬ßII-A).
Next, we show the source of irregular behaviors in SSDs and
the benefits of latency prediction (See ¬ßII-B, ¬ßII-C). Then we
discuss the limitations of previous work (See ¬ßII-D). Finally,
we present the design goals of SSDcheck (See ¬ßII-E).
A. Background
A modern SSD itself is a highly complex computer system
consisting of various hardware units which are controlled
by a complex software stack. Fig. 2a illustrates a typical
architecture of a NAND flash chip, the principal storage
medium of an SSD. Each flash chip has multiple dies, and
each die consists of multiple planes. Each plane has many
blocks, and each block consists of a set of pages.
A flash chip performs I/O requests in parallel at plane
granularity, and each request is implemented with three basic
operations: read, write (also called program), and erase. Both
read and write operations are performed at page granularity,
while erase operations are performed at block granularity. The
latency values of read, write, and erase operations are around
456
W≈ØƒÇ≈∂ƒû ∆âƒÇ≈êƒû
≈Ø≈Ωƒê≈¨
≈ùƒû ≈ùƒû ≈ùƒû ≈ùƒû
W≈ØƒÇ≈∂ƒû ∆âƒÇ≈êƒû
≈Ø≈Ωƒê≈¨
(a) NAND flash chip
&≈ØƒÇ∆ê≈öd∆åƒÇ≈∂∆ê≈ØƒÇ∆ö≈ù≈Ω≈∂>ƒÇ«áƒû∆åÕæ&d>Õø
,≈Ω∆ê∆ö/≈∂∆öƒû∆åƒ®ƒÇƒêƒû>ƒÇ«áƒû∆åÕæ,/>Õø
t∆å≈ù∆öƒû∆µƒ®ƒ®ƒû∆å≈ù≈∂≈ê
WƒÇ≈êƒû≈Ø≈Ø≈ΩƒêƒÇ∆ö≈ù≈Ω≈∂
'ƒÇ∆åƒèƒÇ≈êƒû≈Ω≈Ø≈Øƒûƒê∆ö≈ù≈Ω≈∂
ZDÕ¨^ZD
&≈ØƒÇ∆ê≈ö/≈∂∆öƒû∆åƒ®ƒÇƒêƒû>ƒÇ«áƒû∆åÕæ&/>Õø
t∆å≈ù∆öƒû∆µƒ®ƒ®ƒû∆å
≈Ω≈∂∆ö∆å≈Ω≈Ø≈Øƒû∆å
/≈∂∆öƒû∆å≈∂ƒÇ≈Øs≈Ω≈Ø∆µ≈µƒû∆ê
≈öƒÇ≈∂≈∂ƒû≈Ø
EE
≈ö≈ù∆â
EE
≈ö≈ù∆â
(b) Modern SSD architecture
Fig. 2: The general architecture of a modern SSD device.
60 us, 1,000 us, and 3,500 us, repectively [24]. The NAND
flash chips have ‚Äòerase-before-write‚Äô constraints; that is, it is
impossible to write to the same page multiple times without
erasing its block.
Fig. 2b shows a typical architecture of modern SSD consisting of controller, write buffer, and NAND flash chips [25].
The controller runs firmware consisting of host interface layer
(HIL), flash translation layer (FTL), and flash interface layer
(FIL). HIL receives I/O requests, and delivers them to FTL
which translates them to a series of NAND operations and
sends them to FIL. FIL sends the operations to independently
working chips through channels. By managing multiple channels, an SSD can achieve inter/intra-channel parallelism [26].
In this structure, the most important component determining
the SSD‚Äôs design point is FTL, who has three key functions:
write buffering, page allocation, and garbage collection.
Write buffering. To hide the long write latency of NAND
flash, FTL can temporarily store the write data in write buffer
(WB) and have them drain to the flash chips in background.
However, if the buffer becomes full (or reach a certain condition), FTL must flush the buffered data immediately to the
flash chips. During this long buffer-flush period, performancecritical read operations can be significantly delayed.
Page allocation. A page allocation unit maps a logical block
address (LBA) to a physical block address (PBA) in the flash
chips. To hide the long erase latency, it allocates a new PBA
(and even flushed data from the write buffer) in a new page
selected from a free (erased) page pool. The previous PBAs
created by this new allocation are marked as invalid.
To reduce page allocation overhead, some SSDs adopt multiple user-unexposed allocation volumes which independently
control per-volume page allocation unit, flash chips in a set
of channels, and write buffer. FTL determines a target volume
by examining the specific address bits of a requested LBA,
and each LBA is mapped to only the set of flash chips in the
volume.
Garbage collection. When the free page pool becomes short
of free pages, FTL calls garbage collection (GC) to reclaim
more free pages. In general, GC is a very expensive function
involving all operations of NAND flash. It first selects victim
blocks based on a victim selection algorithm (e.g., greedy).
Next, it reads valid pages in the victim blocks, and merge
them to free pages (called merge operation). Finally, it erases
the victim blocks (called erase operation) which returns the
erased block‚Äôs free pages to the free page pool. Due to the
performance reasons (e.g., inter-chip interference), valid pages
in merge operation can be moved to the predefined chips
specified by GC volume only.
FTL can also perform other functions to improve performance (e.g., power management, read-ahead, SLC caching)
and reliability (e.g., wear-leveling, ECC), but we will show
that above three functions are the most performance-critical
features in ¬ßIII-A and ¬ßIII-B1.
B. Source of Irregular Behaviors
Modern SSDs are subject to non-trivial performance irregularities in each SSD (intra-SSD irregularity) and among
SSDs (inter-SSD irregularity). The intra-SSD irregularity is
mostly the side effect of the intra-SSD components and
their interactions. For example, even though a write buffer
is effective in hiding the write latency, its irregular buffer
flush can significantly delay read requests [27]. In addition,
even though allocating multiple volumes is effective in performance, some LBA access patterns can incur irregular volume
activations. The irregular GC invocations with their highly
variable overheads also significantly contribute to the intraSSD irregularity.
The inter-SSD irregularity comes mostly from the devicespecific design points and optimizations. For example, a
vendor might want to make a fast SSD by implementing
a large write buffer and many allocation volumes, while a
different vendor might want to improve the lifetime of SSD
by applying a wear-aware, but slower GC algorithm. As a
result, such device-specific designs and optimizations lead to
highly irregular behaviors among different SSDs.
C. Benefits of Predicting Irregular Behaviors
Accurately predicting the next request‚Äôs latency can play
a critical role in reducing the performance irregularity in
modern SSDs. For example, accurately predicting the slowerthan-normal (or high-latency (HL)) requests can improve both
throughput and QoS by scheduling normal-latency (NL) requests ahead of HL requests. Mispredicting the HL requests
as the NL requests loses such opportunities. In contrast,
mispredicting NL requests as HL requests can incur significant performance loss by delaying performance-critical NL
requests. Accurately predicting the NL requests affect neither
throughput nor QoS.
Therefore, in order to maximize the performance and QoS
benefits, while minimizing delayed requests, architects need a
sophisticated mechanism which enables accurate HL-request
and NL-request predictions, respectively.
D. Limitations of Previous Work
Some studies [20], [28]‚Äì[32] model the GC overhead to
find a better GC algorithm. Other researchers [33], [34] extract
structure-related features of SSDs (e.g., chunk size, erase unit
size) with diagnosis code snippets to better exploit the physical
457
structure. Another group [35], [36] develops static performance models which just show the existence of workloaddependent irregular behaviors. Finally, many researchers propose to modify the structure of an SSD for reducing the
irregular behaviors [10], [23], [37]‚Äì[48]. All these studies are
orthogonal to our work because they cannot predict the latency
of irregular behaviors or require device-specific modifications.
More detailed discussions about the related work are provided
in ¬ßVII.
E. Design Goals
Based on the discussion so far, we set our key design goals
as follows.
‚Ä¢ Accurate per-access latency prediction. It should accurately predict the irregularity of the next requests.
‚Ä¢ Fast, low-overhead prediction. It should enable fast,
low-cost predictions which can be applied during runtime.
‚Ä¢ Software-only solution. It should not require any hardware modifications.
III. SSDCHECK
This section first describes SSDcheck‚Äôs key modeling components (See ¬ßIII-A). Then we provide multiple diagnosis
snippets to extract device-specific internal features (i.e., allocation volume, GC volume, write buffer) (See ¬ßIII-B). Lastly,
we present the performance model of black-box SSDs with
extracted features to predict the future slowdown occurrences
(See ¬ßIII-C).
A. Key Modeling Components
Among many features that make SSDs unpredictable, we
identify that the most latency-relevant components are write
buffer (WB) and garbage collection (GC). To verify it, we
build a custom-made SSD on top of a Zynq-7000 FPGA with
Hynix MLC NAND flash chips. The custom-made SSD has
four channels, four chips per channel, and two planes per
chip (total 32 planes). We build FTL on top of representative algorithms such as page-level address mapping [49],
[50], greedy-based GC [21], [29], and threshold-based wearleveling [21], [51]. It distributes the buffered write requests
to all chips in channels in parallel [26], [34]. For reliability
(e.g., read disturbance [52]), each flash controller has an ECC
engine [53]‚Äì[55].
We implement five versions of the prototyped SSD spanning
from an optimal SSD (SSDOptimal) to a real SSD (SSDAll) to
identify the performance impact of WB and GC. SSDOptimal
represents the optimal model which immediately returns an
acknowledgement for every I/O request without any internal
operations. SSDOthers excludes WB flush and GC from SSDAll,
while SSDW B+Others and SSDGC+Others includes WB flush
and GC overheads on top of SSDOthers, repectively. In this
experiment, we run a 4KB random write workload on these
five versions of the SSD.
Fig. 3 shows the performance impact of WB and GC on
SSDs. Fig. 3a illustrates the latency distribution of five different versions of the SSDs. Here, we compare 99.5th percentile





  
&')
1RUPDOL]HG/DWHQF\
ORJVFDOH
2SWLPDO 2WKHUV
:%2WKHUV *&2WKHUV
$OO
(a) Latency distribution on different versions of prototyped SSDs.




7LPH
VHF
1RUPDOL]HG
7KURXJKSXW




7LPH
VHF




7LPH
VHF
:%2WKHUV
2SWLPDO 2WKHUV
*&2WKHUV $OO
(b) Throughput comparision: All figures show SSDOptimal and SSDOthers on
top. Each figure represents a corresponding second-line entity in the legend.
Type of Frequency of
operations occurrence (%)
Others 93.37
WB 6.39
GC 0.24
(c) Portion of each operation.



$OO5HTXHVWV +/5HTXHVWV
1RUPDOL]HG
/DWHQF\
2WKHUV :% *&
(d) Latency overhead breakdown. (HL
means high-latency)
Fig. 3: Performance profiling results from prototyped SSDs.
It shows the performance impact of WB and GC.
latency. With WB flush, SSDW B has 8.24√ó longer tail latency
over SSDOptimal. SSDGC shows that GC overheads further
exacerbate tail latency problems, which leads to 46.67√ó longer
tail latency. SSDAll, putting all overheads together, shows the
tail latency is 47.12√ó worse than SSDOptimal.
Fig. 3b shows how WB and GC affect throughput on SSDs.
Along with the throughput of SSDOptimal and SSDOthers, each
subfigure additionally shows the throughput of SSDW B+Others,
SSDGC+Others, and SSDAll, respectively. SSDW B+Others shows
that including buffer flush overheads causes throughput degradation to 70.3%. SSDGC+Others indicates that GC further leads
huge throughput variations. With WB flush and GC overheads,
SSDAll shows severe throughput fluctuation and degradation.
We quantify frequencies of WB and GC operations and
present the latency overhead breakdown. Fig. 3c shows the
overall distribution of each type of operations: WB, GC, and
Others. WB and GC account for 6.39% and 0.24% of the
total number of I/O requests respectively, which seems to
be a modest portion compared to Others (93.37%). However,
the latency overheads of WB and GC take a large portion in
the overall latency overheads. Fig. 3d shows the breakdown
of latency overheads for all requests (left) and high-latency
requests (right). The result shows that 44.3% of latency
overheads come from WB and GC. Furthermore, the overheads
of WB and GC take 92.3% of all high-latency requests; WB
and GC account for 43.4% and 48.9%, respectively. In short,
WB and GC are the major factors of the latency of an SSD.
Now, we know two major features causing long tail latency
and throughput problems. To distinguish the WB and GC
effects from others, we classify requests into normal-latency
requests (NL requests) and high-latency requests (HL requests)
458



1RUPDOL]HG
7KURXJKSXW
                        
%LW,QGH[
$
'
Fig. 4: Throughput comparison over all bit indices on SSD A
and D. SSD A has a single allocation volume. SSD D consists
of two allocation volumes and its volume index is 17.
based on the existence of interference. If a request experiences
internal interference (e.g., buffer flush, GC), then it is HL;
otherwise NL. For example, NL read requests fetch data from
flash memory without any interference, and NL write requests
put the data in the write buffer and returns immediately. Note
that most requests are NL requests, but the HL requests severly
degrades the performance. Therefore, we should accurately
predict the HL requests to reduce the tail latency and improve
performance.
B. Feature Extraction
We extract three key features (i.e., allocation volumes, GC
volumes, write buffer) which differ between SSDs to correctly
predict the occurrences of future HL requests.
1) Allocation Volumes: An SSD consists of multiple logical
allocation volumes including NAND chips, write buffer, and
an address mapping table, and the allocation volume is an
independent unit to process incoming I/O requests. The page
allocation logic in FTL translates a logical address into a
physical address determining an actual physical location in
NAND chips. Based on the page allocation, the FTL simply
forwards each request into an allocation volume based on
bit values of specific bit indices (allocation volume indices)
in its LBA. We need to determine the allocation volume
indices involved in the allocation volume selection process to
eliminate interference among allocation volumes for accurate
performance analysis.
SSDcheck uses diagnosis code snippets to identify the
allocation bit indices. The snippets randomly access all address
ranges while fixing some bits in the addresses. We execute
these snippets with different fixed bits and compare the
throughputs of each case. When the fixed bits intersect with
the allocation volume indices, only corresponding allocation
volumes become active. Compared with the cases that activate
all volumes, the overall throughput decreases as the number
of active allocation volumes is reduced.
We modify flexible I/O tester (fio) [56] to generate a
manipulated access pattern which only fixes a value (0 or 1)
for a given bit index. We execute the manipulated workload
for each bit index in an available address range, and measure
the throughputs of each case. Fig. 4 shows the throughput
results on all bit indices. The throughput is halved in a bit
index 17 on SSD D. Here, we can ascertain that the SSD
has two allocation volumes, and the 17th bit determines a
corresponding allocation volume. The FTL forwards incoming
requests by using the 17th bit value. In contrast, the throughput
is constant for all bit indices on SSD A. Therefore, we can






     
&')
*&LQWHUYDO
)L[HG
)OLS
,QGH[
)OLS
,QGH[
(a) CDF of GC intervals on SSD E. Two bit indices determine GC
volumes.




3YDOXHRI
&KLVTXDUHG7HVW
%LW,QGH[
$
'
(
(b) P-value of chi-squared test of GC interval over all bit indices.
Fig. 5: GC volume identification. (a) shows GC interval
distribution on SSD E. Only cases of bit indices 17 and 18
show different distributions. (b) shows the result (p-value) of
chi-squared test. SSD D and E have multiple GC volumes
while SSD A has a single GC volume.
conclude that there are no multiple allocation volumes in SSD
A.
2) GC Volumes: Similar to allocation volumes, an SSD also
has multiple GC volumes in which GC is triggered independently. The FTL handles GC operations (e.g., victim selection,
merge, erase) in each GC volume separately. A GC volume
is determined by bit values of some bit indices (GC volume
indices) in the LBA. Therefore, we need to extract the GC
volume indices to distinguish GC overheads in one GC volume
from other GC volumes. This GC volume identification makes
SSDcheck achieve more accurate performance analysis.
To identify GC volume indices, we carefully design diagnosis code snippets: Fixed and Flipx. Fixed performs multiple
writes to the same address, and this leads to self-invalidation
(i.e., all pages in a block are invalidated before GC [57]). Since
all blocks are already invalidated, SSD hardly triggers the
merge operations during GC, and only issues erase operations
to reclaim free blocks. Without the merge operations, each
GC invocation reclaims the similar number of free pages.
Therefore, the number of write requests between back-toback GC invocations 2 is similar. We call the number of
write requests between two consecutive GC invocations as GC
interval, and Fig. 5a shows the distribution of GC intervals on
SSD E. Most GC intervals of Fixed are similar.
Flipx alternately performs writes to two addresses of which
the only xth bit value is different. If all requests go into the
same GC volume, GC interval distribution would be similar
to the distribution of Fixed. If two requests are forwarded into
two different GC volumes respectively, the distribution would
be different with the distribution of Fixed. In Fig. 5a, only
Flip17 and Flip18 show the different distribution compared to
2We can easily identify GC requests by measuring latency. GC consists of
an erase and multiple reads and writes; thus, GC shows significantly longer
latency than the others, which makes GC requests easily be distinguished.
459




     
5HDG
/DWHQF\
XV
6HTXHQFHRI5HDGV
Fig. 6: WB profiling results (SSD A). High latency requests
are periodically observed as following the size of write buffer.
Fixed. Therefore, SSD E has four GC volumes, and its GC
volume indices are 17 and 18.
We use a chi-squared test between Fixed and Flipx over all
bit indices to determine which bit index get involved with
the GC volume selection. Fig. 5b shows p-value, a result
from the chi-squared test, over all bit indices on SSD A, D,
and E. High p-value means that the GC interval distributions
of two cases are similar and vice versa. As shown in the
figure, SSD A shows a high p-value (nearly one) over all
bit indices, so SSD A has a single GC volume. Otherwise,
SSD D and E shows zero p-value on some bit indices (17
and 17, 18 respectively); therefore, SSD D and E consist of
multiple GC volumes, two and four volumes respectively. Note
that, allocation volume indices and GC volume indices are the
exactly same on each SSD.
3) Write Buffer: An SSD uses a write buffer to hide a
long write latency of NAND flash and maximize internal
parallelism by using multiple NAND chips concurrently [58].
An SSD stores incoming write requests into the write buffer
and immediately returns an acknowledgment to the host. In
background, the write buffer manager in FTL flushes data
from write buffer to NAND chips in specific conditions (e.g.,
the write buffer is full). Note that write buffer exists in each
internal volume, and each write buffer is independently flushed
into NAND flash.
We need to find the buffer-related features for the accurate
the latency and GC models. While flushing the write buffer
into NAND chips, the chips cannot process other read requests, which results in HL read requests. Moreover, the GC
invocations are closely related to the number of buffer flush
events because the buffer flush consumes free pages that GC
generates.
We provide a method to extract key characteristics of the
write buffer (i.e., the buffer size, buffer type, flush algorithms).
Algorithm 1 describes how SSDcheck finds buffer size, buffer
type, and flush algorithms for each allocation volume. To
figure out the buffer size, we carefully design a diagnosis code
snippet (line 1: background read test). This test concurrently
issues random writes with random reads whose address distribution differs with that of writes. While issuing reads in the
background, the test generates 4KB random writes which stall
for thinktime between I/Os. 3
Since read requests get data from NAND flash chips, the
requests are blocked while the NAND chips process write
3We use multiple thinktime (e.g., 500us, 1000us, 5000us) for this test, and
verify that results (calculated buffer size) are the same in all cases.
Algorithm 1: Write Buffer Analysis.
output : a tuple buffer size, buffer type, and a list of flush algorithms.
/* Find the size of write buffer. If a test cannot find
buffer size, return 0 */
1 if bu f size = background read test() > 0 then
2 bu f type = back
3 f lush algorithms = [ f ull trigger]
4 else if read trigger f lush test() then
/* Find existence of read-trigger flush algorithm */
5 if bu f size = write only test() > 0 then
6 bu f type = f ore
7 else
8 bu f type = Unknown
9 end
10 f lush algorithms = [ f ull trigger,read trigger]
11 else
12 return (0,Unknown,Unknown)
13 end
14 return (bu f size,bu f type, f lush algorithms)
operations (i.e., buffer flush). By monitoring latencies of read
requests, the test can detect timing and latency overheads of
buffer flush. Fig. 6 shows results of background read test
on SSD A. It shows periodic latency spikes on sequence
of read requests, and we can calculate the buffer size from
the number of write requests between back-to-back HL read
requests. Here, the size of SSD A‚Äôs write buffer is 248KB.
SSDcheck further identifies an additional flush algorithm
(line 4: read trigger f lush test). Buffer flush is commonly
triggered when the buffer is full; however, some SSDs trigger
buffer flush on every read request even if the write buffer holds
only a single page. SSDcheck issues the workload mixing
read/write requests with random thinktime to check whether a
read request explicitly triggers the buffer flush or not. If a read
request shows the high latency regardless of the number of
previous write requests and submission timing of each request,
the test determines that the read-trigger flush algorithm exists.
For SSDs having the read-trigger flush algorithm, SSDcheck
issues random write requests to a single allocation volume
in each SSD and detects a periodic high latency (line 5:
write only test). If the test observes the periodic high latency
and its latency is similar to NAND write overheads, the test
calculates and returns buffer size (i.e., the total amount of
write requests between adjacent periodic HL requests). When
the test detects buffer size, SSDcheck classifies its buffer type
as f ore (line 6) because this SSD copes with buffer flush
before returning an acknowledgment for write requests. When
write buffer can store incoming writes in another buffer while
flushing data from write buffer to NAND chips, SSDcheck
classifies its buffer type as back (line 2).
Finally, SSDcheck returns key characteristics of write buffer
(e.g., buffer size, buffer type, flush algorithms). Note that
SSDcheck conducts the write buffer analysis subsequent to the
internal volume analysis to eliminate an interference among
internal volumes for accurate analysis.
C. SSD Performance Model and Runtime Framework
SSDcheck extracts static feature parameters and constructs
a performance model for a target device (See ¬ßIII-C1). Then,
460
&ƒûƒÇ∆ö∆µ∆åƒû«Ü∆ö∆åƒÇƒê∆ö≈ù≈Ω≈∂
s≈Ω≈Ø∆µ≈µƒû≈∂ƒÇ≈Ø«á∆ê≈ù∆ê
≈Ø≈Ø≈ΩƒêƒÇ∆ö≈ù≈Ω≈∂dƒû∆ê∆ö
'dƒû∆ê∆ö
t∆å≈ù∆öƒû∆µƒ®ƒ®ƒû∆å≈∂ƒÇ≈Ø«á∆ê≈ù∆ê
ƒÇƒê≈¨≈ê∆å≈Ω∆µ≈∂ƒöZƒûƒÇƒödƒû∆ê∆ö
ZƒûƒÇƒöd∆å≈ù≈ê≈êƒû∆å&≈Ø∆µ∆ê≈ödƒû∆ê∆ö
t∆å≈ù∆öƒûK≈∂≈Ø«ádƒû∆ê∆ö
√ö s≈Ω≈Ø∆µ≈µƒû/≈∂ƒöƒû«Ü
∆µƒ®ƒ®ƒû∆å^≈ù«åƒû
∆µƒ®ƒ®ƒû∆åd«á∆âƒû
&≈Ø∆µ∆ê≈ö≈Ø≈êÕò
√õ
D≈Ωƒöƒû≈Ø≈Ω≈∂∆ê∆ö∆å∆µƒê∆ö≈ù≈Ω≈∂
√úÕ≤œ≠
t∆å≈ù∆öƒû∆µƒ®ƒ®ƒû∆åD≈Ωƒöƒû≈Ø
&≈Ø∆µ∆ê≈öƒû∆öƒûƒê∆ö≈Ω∆å
∆µƒ®ƒ®ƒû∆å≈Ω∆µ≈∂∆öƒû∆å
√úÕ≤œÆ
'D≈Ωƒöƒû≈Ø
/≈∂∆öƒû∆å«ÄƒÇ≈Ø≈ù∆ê∆ö∆å≈ùƒè∆µ∆ö≈ù≈Ω≈∂
'ƒû∆öƒûƒê∆ö≈Ω∆å
/≈∂∆öƒû∆å«ÄƒÇ≈Ø≈Ω∆µ≈∂∆öƒû∆å
√ù
Fig. 7: How SSDcheck constructs a performance model for a
target SSD.
during runtime, SSDcheck dynamically manages the performance model to predict the future latency (See ¬ßIII-C2).
1) SSD Performance Model: Fig. 7 shows how SSDcheck
constructs a performance model for the target SSD. SSDcheck
first extracts the internal volume features (a ), uses the information to extract the device-specific write-buffer parameters
by performing various tests (Algorithm 1), and delivers the
extracted features to the model construction part (b ). The
model construction dynamically builds two models: write
buffer model and GC model.
Write buffer model. The write buffer model dynamically
manages buffer counter and flush detector during runtime.
When a write request arrives to the write buffer model, the
model increases the buffer counter. When the buffer counter
reaches the buffer size, the flush detector assumes an occurrence of buffer flush and resets the buffer counter. At the same
time, the flush detector notifies this buffer flush event to the
GC model (c -1), and also exposes the event to the outside of
the performance model (c -2). If the write buffer uses the
read-trigger flush algorithm, the flush detector assumes an
occurrence of buffer flush on receiving a read request with
non-empty write buffer.
GC model. The GC model manages interval counter and
interval distribution to enable our history-based prediction
which correlates the history of buffer flushes to GC occurrences. On detecting a buffer flush, the GC model increases
the interval counter (c -1) and also stores the counter in the
interval distribution. By examining the interval distribution,
the GC detector determines whether a subsequent buffer flush
would trigger a GC process or not. If the GC detector believes
that a current request will be affected by GC, it exposes this
GC occurrence to the outside of the performance model (d ).
This history-based approach shows good prediction accuracy because the interval distribution is not change in a short
period. The GC interval is closely related to the number of
valid (or written) pages in the merge step of GC, and the
number depends on the GC victim selection algorithm and
the valid page distribution. Here, the valid page distribution
changes continuously and slowly; thus, we can predict the
future GC occurrences based on the interval distribution.
2) SSDcheck‚Äôs Runtime Framework: Fig. 8 shows our
runtime modeling framework consisting of volume selector,
prediction engine, latency monitor, and calibrator. In this
framework, the host sends a query to the framework to check
s≈Ω≈Ø∆µ≈µƒû^ƒû≈Øƒûƒê∆ö≈Ω∆å
,≈Ω∆ê∆ö
^^
Zƒû∆ã∆µƒû∆ê∆öY∆µƒû∆µƒû
ƒÇ≈Ø≈ùƒè∆åƒÇ∆ö≈Ω∆å
Zƒû∆ãÕò/≈∂ƒ®≈Ω d
>ƒÇ∆öƒû≈∂ƒê«áD≈Ω≈∂≈ù∆ö≈Ω∆å
E≈Ω∆å≈µƒÇ≈Ø>ƒÇ∆öƒû≈∂ƒê«á ,≈ù≈ê≈ö>ƒÇ∆öƒû≈∂ƒê«á
W∆åƒûƒö≈ùƒê∆ö≈ù≈Ω≈∂≈∂≈ê≈ù≈∂ƒû
t∆å≈ù∆öƒû∆µƒ®ƒ®ƒû∆åD≈Ωƒöƒû≈Ø
'D≈Ωƒöƒû≈Ø
∆ê∆ö≈ù≈µƒÇ∆öƒûƒö
≈Ø≈Ωƒê≈¨d≈ù≈µƒû
¬£
ﬂÄ
¬¢
¬§
ﬁæ
ﬁΩ
ﬁø
W∆åƒûƒö≈ùƒê∆öƒûƒö>ƒÇ∆öÕò
Fig. 8: The runtime framework of SSDcheck
an occurrence of an irregular event. The framework then
returns the request‚Äôs predicted latency.
Volume selector. The host issues a request to the framework
for checking whether the request would be slow or not. Then
the request passes through volume selector which forwards
it into a corresponding internal volume identified by volume
indices of its LBA ( 1 ). The framework pushes the request into
the request queue of the selected internal volume, and queries
prediction to the prediction engine ( 2 ).
Prediction engine. The prediction engine adopts Estimated
Block Time (EBT) to predict the future HL requests. The
prediction engine updates internal information (e.g., EBT,
buffer counter, interval counter, interval distribution) in every
I/O completion. When it expects the occurence of buffer flush
or GC, EBT becomes the sum of the current time and the
corresponding overheads (i.e., buffer flush or GC) extracted
from the runtime monitoring ( 3 ) (See Latency Monitor).
For an incoming I/O request, the prediction engine calculates a predicted latency, Estimated End Time (EET), by subtracting the query submission time from EBT. If the predicted
latency (EET) is negative or lower than the latency threshold,
the prediction engine assumes the incoming I/O request is NL
request. If not, the engine assumes the request as HL request.
The framework then returns the prediction results (e.g., EET,
slow event) to the host ( 4 ).
Latency monitor. SSDcheck monitors the latency of every
request and classifies the requests into NL or HL based
on latency threshold ( 1 ) as described in ¬ßIII-A. Then the
latency monitor delivers the latency logs and the categorized
information to the calibrator ( 2 ).
To find the proper latency thresholds for write and read
requests, we run two synthetic workloads. For write requests,
we execute a sequential write workload, which shows small
interference in SSDs [11], and use the spike latency from
this test as the latency threshold. For read requests, we issue
random reads (to make all reads go to the the NAND) and set
the latency threshold so that it covers the NAND read latency.
Calibrator. SSDcheck‚Äôs runtime framework dynamically
adjusts the performance model to resolve any model discrepancy incurred by unconsidered features. The calibrator
461
receives latency logs from the latency monitor, and uses them
to detect a buffer model discrepancy. For example, the latency
monitor notifies an occurrence of HL requests to the calibrator
while the buffer counter does not reach the buffer size yet.
When the calibrator detects the buffer model discrepancy, it
requests the prediction engine to reset its buffer status ( 3 ).
In a similar manner, the calibrator can adjust the GC model.
When the prediction accuracy gets lower, it also resets the
interval distribution to remove the current, ineffective history
( 3 ).
In addition, the calibrator dynamically adjusts the overhead
of buffer flush and GC based on the latency logs delivered
from the latency monitor. It calculates average latency of
request groups (e.g., without interference, with buffer flush,
with GC). The prediction engine uses the average latency to
add the overheads into EBT. The calibrator also detects an occurrence of buffer backpressure incurring periodic slowdowns,
and feeds this information back to the prediction engine to
increase EBT by the buffer flush overhead.
IV. USE CASE
In this section, we describe two types of use cases: volumeaware logical volume manager and prediction-aware I/O
scheduler. First, we provide a novel logical volume manager
which divides an SSD into multiple logical volumes without
any interference among the logical volumes (See ¬ßIV-A). We
also propose a prediction-aware I/O scheduler using SSDcheck‚Äôs prediction engine to improve the overall throughput
and reduce tail latency for better QoS (See ¬ßIV-B).
A. Volume-Aware Logical Volume Manager
SSDs have become indispensable devices for cloud services
because of their higher throughput, lower latency, and better
cost competitiveness over HDDs. To leverage the high internal
parallelism of SSDs, cloud storage systems colocate multiple
workloads on the same SSD. Unfortunately, these multi-tenant
settings further exacerbate the tail latency problem and performance degradation of SSDs [59]. For example, when readintensive and write-intensive workloads run on the same SSD,
excessive buffer flush and GC caused by the write-intensive
workloads make the read-intensive workloads slow. Since most
SSDs in the multi-tenant settings suffer from the performance
degradation as well as the long tail latency, minimizing the
interference among multiple tenants is important in the cloud
storage systems.
Fortunately, we can achieve performance isolation among
multiple tenants colocated in the same SSD by exploiting
internal volumes in the SSD. SSDcheck identifies and provides
the volume indices which determine the corresponding internal
volumes for each I/O request (See ¬ßIII-B1, ¬ßIII-B2). Based
on the information of internal volumes, we can split an SSD
into multiple logical volumes and allot them to each tenant to
minimize the interference.
Fig. 9 shows the examples of both a conventional partitioning scheme (Linear-LVM) and the proposed scheme. Since
the conventional scheme is oblivious of the internal volumes
œ¨
>≈Ω≈ê≈ùƒêƒÇ≈Øs≈Ω≈Ø∆µ≈µƒûœ¨
œ≠œ≠œ¨ÕºÕºÕºœ≠œ¨œ≠ œ¨ÕºÕºÕºœ≠
Eƒè≈ù∆ö∆ê s ƒè≈ù∆ö∆ê
/≈∂∆â∆µ∆ö>
ÕæE–Ωsƒè≈ù∆ö∆êÕø
œ≠œ≠œ¨ÕºÕºÕºœ≠œ¨œ≠ œ¨ÕºÕºÕºœ≠
¬¢ ¬£
>≈Ω≈ê≈ùƒêƒÇ≈Øs≈Ω≈Ø∆µ≈µƒûœ≠
œ≠œ≠œ¨ÕºÕºÕºœ≠œ¨œ≠ œ¨ÕºÕºÕºœ≠
D≈Ωƒö≈ùƒ®≈ùƒûƒö>
ÕæE–Ωs–Ωœ≠ƒè≈ù∆ö∆êÕø
DƒÇ∆â∆â≈ù≈∂≈ê t∆å≈ù∆öƒû
^^
s≈Ω≈Ø∆µ≈µƒûœ¨
s≈Ω≈Ø∆µ≈µƒûœ≠ œ≠
(a) Typical logical volume management (Linear-LVM)
œ¨
>≈Ω≈ê≈ùƒêƒÇ≈Øs≈Ω≈Ø∆µ≈µƒûœ¨
œ≠œ≠œ¨ÕºÕºÕºœ≠œ¨œ≠ œ¨ÕºÕºÕºœ≠
Eƒè≈ù∆ö∆ê s ƒè≈ù∆ö∆ê
/≈∂∆â∆µ∆ö>
ÕæE–Ωsƒè≈ù∆ö∆êÕø
œ≠œ≠œ¨ÕºÕºÕºœ≠œ¨œ≠ œ¨ÕºÕºÕºœ≠
¬¢ ¬£
œ≠
>≈Ω≈ê≈ùƒêƒÇ≈Øs≈Ω≈Ø∆µ≈µƒûœ≠
œ≠œ≠œ¨ÕºÕºÕºœ≠œ¨œ≠ œ¨ÕºÕºÕºœ≠
D≈Ωƒö≈ùƒ®≈ùƒûƒö>
ÕæE–Ωs–Ωœ≠ƒè≈ù∆ö∆êÕø
DƒÇ∆â∆â≈ù≈∂≈ê t∆å≈ù∆öƒû
^^
s≈Ω≈Ø∆µ≈µƒûœ¨
s≈Ω≈Ø∆µ≈µƒûœ≠
(b) Proposed logical volume management (VA-LVM)
Fig. 9: Types of logical volume manager (LVM). (a) shows
the typical example of LVM (Linear-LVM) which generates
contention on each internal volume. (b) shows the proposed
volume manager (VA-LVM). Each request is mapped into a
corresponding internal volume without interference.
in SSDs, contention occurs in each internal volume, which
significantly degrades the overall performance (Fig. 9a).
To minimize the contention, we propose volume-aware
logical volume manager (VA-LVM), which splits an SSD into
multiple logical volumes while minimizing the interference
between the logical volumes (Fig. 9b). In this example, an
SSD consists of two internal volumes and its volume index is
V. Here, VA-LVM divides the SSD into two logical volumes
and exposes them to the host system. When the host sends
an I/O request to a corresponding logical volume, VA-LVM
modifies an input LBA (N+V bits) based on the ID of each
logical volume (e.g., 0 and 1). As shown in Fig. 9b, VA-LVM
concatenates first N bits of the input LBA, one bit from the
volume ID, and the last V bits of the input LBA. Finally,
VA-LVM sends the I/O request to the SSD with the modified
LBA (N+V+1 bits). Since the Vth bit value is fixed on each
logical volume, I/O requests in different logical volumes do
not interfere with each other.
We implement VA-LVM by using a device mapper which
typically provides virtual volume management for underlying
block devices in the linux kernel. We implement the map
function to properly modify the input LBA following the
logical volume ID.
B. Prediction-aware Scheduling
We propose prediction-aware scheduler (PAS), a novel I/O
scheduler being aware of SSDcheck. PAS uses the latency
prediction from SSDcheck to schedule I/O requests and has
two different versions for traditional systems (SSD-only PAS)
and emerging systems with a non-volatile memory (Hybrid
PAS).
SSD-only PAS. SSD-only PAS reduces read tail latency
and increases throughput for the systems using SSDs. Fig. 10
describes the key idea of SSD-only PAS where an SSD has two
queus for writes (WQ) and reads (RQ). SSD-only PAS reduces
the read tail latency due to write buffer flush by avoiding the
overlap between reads and buffer flush. Suppose a scheduler
462
tY tœ≠ tœÆ tœØ tœ∞ tœ±
ZY ƒû≈ØƒÇ«á
W∆åƒûƒö≈ùƒê∆ö≈ù≈Ω≈∂Õ≤∆µ≈∂ƒÇ«ÅƒÇ∆åƒû
^ƒê≈öƒûƒö∆µ≈Øƒû∆å
tY tœ≠ tœÆ tœØ tœ∞ tœ±
ZY Zœ≠ ^^Õ≤≈Ω≈∂≈Ø«áW^
Zœ≠
∆µƒ®ƒ®ƒû∆å&≈Ø∆µ∆ê≈ö
d≈ù≈µƒû
≈ù∆ê∆ê∆µƒûZœ≠
∆µƒ®ƒ®ƒû∆å&≈Ø∆µ∆ê≈ö
Fig. 10: How SSD-only PAS hides the buffer flush overheads.
Wx and Rx represent access time of write and read requests,
respectively.
has requests in order of W1-W2, R1, and W3-W5, and W2 is going
to incur the flush. If the scheduler is unaware of the flush (i.e.,
Prediction-unaware Scheduler), it will schedule read request
R1 after write request W2. Because the flush induced by W2
occupies the NAND chips, R1 should wait until the flush
finishes (Delay) while another write buffer (i.e., back-type
in III-B3) serves suceeding W3-W5. SSD-only PAS knows that
R1 will be slow due to the flush with the help of SSDcheck,
so it schedules R1 before W2. In this way, SSD-only PAS can
reduce the tail latency and increase the throughput by handling
latency-critical read requests first in case of possible flush.
SSD-only PAS processes requests in the scheduler queue as
follows. If all requests are read or write, it issues the oldest
request. Otherwise, SSD-only PAS gets a latency prediction
from SSDcheck for the oldest read based on the original order.
Then, SSD-only PAS uses the specified threshold to classify
the read request into NL or HL. If SSD-only PAS classifies read
request into HL, then it is issued first regardless of the original
order. In other cases, SSD-only PAS issues the older request.
By prioritizing read requests over write requests, SSD-only
PAS can hide the buffer flush overhead.
Hybrid PAS. With excessive writes, an SSD becomes
more irregular due to frequent buffer flush and GC. In this
case, SSD-only PAS shows marginal enhancement due to few
possible re-orderings. To reduce this overhead recent storage
systems [2]‚Äì[4] have adopted a non-volatile memory (NVM)
to absorb the writes in the fast memory temporary. However,
these systems obliviously send all writes into the NVM, so
the small-capacity NVM becomes full shortly and flushes the
contents into an SSD. Thus, they still suffer from irregularity.
We propose Hybrid PAS for the systems with SSDs and
NVMs to provide consistent write performance using SSDcheck. The key idea of Hybrid PAS is selective delivery that
forwards the write requests based on the internal status of
the SSD. First, Hybrid PAS asks SSDcheck for the latency
prediction of an incoming write. Next, Hybrid PAS classifies
the write into NL or HL based on the specified threshold.
Hybrid PAS sends the HL request to the NVM. For the NL
request, it randomly selects the destination depending on the
specified buffer weight W (0-100%); that is, the NVM and the
SSD handle W% and (100 - W)% of NL requests, respectively.
Lastly, the contents in the NVM are periodically flushed to the
SSD by a background thread. In this way, Hybrid PAS provides
consistent performance by reducing the NVM burden from the
NL writes, which account for the most write requests.
We implement both versions of PAS as linux I/O scheduling
TABLE I: Extracted internal features in various SSDs.
Vendor SSD # of Internal
Volumes (Idx)
Write Buffer
Size Type Flush
W A 1 (None) 248KB back Full
X B 1 (None) 248KB back Full
Y C 1 (None) 256KB back Full
Z
D 2 (17) 128KB back Full
E 4 (17, 18) 128KB back Full
F 1 (None) 128KB fore Full & Read‚Ä†
G 1 (None) 128KB fore Full & Read‚Ä†
‚Ä† A read request explicitly triggers buffer flush.
TABLE II: Characteristics of various real workloads.
Trace Name (Abbr.) # of requests Writes Random
TPCE (TPCE) 1.3M 92.4% 99.9%
Homes (Homes) 2.0M 90.4% 53.8%
Web (Web) 2.0M 91.5% 14.8%
Exchange (Exch) 7.6M 9.4% 99.8%
LiveMapsBackEnd (Live) 3.6M 22.2% 50.5%
BuildServer (Build) 0.6M 53.9% 85.6%
modules. Currently, a user specifies which version to use, but
the automatic runtime adaptation could be done easily by
monitoring I/O requests. When the strict order is necessary
(e.g, barrier), PAS enforces the request order by recording it.
V. EVALUATION
This section describes our evaluation environment
(See ¬ßV-A), prediction accuracy of our proposed module
(See ¬ßV-B), and potential benefits of our engine.
(See ¬ßV-C, ¬ßV-D)
A. Experimental Setup
We implemented SSDcheck and the two example use cases
in the real system to evaluate the prediction accuracy and
the performance improvement, respectively. We used a Dell
PowerEdge R730 server with two Intel Xeon E5-2640 v3
and seven SSDs selected from four major vendors (listed in
Table I) with the linux kernel version 3.19 patch.
SSDcheck implementation. We implemented SSDcheck in
a device driver communicating with MegaRAID SAS device
driver to monitor both I/O submission and completion. We
provide new interfaces for the host system to communicate
with our prediction engine. The host asks the driver via the
interfaces to check whether slowdown might occur or not. The
interfaces are designed to support both user-level (e.g., ioctl)
and kernel-level (e.g., exported functions) accesses.
Target SSDs. We choose seven SSDs from four major
vendors. Table I shows the target SSDs for our evaluation and
their internal features are extracted from feature extraction
(See ¬ßIII-B). We observe that the internal features of each
SSD have different configurations. For each experiment, we
measure the performance in the steady state to capture the
real-world behaviors following the SNIA performance test
standard [60]. We first purge the entire SSD using TRIM, then
do pre-condition it through dummy random write requests.
Note that SSDcheck without pre-condition performs better
than with it because an SSD rarely calls GC.
Workloads. Table II shows the characteristics of workloads
used to evaluate SSDcheck and the use cases. We use various
463





$%&'()*$%&'()*$%&'()*$%&'()*$%&'()*$%&'()*$%&'()*$%&'()*
5:0L[HG 73&( +RPHV :HE ([FK /LYH %XLOG $YHUDJH
$FFXUDF\

+LJK 1RUPDO
Fig. 11: The prediction accuracy of SSDcheck. We run six real-world and one synthetic workloads on seven commodity SSDs.
TABLE III: The latency distribution of Web on SSD A.
Latency
<250 us <3500 us <10 ms
Read 99.12% 0.87% 0.01%
Write 98.43% 1.53% 0.04%
real block I/O traces from SNIA IOTTA Repository [61]
and categorize the workloads into two groups: write-intensive
(i.e., TPCE, Homes, Web) and read-intensive (i.e., Exch, Live,
Build). We calculate a ratio between sequential (adjacent) and
random accesses, and the access patterns of the workloads in
each group show a different degree of randomness.
B. SSDcheck
We first analyze the latency distribution of each workload.
Table III shows that the latency distribution of Web workload
on SSD A. Other pairs of SSDs and workloads show similar
behaviors, so we only show this case. We set the latency
threshold to 250 us to distinguish NL requests from HL
requests. The NL requests account for 99.12% of the write
requests and 98.43% of the read requests.
To evaluate an accuracy of SSDcheck‚Äôs prediction engine,
we use modified fio to replay the workloads (listed in Table II).
The fio asks SSDcheck for a predicted latency before issuing
a request into SSDs. We calculate the prediction accuracy of
NL and HL requests by comparing the measured latency with
the corresponding predicted latency.
Fig. 11 shows the prediction accuracy of NL and HL
requests. In additional to the six workloads at Table II, we also
run a randomly generated trace (RW Mixed) to evaluate SSDcheck under the extreme read/write requests mixed situation.
In all workloads, the prediction accuracy of HL requests is on
average 80.0%, 79.8%, 72.3%, 61.1%, 48.4%, 72.7%, 73.7%
for SSD A‚ÄìG. The allocation volume model substantially
increases SSDcheck‚Äôs accuracy on SSD D and E compared
to extremely low accuracy of SSDcheck without the model.
Unfortunately, the secondary features make their accuracy
slightly lower than SSDcheck on other SSDs (See VI).
Calibration engine, however, quickly resolves the discrepancy; therefore, SSDcheck achieves reasonable accuracy. The
accuracy of NL requests is on average 99.0%, 99.0%, 99.0%,
99.7%, 99.7%, 99.5%, 99.1% for SSD A‚ÄìG in all workloads.
SSDcheck shows high accuracy of both NL and HL requests
in the whole evaluation because of its accurate performance
model. Note that SSDcheck‚Äôs prediction overheads are negligible (i.e., a few nanoseconds), so it can be used for many
effective use cases (e.g., scheduler) without any performance
degradation.









([FK /LYH %XLOG ([FK /LYH %XLOG ([FK /LYH %XLOG
73&( +RPHV :HE
1RUPDOL]HG
/DWHQF\

/RZHULVEHWWHU
1RUPDOL]HG
7KURXJKSXW

+LJKHULVEHWWHU
UHDG ZULWH 9$/90
Fig. 12: The throughput and the 99.5th latency of VA-LVM for
all workload combinations on SSD D. Both throughput (leftaxis) and latency (right-axis) are normalized to Linear-LVM.
C. Use Case 1: Volume-aware Logical Volume Manager
We compare a volume-aware logical volume manager (VALVM) with a typical volume manager (Linear-LVM) which
maps a continuous range of an SSD into a logical volume.
We configure two logical volumes for both VA-LVM and
Linear-LVM as explained in Fig. 9. To create a multi-tenant
environment, we run read-intensive (Exch, Live, Build) and
write-intensive (TPCE, Homes, Web) workloads concurrently.
We run all nine combinations of a read- and write-intensive
workloads on both VA-LVM and Linear-LVM, and measure
the performance impact of the proposed scheme. We evaluate
both LVM on SSD D, which has two internal volumes.
We compare VA-LVM with Linear-LVM on both the
throughput and the tail latency. Fig. 12 shows the results of
the experiments. VA-LVM improves the throughput of readintensive workloads by up to 4.29√ó (or 2.38√ó on average),
while retaining the throughput of write-intensive workloads.
In addition to the throughput improvement, VA-LVM also
reduces the tail latency at 99.5th percentile down to 6.53%
(or 20.3% on average) for read-intensive workloads.
The huge throughput improvement and tail latency reduction
originate from a performance isolation feature of VA-LVM,
which eliminates interference between the logical volumes. In
Linear-LVM, which is oblivious of the internal volumes in
SSDs, high latencies caused by the write-intensive workload
significantly degrade the performance of the read-intensive
workload. On the other hand, VA-LVM successfully removes
the interference among logical volumes; therefore, the readintensive workload can be more efficiently executed.
D. Use Case 2: Prediction-aware Scheduling
In this experiment, we present how PAS reduces the tail
latency and improves throughput. First, we evaluate SSD-only
PAS and show the effectiveness of the buffer flush latency
hiding. Next, we demonstrate how Hybrid PAS leverages an
NVM for write-intensive workloads whose buffer flush latency
cannot be hidden by SSD-only PAS.
464






    
&')
/DWHQF\
PV
QRRS
FIT
GHDGOLQH
3$6
Fig. 13: The tail latency distribution of Build on SSD G.






)*)*)*)*
%XLOG ([FK /LYH *PHDQ
1RUPDOL]HG/DWHQF\

/RZHULVEHWWHU
1RUPDOL]HG7KURXJKSXW

+LJKHULVEHWWHU
FIT GHDGOLQH 3$6 LGHDO
FIT GHDGOLQH 3$6 LGHDO
7KURXJKSXW
/DWHQF\
Fig. 14: The tail latency and the throughput of Build, Exch and
Live on SSD F and G. Both the tail latency and the throughputs
are normalized to noop.
SSD-only PAS. To evaluate the effectiveness of SSD-only
PAS, we use three workloads which consist of read and write
requests randomly: Build, Exch and Live. For baseline schedulers, we use noop, deadline, and cfq, the mainstream
I/O schedulers in the linux kernel. noop serves I/O requests in
FIFO-order, and cfq and deadline adopt their own distinct
priority policies for read and write requests. As representative
examples, we show the results on SSD F and G whose write
buffer flush overhead is high to highlight the flush-induced tail
latency.
Here, we focus on the tail latency distribution for SSD G on
Build in Fig. 13 since other cases show a similar trend. noop
shows the longest tail latency since it processes the requests in
strict order. cfq and deadline show the shorter tail latency
than noop, because of their own priority policy. However,
since they are unaware of buffer flush prediction, their chance
to hide long latency is small and many delayed reads form a
long tail. SSD-only PAS shows the shortest tail latency, thanks
to heavily reduced the number of delayed reads.
Fig. 14 presents the tail latency reduction and the throughput
improvement for the representative workload and SSD pairs.
Because the buffer flush latency appears at the different
percentile of the distribution among the different SSD and
workload pairs, we show the distinct points to see the improvements clearly. The measurement points are 97.6% (Build-SSD
F), 99.0% (Build-SSD G), 94.0% (Exch-SSD F), 97.2% (ExchSSD G), 97.6% (Live-SSD F), and 97.9% (Live-SSD G). In all
workloads, compared with noop, SSD-only PAS reduces tail
latency by 71% and 67% for SSD F and G on average. Since
SSDcheck predicts latency accurately, SSD-only PAS shows
short tail latency.
SSD-only PAS also improves the throughput by efficiently
handling reads. Compared with noop, SSD-only PAS improves the throughput by 32% and 27% for SSD F and G
on average. On the other hand, cfq and deadline suffer
from longer tail latency and more inconstant throughput than



   
1RUPDOL]HG
7KURXJKSXW

+LJKLVEHWWHU
3HULRG
VHF
+\EULG3$6
EXIIHUZHLJKW %DVHOLQH
190UXQVRXW *&LVWULJJHUHG
(a) Performance timeline of the baseline and Hybrid PAS



   
&')
/DWHQF\
PV
%DVHOLQH
+\EULG3$6
(b) Tail latency reduction.



$%&$%&$%&$%&
1RUPDOL]HG7UDIILF
73&( +RPHV :HE $YHUDJH
%DVHOLQH +\EULG3$6
(c) Pressure on the NVM.
Fig. 15: Performance analysis of baseline and Hybrid PAS
(buffer weight: 80). (a) shows the throughput variations. (b)
shows the latency distribution of Web on SSD C. (c) shows an
amount of pressures on the NVM, normalized to the baseline.
SSD-only PAS.
To present the maximum potential of SSD-only PAS, we
calculate the expected bandwidth and latency of ideal SSDonly PAS, whose prediction accuracy is 100% (ideal in
Fig. 14). PAS shows 7.9% and 36% higher latency and 4.4%
and 4.9% lower throughput for SSD F and G compared to
ideal. These are equal to the cost of misprediction by PAS.
Hybrid PAS. We compare Hybrid PAS with baseline,
a typical I/O scheduler for the multi-tier storage systems.
Baseline always forwards incoming write requests into an
NVM to hide the write latency of an SSD, and the contents in
the NVM are periodically flushed to the SSD by a background
thread. If the NVM is full, backpressure is exposed and all
write requests need to access the irregular SSD. For this
experiment, we use SSD A-C which show more irregular write
behaviors.
Fig. 15a shows the performance of baseline and Hybrid
PAS in a timeline for a synthetic write-intensive benchmark
on SSD C. Initially, baseline shows higher throughput than
Hybrid PAS because the NVM should handle all writes. However, the NVM runs out quickly, so the baseline throughput
is severely degraded (15 sec). Baseline throughput is further
degraded (76 sec) because of GC overheads are exposed to the
host system. In contrast, Hybrid PAS shows persistent performance thanks to reduced NVM backpressure and extremely
little HL writes. On average, Hybrid PAS outperforms baseline
throughput by up to 2.1x in the steady state.
In addition, Hybrid PAS reduces long tail latency. Fig. 15b
shows the latency distribution for SSD C on workload Web.
Baseline cannot avoid long tail latency after the NVM runs
out. Hybrid PAS, however, can reduce long tail latency thanks
to the accurate prediction of SSDcheck. Overall, Hybrid PAS
reduces the tail latency by 1.46x at 99.7th percentile.
Since an NVM is a limited resource, we should efficiently
use the NVM to avoid performance degradation due to the
capacity shortage [62]. However, all writes in baseline go
to the NVM and cause the significant pressure on it. By
465
comparison, Hybrid PAS selectively issues only some writes to
the NVM, so it can effectively reduce the pressure. Fig. 15c
shows the normalized write traffic that represents the NVM
pressure. Hybrid PAS reduces the pressure on the NVM on
average 16.7%, 27.8%, 28.7% for SSD A‚ÄìC, respectively, for
real-world write-intensive workloads.
VI. DISCUSSION
Secondary Features. As we do not model all internal
features of SSDs, our prediction engine mispredicts some HL
requests. We expect more feature extractions and performance
models (e.g., wear-leveling, ECC, SLC caching) can improve
the accuracy. For example, in MLC-based SSDs, some vendors
adopt an optimization technique, SLC caching, which uses a
portion of MLC cells as SLC cells to improve write performance. Incoming requests are first stored in a SLC region, and
are flushed to a MLC region later; therefore, SLC caching can
hide long write latency of MLC cells. If we can find the size
of the SLC region and conditions of when SSDs flush data
from SLC to MLC region, we can further improve the model
correctness. We plan to add these models in the future work.
NVM-based SSDs. We expect SSDcheck can be applied
to NVM-based SSDs consisting of the internal write buffer
and the backend storage medium (e.g., 3D Xpoint, PRAM,
RRAM). Those SSDs usually have the internal write buffer and
often rely on GC to provide the consistent high throughput.
Since SSDcheck is a software-based approach, it can be
extended easily to cover medium-specific designs and optimizations by adding new performance models.
VII. RELATED WORK
SSD performance modeling. One branch of SSD modeling
is garbage collection modeling [20], [28]‚Äì[32]. Using Markov
chain model and mean-field approach, [29] builds a GC model
and proposes a randomized greedy algorithm. Their purposes
are efficient GC algorithms, so they are orthogonal to our
work.
Others [35], [36] provide analytical performance models
for SSDs. For given per-workload characteristics (e.g., randomness, read write ratio), their models give quantitative performance numbers (e.g., overall throughput). However, their
model predicts the performance in coarse granularity (i.e., perworkload) while we predict the latency much finer granularity
(i.e., per-access) to predict the irregular behaviors.
The closest research is internal feature extraction work [33],
[34], [63] that uses diagnosis code snippets to extract the
internal features (e.g., chunk size [33], operation units [34],
write buffer [63]). However, their goals are to find the internal
features to set the system parameters (e.g., write granularity),
and they do not provide any performance model and richful
use cases. In contrast, we propose a performance model and
capture the irregular behaviors of an SSD.
Device-level modifications. Many studies modify SSDs to
address their irregular behaviors. One group of research relieves the irregularity by modifying SSD‚Äôs firmware [10], [37]‚Äì
[40]. HIOS [10] extends host-interface layer (HIL) to schedule
host I/Os being aware of underlying layers‚Äô status. Preemptive
GCs [38], [39] make GC-related operations preemptible by
incoming I/O requests to reduce the GC overhead.
The other group makes an SSD more predictable by opening
a new interface [41]‚Äì[46]. Multi-stream [43] provides ‚Äústream‚Äù
primitives and guarantees that different applications can run on
a single SSD without huge interference. Fstream [44] is a file
system that takes advantage of this. [45] provides an explicit
GC triggering command, so the host can know when GC is
running. To this end, innovative movements offloading most
of FTL‚Äôs functions to the host are emerging [23], [47], [48].
SDF [47] moves page allocation and GC to the host for more
available space, higher throughput, and predictable latency.
However, all these approaches require changes on the structure
and/or the interfaces of SSDs which the device vendors are not
willing to do.
Performance isolation. Some work proposes a virtual SSD
concept to run various workloads concurrently [59], [64]‚Äì[67].
The NVMe community suggests I/O determinism [66], [67]
that splits an NVMe SSD into user-exposed virtual volumes.
Flashbox [59] exposes multiple virtual SSDs and provides a
new API to isolate the performance among tasks. However,
they are limited to FTL modifications while VA-LVM exploits
the built-in features of commodity SSDs.
System software. Many efforts are made to exploit SSD‚Äôs
characteristics for I/O scheduler [27], [68]‚Äì[70], RAID [6],
[8], [71], [72], file systems [73]‚Äì[75], and storage systems [3],
[4]. They are orthogonal to our work and can use SSDcheck
for better performance. For example, FIOS [27] is an I/O
scheduler for fairness among tasks and assumes read requests
after write requests are always slow. By mitigating such strong
assumption with the help of SSDcheck, FIOS can improve the
responsiveness.
VIII. CONCLUSION
We propose SSDcheck, a novel methodology to accurately
predict the timing of future high latency without hardware
modifications. SSDcheck extracts the device-specific features
and provides a performance model of black-box SSDs by using
the extracted features. SSDcheck achieves a high prediction
accuracy and performance improvement in the two use cases.