{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "Hbol",
   "metadata": {},
   "outputs": [],
   "source": [
    "import marimo as mo"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "MJUe",
   "metadata": {},
   "outputs": [],
   "source": [
    "import xdsl.utils.marimo as xmo"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "vblA",
   "metadata": {},
   "source": [
    "# Compiling `linalg` to Snitch\n",
    "\n",
    "This notebook walks through compiling micro-kernels defined in `linalg` to RISC-V and RISC-V with extensions for [Snitch](https://pulp-platform.github.io/snitch/), a neural network accelerator.\n",
    "\n",
    "_Toggle app view with `âŒ˜` + `.` or `ctrl` + `.`_"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bkHC",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Import all the necessary functionality from xDSL for this notebook\n",
    "# If you see an error about xdsl not being defined run this cell manually\n",
    "\n",
    "from xdsl.backend.riscv.lowering import (\n",
    "    convert_arith_to_riscv,\n",
    "    convert_func_to_riscv_func,\n",
    "    convert_memref_to_riscv,\n",
    "    convert_scf_to_riscv_scf,\n",
    ")\n",
    "from xdsl.backend.riscv.lowering.convert_riscv_scf_to_riscv_cf import (\n",
    "    ConvertRiscvScfToRiscvCfPass,\n",
    ")\n",
    "from xdsl.backend.riscv.lowering.convert_snitch_stream_to_snitch import (\n",
    "    ConvertSnitchStreamToSnitch,\n",
    ")\n",
    "from xdsl.builder import ImplicitBuilder\n",
    "from xdsl.context import MLContext\n",
    "from xdsl.dialects import arith, func, linalg\n",
    "from xdsl.dialects.builtin import AffineMap, ArrayAttr, AffineMapAttr, MemRefType, ModuleOp, f64\n",
    "from xdsl.dialects.riscv import riscv_code\n",
    "from xdsl.interpreters.utils.ptr import TypedPtr\n",
    "from xdsl.ir import Attribute, Block, Region, SSAValue\n",
    "from xdsl.passes import PipelinePass\n",
    "from xdsl.tools.command_line_tool import get_all_dialects\n",
    "from xdsl.traits import CallableOpInterface\n",
    "from xdsl.transforms import (\n",
    "    arith_add_fastmath,\n",
    "    convert_linalg_to_loops,\n",
    "    convert_linalg_to_memref_stream,\n",
    "    convert_memref_stream_to_loops,\n",
    "    convert_memref_stream_to_snitch_stream,\n",
    "    convert_riscv_scf_for_to_frep,\n",
    "    dead_code_elimination,\n",
    "    loop_hoist_memref,\n",
    "    lower_affine,\n",
    "    memref_streamify,\n",
    "    reconcile_unrealized_casts,\n",
    ")\n",
    "from xdsl.transforms.canonicalize import CanonicalizePass\n",
    "from xdsl.transforms.lower_snitch import LowerSnitchPass\n",
    "from xdsl.transforms.mlir_opt import MLIROptPass\n",
    "from xdsl.transforms.riscv_register_allocation import RISCVRegisterAllocation\n",
    "from xdsl.transforms.riscv_scf_loop_range_folding import (\n",
    "    RiscvScfLoopRangeFoldingPass,\n",
    ")\n",
    "from xdsl.transforms.snitch_register_allocation import SnitchRegisterAllocation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "lEQa",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\">Here is matrix multiplication defined in the <code>linalg</code> dialect, with the iteration space decoupled from the computation:</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='lEQa-0' random-id='5380b904-688c-7015-aab9-7e494f2d4796'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    linalg.generic {indexing_maps = [affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;, affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;, affine_map&lt;(d0, d1, d2) -&gt; (d0, d1)&gt;], iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]} ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b : f64&#92;n      %acc_new = arith.addf %acc_old, %prod : f64&#92;n      linalg.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></span></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "a_type = MemRefType(f64, a_shape)\n",
    "b_type = MemRefType(f64, b_shape)\n",
    "c_type = MemRefType(f64, c_shape)\n",
    "\n",
    "kernel_op = func.FuncOp(\"matmul\", ((a_type, b_type, c_type), ()))\n",
    "with ImplicitBuilder(kernel_op.body) as (a, b, c):\n",
    "    # Add name hints to make it easier to track how values are lowered\n",
    "    a.name_hint = \"A\"\n",
    "    b.name_hint = \"B\"\n",
    "    c.name_hint = \"C\"\n",
    "    body = Region(Block(arg_types = (f64, f64, f64)))\n",
    "    linalg.GenericOp(\n",
    "        inputs=(a, b),\n",
    "        outputs=(c,),\n",
    "        body=body,\n",
    "        indexing_maps=(\n",
    "            AffineMapAttr(AffineMap.from_callable(lambda m, n, k: (m, k))),\n",
    "            AffineMapAttr(AffineMap.from_callable(lambda m, n, k: (k, n))),\n",
    "            AffineMapAttr(AffineMap.from_callable(lambda m, n, k: (m, n))),\n",
    "        ),\n",
    "        iterator_types=(\n",
    "            linalg.IteratorTypeAttr.parallel(),\n",
    "            linalg.IteratorTypeAttr.parallel(),\n",
    "            linalg.IteratorTypeAttr.reduction(),\n",
    "        )\n",
    "    )\n",
    "    with ImplicitBuilder(body) as (a_val, b_val, acc_old_val):\n",
    "        prod_val = arith.MulfOp(a_val, b_val).result\n",
    "        acc_new_val = arith.AddfOp(acc_old_val, prod_val).result\n",
    "        linalg.YieldOp(acc_new_val)\n",
    "        # Add more name hints to make it easier to track how values are lowered\n",
    "        a_val.name_hint = \"a\"\n",
    "        b_val.name_hint = \"b\"\n",
    "        acc_old_val.name_hint = \"acc_old\"\n",
    "        prod_val.name_hint = \"prod\"\n",
    "        acc_new_val.name_hint = \"acc_new\"\n",
    "    func.ReturnOp()\n",
    "\n",
    "linalg_module = ModuleOp((kernel_op,))\n",
    "\n",
    "mo.md(f\"\"\"\n",
    "\n",
    "Here is matrix multiplication defined in the `linalg` dialect, with the iteration space decoupled from the computation:\n",
    "\n",
    "{xmo.module_html(linalg_module)}\n",
    "\"\"\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "PKri",
   "metadata": {},
   "outputs": [],
   "source": [
    "min_val = 1\n",
    "max_val = 10\n",
    "m = mo.ui.slider(min_val, max_val, value=2, label=\"M\")\n",
    "n = mo.ui.slider(min_val, max_val, value=2, label=\"N\")\n",
    "k = mo.ui.slider(min_val, max_val, value=2, label=\"K\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "Xref",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\">We can parametrize the shapes of the matrices operated on:</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-0' random-id='bdd640fb-0667-1ad1-1c80-317fa3b1799d'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;M&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>6</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-1' random-id='23b8c1e9-3924-56de-3eb1-3b9046685257'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;N&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>7</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-2' random-id='bd9c66b3-ad3c-2d6d-1a3d-1fa7bc8960a9'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;K&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>2</span></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "mo.md(\n",
    "    f\"\"\"\n",
    "    We can parametrize the shapes of the matrices operated on:\n",
    "\n",
    "    {m}{m.value}\n",
    "\n",
    "    {n}{n.value}\n",
    "\n",
    "    {k}{k.value}\n",
    "    \"\"\"\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "SFPL",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><div class=\"codehilite\"><pre><span></span><code>A: 6x2xf64 B: 2x7xf64 C: 6x7xf64\n",
       "</code></pre></div></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "a_shape = (m.value, k.value)\n",
    "b_shape = (k.value, n.value)\n",
    "c_shape = (m.value, n.value)\n",
    "\n",
    "mo.md(\n",
    "    f\"\"\"\n",
    "\n",
    "    ```\n",
    "    A: {'x'.join(str(dim) for dim in a_shape)}xf64 B: {'x'.join(str(dim) for dim in b_shape)}xf64 C: {'x'.join(str(dim) for dim in c_shape)}xf64\n",
    "    ```\n",
    "    \"\"\"\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "BYtC",
   "metadata": {},
   "source": [
    "### Compiling to RISC-V"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "RGSE",
   "metadata": {},
   "outputs": [],
   "source": [
    "linalg_ctx = MLContext()\n",
    "\n",
    "for dialect_name, dialect_factory in get_all_dialects().items():\n",
    "    linalg_ctx.register_dialect(dialect_name, dialect_factory)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "Kclp",
   "metadata": {},
   "source": [
    "We can take this representation, and lower to RISC-V-specific dialects:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "emfo",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<marimo-carousel ><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-linalg-to-loops</span></div><div><span></span></div><div><marimo-ui-element object-id='emfo-0' random-id='8dedf9fb-4bb0-0f20-b27c-40266703b636'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    %0 = arith.constant 6 : index&#92;n    %1 = arith.constant 7 : index&#92;n    %2 = arith.constant 2 : index&#92;n    %3 = arith.constant 0 : index&#92;n    %4 = arith.constant 1 : index&#92;n    scf.for %5 = %3 to %0 step %4 {&#92;n      scf.for %6 = %3 to %1 step %4 {&#92;n        scf.for %7 = %3 to %2 step %4 {&#92;n          %a = memref.load %A[%5, %7] : memref&lt;6x2xf64&gt;&#92;n          %b = memref.load %B[%7, %6] : memref&lt;2x7xf64&gt;&#92;n          %acc_old = memref.load %C[%5, %6] : memref&lt;6x7xf64&gt;&#92;n          %prod = arith.mulf %a, %b : f64&#92;n          %acc_new = arith.addf %acc_old, %prod : f64&#92;n          memref.store %acc_new, %C[%5, %6] : memref&lt;6x7xf64&gt;&#92;n        }&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-func-to-riscv-func</span></div><div><span></span></div><div><marimo-ui-element object-id='emfo-1' random-id='aa38d0a1-6ba2-5efe-311c-6eb62095eef6'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %0 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %A_1 = builtin.unrealized_conversion_cast %0 : !riscv.reg to memref&lt;6x2xf64&gt;&#92;n      %1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %B_1 = builtin.unrealized_conversion_cast %1 : !riscv.reg to memref&lt;2x7xf64&gt;&#92;n      %2 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %C_1 = builtin.unrealized_conversion_cast %2 : !riscv.reg to memref&lt;6x7xf64&gt;&#92;n      %3 = arith.constant 6 : index&#92;n      %4 = arith.constant 7 : index&#92;n      %5 = arith.constant 2 : index&#92;n      %6 = arith.constant 0 : index&#92;n      %7 = arith.constant 1 : index&#92;n      scf.for %8 = %6 to %3 step %7 {&#92;n        scf.for %9 = %6 to %4 step %7 {&#92;n          scf.for %10 = %6 to %5 step %7 {&#92;n            %a = memref.load %A_1[%8, %10] : memref&lt;6x2xf64&gt;&#92;n            %b = memref.load %B_1[%10, %9] : memref&lt;2x7xf64&gt;&#92;n            %acc_old = memref.load %C_1[%8, %9] : memref&lt;6x7xf64&gt;&#92;n            %prod = arith.mulf %a, %b : f64&#92;n            %acc_new = arith.addf %acc_old, %prod : f64&#92;n            memref.store %acc_new, %C_1[%8, %9] : memref&lt;6x7xf64&gt;&#92;n          }&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-memref-to-riscv</span></div><div><span></span></div><div><marimo-ui-element object-id='emfo-2' random-id='bf85bf0e-ad64-b56c-610f-aa3ff0bbac67'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %0 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %A_1 = builtin.unrealized_conversion_cast %0 : !riscv.reg to memref&lt;6x2xf64&gt;&#92;n      %1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %B_1 = builtin.unrealized_conversion_cast %1 : !riscv.reg to memref&lt;2x7xf64&gt;&#92;n      %2 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %C_1 = builtin.unrealized_conversion_cast %2 : !riscv.reg to memref&lt;6x7xf64&gt;&#92;n      %3 = arith.constant 6 : index&#92;n      %4 = arith.constant 7 : index&#92;n      %5 = arith.constant 2 : index&#92;n      %6 = arith.constant 0 : index&#92;n      %7 = arith.constant 1 : index&#92;n      scf.for %8 = %6 to %3 step %7 {&#92;n        scf.for %9 = %6 to %4 step %7 {&#92;n          scf.for %10 = %6 to %5 step %7 {&#92;n            %A_2 = builtin.unrealized_conversion_cast %A_1 : memref&lt;6x2xf64&gt; to !riscv.reg&#92;n            %11 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n            %12 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n            %pointer_dim_stride = riscv.li 2 : !riscv.reg&#92;n            %pointer_dim_offset = riscv.mul %11, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset = riscv.add %pointer_dim_offset, %12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer = riscv.add %A_2, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %a = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 2)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %a_1 = builtin.unrealized_conversion_cast %a : !riscv.freg to f64&#92;n            %B_2 = builtin.unrealized_conversion_cast %B_1 : memref&lt;2x7xf64&gt; to !riscv.reg&#92;n            %13 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n            %14 = builtin.unrealized_conversion_cast %9 : index to !riscv.reg&#92;n            %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_1 = riscv.mul %13, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %14 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_1 = riscv.add %B_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %b = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (2, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %b_1 = builtin.unrealized_conversion_cast %b : !riscv.freg to f64&#92;n            %C_2 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n            %15 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n            %16 = builtin.unrealized_conversion_cast %9 : index to !riscv.reg&#92;n            %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_2 = riscv.mul %15, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %16 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_2 = riscv.add %C_2, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %acc_old = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %acc_old_1 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n            %prod = arith.mulf %a_1, %b_1 : f64&#92;n            %acc_new = arith.addf %acc_old_1, %prod : f64&#92;n            %acc_new_1 = builtin.unrealized_conversion_cast %acc_new : f64 to !riscv.freg&#92;n            %C_3 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n            %17 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n            %18 = builtin.unrealized_conversion_cast %9 : index to !riscv.reg&#92;n            %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_3 = riscv.mul %17, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %18 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_3 = riscv.add %C_3, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            riscv.fsd %offset_pointer_3, %acc_new_1, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          }&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-arith-to-riscv</span></div><div><span></span></div><div><marimo-ui-element object-id='emfo-3' random-id='91b0e1d9-9d92-62af-2c8d-0e44e71e43a6'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %0 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %A_1 = builtin.unrealized_conversion_cast %0 : !riscv.reg to memref&lt;6x2xf64&gt;&#92;n      %1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %B_1 = builtin.unrealized_conversion_cast %1 : !riscv.reg to memref&lt;2x7xf64&gt;&#92;n      %2 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %C_1 = builtin.unrealized_conversion_cast %2 : !riscv.reg to memref&lt;6x7xf64&gt;&#92;n      %3 = riscv.li 6 : !riscv.reg&#92;n      %4 = builtin.unrealized_conversion_cast %3 : !riscv.reg to index&#92;n      %5 = riscv.li 7 : !riscv.reg&#92;n      %6 = builtin.unrealized_conversion_cast %5 : !riscv.reg to index&#92;n      %7 = riscv.li 2 : !riscv.reg&#92;n      %8 = builtin.unrealized_conversion_cast %7 : !riscv.reg to index&#92;n      %9 = riscv.li 0 : !riscv.reg&#92;n      %10 = builtin.unrealized_conversion_cast %9 : !riscv.reg to index&#92;n      %11 = riscv.li 1 : !riscv.reg&#92;n      %12 = builtin.unrealized_conversion_cast %11 : !riscv.reg to index&#92;n      scf.for %13 = %10 to %4 step %12 {&#92;n        scf.for %14 = %10 to %6 step %12 {&#92;n          scf.for %15 = %10 to %8 step %12 {&#92;n            %A_2 = builtin.unrealized_conversion_cast %A_1 : memref&lt;6x2xf64&gt; to !riscv.reg&#92;n            %16 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n            %17 = builtin.unrealized_conversion_cast %15 : index to !riscv.reg&#92;n            %pointer_dim_stride = riscv.li 2 : !riscv.reg&#92;n            %pointer_dim_offset = riscv.mul %16, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset = riscv.add %pointer_dim_offset, %17 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer = riscv.add %A_2, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %a = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 2)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %a_1 = builtin.unrealized_conversion_cast %a : !riscv.freg to f64&#92;n            %B_2 = builtin.unrealized_conversion_cast %B_1 : memref&lt;2x7xf64&gt; to !riscv.reg&#92;n            %18 = builtin.unrealized_conversion_cast %15 : index to !riscv.reg&#92;n            %19 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n            %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_1 = riscv.mul %18, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %19 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_1 = riscv.add %B_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %b = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (2, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %b_1 = builtin.unrealized_conversion_cast %b : !riscv.freg to f64&#92;n            %C_2 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n            %20 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n            %21 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n            %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_2 = riscv.mul %20, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %21 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_2 = riscv.add %C_2, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %acc_old = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %acc_old_1 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n            %prod = builtin.unrealized_conversion_cast %a_1 : f64 to !riscv.freg&#92;n            %prod_1 = builtin.unrealized_conversion_cast %b_1 : f64 to !riscv.freg&#92;n            %prod_2 = riscv.fmul.d %prod, %prod_1 : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_3 = builtin.unrealized_conversion_cast %prod_2 : !riscv.freg to f64&#92;n            %acc_new = builtin.unrealized_conversion_cast %acc_old_1 : f64 to !riscv.freg&#92;n            %acc_new_1 = builtin.unrealized_conversion_cast %prod_3 : f64 to !riscv.freg&#92;n            %acc_new_2 = riscv.fadd.d %acc_new, %acc_new_1 : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = builtin.unrealized_conversion_cast %acc_new_2 : !riscv.freg to f64&#92;n            %acc_new_4 = builtin.unrealized_conversion_cast %acc_new_3 : f64 to !riscv.freg&#92;n            %C_3 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n            %22 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n            %23 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n            %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_3 = riscv.mul %22, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %23 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_3 = riscv.add %C_3, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            riscv.fsd %offset_pointer_3, %acc_new_4, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          }&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-scf-to-riscv-scf</span></div><div><span></span></div><div><marimo-ui-element object-id='emfo-4' random-id='d56f0350-8c45-9ce2-67f4-8ad54d0b0d1a'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %0 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %A_1 = builtin.unrealized_conversion_cast %0 : !riscv.reg to memref&lt;6x2xf64&gt;&#92;n      %1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %B_1 = builtin.unrealized_conversion_cast %1 : !riscv.reg to memref&lt;2x7xf64&gt;&#92;n      %2 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %C_1 = builtin.unrealized_conversion_cast %2 : !riscv.reg to memref&lt;6x7xf64&gt;&#92;n      %3 = riscv.li 6 : !riscv.reg&#92;n      %4 = builtin.unrealized_conversion_cast %3 : !riscv.reg to index&#92;n      %5 = riscv.li 7 : !riscv.reg&#92;n      %6 = builtin.unrealized_conversion_cast %5 : !riscv.reg to index&#92;n      %7 = riscv.li 2 : !riscv.reg&#92;n      %8 = builtin.unrealized_conversion_cast %7 : !riscv.reg to index&#92;n      %9 = riscv.li 0 : !riscv.reg&#92;n      %10 = builtin.unrealized_conversion_cast %9 : !riscv.reg to index&#92;n      %11 = riscv.li 1 : !riscv.reg&#92;n      %12 = builtin.unrealized_conversion_cast %11 : !riscv.reg to index&#92;n      %13 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n      %14 = builtin.unrealized_conversion_cast %4 : index to !riscv.reg&#92;n      %15 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n      riscv_scf.for %16 : !riscv.reg  = %13 to %14 step %15 {&#92;n        %17 = builtin.unrealized_conversion_cast %16 : !riscv.reg to index&#92;n        %18 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n        %19 = builtin.unrealized_conversion_cast %6 : index to !riscv.reg&#92;n        %20 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n        riscv_scf.for %21 : !riscv.reg  = %18 to %19 step %20 {&#92;n          %22 = builtin.unrealized_conversion_cast %21 : !riscv.reg to index&#92;n          %23 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n          %24 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n          %25 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n          riscv_scf.for %26 : !riscv.reg  = %23 to %24 step %25 {&#92;n            %27 = builtin.unrealized_conversion_cast %26 : !riscv.reg to index&#92;n            %A_2 = builtin.unrealized_conversion_cast %A_1 : memref&lt;6x2xf64&gt; to !riscv.reg&#92;n            %28 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n            %29 = builtin.unrealized_conversion_cast %27 : index to !riscv.reg&#92;n            %pointer_dim_stride = riscv.li 2 : !riscv.reg&#92;n            %pointer_dim_offset = riscv.mul %28, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset = riscv.add %pointer_dim_offset, %29 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer = riscv.add %A_2, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %a = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 2)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %a_1 = builtin.unrealized_conversion_cast %a : !riscv.freg to f64&#92;n            %B_2 = builtin.unrealized_conversion_cast %B_1 : memref&lt;2x7xf64&gt; to !riscv.reg&#92;n            %30 = builtin.unrealized_conversion_cast %27 : index to !riscv.reg&#92;n            %31 = builtin.unrealized_conversion_cast %22 : index to !riscv.reg&#92;n            %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_1 = riscv.mul %30, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %31 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_1 = riscv.add %B_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %b = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (2, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %b_1 = builtin.unrealized_conversion_cast %b : !riscv.freg to f64&#92;n            %C_2 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n            %32 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n            %33 = builtin.unrealized_conversion_cast %22 : index to !riscv.reg&#92;n            %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_2 = riscv.mul %32, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %33 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_2 = riscv.add %C_2, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %acc_old = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %acc_old_1 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n            %prod = builtin.unrealized_conversion_cast %a_1 : f64 to !riscv.freg&#92;n            %prod_1 = builtin.unrealized_conversion_cast %b_1 : f64 to !riscv.freg&#92;n            %prod_2 = riscv.fmul.d %prod, %prod_1 : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_3 = builtin.unrealized_conversion_cast %prod_2 : !riscv.freg to f64&#92;n            %acc_new = builtin.unrealized_conversion_cast %acc_old_1 : f64 to !riscv.freg&#92;n            %acc_new_1 = builtin.unrealized_conversion_cast %prod_3 : f64 to !riscv.freg&#92;n            %acc_new_2 = riscv.fadd.d %acc_new, %acc_new_1 : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = builtin.unrealized_conversion_cast %acc_new_2 : !riscv.freg to f64&#92;n            %acc_new_4 = builtin.unrealized_conversion_cast %acc_new_3 : f64 to !riscv.freg&#92;n            %C_3 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n            %34 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n            %35 = builtin.unrealized_conversion_cast %22 : index to !riscv.reg&#92;n            %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_3 = riscv.mul %34, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %35 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_3 = riscv.add %C_3, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            riscv.fsd %offset_pointer_3, %acc_new_4, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          }&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>reconcile-unrealized-casts</span></div><div><span></span></div><div><marimo-ui-element object-id='emfo-5' random-id='35ce8841-4973-2d6c-4dca-bfb7001a9a8b'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %0 = riscv.li 6 : !riscv.reg&#92;n      %1 = riscv.li 7 : !riscv.reg&#92;n      %2 = riscv.li 2 : !riscv.reg&#92;n      %3 = riscv.li 0 : !riscv.reg&#92;n      %4 = riscv.li 1 : !riscv.reg&#92;n      riscv_scf.for %5 : !riscv.reg  = %3 to %0 step %4 {&#92;n        riscv_scf.for %6 : !riscv.reg  = %3 to %1 step %4 {&#92;n          riscv_scf.for %7 : !riscv.reg  = %3 to %2 step %4 {&#92;n            %pointer_dim_stride = riscv.li 2 : !riscv.reg&#92;n            %pointer_dim_offset = riscv.mul %5, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset = riscv.add %pointer_dim_offset, %7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer = riscv.add %A_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %a = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 2)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_1 = riscv.mul %7, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_1 = riscv.add %B_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %b = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (2, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_2 = riscv.mul %5, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %acc_old = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n            %prod = riscv.fmul.d %a, %b : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new = riscv.fadd.d %acc_old, %prod : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n            %pointer_dim_offset_3 = riscv.mul %5, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n            %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n            riscv.fsd %offset_pointer_3, %acc_new, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          }&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div></marimo-carousel>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "lower_to_riscv = PipelinePass(\n",
    "    [\n",
    "        convert_linalg_to_loops.ConvertLinalgToLoopsPass(),\n",
    "        convert_func_to_riscv_func.ConvertFuncToRiscvFuncPass(),\n",
    "        convert_memref_to_riscv.ConvertMemrefToRiscvPass(),\n",
    "        convert_arith_to_riscv.ConvertArithToRiscvPass(),\n",
    "        convert_scf_to_riscv_scf.ConvertScfToRiscvPass(),\n",
    "        reconcile_unrealized_casts.ReconcileUnrealizedCastsPass(),\n",
    "    ]\n",
    ")\n",
    "\n",
    "riscv_ctx, riscv_module, riscv_html = xmo.pipeline_html(\n",
    "    linalg_ctx, linalg_module, tuple((\"\", p) for p in lower_to_riscv.passes)\n",
    ")\n",
    "\n",
    "riscv_html"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "Hstk",
   "metadata": {},
   "source": [
    "#### Register allocation\n",
    "\n",
    "xDSL provides a register allocator for our RISC-V representation, that works on functions with structured control flow:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "nWHF",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<marimo-carousel ><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>riscv-allocate-registers</span></div><div><span></span></div><div><marimo-ui-element object-id='nWHF-0' random-id='9b4e2c24-9479-e1e6-c927-7d9b6e0d2648'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&lt;t5&gt;&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&lt;t3&gt;&#92;n      %0 = riscv.li 6 : !riscv.reg&lt;a3&gt;&#92;n      %1 = riscv.li 7 : !riscv.reg&lt;t0&gt;&#92;n      %2 = riscv.li 2 : !riscv.reg&lt;t2&gt;&#92;n      %3 = riscv.li 0 : !riscv.reg&lt;zero&gt;&#92;n      %4 = riscv.li 1 : !riscv.reg&lt;t1&gt;&#92;n      riscv_scf.for %5 : !riscv.reg&lt;t6&gt;  = %3 to %0 step %4 {&#92;n        riscv_scf.for %6 : !riscv.reg&lt;a4&gt;  = %3 to %1 step %4 {&#92;n          riscv_scf.for %7 : !riscv.reg&lt;a5&gt;  = %3 to %2 step %4 {&#92;n            %pointer_dim_stride = riscv.li 2 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset = riscv.mul %5, %pointer_dim_stride : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset = riscv.add %pointer_dim_offset, %7 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a5&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer = riscv.add %A_1, %scaled_pointer_offset : (!riscv.reg&lt;t5&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %a = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 2)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft1&gt;&#92;n            %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset_1 = riscv.mul %7, %pointer_dim_stride_1 : (!riscv.reg&lt;a5&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %6 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element_1 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer_1 = riscv.add %B_1, %scaled_pointer_offset_1 : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %b = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (2, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft2&gt;&#92;n            %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset_2 = riscv.mul %5, %pointer_dim_stride_2 : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %6 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element_2 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg&lt;t3&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %acc_old = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft0&gt;&#92;n            %prod = riscv.fmul.d %a, %b : (!riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft2&gt;) -&gt; !riscv.freg&lt;ft1&gt;&#92;n            %acc_new = riscv.fadd.d %acc_old, %prod : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;) -&gt; !riscv.freg&lt;ft0&gt;&#92;n            %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset_3 = riscv.mul %5, %pointer_dim_stride_3 : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %6 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element_3 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg&lt;t3&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            riscv.fsd %offset_pointer_3, %acc_new, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.freg&lt;ft0&gt;) -&gt; ()&#92;n          }&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize</span></div><div><span></span></div><div><marimo-ui-element object-id='nWHF-1' random-id='7118e364-7709-7749-527e-ecfaa79ac9aa'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&lt;t5&gt;&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&lt;t3&gt;&#92;n      %0 = riscv.li 6 : !riscv.reg&lt;a3&gt;&#92;n      %1 = riscv.li 7 : !riscv.reg&lt;t0&gt;&#92;n      %2 = riscv.li 2 : !riscv.reg&lt;t2&gt;&#92;n      %3 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %4 = riscv.li 1 : !riscv.reg&lt;t1&gt;&#92;n      riscv_scf.for %5 : !riscv.reg&lt;t6&gt;  = %3 to %0 step %4 {&#92;n        riscv_scf.for %6 : !riscv.reg&lt;a4&gt;  = %3 to %1 step %4 {&#92;n          riscv_scf.for %7 : !riscv.reg&lt;a5&gt;  = %3 to %2 step %4 {&#92;n            %pointer_dim_stride = riscv.li 2 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset = riscv.mul %5, %pointer_dim_stride : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset = riscv.add %pointer_dim_offset, %7 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a5&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer = riscv.add %A_1, %scaled_pointer_offset : (!riscv.reg&lt;t5&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %a = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 2)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft1&gt;&#92;n            %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset_1 = riscv.mul %7, %pointer_dim_stride_1 : (!riscv.reg&lt;a5&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %6 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element_1 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer_1 = riscv.add %B_1, %scaled_pointer_offset_1 : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %b = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (2, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft2&gt;&#92;n            %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset_2 = riscv.mul %5, %pointer_dim_stride_2 : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %6 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element_2 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg&lt;t3&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %acc_old = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft0&gt;&#92;n            %prod = riscv.fmul.d %a, %b : (!riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft2&gt;) -&gt; !riscv.freg&lt;ft1&gt;&#92;n            %acc_new = riscv.fadd.d %acc_old, %prod : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;) -&gt; !riscv.freg&lt;ft0&gt;&#92;n            %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n            %pointer_dim_offset_3 = riscv.mul %5, %pointer_dim_stride_3 : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %6 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %bytes_per_element_3 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n            %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg&lt;t3&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n            riscv.fsd %offset_pointer_3, %acc_new, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.freg&lt;ft0&gt;) -&gt; ()&#92;n          }&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div></marimo-carousel>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "allocate_registers = PipelinePass(\n",
    "    [\n",
    "        RISCVRegisterAllocation(),\n",
    "        CanonicalizePass(),\n",
    "    ]\n",
    ")\n",
    "\n",
    "regalloc_ctx, regalloc_module, regalloc_html = xmo.pipeline_html(\n",
    "    riscv_ctx, riscv_module, tuple((\"\", p) for p in allocate_registers.passes),\n",
    ")\n",
    "\n",
    "regalloc_html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "iLit",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<marimo-carousel ><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-riscv-scf-to-riscv-cf,canonicalize</span></div><div><span></span></div><div><marimo-ui-element object-id='iLit-0' random-id='82dc4c8e-36b5-229a-acf5-e81e71316269'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&lt;t5&gt;&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&lt;t3&gt;&#92;n      %0 = riscv.li 6 : !riscv.reg&lt;a3&gt;&#92;n      %1 = riscv.li 7 : !riscv.reg&lt;t0&gt;&#92;n      %2 = riscv.li 2 : !riscv.reg&lt;t2&gt;&#92;n      %3 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %4 = riscv.mv %3 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&lt;t6&gt;&#92;n      riscv_cf.branch ^0(%4 : !riscv.reg&lt;t6&gt;) attributes {comment = &#92;&quot;Constant folded riscv_cf.bge&#92;&quot;}&#92;n    ^0(%5 : !riscv.reg&lt;t6&gt;):&#92;n      riscv.label &#92;&quot;scf_body_2_for&#92;&quot;&#92;n      %6 = riscv.mv %3 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&lt;a4&gt;&#92;n      riscv_cf.branch ^1(%6 : !riscv.reg&lt;a4&gt;) attributes {comment = &#92;&quot;Constant folded riscv_cf.bge&#92;&quot;}&#92;n    ^1(%7 : !riscv.reg&lt;a4&gt;):&#92;n      riscv.label &#92;&quot;scf_body_1_for&#92;&quot;&#92;n      %8 = riscv.mv %3 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&lt;a5&gt;&#92;n      riscv_cf.branch ^2(%8 : !riscv.reg&lt;a5&gt;) attributes {comment = &#92;&quot;Constant folded riscv_cf.bge&#92;&quot;}&#92;n    ^2(%9 : !riscv.reg&lt;a5&gt;):&#92;n      riscv.label &#92;&quot;scf_body_0_for&#92;&quot;&#92;n      %pointer_dim_stride = riscv.li 2 : !riscv.reg&lt;a6&gt;&#92;n      %pointer_dim_offset = riscv.mul %5, %pointer_dim_stride : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %pointer_offset = riscv.add %pointer_dim_offset, %9 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a5&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %bytes_per_element = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n      %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %offset_pointer = riscv.add %A_1, %scaled_pointer_offset : (!riscv.reg&lt;t5&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %a = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 2)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft1&gt;&#92;n      %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n      %pointer_dim_offset_1 = riscv.mul %9, %pointer_dim_stride_1 : (!riscv.reg&lt;a5&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %7 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %bytes_per_element_1 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n      %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %offset_pointer_1 = riscv.add %B_1, %scaled_pointer_offset_1 : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %b = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (2, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft2&gt;&#92;n      %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n      %pointer_dim_offset_2 = riscv.mul %5, %pointer_dim_stride_2 : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %7 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %bytes_per_element_2 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n      %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg&lt;t3&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %acc_old = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;) -&gt; !riscv.freg&lt;ft0&gt;&#92;n      %prod = riscv.fmul.d %a, %b : (!riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft2&gt;) -&gt; !riscv.freg&lt;ft1&gt;&#92;n      %acc_new = riscv.fadd.d %acc_old, %prod : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;) -&gt; !riscv.freg&lt;ft0&gt;&#92;n      %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&lt;a6&gt;&#92;n      %pointer_dim_offset_3 = riscv.mul %5, %pointer_dim_stride_3 : (!riscv.reg&lt;t6&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %7 : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %bytes_per_element_3 = riscv.li 8 : !riscv.reg&lt;a7&gt;&#92;n      %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.reg&lt;a7&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg&lt;t3&gt;, !riscv.reg&lt;a6&gt;) -&gt; !riscv.reg&lt;a6&gt;&#92;n      riscv.fsd %offset_pointer_3, %acc_new, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;a6&gt;, !riscv.freg&lt;ft0&gt;) -&gt; ()&#92;n      %10 = riscv.addi %9, 1 : (!riscv.reg&lt;a5&gt;) -&gt; !riscv.reg&lt;a5&gt;&#92;n      riscv_cf.blt %10 : !riscv.reg&lt;a5&gt;, %2 : !riscv.reg&lt;t2&gt;, ^2(%10 : !riscv.reg&lt;a5&gt;), ^3(%10 : !riscv.reg&lt;a5&gt;)&#92;n    ^3(%11 : !riscv.reg&lt;a5&gt;):&#92;n      riscv.label &#92;&quot;scf_body_end_0_for&#92;&quot;&#92;n      %12 = riscv.addi %7, 1 : (!riscv.reg&lt;a4&gt;) -&gt; !riscv.reg&lt;a4&gt;&#92;n      riscv_cf.blt %12 : !riscv.reg&lt;a4&gt;, %1 : !riscv.reg&lt;t0&gt;, ^1(%12 : !riscv.reg&lt;a4&gt;), ^4(%12 : !riscv.reg&lt;a4&gt;)&#92;n    ^4(%13 : !riscv.reg&lt;a4&gt;):&#92;n      riscv.label &#92;&quot;scf_body_end_1_for&#92;&quot;&#92;n      %14 = riscv.addi %5, 1 : (!riscv.reg&lt;t6&gt;) -&gt; !riscv.reg&lt;t6&gt;&#92;n      riscv_cf.blt %14 : !riscv.reg&lt;t6&gt;, %0 : !riscv.reg&lt;a3&gt;, ^0(%14 : !riscv.reg&lt;t6&gt;), ^5(%14 : !riscv.reg&lt;t6&gt;)&#92;n    ^5(%15 : !riscv.reg&lt;t6&gt;):&#92;n      riscv.label &#92;&quot;scf_body_end_2_for&#92;&quot;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div></marimo-carousel>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "lower_to_asm = PipelinePass(\n",
    "    [\n",
    "        ConvertRiscvScfToRiscvCfPass(),\n",
    "        CanonicalizePass(),\n",
    "    ]\n",
    ")\n",
    "\n",
    "riscv_asm_ctx, riscv_asm_module, assembly_html = xmo.pipeline_html(\n",
    "    regalloc_ctx, regalloc_module, ((\"\", lower_to_asm),),\n",
    ")\n",
    "\n",
    "assembly_html"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ZHCJ",
   "metadata": {},
   "source": [
    "This representation of the program in xDSL corresponds ~1:1 to RISC-V assembly, and we can use a helper function to print that out."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ROlb",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\"><strong>RISC-V Assembly:</strong></span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='ROlb-0' random-id='f5b78cc7-e6b3-c944-cb32-3e357922bac2'><marimo-code-editor data-initial-value='&quot;.text&#92;n.globl matmul&#92;n.p2align 2&#92;nmatmul:&#92;n    mv t5, a0&#92;n    mv t4, a1&#92;n    mv t3, a2&#92;n    li a3, 6&#92;n    li t0, 7&#92;n    li t2, 2&#92;n    mv t6, zero&#92;n    # Constant folded riscv_cf.bge&#92;nscf_body_2_for:&#92;n    mv a4, zero&#92;n    # Constant folded riscv_cf.bge&#92;nscf_body_1_for:&#92;n    mv a5, zero&#92;n    # Constant folded riscv_cf.bge&#92;nscf_body_0_for:&#92;n    li a6, 2&#92;n    mul a6, t6, a6&#92;n    add a6, a6, a5&#92;n    li a7, 8&#92;n    mul a6, a6, a7                               # multiply by element size&#92;n    add a6, t5, a6&#92;n    fld ft1, 0(a6)                               # load double from memref of shape (6, 2)&#92;n    li a6, 7&#92;n    mul a6, a5, a6&#92;n    add a6, a6, a4&#92;n    li a7, 8&#92;n    mul a6, a6, a7                               # multiply by element size&#92;n    add a6, t4, a6&#92;n    fld ft2, 0(a6)                               # load double from memref of shape (2, 7)&#92;n    li a6, 7&#92;n    mul a6, t6, a6&#92;n    add a6, a6, a4&#92;n    li a7, 8&#92;n    mul a6, a6, a7                               # multiply by element size&#92;n    add a6, t3, a6&#92;n    fld ft0, 0(a6)                               # load double from memref of shape (6, 7)&#92;n    fmul.d ft1, ft1, ft2&#92;n    fadd.d ft0, ft0, ft1&#92;n    li a6, 7&#92;n    mul a6, t6, a6&#92;n    add a6, a6, a4&#92;n    li a7, 8&#92;n    mul a6, a6, a7                               # multiply by element size&#92;n    add a6, t3, a6&#92;n    fsd ft0, 0(a6)                               # store double value to memref of shape (6, 7)&#92;n    addi a5, a5, 1&#92;n    blt a5, t2, scf_body_0_for&#92;nscf_body_end_0_for:&#92;n    addi a4, a4, 1&#92;n    blt a4, t0, scf_body_1_for&#92;nscf_body_end_1_for:&#92;n    addi t6, t6, 1&#92;n    blt t6, a3, scf_body_2_for&#92;nscf_body_end_2_for:&#92;n    ret&#92;n&quot;' data-label='null' data-language='&quot;python&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></span></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "riscv_asm = riscv_code(riscv_asm_module)\n",
    "\n",
    "mo.md(f\"\"\"\\\n",
    "**RISC-V Assembly:**\n",
    "\n",
    "{xmo.asm_html(riscv_asm)}\n",
    "\"\"\"\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "qnkX",
   "metadata": {},
   "source": [
    "### Compiling to Snitch\n",
    "\n",
    "xDSL is also capable of targeting Snitch, and making use of its streaming registers and fixed-repetition loop. We use a different lowering flow from the linalg.generic representation to represent a high-level, structured, but Snitch-specific representation of the code:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "TqIu",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<marimo-carousel ><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-linalg-to-memref-stream</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-0' random-id='a8aa7158-2b70-e525-bc67-f831cbc84759'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 7, 2],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d1)&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b : f64&#92;n      %acc_new = arith.addf %acc_old, %prod : f64&#92;n      memref_stream.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>arith-add-fastmath</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-1' random-id='a9f25336-83f4-a9a9-48a6-39d015b52908'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 7, 2],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d1)&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (1)</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-2' random-id='17e8392a-55ce-e5db-9e87-e04ca2086977'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 7, 2],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d1)&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>memref-stream-infer-fill</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-3' random-id='3c20592f-c04a-96c4-f3b6-3fe1d1843324'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 7, 2],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d1)&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>memref-stream-unnest-out-parameters</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-4' random-id='ce7ae7f6-3982-0cff-4f77-a665ac3c5640'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 7, 2],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;,&#92;n        affine_map&lt;(d0, d1) -&gt; (d0, d1)&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>memref-stream-fold-fill</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-5' random-id='0bd4a990-0640-be0f-25b8-fd4b32fa2de8'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 7, 2],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;,&#92;n        affine_map&lt;(d0, d1) -&gt; (d0, d1)&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>memref-stream-generalize-fill</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-6' random-id='9c7c7377-79a2-8903-fbe3-3b243eae0032'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 7, 2],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d2, d1)&gt;,&#92;n        affine_map&lt;(d0, d1) -&gt; (d0, d1)&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %b : f64, %acc_old : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new : f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>memref-stream-interleave</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-7' random-id='74962764-12a4-def0-c4bb-b7a9d98868dd'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 1, 2, 7],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, ((d1 * 7) + d2))&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;, &#92;&quot;interleaved&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %a_1 : f64, %a_2 : f64, %a_3 : f64, %a_4 : f64, %a_5 : f64, %a_6 : f64, %b : f64, %b_1 : f64, %b_2 : f64, %b_3 : f64, %b_4 : f64, %b_5 : f64, %b_6 : f64, %acc_old : f64, %acc_old_1 : f64, %acc_old_2 : f64, %acc_old_3 : f64, %acc_old_4 : f64, %acc_old_5 : f64, %acc_old_6 : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n      %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n      %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n      %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n      %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n      %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>memref-stream-tile-outer-loops{target_rank=4}</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-8' random-id='935f2b0a-a138-4ddc-e2d9-de5d6a18ce4c'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.generic {&#92;n      bounds = [6, 1, 2, 7],&#92;n      indexing_maps = [&#92;n        affine_map&lt;(d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        affine_map&lt;(d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;,&#92;n        affine_map&lt;(d0, d1, d2) -&gt; (d0, ((d1 * 7) + d2))&gt;&#92;n      ],&#92;n      iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;, &#92;&quot;interleaved&#92;&quot;]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n    ^0(%a : f64, %a_1 : f64, %a_2 : f64, %a_3 : f64, %a_4 : f64, %a_5 : f64, %a_6 : f64, %b : f64, %b_1 : f64, %b_2 : f64, %b_3 : f64, %b_4 : f64, %b_5 : f64, %b_6 : f64, %acc_old : f64, %acc_old_1 : f64, %acc_old_2 : f64, %acc_old_3 : f64, %acc_old_4 : f64, %acc_old_5 : f64, %acc_old_6 : f64):&#92;n      %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n      %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n      %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n      %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n      %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n      %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n      %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n      %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n      %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n      %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n      memref_stream.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>memref-streamify</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-9' random-id='624c69b6-b244-45a7-b7e5-848131c681ec'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      memref_stream.generic {&#92;n        bounds = [6, 1, 2, 7],&#92;n        indexing_maps = [&#92;n          affine_map&lt;(d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n          affine_map&lt;(d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;,&#92;n          affine_map&lt;(d0, d1, d2) -&gt; (d0, ((d1 * 7) + d2))&gt;&#92;n        ],&#92;n        iterator_types = [&#92;&quot;parallel&#92;&quot;, &#92;&quot;parallel&#92;&quot;, &#92;&quot;reduction&#92;&quot;, &#92;&quot;interleaved&#92;&quot;]&#92;n      } ins(%0, %1 : !memref_stream.readable&lt;f64&gt;, !memref_stream.readable&lt;f64&gt;) outs(%C : memref&lt;6x7xf64&gt;) {&#92;n      ^1(%a : f64, %a_1 : f64, %a_2 : f64, %a_3 : f64, %a_4 : f64, %a_5 : f64, %a_6 : f64, %b : f64, %b_1 : f64, %b_2 : f64, %b_3 : f64, %b_4 : f64, %b_5 : f64, %b_6 : f64, %acc_old : f64, %acc_old_1 : f64, %acc_old_2 : f64, %acc_old_3 : f64, %acc_old_4 : f64, %acc_old_5 : f64, %acc_old_6 : f64):&#92;n        %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n        %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n        %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n        %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n        %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n        %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n        %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n        %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n        %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n        %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n        %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n        %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n        %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n        %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n        memref_stream.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-memref-stream-to-loops</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-10' random-id='25c73c44-3e75-c3b4-664f-a6637e8f8095'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 1 : index&#92;n      %11 = arith.constant 2 : index&#92;n      %12 = arith.constant 0 : index&#92;n      %13 = arith.constant 1 : index&#92;n      scf.for %14 = %12 to %9 step %13 {&#92;n        scf.for %15 = %12 to %10 step %13 {&#92;n          %16 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %2)&#92;n          %17 = memref.load %C[%14, %16] : memref&lt;6x7xf64&gt;&#92;n          %18 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %3)&#92;n          %19 = memref.load %C[%14, %18] : memref&lt;6x7xf64&gt;&#92;n          %20 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %4)&#92;n          %21 = memref.load %C[%14, %20] : memref&lt;6x7xf64&gt;&#92;n          %22 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %5)&#92;n          %23 = memref.load %C[%14, %22] : memref&lt;6x7xf64&gt;&#92;n          %24 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %6)&#92;n          %25 = memref.load %C[%14, %24] : memref&lt;6x7xf64&gt;&#92;n          %26 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %7)&#92;n          %27 = memref.load %C[%14, %26] : memref&lt;6x7xf64&gt;&#92;n          %28 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %8)&#92;n          %29 = memref.load %C[%14, %28] : memref&lt;6x7xf64&gt;&#92;n          %30, %31, %32, %33, %34, %35, %36 = scf.for %37 = %12 to %11 step %13 iter_args(%acc_old = %17, %acc_old_1 = %19, %acc_old_2 = %21, %acc_old_3 = %23, %acc_old_4 = %25, %acc_old_5 = %27, %acc_old_6 = %29) -&gt; (f64, f64, f64, f64, f64, f64, f64) {&#92;n            %a = memref_stream.read from %0 : f64&#92;n            %a_1 = memref_stream.read from %0 : f64&#92;n            %a_2 = memref_stream.read from %0 : f64&#92;n            %a_3 = memref_stream.read from %0 : f64&#92;n            %a_4 = memref_stream.read from %0 : f64&#92;n            %a_5 = memref_stream.read from %0 : f64&#92;n            %a_6 = memref_stream.read from %0 : f64&#92;n            %b = memref_stream.read from %1 : f64&#92;n            %b_1 = memref_stream.read from %1 : f64&#92;n            %b_2 = memref_stream.read from %1 : f64&#92;n            %b_3 = memref_stream.read from %1 : f64&#92;n            %b_4 = memref_stream.read from %1 : f64&#92;n            %b_5 = memref_stream.read from %1 : f64&#92;n            %b_6 = memref_stream.read from %1 : f64&#92;n            %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n            %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n            %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n            %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n            %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n            %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n            %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n            %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n            %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n            %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n            %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n            %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n            %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n            %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n            scf.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n          }&#92;n          %38 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %2)&#92;n          memref.store %30, %C[%14, %38] : memref&lt;6x7xf64&gt;&#92;n          %39 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %3)&#92;n          memref.store %31, %C[%14, %39] : memref&lt;6x7xf64&gt;&#92;n          %40 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %4)&#92;n          memref.store %32, %C[%14, %40] : memref&lt;6x7xf64&gt;&#92;n          %41 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %5)&#92;n          memref.store %33, %C[%14, %41] : memref&lt;6x7xf64&gt;&#92;n          %42 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %6)&#92;n          memref.store %34, %C[%14, %42] : memref&lt;6x7xf64&gt;&#92;n          %43 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %7)&#92;n          memref.store %35, %C[%14, %43] : memref&lt;6x7xf64&gt;&#92;n          %44 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%15, %8)&#92;n          memref.store %36, %C[%14, %44] : memref&lt;6x7xf64&gt;&#92;n        }&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (2)</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-11' random-id='e4855aa1-016b-6287-b008-05cca7f36ae9'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 2 : index&#92;n      %11 = arith.constant 0 : index&#92;n      %12 = arith.constant 1 : index&#92;n      scf.for %13 = %11 to %9 step %12 {&#92;n        %14 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        %15 = memref.load %C[%13, %14] : memref&lt;6x7xf64&gt;&#92;n        %16 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        %17 = memref.load %C[%13, %16] : memref&lt;6x7xf64&gt;&#92;n        %18 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        %19 = memref.load %C[%13, %18] : memref&lt;6x7xf64&gt;&#92;n        %20 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        %21 = memref.load %C[%13, %20] : memref&lt;6x7xf64&gt;&#92;n        %22 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        %23 = memref.load %C[%13, %22] : memref&lt;6x7xf64&gt;&#92;n        %24 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        %25 = memref.load %C[%13, %24] : memref&lt;6x7xf64&gt;&#92;n        %26 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        %27 = memref.load %C[%13, %26] : memref&lt;6x7xf64&gt;&#92;n        %28, %29, %30, %31, %32, %33, %34 = scf.for %35 = %11 to %10 step %12 iter_args(%acc_old = %15, %acc_old_1 = %17, %acc_old_2 = %19, %acc_old_3 = %21, %acc_old_4 = %23, %acc_old_5 = %25, %acc_old_6 = %27) -&gt; (f64, f64, f64, f64, f64, f64, f64) {&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n          %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n          %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n          %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n          %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n          %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n          %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n          %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n          scf.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n        }&#92;n        %36 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        memref.store %28, %C[%13, %36] : memref&lt;6x7xf64&gt;&#92;n        %37 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        memref.store %29, %C[%13, %37] : memref&lt;6x7xf64&gt;&#92;n        %38 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        memref.store %30, %C[%13, %38] : memref&lt;6x7xf64&gt;&#92;n        %39 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        memref.store %31, %C[%13, %39] : memref&lt;6x7xf64&gt;&#92;n        %40 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        memref.store %32, %C[%13, %40] : memref&lt;6x7xf64&gt;&#92;n        %41 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        memref.store %33, %C[%13, %41] : memref&lt;6x7xf64&gt;&#92;n        %42 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        memref.store %34, %C[%13, %42] : memref&lt;6x7xf64&gt;&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>scf-for-loop-flatten</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-12' random-id='e2add909-c521-bf2d-dc45-d539c03f3538'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 2 : index&#92;n      %11 = arith.constant 0 : index&#92;n      %12 = arith.constant 1 : index&#92;n      scf.for %13 = %11 to %9 step %12 {&#92;n        %14 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        %15 = memref.load %C[%13, %14] : memref&lt;6x7xf64&gt;&#92;n        %16 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        %17 = memref.load %C[%13, %16] : memref&lt;6x7xf64&gt;&#92;n        %18 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        %19 = memref.load %C[%13, %18] : memref&lt;6x7xf64&gt;&#92;n        %20 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        %21 = memref.load %C[%13, %20] : memref&lt;6x7xf64&gt;&#92;n        %22 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        %23 = memref.load %C[%13, %22] : memref&lt;6x7xf64&gt;&#92;n        %24 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        %25 = memref.load %C[%13, %24] : memref&lt;6x7xf64&gt;&#92;n        %26 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        %27 = memref.load %C[%13, %26] : memref&lt;6x7xf64&gt;&#92;n        %28, %29, %30, %31, %32, %33, %34 = scf.for %35 = %11 to %10 step %12 iter_args(%acc_old = %15, %acc_old_1 = %17, %acc_old_2 = %19, %acc_old_3 = %21, %acc_old_4 = %23, %acc_old_5 = %25, %acc_old_6 = %27) -&gt; (f64, f64, f64, f64, f64, f64, f64) {&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n          %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n          %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n          %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n          %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n          %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n          %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n          %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n          scf.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n        }&#92;n        %36 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        memref.store %28, %C[%13, %36] : memref&lt;6x7xf64&gt;&#92;n        %37 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        memref.store %29, %C[%13, %37] : memref&lt;6x7xf64&gt;&#92;n        %38 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        memref.store %30, %C[%13, %38] : memref&lt;6x7xf64&gt;&#92;n        %39 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        memref.store %31, %C[%13, %39] : memref&lt;6x7xf64&gt;&#92;n        %40 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        memref.store %32, %C[%13, %40] : memref&lt;6x7xf64&gt;&#92;n        %41 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        memref.store %33, %C[%13, %41] : memref&lt;6x7xf64&gt;&#92;n        %42 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        memref.store %34, %C[%13, %42] : memref&lt;6x7xf64&gt;&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (3)</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-13' random-id='3805f907-6cd6-6193-c746-8f591b494e15'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 2 : index&#92;n      %11 = arith.constant 0 : index&#92;n      %12 = arith.constant 1 : index&#92;n      scf.for %13 = %11 to %9 step %12 {&#92;n        %14 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        %15 = memref.load %C[%13, %14] : memref&lt;6x7xf64&gt;&#92;n        %16 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        %17 = memref.load %C[%13, %16] : memref&lt;6x7xf64&gt;&#92;n        %18 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        %19 = memref.load %C[%13, %18] : memref&lt;6x7xf64&gt;&#92;n        %20 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        %21 = memref.load %C[%13, %20] : memref&lt;6x7xf64&gt;&#92;n        %22 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        %23 = memref.load %C[%13, %22] : memref&lt;6x7xf64&gt;&#92;n        %24 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        %25 = memref.load %C[%13, %24] : memref&lt;6x7xf64&gt;&#92;n        %26 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        %27 = memref.load %C[%13, %26] : memref&lt;6x7xf64&gt;&#92;n        %28, %29, %30, %31, %32, %33, %34 = scf.for %35 = %11 to %10 step %12 iter_args(%acc_old = %15, %acc_old_1 = %17, %acc_old_2 = %19, %acc_old_3 = %21, %acc_old_4 = %23, %acc_old_5 = %25, %acc_old_6 = %27) -&gt; (f64, f64, f64, f64, f64, f64, f64) {&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n          %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n          %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n          %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n          %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n          %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n          %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n          %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n          scf.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n        }&#92;n        %36 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        memref.store %28, %C[%13, %36] : memref&lt;6x7xf64&gt;&#92;n        %37 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        memref.store %29, %C[%13, %37] : memref&lt;6x7xf64&gt;&#92;n        %38 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        memref.store %30, %C[%13, %38] : memref&lt;6x7xf64&gt;&#92;n        %39 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        memref.store %31, %C[%13, %39] : memref&lt;6x7xf64&gt;&#92;n        %40 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        memref.store %32, %C[%13, %40] : memref&lt;6x7xf64&gt;&#92;n        %41 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        memref.store %33, %C[%13, %41] : memref&lt;6x7xf64&gt;&#92;n        %42 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        memref.store %34, %C[%13, %42] : memref&lt;6x7xf64&gt;&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-memref-to-riscv</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-14' random-id='b227462c-f53d-4330-cdda-24ba2d06e8cf'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 2 : index&#92;n      %11 = arith.constant 0 : index&#92;n      %12 = arith.constant 1 : index&#92;n      scf.for %13 = %11 to %9 step %12 {&#92;n        %14 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        %C_1 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %15 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %16 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %15, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.add %pointer_dim_offset, %16 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %17 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %18 = builtin.unrealized_conversion_cast %17 : !riscv.freg to f64&#92;n        %19 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        %C_2 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %20 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %21 = builtin.unrealized_conversion_cast %19 : index to !riscv.reg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %20, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %21 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %22 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %23 = builtin.unrealized_conversion_cast %22 : !riscv.freg to f64&#92;n        %24 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        %C_3 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %25 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %26 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %25, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %26 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_3, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %27 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %28 = builtin.unrealized_conversion_cast %27 : !riscv.freg to f64&#92;n        %29 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        %C_4 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %30 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %31 = builtin.unrealized_conversion_cast %29 : index to !riscv.reg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %30, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %31 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_4, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %32 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %33 = builtin.unrealized_conversion_cast %32 : !riscv.freg to f64&#92;n        %34 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        %C_5 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %35 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %36 = builtin.unrealized_conversion_cast %34 : index to !riscv.reg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %35, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %36 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_5, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %37 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %38 = builtin.unrealized_conversion_cast %37 : !riscv.freg to f64&#92;n        %39 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        %C_6 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %40 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %41 = builtin.unrealized_conversion_cast %39 : index to !riscv.reg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %40, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %41 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_6, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %42 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %43 = builtin.unrealized_conversion_cast %42 : !riscv.freg to f64&#92;n        %44 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        %C_7 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %45 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %46 = builtin.unrealized_conversion_cast %44 : index to !riscv.reg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %45, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %46 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_7, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %47 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %48 = builtin.unrealized_conversion_cast %47 : !riscv.freg to f64&#92;n        %49, %50, %51, %52, %53, %54, %55 = scf.for %56 = %11 to %10 step %12 iter_args(%acc_old = %18, %acc_old_1 = %23, %acc_old_2 = %28, %acc_old_3 = %33, %acc_old_4 = %38, %acc_old_5 = %43, %acc_old_6 = %48) -&gt; (f64, f64, f64, f64, f64, f64, f64) {&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n          %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n          %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n          %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n          %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n          %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n          %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n          %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n          scf.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n        }&#92;n        %57 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %2)&#92;n        %58 = builtin.unrealized_conversion_cast %49 : f64 to !riscv.freg&#92;n        %C_8 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %59 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %60 = builtin.unrealized_conversion_cast %57 : index to !riscv.reg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %59, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %60 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_8, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %58, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %61 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %3)&#92;n        %62 = builtin.unrealized_conversion_cast %50 : f64 to !riscv.freg&#92;n        %C_9 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %63 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %64 = builtin.unrealized_conversion_cast %61 : index to !riscv.reg&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %63, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %64 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_9, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %62, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %65 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %4)&#92;n        %66 = builtin.unrealized_conversion_cast %51 : f64 to !riscv.freg&#92;n        %C_10 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %67 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %68 = builtin.unrealized_conversion_cast %65 : index to !riscv.reg&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %67, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %68 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_10, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %66, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %69 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %5)&#92;n        %70 = builtin.unrealized_conversion_cast %52 : f64 to !riscv.freg&#92;n        %C_11 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %71 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %72 = builtin.unrealized_conversion_cast %69 : index to !riscv.reg&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %71, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %72 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_11, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %70, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %73 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %6)&#92;n        %74 = builtin.unrealized_conversion_cast %53 : f64 to !riscv.freg&#92;n        %C_12 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %75 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %76 = builtin.unrealized_conversion_cast %73 : index to !riscv.reg&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %75, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %76 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_12, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %74, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %77 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %7)&#92;n        %78 = builtin.unrealized_conversion_cast %54 : f64 to !riscv.freg&#92;n        %C_13 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %79 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %80 = builtin.unrealized_conversion_cast %77 : index to !riscv.reg&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %79, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %80 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_13, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %78, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %81 = affine.apply affine_map&lt;(d0, d1) -&gt; (((d0 * 7) + d1))&gt; (%11, %8)&#92;n        %82 = builtin.unrealized_conversion_cast %55 : f64 to !riscv.freg&#92;n        %C_14 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %83 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %84 = builtin.unrealized_conversion_cast %81 : index to !riscv.reg&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %83, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %84 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_14, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %82, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>lower-affine</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-15' random-id='8eb22579-0cdb-1ca4-76ec-bdd68498e113'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 2 : index&#92;n      %11 = arith.constant 0 : index&#92;n      %12 = arith.constant 1 : index&#92;n      scf.for %13 = %11 to %9 step %12 {&#92;n        %14 = arith.constant 7 : index&#92;n        %15 = arith.muli %11, %14 : index&#92;n        %16 = arith.addi %15, %2 : index&#92;n        %C_1 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %17 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %18 = builtin.unrealized_conversion_cast %16 : index to !riscv.reg&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %17, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.add %pointer_dim_offset, %18 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %19 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %20 = builtin.unrealized_conversion_cast %19 : !riscv.freg to f64&#92;n        %21 = arith.constant 7 : index&#92;n        %22 = arith.muli %11, %21 : index&#92;n        %23 = arith.addi %22, %3 : index&#92;n        %C_2 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %24 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %25 = builtin.unrealized_conversion_cast %23 : index to !riscv.reg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %24, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %25 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %26 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %27 = builtin.unrealized_conversion_cast %26 : !riscv.freg to f64&#92;n        %28 = arith.constant 7 : index&#92;n        %29 = arith.muli %11, %28 : index&#92;n        %30 = arith.addi %29, %4 : index&#92;n        %C_3 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %31 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %32 = builtin.unrealized_conversion_cast %30 : index to !riscv.reg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %31, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %32 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_3, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %33 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %34 = builtin.unrealized_conversion_cast %33 : !riscv.freg to f64&#92;n        %35 = arith.constant 7 : index&#92;n        %36 = arith.muli %11, %35 : index&#92;n        %37 = arith.addi %36, %5 : index&#92;n        %C_4 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %38 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %39 = builtin.unrealized_conversion_cast %37 : index to !riscv.reg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %38, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %39 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_4, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %40 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %41 = builtin.unrealized_conversion_cast %40 : !riscv.freg to f64&#92;n        %42 = arith.constant 7 : index&#92;n        %43 = arith.muli %11, %42 : index&#92;n        %44 = arith.addi %43, %6 : index&#92;n        %C_5 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %45 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %46 = builtin.unrealized_conversion_cast %44 : index to !riscv.reg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %45, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %46 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_5, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %47 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %48 = builtin.unrealized_conversion_cast %47 : !riscv.freg to f64&#92;n        %49 = arith.constant 7 : index&#92;n        %50 = arith.muli %11, %49 : index&#92;n        %51 = arith.addi %50, %7 : index&#92;n        %C_6 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %52 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %53 = builtin.unrealized_conversion_cast %51 : index to !riscv.reg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %52, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %53 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_6, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %54 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %55 = builtin.unrealized_conversion_cast %54 : !riscv.freg to f64&#92;n        %56 = arith.constant 7 : index&#92;n        %57 = arith.muli %11, %56 : index&#92;n        %58 = arith.addi %57, %8 : index&#92;n        %C_7 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %59 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %60 = builtin.unrealized_conversion_cast %58 : index to !riscv.reg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %59, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %60 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_7, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %61 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %62 = builtin.unrealized_conversion_cast %61 : !riscv.freg to f64&#92;n        %63, %64, %65, %66, %67, %68, %69 = scf.for %70 = %11 to %10 step %12 iter_args(%acc_old = %20, %acc_old_1 = %27, %acc_old_2 = %34, %acc_old_3 = %41, %acc_old_4 = %48, %acc_old_5 = %55, %acc_old_6 = %62) -&gt; (f64, f64, f64, f64, f64, f64, f64) {&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n          %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n          %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n          %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n          %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n          %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n          %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new = arith.addf %acc_old, %prod fastmath&lt;fast&gt; : f64&#92;n          %acc_new_1 = arith.addf %acc_old_1, %prod_1 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_2 = arith.addf %acc_old_2, %prod_2 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_3 = arith.addf %acc_old_3, %prod_3 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_4 = arith.addf %acc_old_4, %prod_4 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_5 = arith.addf %acc_old_5, %prod_5 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_6 = arith.addf %acc_old_6, %prod_6 fastmath&lt;fast&gt; : f64&#92;n          scf.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : f64, f64, f64, f64, f64, f64, f64&#92;n        }&#92;n        %71 = arith.constant 7 : index&#92;n        %72 = arith.muli %11, %71 : index&#92;n        %73 = arith.addi %72, %2 : index&#92;n        %74 = builtin.unrealized_conversion_cast %63 : f64 to !riscv.freg&#92;n        %C_8 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %75 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %76 = builtin.unrealized_conversion_cast %73 : index to !riscv.reg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %75, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %76 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_8, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %74, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %77 = arith.constant 7 : index&#92;n        %78 = arith.muli %11, %77 : index&#92;n        %79 = arith.addi %78, %3 : index&#92;n        %80 = builtin.unrealized_conversion_cast %64 : f64 to !riscv.freg&#92;n        %C_9 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %81 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %82 = builtin.unrealized_conversion_cast %79 : index to !riscv.reg&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %81, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %82 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_9, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %80, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %83 = arith.constant 7 : index&#92;n        %84 = arith.muli %11, %83 : index&#92;n        %85 = arith.addi %84, %4 : index&#92;n        %86 = builtin.unrealized_conversion_cast %65 : f64 to !riscv.freg&#92;n        %C_10 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %87 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %88 = builtin.unrealized_conversion_cast %85 : index to !riscv.reg&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %87, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %88 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_10, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %86, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %89 = arith.constant 7 : index&#92;n        %90 = arith.muli %11, %89 : index&#92;n        %91 = arith.addi %90, %5 : index&#92;n        %92 = builtin.unrealized_conversion_cast %66 : f64 to !riscv.freg&#92;n        %C_11 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %93 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %94 = builtin.unrealized_conversion_cast %91 : index to !riscv.reg&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %93, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %94 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_11, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %92, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %95 = arith.constant 7 : index&#92;n        %96 = arith.muli %11, %95 : index&#92;n        %97 = arith.addi %96, %6 : index&#92;n        %98 = builtin.unrealized_conversion_cast %67 : f64 to !riscv.freg&#92;n        %C_12 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %99 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %100 = builtin.unrealized_conversion_cast %97 : index to !riscv.reg&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %99, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %100 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_12, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %98, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %101 = arith.constant 7 : index&#92;n        %102 = arith.muli %11, %101 : index&#92;n        %103 = arith.addi %102, %7 : index&#92;n        %104 = builtin.unrealized_conversion_cast %68 : f64 to !riscv.freg&#92;n        %C_13 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %105 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %106 = builtin.unrealized_conversion_cast %103 : index to !riscv.reg&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %105, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %106 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_13, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %104, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %107 = arith.constant 7 : index&#92;n        %108 = arith.muli %11, %107 : index&#92;n        %109 = arith.addi %108, %8 : index&#92;n        %110 = builtin.unrealized_conversion_cast %69 : f64 to !riscv.freg&#92;n        %C_14 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %111 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %112 = builtin.unrealized_conversion_cast %109 : index to !riscv.reg&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %111, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %112 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_14, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %110, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-scf-to-riscv-scf</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-16' random-id='1f115b76-d92c-9227-eadf-50853fcb7546'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 2 : index&#92;n      %11 = arith.constant 0 : index&#92;n      %12 = arith.constant 1 : index&#92;n      %13 = builtin.unrealized_conversion_cast %11 : index to !riscv.reg&#92;n      %14 = builtin.unrealized_conversion_cast %9 : index to !riscv.reg&#92;n      %15 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n      riscv_scf.for %16 : !riscv.reg  = %13 to %14 step %15 {&#92;n        %17 = builtin.unrealized_conversion_cast %16 : !riscv.reg to index&#92;n        %18 = arith.constant 7 : index&#92;n        %19 = arith.muli %11, %18 : index&#92;n        %20 = arith.addi %19, %2 : index&#92;n        %C_1 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %21 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %22 = builtin.unrealized_conversion_cast %20 : index to !riscv.reg&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %21, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.add %pointer_dim_offset, %22 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %23 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %24 = builtin.unrealized_conversion_cast %23 : !riscv.freg to f64&#92;n        %25 = arith.constant 7 : index&#92;n        %26 = arith.muli %11, %25 : index&#92;n        %27 = arith.addi %26, %3 : index&#92;n        %C_2 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %28 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %29 = builtin.unrealized_conversion_cast %27 : index to !riscv.reg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %28, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %29 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %30 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %31 = builtin.unrealized_conversion_cast %30 : !riscv.freg to f64&#92;n        %32 = arith.constant 7 : index&#92;n        %33 = arith.muli %11, %32 : index&#92;n        %34 = arith.addi %33, %4 : index&#92;n        %C_3 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %35 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %36 = builtin.unrealized_conversion_cast %34 : index to !riscv.reg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %35, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %36 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_3, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %37 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %38 = builtin.unrealized_conversion_cast %37 : !riscv.freg to f64&#92;n        %39 = arith.constant 7 : index&#92;n        %40 = arith.muli %11, %39 : index&#92;n        %41 = arith.addi %40, %5 : index&#92;n        %C_4 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %42 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %43 = builtin.unrealized_conversion_cast %41 : index to !riscv.reg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %42, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %43 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_4, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %44 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %45 = builtin.unrealized_conversion_cast %44 : !riscv.freg to f64&#92;n        %46 = arith.constant 7 : index&#92;n        %47 = arith.muli %11, %46 : index&#92;n        %48 = arith.addi %47, %6 : index&#92;n        %C_5 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %49 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %50 = builtin.unrealized_conversion_cast %48 : index to !riscv.reg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %49, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %50 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_5, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %51 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %52 = builtin.unrealized_conversion_cast %51 : !riscv.freg to f64&#92;n        %53 = arith.constant 7 : index&#92;n        %54 = arith.muli %11, %53 : index&#92;n        %55 = arith.addi %54, %7 : index&#92;n        %C_6 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %56 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %57 = builtin.unrealized_conversion_cast %55 : index to !riscv.reg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %56, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %57 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_6, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %58 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %59 = builtin.unrealized_conversion_cast %58 : !riscv.freg to f64&#92;n        %60 = arith.constant 7 : index&#92;n        %61 = arith.muli %11, %60 : index&#92;n        %62 = arith.addi %61, %8 : index&#92;n        %C_7 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %63 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %64 = builtin.unrealized_conversion_cast %62 : index to !riscv.reg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %63, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %64 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_7, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %65 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %66 = builtin.unrealized_conversion_cast %65 : !riscv.freg to f64&#92;n        %67 = builtin.unrealized_conversion_cast %11 : index to !riscv.reg&#92;n        %68 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n        %69 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n        %70 = builtin.unrealized_conversion_cast %24 : f64 to !riscv.freg&#92;n        %71 = builtin.unrealized_conversion_cast %31 : f64 to !riscv.freg&#92;n        %72 = builtin.unrealized_conversion_cast %38 : f64 to !riscv.freg&#92;n        %73 = builtin.unrealized_conversion_cast %45 : f64 to !riscv.freg&#92;n        %74 = builtin.unrealized_conversion_cast %52 : f64 to !riscv.freg&#92;n        %75 = builtin.unrealized_conversion_cast %59 : f64 to !riscv.freg&#92;n        %76 = builtin.unrealized_conversion_cast %66 : f64 to !riscv.freg&#92;n        %77 = riscv.fmv.d %70 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %78 = riscv.fmv.d %71 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %79 = riscv.fmv.d %72 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %80 = riscv.fmv.d %73 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %81 = riscv.fmv.d %74 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %82 = riscv.fmv.d %75 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %83 = riscv.fmv.d %76 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %84, %85, %86, %87, %88, %89, %90 = riscv_scf.for %91 : !riscv.reg  = %67 to %68 step %69 iter_args(%acc_old = %77, %acc_old_1 = %78, %acc_old_2 = %79, %acc_old_3 = %80, %acc_old_4 = %81, %acc_old_5 = %82, %acc_old_6 = %83) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %acc_old_7 = builtin.unrealized_conversion_cast %acc_old_6 : !riscv.freg to f64&#92;n          %acc_old_8 = builtin.unrealized_conversion_cast %acc_old_5 : !riscv.freg to f64&#92;n          %acc_old_9 = builtin.unrealized_conversion_cast %acc_old_4 : !riscv.freg to f64&#92;n          %acc_old_10 = builtin.unrealized_conversion_cast %acc_old_3 : !riscv.freg to f64&#92;n          %acc_old_11 = builtin.unrealized_conversion_cast %acc_old_2 : !riscv.freg to f64&#92;n          %acc_old_12 = builtin.unrealized_conversion_cast %acc_old_1 : !riscv.freg to f64&#92;n          %acc_old_13 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n          %92 = builtin.unrealized_conversion_cast %91 : !riscv.reg to index&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n          %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n          %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n          %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n          %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n          %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n          %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new = arith.addf %acc_old_13, %prod fastmath&lt;fast&gt; : f64&#92;n          %acc_new_1 = arith.addf %acc_old_12, %prod_1 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_2 = arith.addf %acc_old_11, %prod_2 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_3 = arith.addf %acc_old_10, %prod_3 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_4 = arith.addf %acc_old_9, %prod_4 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_5 = arith.addf %acc_old_8, %prod_5 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_6 = arith.addf %acc_old_7, %prod_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_7 = builtin.unrealized_conversion_cast %acc_new : f64 to !riscv.freg&#92;n          %acc_new_8 = builtin.unrealized_conversion_cast %acc_new_1 : f64 to !riscv.freg&#92;n          %acc_new_9 = builtin.unrealized_conversion_cast %acc_new_2 : f64 to !riscv.freg&#92;n          %acc_new_10 = builtin.unrealized_conversion_cast %acc_new_3 : f64 to !riscv.freg&#92;n          %acc_new_11 = builtin.unrealized_conversion_cast %acc_new_4 : f64 to !riscv.freg&#92;n          %acc_new_12 = builtin.unrealized_conversion_cast %acc_new_5 : f64 to !riscv.freg&#92;n          %acc_new_13 = builtin.unrealized_conversion_cast %acc_new_6 : f64 to !riscv.freg&#92;n          riscv_scf.yield %acc_new_7, %acc_new_8, %acc_new_9, %acc_new_10, %acc_new_11, %acc_new_12, %acc_new_13 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %93 = riscv.fmv.d %84 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %94 = riscv.fmv.d %85 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %95 = riscv.fmv.d %86 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %96 = riscv.fmv.d %87 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %97 = riscv.fmv.d %88 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %98 = riscv.fmv.d %89 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %99 = riscv.fmv.d %90 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %100 = builtin.unrealized_conversion_cast %93 : !riscv.freg to f64&#92;n        %101 = builtin.unrealized_conversion_cast %94 : !riscv.freg to f64&#92;n        %102 = builtin.unrealized_conversion_cast %95 : !riscv.freg to f64&#92;n        %103 = builtin.unrealized_conversion_cast %96 : !riscv.freg to f64&#92;n        %104 = builtin.unrealized_conversion_cast %97 : !riscv.freg to f64&#92;n        %105 = builtin.unrealized_conversion_cast %98 : !riscv.freg to f64&#92;n        %106 = builtin.unrealized_conversion_cast %99 : !riscv.freg to f64&#92;n        %107 = arith.constant 7 : index&#92;n        %108 = arith.muli %11, %107 : index&#92;n        %109 = arith.addi %108, %2 : index&#92;n        %110 = builtin.unrealized_conversion_cast %100 : f64 to !riscv.freg&#92;n        %C_8 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %111 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %112 = builtin.unrealized_conversion_cast %109 : index to !riscv.reg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %111, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %112 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_8, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %110, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %113 = arith.constant 7 : index&#92;n        %114 = arith.muli %11, %113 : index&#92;n        %115 = arith.addi %114, %3 : index&#92;n        %116 = builtin.unrealized_conversion_cast %101 : f64 to !riscv.freg&#92;n        %C_9 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %117 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %118 = builtin.unrealized_conversion_cast %115 : index to !riscv.reg&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %117, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %118 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_9, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %116, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %119 = arith.constant 7 : index&#92;n        %120 = arith.muli %11, %119 : index&#92;n        %121 = arith.addi %120, %4 : index&#92;n        %122 = builtin.unrealized_conversion_cast %102 : f64 to !riscv.freg&#92;n        %C_10 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %123 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %124 = builtin.unrealized_conversion_cast %121 : index to !riscv.reg&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %123, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %124 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_10, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %122, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %125 = arith.constant 7 : index&#92;n        %126 = arith.muli %11, %125 : index&#92;n        %127 = arith.addi %126, %5 : index&#92;n        %128 = builtin.unrealized_conversion_cast %103 : f64 to !riscv.freg&#92;n        %C_11 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %129 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %130 = builtin.unrealized_conversion_cast %127 : index to !riscv.reg&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %129, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %130 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_11, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %128, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %131 = arith.constant 7 : index&#92;n        %132 = arith.muli %11, %131 : index&#92;n        %133 = arith.addi %132, %6 : index&#92;n        %134 = builtin.unrealized_conversion_cast %104 : f64 to !riscv.freg&#92;n        %C_12 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %135 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %136 = builtin.unrealized_conversion_cast %133 : index to !riscv.reg&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %135, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %136 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_12, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %134, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %137 = arith.constant 7 : index&#92;n        %138 = arith.muli %11, %137 : index&#92;n        %139 = arith.addi %138, %7 : index&#92;n        %140 = builtin.unrealized_conversion_cast %105 : f64 to !riscv.freg&#92;n        %C_13 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %141 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %142 = builtin.unrealized_conversion_cast %139 : index to !riscv.reg&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %141, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %142 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_13, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %140, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %143 = arith.constant 7 : index&#92;n        %144 = arith.muli %11, %143 : index&#92;n        %145 = arith.addi %144, %8 : index&#92;n        %146 = builtin.unrealized_conversion_cast %106 : f64 to !riscv.freg&#92;n        %C_14 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %147 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %148 = builtin.unrealized_conversion_cast %145 : index to !riscv.reg&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %147, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %148 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_14, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %146, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-arith-to-riscv-snitch</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-17' random-id='76f2dbfe-cd29-a36f-2222-82e174daaebf'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = arith.constant 0 : index&#92;n      %3 = arith.constant 1 : index&#92;n      %4 = arith.constant 2 : index&#92;n      %5 = arith.constant 3 : index&#92;n      %6 = arith.constant 4 : index&#92;n      %7 = arith.constant 5 : index&#92;n      %8 = arith.constant 6 : index&#92;n      %9 = arith.constant 6 : index&#92;n      %10 = arith.constant 2 : index&#92;n      %11 = arith.constant 0 : index&#92;n      %12 = arith.constant 1 : index&#92;n      %13 = builtin.unrealized_conversion_cast %11 : index to !riscv.reg&#92;n      %14 = builtin.unrealized_conversion_cast %9 : index to !riscv.reg&#92;n      %15 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n      riscv_scf.for %16 : !riscv.reg  = %13 to %14 step %15 {&#92;n        %17 = builtin.unrealized_conversion_cast %16 : !riscv.reg to index&#92;n        %18 = arith.constant 7 : index&#92;n        %19 = arith.muli %11, %18 : index&#92;n        %20 = arith.addi %19, %2 : index&#92;n        %C_1 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %21 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %22 = builtin.unrealized_conversion_cast %20 : index to !riscv.reg&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %21, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.add %pointer_dim_offset, %22 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %23 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %24 = builtin.unrealized_conversion_cast %23 : !riscv.freg to f64&#92;n        %25 = arith.constant 7 : index&#92;n        %26 = arith.muli %11, %25 : index&#92;n        %27 = arith.addi %26, %3 : index&#92;n        %C_2 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %28 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %29 = builtin.unrealized_conversion_cast %27 : index to !riscv.reg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %28, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %29 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %30 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %31 = builtin.unrealized_conversion_cast %30 : !riscv.freg to f64&#92;n        %32 = arith.constant 7 : index&#92;n        %33 = arith.muli %11, %32 : index&#92;n        %34 = arith.addi %33, %4 : index&#92;n        %C_3 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %35 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %36 = builtin.unrealized_conversion_cast %34 : index to !riscv.reg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %35, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %36 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_3, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %37 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %38 = builtin.unrealized_conversion_cast %37 : !riscv.freg to f64&#92;n        %39 = arith.constant 7 : index&#92;n        %40 = arith.muli %11, %39 : index&#92;n        %41 = arith.addi %40, %5 : index&#92;n        %C_4 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %42 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %43 = builtin.unrealized_conversion_cast %41 : index to !riscv.reg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %42, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %43 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_4, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %44 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %45 = builtin.unrealized_conversion_cast %44 : !riscv.freg to f64&#92;n        %46 = arith.constant 7 : index&#92;n        %47 = arith.muli %11, %46 : index&#92;n        %48 = arith.addi %47, %6 : index&#92;n        %C_5 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %49 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %50 = builtin.unrealized_conversion_cast %48 : index to !riscv.reg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %49, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %50 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_5, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %51 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %52 = builtin.unrealized_conversion_cast %51 : !riscv.freg to f64&#92;n        %53 = arith.constant 7 : index&#92;n        %54 = arith.muli %11, %53 : index&#92;n        %55 = arith.addi %54, %7 : index&#92;n        %C_6 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %56 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %57 = builtin.unrealized_conversion_cast %55 : index to !riscv.reg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %56, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %57 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_6, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %58 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %59 = builtin.unrealized_conversion_cast %58 : !riscv.freg to f64&#92;n        %60 = arith.constant 7 : index&#92;n        %61 = arith.muli %11, %60 : index&#92;n        %62 = arith.addi %61, %8 : index&#92;n        %C_7 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %63 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %64 = builtin.unrealized_conversion_cast %62 : index to !riscv.reg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %63, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %64 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_7, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %65 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %66 = builtin.unrealized_conversion_cast %65 : !riscv.freg to f64&#92;n        %67 = builtin.unrealized_conversion_cast %11 : index to !riscv.reg&#92;n        %68 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n        %69 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n        %70 = builtin.unrealized_conversion_cast %24 : f64 to !riscv.freg&#92;n        %71 = builtin.unrealized_conversion_cast %31 : f64 to !riscv.freg&#92;n        %72 = builtin.unrealized_conversion_cast %38 : f64 to !riscv.freg&#92;n        %73 = builtin.unrealized_conversion_cast %45 : f64 to !riscv.freg&#92;n        %74 = builtin.unrealized_conversion_cast %52 : f64 to !riscv.freg&#92;n        %75 = builtin.unrealized_conversion_cast %59 : f64 to !riscv.freg&#92;n        %76 = builtin.unrealized_conversion_cast %66 : f64 to !riscv.freg&#92;n        %77 = riscv.fmv.d %70 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %78 = riscv.fmv.d %71 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %79 = riscv.fmv.d %72 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %80 = riscv.fmv.d %73 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %81 = riscv.fmv.d %74 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %82 = riscv.fmv.d %75 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %83 = riscv.fmv.d %76 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %84, %85, %86, %87, %88, %89, %90 = riscv_scf.for %91 : !riscv.reg  = %67 to %68 step %69 iter_args(%acc_old = %77, %acc_old_1 = %78, %acc_old_2 = %79, %acc_old_3 = %80, %acc_old_4 = %81, %acc_old_5 = %82, %acc_old_6 = %83) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %acc_old_7 = builtin.unrealized_conversion_cast %acc_old_6 : !riscv.freg to f64&#92;n          %acc_old_8 = builtin.unrealized_conversion_cast %acc_old_5 : !riscv.freg to f64&#92;n          %acc_old_9 = builtin.unrealized_conversion_cast %acc_old_4 : !riscv.freg to f64&#92;n          %acc_old_10 = builtin.unrealized_conversion_cast %acc_old_3 : !riscv.freg to f64&#92;n          %acc_old_11 = builtin.unrealized_conversion_cast %acc_old_2 : !riscv.freg to f64&#92;n          %acc_old_12 = builtin.unrealized_conversion_cast %acc_old_1 : !riscv.freg to f64&#92;n          %acc_old_13 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n          %92 = builtin.unrealized_conversion_cast %91 : !riscv.reg to index&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = arith.mulf %a, %b fastmath&lt;fast&gt; : f64&#92;n          %prod_1 = arith.mulf %a_1, %b_1 fastmath&lt;fast&gt; : f64&#92;n          %prod_2 = arith.mulf %a_2, %b_2 fastmath&lt;fast&gt; : f64&#92;n          %prod_3 = arith.mulf %a_3, %b_3 fastmath&lt;fast&gt; : f64&#92;n          %prod_4 = arith.mulf %a_4, %b_4 fastmath&lt;fast&gt; : f64&#92;n          %prod_5 = arith.mulf %a_5, %b_5 fastmath&lt;fast&gt; : f64&#92;n          %prod_6 = arith.mulf %a_6, %b_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new = arith.addf %acc_old_13, %prod fastmath&lt;fast&gt; : f64&#92;n          %acc_new_1 = arith.addf %acc_old_12, %prod_1 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_2 = arith.addf %acc_old_11, %prod_2 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_3 = arith.addf %acc_old_10, %prod_3 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_4 = arith.addf %acc_old_9, %prod_4 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_5 = arith.addf %acc_old_8, %prod_5 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_6 = arith.addf %acc_old_7, %prod_6 fastmath&lt;fast&gt; : f64&#92;n          %acc_new_7 = builtin.unrealized_conversion_cast %acc_new : f64 to !riscv.freg&#92;n          %acc_new_8 = builtin.unrealized_conversion_cast %acc_new_1 : f64 to !riscv.freg&#92;n          %acc_new_9 = builtin.unrealized_conversion_cast %acc_new_2 : f64 to !riscv.freg&#92;n          %acc_new_10 = builtin.unrealized_conversion_cast %acc_new_3 : f64 to !riscv.freg&#92;n          %acc_new_11 = builtin.unrealized_conversion_cast %acc_new_4 : f64 to !riscv.freg&#92;n          %acc_new_12 = builtin.unrealized_conversion_cast %acc_new_5 : f64 to !riscv.freg&#92;n          %acc_new_13 = builtin.unrealized_conversion_cast %acc_new_6 : f64 to !riscv.freg&#92;n          riscv_scf.yield %acc_new_7, %acc_new_8, %acc_new_9, %acc_new_10, %acc_new_11, %acc_new_12, %acc_new_13 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %93 = riscv.fmv.d %84 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %94 = riscv.fmv.d %85 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %95 = riscv.fmv.d %86 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %96 = riscv.fmv.d %87 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %97 = riscv.fmv.d %88 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %98 = riscv.fmv.d %89 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %99 = riscv.fmv.d %90 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %100 = builtin.unrealized_conversion_cast %93 : !riscv.freg to f64&#92;n        %101 = builtin.unrealized_conversion_cast %94 : !riscv.freg to f64&#92;n        %102 = builtin.unrealized_conversion_cast %95 : !riscv.freg to f64&#92;n        %103 = builtin.unrealized_conversion_cast %96 : !riscv.freg to f64&#92;n        %104 = builtin.unrealized_conversion_cast %97 : !riscv.freg to f64&#92;n        %105 = builtin.unrealized_conversion_cast %98 : !riscv.freg to f64&#92;n        %106 = builtin.unrealized_conversion_cast %99 : !riscv.freg to f64&#92;n        %107 = arith.constant 7 : index&#92;n        %108 = arith.muli %11, %107 : index&#92;n        %109 = arith.addi %108, %2 : index&#92;n        %110 = builtin.unrealized_conversion_cast %100 : f64 to !riscv.freg&#92;n        %C_8 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %111 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %112 = builtin.unrealized_conversion_cast %109 : index to !riscv.reg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %111, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %112 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_8, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %110, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %113 = arith.constant 7 : index&#92;n        %114 = arith.muli %11, %113 : index&#92;n        %115 = arith.addi %114, %3 : index&#92;n        %116 = builtin.unrealized_conversion_cast %101 : f64 to !riscv.freg&#92;n        %C_9 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %117 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %118 = builtin.unrealized_conversion_cast %115 : index to !riscv.reg&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %117, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %118 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_9, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %116, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %119 = arith.constant 7 : index&#92;n        %120 = arith.muli %11, %119 : index&#92;n        %121 = arith.addi %120, %4 : index&#92;n        %122 = builtin.unrealized_conversion_cast %102 : f64 to !riscv.freg&#92;n        %C_10 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %123 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %124 = builtin.unrealized_conversion_cast %121 : index to !riscv.reg&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %123, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %124 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_10, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %122, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %125 = arith.constant 7 : index&#92;n        %126 = arith.muli %11, %125 : index&#92;n        %127 = arith.addi %126, %5 : index&#92;n        %128 = builtin.unrealized_conversion_cast %103 : f64 to !riscv.freg&#92;n        %C_11 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %129 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %130 = builtin.unrealized_conversion_cast %127 : index to !riscv.reg&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %129, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %130 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_11, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %128, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %131 = arith.constant 7 : index&#92;n        %132 = arith.muli %11, %131 : index&#92;n        %133 = arith.addi %132, %6 : index&#92;n        %134 = builtin.unrealized_conversion_cast %104 : f64 to !riscv.freg&#92;n        %C_12 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %135 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %136 = builtin.unrealized_conversion_cast %133 : index to !riscv.reg&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %135, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %136 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_12, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %134, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %137 = arith.constant 7 : index&#92;n        %138 = arith.muli %11, %137 : index&#92;n        %139 = arith.addi %138, %7 : index&#92;n        %140 = builtin.unrealized_conversion_cast %105 : f64 to !riscv.freg&#92;n        %C_13 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %141 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %142 = builtin.unrealized_conversion_cast %139 : index to !riscv.reg&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %141, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %142 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_13, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %140, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %143 = arith.constant 7 : index&#92;n        %144 = arith.muli %11, %143 : index&#92;n        %145 = arith.addi %144, %8 : index&#92;n        %146 = builtin.unrealized_conversion_cast %106 : f64 to !riscv.freg&#92;n        %C_14 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %147 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n        %148 = builtin.unrealized_conversion_cast %145 : index to !riscv.reg&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %147, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %148 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_14, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %146, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-arith-to-riscv</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-18' random-id='8f15ba58-fce6-8504-87f8-424daae65fc1'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  func.func @matmul(%A : memref&lt;6x2xf64&gt;, %B : memref&lt;2x7xf64&gt;, %C : memref&lt;6x7xf64&gt;) {&#92;n    memref_stream.streaming_region {&#92;n      patterns = [&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n        #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n      ]&#92;n    } ins(%A, %B : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n    ^0(%0 : !memref_stream.readable&lt;f64&gt;, %1 : !memref_stream.readable&lt;f64&gt;):&#92;n      %2 = riscv.li 0 : !riscv.reg&#92;n      %3 = builtin.unrealized_conversion_cast %2 : !riscv.reg to index&#92;n      %4 = riscv.li 1 : !riscv.reg&#92;n      %5 = builtin.unrealized_conversion_cast %4 : !riscv.reg to index&#92;n      %6 = riscv.li 2 : !riscv.reg&#92;n      %7 = builtin.unrealized_conversion_cast %6 : !riscv.reg to index&#92;n      %8 = riscv.li 3 : !riscv.reg&#92;n      %9 = builtin.unrealized_conversion_cast %8 : !riscv.reg to index&#92;n      %10 = riscv.li 4 : !riscv.reg&#92;n      %11 = builtin.unrealized_conversion_cast %10 : !riscv.reg to index&#92;n      %12 = riscv.li 5 : !riscv.reg&#92;n      %13 = builtin.unrealized_conversion_cast %12 : !riscv.reg to index&#92;n      %14 = riscv.li 6 : !riscv.reg&#92;n      %15 = builtin.unrealized_conversion_cast %14 : !riscv.reg to index&#92;n      %16 = riscv.li 6 : !riscv.reg&#92;n      %17 = builtin.unrealized_conversion_cast %16 : !riscv.reg to index&#92;n      %18 = riscv.li 2 : !riscv.reg&#92;n      %19 = builtin.unrealized_conversion_cast %18 : !riscv.reg to index&#92;n      %20 = riscv.li 0 : !riscv.reg&#92;n      %21 = builtin.unrealized_conversion_cast %20 : !riscv.reg to index&#92;n      %22 = riscv.li 1 : !riscv.reg&#92;n      %23 = builtin.unrealized_conversion_cast %22 : !riscv.reg to index&#92;n      %24 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n      %25 = builtin.unrealized_conversion_cast %17 : index to !riscv.reg&#92;n      %26 = builtin.unrealized_conversion_cast %23 : index to !riscv.reg&#92;n      riscv_scf.for %27 : !riscv.reg  = %24 to %25 step %26 {&#92;n        %28 = builtin.unrealized_conversion_cast %27 : !riscv.reg to index&#92;n        %29 = riscv.li 7 : !riscv.reg&#92;n        %30 = builtin.unrealized_conversion_cast %29 : !riscv.reg to index&#92;n        %31 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %32 = builtin.unrealized_conversion_cast %30 : index to !riscv.reg&#92;n        %33 = riscv.mul %31, %32 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %34 = builtin.unrealized_conversion_cast %33 : !riscv.reg to index&#92;n        %35 = builtin.unrealized_conversion_cast %34 : index to !riscv.reg&#92;n        %36 = builtin.unrealized_conversion_cast %3 : index to !riscv.reg&#92;n        %37 = riscv.add %35, %36 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %38 = builtin.unrealized_conversion_cast %37 : !riscv.reg to index&#92;n        %C_1 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %39 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %40 = builtin.unrealized_conversion_cast %38 : index to !riscv.reg&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %39, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.add %pointer_dim_offset, %40 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %41 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %42 = builtin.unrealized_conversion_cast %41 : !riscv.freg to f64&#92;n        %43 = riscv.li 7 : !riscv.reg&#92;n        %44 = builtin.unrealized_conversion_cast %43 : !riscv.reg to index&#92;n        %45 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %46 = builtin.unrealized_conversion_cast %44 : index to !riscv.reg&#92;n        %47 = riscv.mul %45, %46 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %48 = builtin.unrealized_conversion_cast %47 : !riscv.reg to index&#92;n        %49 = builtin.unrealized_conversion_cast %48 : index to !riscv.reg&#92;n        %50 = builtin.unrealized_conversion_cast %5 : index to !riscv.reg&#92;n        %51 = riscv.add %49, %50 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %52 = builtin.unrealized_conversion_cast %51 : !riscv.reg to index&#92;n        %C_2 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %53 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %54 = builtin.unrealized_conversion_cast %52 : index to !riscv.reg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %53, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %54 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_2, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %55 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %56 = builtin.unrealized_conversion_cast %55 : !riscv.freg to f64&#92;n        %57 = riscv.li 7 : !riscv.reg&#92;n        %58 = builtin.unrealized_conversion_cast %57 : !riscv.reg to index&#92;n        %59 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %60 = builtin.unrealized_conversion_cast %58 : index to !riscv.reg&#92;n        %61 = riscv.mul %59, %60 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %62 = builtin.unrealized_conversion_cast %61 : !riscv.reg to index&#92;n        %63 = builtin.unrealized_conversion_cast %62 : index to !riscv.reg&#92;n        %64 = builtin.unrealized_conversion_cast %7 : index to !riscv.reg&#92;n        %65 = riscv.add %63, %64 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %66 = builtin.unrealized_conversion_cast %65 : !riscv.reg to index&#92;n        %C_3 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %67 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %68 = builtin.unrealized_conversion_cast %66 : index to !riscv.reg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %67, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %68 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_3, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %69 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %70 = builtin.unrealized_conversion_cast %69 : !riscv.freg to f64&#92;n        %71 = riscv.li 7 : !riscv.reg&#92;n        %72 = builtin.unrealized_conversion_cast %71 : !riscv.reg to index&#92;n        %73 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %74 = builtin.unrealized_conversion_cast %72 : index to !riscv.reg&#92;n        %75 = riscv.mul %73, %74 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %76 = builtin.unrealized_conversion_cast %75 : !riscv.reg to index&#92;n        %77 = builtin.unrealized_conversion_cast %76 : index to !riscv.reg&#92;n        %78 = builtin.unrealized_conversion_cast %9 : index to !riscv.reg&#92;n        %79 = riscv.add %77, %78 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %80 = builtin.unrealized_conversion_cast %79 : !riscv.reg to index&#92;n        %C_4 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %81 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %82 = builtin.unrealized_conversion_cast %80 : index to !riscv.reg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %81, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %82 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_4, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %83 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %84 = builtin.unrealized_conversion_cast %83 : !riscv.freg to f64&#92;n        %85 = riscv.li 7 : !riscv.reg&#92;n        %86 = builtin.unrealized_conversion_cast %85 : !riscv.reg to index&#92;n        %87 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %88 = builtin.unrealized_conversion_cast %86 : index to !riscv.reg&#92;n        %89 = riscv.mul %87, %88 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %90 = builtin.unrealized_conversion_cast %89 : !riscv.reg to index&#92;n        %91 = builtin.unrealized_conversion_cast %90 : index to !riscv.reg&#92;n        %92 = builtin.unrealized_conversion_cast %11 : index to !riscv.reg&#92;n        %93 = riscv.add %91, %92 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %94 = builtin.unrealized_conversion_cast %93 : !riscv.reg to index&#92;n        %C_5 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %95 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %96 = builtin.unrealized_conversion_cast %94 : index to !riscv.reg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %95, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %96 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_5, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %97 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %98 = builtin.unrealized_conversion_cast %97 : !riscv.freg to f64&#92;n        %99 = riscv.li 7 : !riscv.reg&#92;n        %100 = builtin.unrealized_conversion_cast %99 : !riscv.reg to index&#92;n        %101 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %102 = builtin.unrealized_conversion_cast %100 : index to !riscv.reg&#92;n        %103 = riscv.mul %101, %102 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %104 = builtin.unrealized_conversion_cast %103 : !riscv.reg to index&#92;n        %105 = builtin.unrealized_conversion_cast %104 : index to !riscv.reg&#92;n        %106 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %107 = riscv.add %105, %106 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %108 = builtin.unrealized_conversion_cast %107 : !riscv.reg to index&#92;n        %C_6 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %109 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %110 = builtin.unrealized_conversion_cast %108 : index to !riscv.reg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %109, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %110 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_6, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %111 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %112 = builtin.unrealized_conversion_cast %111 : !riscv.freg to f64&#92;n        %113 = riscv.li 7 : !riscv.reg&#92;n        %114 = builtin.unrealized_conversion_cast %113 : !riscv.reg to index&#92;n        %115 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %116 = builtin.unrealized_conversion_cast %114 : index to !riscv.reg&#92;n        %117 = riscv.mul %115, %116 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %118 = builtin.unrealized_conversion_cast %117 : !riscv.reg to index&#92;n        %119 = builtin.unrealized_conversion_cast %118 : index to !riscv.reg&#92;n        %120 = builtin.unrealized_conversion_cast %15 : index to !riscv.reg&#92;n        %121 = riscv.add %119, %120 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %122 = builtin.unrealized_conversion_cast %121 : !riscv.reg to index&#92;n        %C_7 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %123 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %124 = builtin.unrealized_conversion_cast %122 : index to !riscv.reg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %123, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %124 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_7, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %125 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %126 = builtin.unrealized_conversion_cast %125 : !riscv.freg to f64&#92;n        %127 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %128 = builtin.unrealized_conversion_cast %19 : index to !riscv.reg&#92;n        %129 = builtin.unrealized_conversion_cast %23 : index to !riscv.reg&#92;n        %130 = builtin.unrealized_conversion_cast %42 : f64 to !riscv.freg&#92;n        %131 = builtin.unrealized_conversion_cast %56 : f64 to !riscv.freg&#92;n        %132 = builtin.unrealized_conversion_cast %70 : f64 to !riscv.freg&#92;n        %133 = builtin.unrealized_conversion_cast %84 : f64 to !riscv.freg&#92;n        %134 = builtin.unrealized_conversion_cast %98 : f64 to !riscv.freg&#92;n        %135 = builtin.unrealized_conversion_cast %112 : f64 to !riscv.freg&#92;n        %136 = builtin.unrealized_conversion_cast %126 : f64 to !riscv.freg&#92;n        %137 = riscv.fmv.d %130 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %138 = riscv.fmv.d %131 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %139 = riscv.fmv.d %132 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %140 = riscv.fmv.d %133 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %141 = riscv.fmv.d %134 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %142 = riscv.fmv.d %135 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %143 = riscv.fmv.d %136 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %144, %145, %146, %147, %148, %149, %150 = riscv_scf.for %151 : !riscv.reg  = %127 to %128 step %129 iter_args(%acc_old = %137, %acc_old_1 = %138, %acc_old_2 = %139, %acc_old_3 = %140, %acc_old_4 = %141, %acc_old_5 = %142, %acc_old_6 = %143) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %acc_old_7 = builtin.unrealized_conversion_cast %acc_old_6 : !riscv.freg to f64&#92;n          %acc_old_8 = builtin.unrealized_conversion_cast %acc_old_5 : !riscv.freg to f64&#92;n          %acc_old_9 = builtin.unrealized_conversion_cast %acc_old_4 : !riscv.freg to f64&#92;n          %acc_old_10 = builtin.unrealized_conversion_cast %acc_old_3 : !riscv.freg to f64&#92;n          %acc_old_11 = builtin.unrealized_conversion_cast %acc_old_2 : !riscv.freg to f64&#92;n          %acc_old_12 = builtin.unrealized_conversion_cast %acc_old_1 : !riscv.freg to f64&#92;n          %acc_old_13 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n          %152 = builtin.unrealized_conversion_cast %151 : !riscv.reg to index&#92;n          %a = memref_stream.read from %0 : f64&#92;n          %a_1 = memref_stream.read from %0 : f64&#92;n          %a_2 = memref_stream.read from %0 : f64&#92;n          %a_3 = memref_stream.read from %0 : f64&#92;n          %a_4 = memref_stream.read from %0 : f64&#92;n          %a_5 = memref_stream.read from %0 : f64&#92;n          %a_6 = memref_stream.read from %0 : f64&#92;n          %b = memref_stream.read from %1 : f64&#92;n          %b_1 = memref_stream.read from %1 : f64&#92;n          %b_2 = memref_stream.read from %1 : f64&#92;n          %b_3 = memref_stream.read from %1 : f64&#92;n          %b_4 = memref_stream.read from %1 : f64&#92;n          %b_5 = memref_stream.read from %1 : f64&#92;n          %b_6 = memref_stream.read from %1 : f64&#92;n          %prod = builtin.unrealized_conversion_cast %a : f64 to !riscv.freg&#92;n          %prod_1 = builtin.unrealized_conversion_cast %b : f64 to !riscv.freg&#92;n          %prod_2 = riscv.fmul.d %prod, %prod_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %prod_3 = builtin.unrealized_conversion_cast %prod_2 : !riscv.freg to f64&#92;n          %prod_4 = builtin.unrealized_conversion_cast %a_1 : f64 to !riscv.freg&#92;n          %prod_5 = builtin.unrealized_conversion_cast %b_1 : f64 to !riscv.freg&#92;n          %prod_6 = riscv.fmul.d %prod_4, %prod_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %prod_7 = builtin.unrealized_conversion_cast %prod_6 : !riscv.freg to f64&#92;n          %prod_8 = builtin.unrealized_conversion_cast %a_2 : f64 to !riscv.freg&#92;n          %prod_9 = builtin.unrealized_conversion_cast %b_2 : f64 to !riscv.freg&#92;n          %prod_10 = riscv.fmul.d %prod_8, %prod_9 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %prod_11 = builtin.unrealized_conversion_cast %prod_10 : !riscv.freg to f64&#92;n          %prod_12 = builtin.unrealized_conversion_cast %a_3 : f64 to !riscv.freg&#92;n          %prod_13 = builtin.unrealized_conversion_cast %b_3 : f64 to !riscv.freg&#92;n          %prod_14 = riscv.fmul.d %prod_12, %prod_13 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %prod_15 = builtin.unrealized_conversion_cast %prod_14 : !riscv.freg to f64&#92;n          %prod_16 = builtin.unrealized_conversion_cast %a_4 : f64 to !riscv.freg&#92;n          %prod_17 = builtin.unrealized_conversion_cast %b_4 : f64 to !riscv.freg&#92;n          %prod_18 = riscv.fmul.d %prod_16, %prod_17 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %prod_19 = builtin.unrealized_conversion_cast %prod_18 : !riscv.freg to f64&#92;n          %prod_20 = builtin.unrealized_conversion_cast %a_5 : f64 to !riscv.freg&#92;n          %prod_21 = builtin.unrealized_conversion_cast %b_5 : f64 to !riscv.freg&#92;n          %prod_22 = riscv.fmul.d %prod_20, %prod_21 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %prod_23 = builtin.unrealized_conversion_cast %prod_22 : !riscv.freg to f64&#92;n          %prod_24 = builtin.unrealized_conversion_cast %a_6 : f64 to !riscv.freg&#92;n          %prod_25 = builtin.unrealized_conversion_cast %b_6 : f64 to !riscv.freg&#92;n          %prod_26 = riscv.fmul.d %prod_24, %prod_25 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %prod_27 = builtin.unrealized_conversion_cast %prod_26 : !riscv.freg to f64&#92;n          %acc_new = builtin.unrealized_conversion_cast %acc_old_13 : f64 to !riscv.freg&#92;n          %acc_new_1 = builtin.unrealized_conversion_cast %prod_3 : f64 to !riscv.freg&#92;n          %acc_new_2 = riscv.fadd.d %acc_new, %acc_new_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_3 = builtin.unrealized_conversion_cast %acc_new_2 : !riscv.freg to f64&#92;n          %acc_new_4 = builtin.unrealized_conversion_cast %acc_old_12 : f64 to !riscv.freg&#92;n          %acc_new_5 = builtin.unrealized_conversion_cast %prod_7 : f64 to !riscv.freg&#92;n          %acc_new_6 = riscv.fadd.d %acc_new_4, %acc_new_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_7 = builtin.unrealized_conversion_cast %acc_new_6 : !riscv.freg to f64&#92;n          %acc_new_8 = builtin.unrealized_conversion_cast %acc_old_11 : f64 to !riscv.freg&#92;n          %acc_new_9 = builtin.unrealized_conversion_cast %prod_11 : f64 to !riscv.freg&#92;n          %acc_new_10 = riscv.fadd.d %acc_new_8, %acc_new_9 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_11 = builtin.unrealized_conversion_cast %acc_new_10 : !riscv.freg to f64&#92;n          %acc_new_12 = builtin.unrealized_conversion_cast %acc_old_10 : f64 to !riscv.freg&#92;n          %acc_new_13 = builtin.unrealized_conversion_cast %prod_15 : f64 to !riscv.freg&#92;n          %acc_new_14 = riscv.fadd.d %acc_new_12, %acc_new_13 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_15 = builtin.unrealized_conversion_cast %acc_new_14 : !riscv.freg to f64&#92;n          %acc_new_16 = builtin.unrealized_conversion_cast %acc_old_9 : f64 to !riscv.freg&#92;n          %acc_new_17 = builtin.unrealized_conversion_cast %prod_19 : f64 to !riscv.freg&#92;n          %acc_new_18 = riscv.fadd.d %acc_new_16, %acc_new_17 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_19 = builtin.unrealized_conversion_cast %acc_new_18 : !riscv.freg to f64&#92;n          %acc_new_20 = builtin.unrealized_conversion_cast %acc_old_8 : f64 to !riscv.freg&#92;n          %acc_new_21 = builtin.unrealized_conversion_cast %prod_23 : f64 to !riscv.freg&#92;n          %acc_new_22 = riscv.fadd.d %acc_new_20, %acc_new_21 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_23 = builtin.unrealized_conversion_cast %acc_new_22 : !riscv.freg to f64&#92;n          %acc_new_24 = builtin.unrealized_conversion_cast %acc_old_7 : f64 to !riscv.freg&#92;n          %acc_new_25 = builtin.unrealized_conversion_cast %prod_27 : f64 to !riscv.freg&#92;n          %acc_new_26 = riscv.fadd.d %acc_new_24, %acc_new_25 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_27 = builtin.unrealized_conversion_cast %acc_new_26 : !riscv.freg to f64&#92;n          %acc_new_28 = builtin.unrealized_conversion_cast %acc_new_3 : f64 to !riscv.freg&#92;n          %acc_new_29 = builtin.unrealized_conversion_cast %acc_new_7 : f64 to !riscv.freg&#92;n          %acc_new_30 = builtin.unrealized_conversion_cast %acc_new_11 : f64 to !riscv.freg&#92;n          %acc_new_31 = builtin.unrealized_conversion_cast %acc_new_15 : f64 to !riscv.freg&#92;n          %acc_new_32 = builtin.unrealized_conversion_cast %acc_new_19 : f64 to !riscv.freg&#92;n          %acc_new_33 = builtin.unrealized_conversion_cast %acc_new_23 : f64 to !riscv.freg&#92;n          %acc_new_34 = builtin.unrealized_conversion_cast %acc_new_27 : f64 to !riscv.freg&#92;n          riscv_scf.yield %acc_new_28, %acc_new_29, %acc_new_30, %acc_new_31, %acc_new_32, %acc_new_33, %acc_new_34 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %153 = riscv.fmv.d %144 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %154 = riscv.fmv.d %145 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %155 = riscv.fmv.d %146 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %156 = riscv.fmv.d %147 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %157 = riscv.fmv.d %148 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %158 = riscv.fmv.d %149 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %159 = riscv.fmv.d %150 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %160 = builtin.unrealized_conversion_cast %153 : !riscv.freg to f64&#92;n        %161 = builtin.unrealized_conversion_cast %154 : !riscv.freg to f64&#92;n        %162 = builtin.unrealized_conversion_cast %155 : !riscv.freg to f64&#92;n        %163 = builtin.unrealized_conversion_cast %156 : !riscv.freg to f64&#92;n        %164 = builtin.unrealized_conversion_cast %157 : !riscv.freg to f64&#92;n        %165 = builtin.unrealized_conversion_cast %158 : !riscv.freg to f64&#92;n        %166 = builtin.unrealized_conversion_cast %159 : !riscv.freg to f64&#92;n        %167 = riscv.li 7 : !riscv.reg&#92;n        %168 = builtin.unrealized_conversion_cast %167 : !riscv.reg to index&#92;n        %169 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %170 = builtin.unrealized_conversion_cast %168 : index to !riscv.reg&#92;n        %171 = riscv.mul %169, %170 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %172 = builtin.unrealized_conversion_cast %171 : !riscv.reg to index&#92;n        %173 = builtin.unrealized_conversion_cast %172 : index to !riscv.reg&#92;n        %174 = builtin.unrealized_conversion_cast %3 : index to !riscv.reg&#92;n        %175 = riscv.add %173, %174 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %176 = builtin.unrealized_conversion_cast %175 : !riscv.reg to index&#92;n        %177 = builtin.unrealized_conversion_cast %160 : f64 to !riscv.freg&#92;n        %C_8 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %178 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %179 = builtin.unrealized_conversion_cast %176 : index to !riscv.reg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %178, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %179 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_8, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %177, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %180 = riscv.li 7 : !riscv.reg&#92;n        %181 = builtin.unrealized_conversion_cast %180 : !riscv.reg to index&#92;n        %182 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %183 = builtin.unrealized_conversion_cast %181 : index to !riscv.reg&#92;n        %184 = riscv.mul %182, %183 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %185 = builtin.unrealized_conversion_cast %184 : !riscv.reg to index&#92;n        %186 = builtin.unrealized_conversion_cast %185 : index to !riscv.reg&#92;n        %187 = builtin.unrealized_conversion_cast %5 : index to !riscv.reg&#92;n        %188 = riscv.add %186, %187 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %189 = builtin.unrealized_conversion_cast %188 : !riscv.reg to index&#92;n        %190 = builtin.unrealized_conversion_cast %161 : f64 to !riscv.freg&#92;n        %C_9 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %191 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %192 = builtin.unrealized_conversion_cast %189 : index to !riscv.reg&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %191, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %192 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_9, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %190, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %193 = riscv.li 7 : !riscv.reg&#92;n        %194 = builtin.unrealized_conversion_cast %193 : !riscv.reg to index&#92;n        %195 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %196 = builtin.unrealized_conversion_cast %194 : index to !riscv.reg&#92;n        %197 = riscv.mul %195, %196 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %198 = builtin.unrealized_conversion_cast %197 : !riscv.reg to index&#92;n        %199 = builtin.unrealized_conversion_cast %198 : index to !riscv.reg&#92;n        %200 = builtin.unrealized_conversion_cast %7 : index to !riscv.reg&#92;n        %201 = riscv.add %199, %200 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %202 = builtin.unrealized_conversion_cast %201 : !riscv.reg to index&#92;n        %203 = builtin.unrealized_conversion_cast %162 : f64 to !riscv.freg&#92;n        %C_10 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %204 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %205 = builtin.unrealized_conversion_cast %202 : index to !riscv.reg&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %204, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %205 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_10, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %203, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %206 = riscv.li 7 : !riscv.reg&#92;n        %207 = builtin.unrealized_conversion_cast %206 : !riscv.reg to index&#92;n        %208 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %209 = builtin.unrealized_conversion_cast %207 : index to !riscv.reg&#92;n        %210 = riscv.mul %208, %209 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %211 = builtin.unrealized_conversion_cast %210 : !riscv.reg to index&#92;n        %212 = builtin.unrealized_conversion_cast %211 : index to !riscv.reg&#92;n        %213 = builtin.unrealized_conversion_cast %9 : index to !riscv.reg&#92;n        %214 = riscv.add %212, %213 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %215 = builtin.unrealized_conversion_cast %214 : !riscv.reg to index&#92;n        %216 = builtin.unrealized_conversion_cast %163 : f64 to !riscv.freg&#92;n        %C_11 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %217 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %218 = builtin.unrealized_conversion_cast %215 : index to !riscv.reg&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %217, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %218 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_11, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %216, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %219 = riscv.li 7 : !riscv.reg&#92;n        %220 = builtin.unrealized_conversion_cast %219 : !riscv.reg to index&#92;n        %221 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %222 = builtin.unrealized_conversion_cast %220 : index to !riscv.reg&#92;n        %223 = riscv.mul %221, %222 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %224 = builtin.unrealized_conversion_cast %223 : !riscv.reg to index&#92;n        %225 = builtin.unrealized_conversion_cast %224 : index to !riscv.reg&#92;n        %226 = builtin.unrealized_conversion_cast %11 : index to !riscv.reg&#92;n        %227 = riscv.add %225, %226 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %228 = builtin.unrealized_conversion_cast %227 : !riscv.reg to index&#92;n        %229 = builtin.unrealized_conversion_cast %164 : f64 to !riscv.freg&#92;n        %C_12 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %230 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %231 = builtin.unrealized_conversion_cast %228 : index to !riscv.reg&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %230, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %231 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_12, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %229, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %232 = riscv.li 7 : !riscv.reg&#92;n        %233 = builtin.unrealized_conversion_cast %232 : !riscv.reg to index&#92;n        %234 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %235 = builtin.unrealized_conversion_cast %233 : index to !riscv.reg&#92;n        %236 = riscv.mul %234, %235 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %237 = builtin.unrealized_conversion_cast %236 : !riscv.reg to index&#92;n        %238 = builtin.unrealized_conversion_cast %237 : index to !riscv.reg&#92;n        %239 = builtin.unrealized_conversion_cast %13 : index to !riscv.reg&#92;n        %240 = riscv.add %238, %239 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %241 = builtin.unrealized_conversion_cast %240 : !riscv.reg to index&#92;n        %242 = builtin.unrealized_conversion_cast %165 : f64 to !riscv.freg&#92;n        %C_13 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %243 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %244 = builtin.unrealized_conversion_cast %241 : index to !riscv.reg&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %243, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %244 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_13, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %242, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %245 = riscv.li 7 : !riscv.reg&#92;n        %246 = builtin.unrealized_conversion_cast %245 : !riscv.reg to index&#92;n        %247 = builtin.unrealized_conversion_cast %21 : index to !riscv.reg&#92;n        %248 = builtin.unrealized_conversion_cast %246 : index to !riscv.reg&#92;n        %249 = riscv.mul %247, %248 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %250 = builtin.unrealized_conversion_cast %249 : !riscv.reg to index&#92;n        %251 = builtin.unrealized_conversion_cast %250 : index to !riscv.reg&#92;n        %252 = builtin.unrealized_conversion_cast %15 : index to !riscv.reg&#92;n        %253 = riscv.add %251, %252 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %254 = builtin.unrealized_conversion_cast %253 : !riscv.reg to index&#92;n        %255 = builtin.unrealized_conversion_cast %166 : f64 to !riscv.freg&#92;n        %C_14 = builtin.unrealized_conversion_cast %C : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n        %256 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        %257 = builtin.unrealized_conversion_cast %254 : index to !riscv.reg&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %256, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %257 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_14, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %255, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n    }&#92;n    func.return&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-func-to-riscv-func</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-19' random-id='c1581092-f335-cba3-513a-7052986f9025'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %0 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %A_1 = builtin.unrealized_conversion_cast %0 : !riscv.reg to memref&lt;6x2xf64&gt;&#92;n      %1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %B_1 = builtin.unrealized_conversion_cast %1 : !riscv.reg to memref&lt;2x7xf64&gt;&#92;n      %2 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %C_1 = builtin.unrealized_conversion_cast %2 : !riscv.reg to memref&lt;6x7xf64&gt;&#92;n      memref_stream.streaming_region {&#92;n        patterns = [&#92;n          #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d0, d2)&gt;,&#92;n          #memref_stream.stride_pattern&lt;ub = [6, 1, 2, 7], index_map = (d0, d1, d2, d3) -&gt; (d2, ((d1 * 7) + d3))&gt;&#92;n        ]&#92;n      } ins(%A_1, %B_1 : memref&lt;6x2xf64&gt;, memref&lt;2x7xf64&gt;) {&#92;n      ^0(%3 : !memref_stream.readable&lt;f64&gt;, %4 : !memref_stream.readable&lt;f64&gt;):&#92;n        %5 = riscv.li 0 : !riscv.reg&#92;n        %6 = builtin.unrealized_conversion_cast %5 : !riscv.reg to index&#92;n        %7 = riscv.li 1 : !riscv.reg&#92;n        %8 = builtin.unrealized_conversion_cast %7 : !riscv.reg to index&#92;n        %9 = riscv.li 2 : !riscv.reg&#92;n        %10 = builtin.unrealized_conversion_cast %9 : !riscv.reg to index&#92;n        %11 = riscv.li 3 : !riscv.reg&#92;n        %12 = builtin.unrealized_conversion_cast %11 : !riscv.reg to index&#92;n        %13 = riscv.li 4 : !riscv.reg&#92;n        %14 = builtin.unrealized_conversion_cast %13 : !riscv.reg to index&#92;n        %15 = riscv.li 5 : !riscv.reg&#92;n        %16 = builtin.unrealized_conversion_cast %15 : !riscv.reg to index&#92;n        %17 = riscv.li 6 : !riscv.reg&#92;n        %18 = builtin.unrealized_conversion_cast %17 : !riscv.reg to index&#92;n        %19 = riscv.li 6 : !riscv.reg&#92;n        %20 = builtin.unrealized_conversion_cast %19 : !riscv.reg to index&#92;n        %21 = riscv.li 2 : !riscv.reg&#92;n        %22 = builtin.unrealized_conversion_cast %21 : !riscv.reg to index&#92;n        %23 = riscv.li 0 : !riscv.reg&#92;n        %24 = builtin.unrealized_conversion_cast %23 : !riscv.reg to index&#92;n        %25 = riscv.li 1 : !riscv.reg&#92;n        %26 = builtin.unrealized_conversion_cast %25 : !riscv.reg to index&#92;n        %27 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n        %28 = builtin.unrealized_conversion_cast %20 : index to !riscv.reg&#92;n        %29 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n        riscv_scf.for %30 : !riscv.reg  = %27 to %28 step %29 {&#92;n          %31 = builtin.unrealized_conversion_cast %30 : !riscv.reg to index&#92;n          %32 = riscv.li 7 : !riscv.reg&#92;n          %33 = builtin.unrealized_conversion_cast %32 : !riscv.reg to index&#92;n          %34 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %35 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %36 = riscv.mul %34, %35 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %37 = builtin.unrealized_conversion_cast %36 : !riscv.reg to index&#92;n          %38 = builtin.unrealized_conversion_cast %37 : index to !riscv.reg&#92;n          %39 = builtin.unrealized_conversion_cast %6 : index to !riscv.reg&#92;n          %40 = riscv.add %38, %39 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %41 = builtin.unrealized_conversion_cast %40 : !riscv.reg to index&#92;n          %C_2 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %42 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %43 = builtin.unrealized_conversion_cast %41 : index to !riscv.reg&#92;n          %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset = riscv.mul %42, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset = riscv.add %pointer_dim_offset, %43 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer = riscv.add %C_2, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %44 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %45 = builtin.unrealized_conversion_cast %44 : !riscv.freg to f64&#92;n          %46 = riscv.li 7 : !riscv.reg&#92;n          %47 = builtin.unrealized_conversion_cast %46 : !riscv.reg to index&#92;n          %48 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %49 = builtin.unrealized_conversion_cast %47 : index to !riscv.reg&#92;n          %50 = riscv.mul %48, %49 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %51 = builtin.unrealized_conversion_cast %50 : !riscv.reg to index&#92;n          %52 = builtin.unrealized_conversion_cast %51 : index to !riscv.reg&#92;n          %53 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n          %54 = riscv.add %52, %53 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %55 = builtin.unrealized_conversion_cast %54 : !riscv.reg to index&#92;n          %C_3 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %56 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %57 = builtin.unrealized_conversion_cast %55 : index to !riscv.reg&#92;n          %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_1 = riscv.mul %56, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %57 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_1 = riscv.add %C_3, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %58 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %59 = builtin.unrealized_conversion_cast %58 : !riscv.freg to f64&#92;n          %60 = riscv.li 7 : !riscv.reg&#92;n          %61 = builtin.unrealized_conversion_cast %60 : !riscv.reg to index&#92;n          %62 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %63 = builtin.unrealized_conversion_cast %61 : index to !riscv.reg&#92;n          %64 = riscv.mul %62, %63 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %65 = builtin.unrealized_conversion_cast %64 : !riscv.reg to index&#92;n          %66 = builtin.unrealized_conversion_cast %65 : index to !riscv.reg&#92;n          %67 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n          %68 = riscv.add %66, %67 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %69 = builtin.unrealized_conversion_cast %68 : !riscv.reg to index&#92;n          %C_4 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %70 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %71 = builtin.unrealized_conversion_cast %69 : index to !riscv.reg&#92;n          %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_2 = riscv.mul %70, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %71 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_2 = riscv.add %C_4, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %72 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %73 = builtin.unrealized_conversion_cast %72 : !riscv.freg to f64&#92;n          %74 = riscv.li 7 : !riscv.reg&#92;n          %75 = builtin.unrealized_conversion_cast %74 : !riscv.reg to index&#92;n          %76 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %77 = builtin.unrealized_conversion_cast %75 : index to !riscv.reg&#92;n          %78 = riscv.mul %76, %77 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %79 = builtin.unrealized_conversion_cast %78 : !riscv.reg to index&#92;n          %80 = builtin.unrealized_conversion_cast %79 : index to !riscv.reg&#92;n          %81 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n          %82 = riscv.add %80, %81 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %83 = builtin.unrealized_conversion_cast %82 : !riscv.reg to index&#92;n          %C_5 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %84 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %85 = builtin.unrealized_conversion_cast %83 : index to !riscv.reg&#92;n          %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_3 = riscv.mul %84, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %85 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_3 = riscv.add %C_5, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %86 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %87 = builtin.unrealized_conversion_cast %86 : !riscv.freg to f64&#92;n          %88 = riscv.li 7 : !riscv.reg&#92;n          %89 = builtin.unrealized_conversion_cast %88 : !riscv.reg to index&#92;n          %90 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %91 = builtin.unrealized_conversion_cast %89 : index to !riscv.reg&#92;n          %92 = riscv.mul %90, %91 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %93 = builtin.unrealized_conversion_cast %92 : !riscv.reg to index&#92;n          %94 = builtin.unrealized_conversion_cast %93 : index to !riscv.reg&#92;n          %95 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n          %96 = riscv.add %94, %95 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %97 = builtin.unrealized_conversion_cast %96 : !riscv.reg to index&#92;n          %C_6 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %98 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %99 = builtin.unrealized_conversion_cast %97 : index to !riscv.reg&#92;n          %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_4 = riscv.mul %98, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %99 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_4 = riscv.add %C_6, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %100 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %101 = builtin.unrealized_conversion_cast %100 : !riscv.freg to f64&#92;n          %102 = riscv.li 7 : !riscv.reg&#92;n          %103 = builtin.unrealized_conversion_cast %102 : !riscv.reg to index&#92;n          %104 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %105 = builtin.unrealized_conversion_cast %103 : index to !riscv.reg&#92;n          %106 = riscv.mul %104, %105 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %107 = builtin.unrealized_conversion_cast %106 : !riscv.reg to index&#92;n          %108 = builtin.unrealized_conversion_cast %107 : index to !riscv.reg&#92;n          %109 = builtin.unrealized_conversion_cast %16 : index to !riscv.reg&#92;n          %110 = riscv.add %108, %109 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %111 = builtin.unrealized_conversion_cast %110 : !riscv.reg to index&#92;n          %C_7 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %112 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %113 = builtin.unrealized_conversion_cast %111 : index to !riscv.reg&#92;n          %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_5 = riscv.mul %112, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %113 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_5 = riscv.add %C_7, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %114 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %115 = builtin.unrealized_conversion_cast %114 : !riscv.freg to f64&#92;n          %116 = riscv.li 7 : !riscv.reg&#92;n          %117 = builtin.unrealized_conversion_cast %116 : !riscv.reg to index&#92;n          %118 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %119 = builtin.unrealized_conversion_cast %117 : index to !riscv.reg&#92;n          %120 = riscv.mul %118, %119 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %121 = builtin.unrealized_conversion_cast %120 : !riscv.reg to index&#92;n          %122 = builtin.unrealized_conversion_cast %121 : index to !riscv.reg&#92;n          %123 = builtin.unrealized_conversion_cast %18 : index to !riscv.reg&#92;n          %124 = riscv.add %122, %123 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %125 = builtin.unrealized_conversion_cast %124 : !riscv.reg to index&#92;n          %C_8 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %126 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %127 = builtin.unrealized_conversion_cast %125 : index to !riscv.reg&#92;n          %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_6 = riscv.mul %126, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %127 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_6 = riscv.add %C_8, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %128 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %129 = builtin.unrealized_conversion_cast %128 : !riscv.freg to f64&#92;n          %130 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %131 = builtin.unrealized_conversion_cast %22 : index to !riscv.reg&#92;n          %132 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %133 = builtin.unrealized_conversion_cast %45 : f64 to !riscv.freg&#92;n          %134 = builtin.unrealized_conversion_cast %59 : f64 to !riscv.freg&#92;n          %135 = builtin.unrealized_conversion_cast %73 : f64 to !riscv.freg&#92;n          %136 = builtin.unrealized_conversion_cast %87 : f64 to !riscv.freg&#92;n          %137 = builtin.unrealized_conversion_cast %101 : f64 to !riscv.freg&#92;n          %138 = builtin.unrealized_conversion_cast %115 : f64 to !riscv.freg&#92;n          %139 = builtin.unrealized_conversion_cast %129 : f64 to !riscv.freg&#92;n          %140 = riscv.fmv.d %133 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %141 = riscv.fmv.d %134 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %142 = riscv.fmv.d %135 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %143 = riscv.fmv.d %136 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %144 = riscv.fmv.d %137 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %145 = riscv.fmv.d %138 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %146 = riscv.fmv.d %139 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %147, %148, %149, %150, %151, %152, %153 = riscv_scf.for %154 : !riscv.reg  = %130 to %131 step %132 iter_args(%acc_old = %140, %acc_old_1 = %141, %acc_old_2 = %142, %acc_old_3 = %143, %acc_old_4 = %144, %acc_old_5 = %145, %acc_old_6 = %146) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n            %acc_old_7 = builtin.unrealized_conversion_cast %acc_old_6 : !riscv.freg to f64&#92;n            %acc_old_8 = builtin.unrealized_conversion_cast %acc_old_5 : !riscv.freg to f64&#92;n            %acc_old_9 = builtin.unrealized_conversion_cast %acc_old_4 : !riscv.freg to f64&#92;n            %acc_old_10 = builtin.unrealized_conversion_cast %acc_old_3 : !riscv.freg to f64&#92;n            %acc_old_11 = builtin.unrealized_conversion_cast %acc_old_2 : !riscv.freg to f64&#92;n            %acc_old_12 = builtin.unrealized_conversion_cast %acc_old_1 : !riscv.freg to f64&#92;n            %acc_old_13 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n            %155 = builtin.unrealized_conversion_cast %154 : !riscv.reg to index&#92;n            %a = memref_stream.read from %3 : f64&#92;n            %a_1 = memref_stream.read from %3 : f64&#92;n            %a_2 = memref_stream.read from %3 : f64&#92;n            %a_3 = memref_stream.read from %3 : f64&#92;n            %a_4 = memref_stream.read from %3 : f64&#92;n            %a_5 = memref_stream.read from %3 : f64&#92;n            %a_6 = memref_stream.read from %3 : f64&#92;n            %b = memref_stream.read from %4 : f64&#92;n            %b_1 = memref_stream.read from %4 : f64&#92;n            %b_2 = memref_stream.read from %4 : f64&#92;n            %b_3 = memref_stream.read from %4 : f64&#92;n            %b_4 = memref_stream.read from %4 : f64&#92;n            %b_5 = memref_stream.read from %4 : f64&#92;n            %b_6 = memref_stream.read from %4 : f64&#92;n            %prod = builtin.unrealized_conversion_cast %a : f64 to !riscv.freg&#92;n            %prod_1 = builtin.unrealized_conversion_cast %b : f64 to !riscv.freg&#92;n            %prod_2 = riscv.fmul.d %prod, %prod_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_3 = builtin.unrealized_conversion_cast %prod_2 : !riscv.freg to f64&#92;n            %prod_4 = builtin.unrealized_conversion_cast %a_1 : f64 to !riscv.freg&#92;n            %prod_5 = builtin.unrealized_conversion_cast %b_1 : f64 to !riscv.freg&#92;n            %prod_6 = riscv.fmul.d %prod_4, %prod_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_7 = builtin.unrealized_conversion_cast %prod_6 : !riscv.freg to f64&#92;n            %prod_8 = builtin.unrealized_conversion_cast %a_2 : f64 to !riscv.freg&#92;n            %prod_9 = builtin.unrealized_conversion_cast %b_2 : f64 to !riscv.freg&#92;n            %prod_10 = riscv.fmul.d %prod_8, %prod_9 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_11 = builtin.unrealized_conversion_cast %prod_10 : !riscv.freg to f64&#92;n            %prod_12 = builtin.unrealized_conversion_cast %a_3 : f64 to !riscv.freg&#92;n            %prod_13 = builtin.unrealized_conversion_cast %b_3 : f64 to !riscv.freg&#92;n            %prod_14 = riscv.fmul.d %prod_12, %prod_13 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_15 = builtin.unrealized_conversion_cast %prod_14 : !riscv.freg to f64&#92;n            %prod_16 = builtin.unrealized_conversion_cast %a_4 : f64 to !riscv.freg&#92;n            %prod_17 = builtin.unrealized_conversion_cast %b_4 : f64 to !riscv.freg&#92;n            %prod_18 = riscv.fmul.d %prod_16, %prod_17 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_19 = builtin.unrealized_conversion_cast %prod_18 : !riscv.freg to f64&#92;n            %prod_20 = builtin.unrealized_conversion_cast %a_5 : f64 to !riscv.freg&#92;n            %prod_21 = builtin.unrealized_conversion_cast %b_5 : f64 to !riscv.freg&#92;n            %prod_22 = riscv.fmul.d %prod_20, %prod_21 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_23 = builtin.unrealized_conversion_cast %prod_22 : !riscv.freg to f64&#92;n            %prod_24 = builtin.unrealized_conversion_cast %a_6 : f64 to !riscv.freg&#92;n            %prod_25 = builtin.unrealized_conversion_cast %b_6 : f64 to !riscv.freg&#92;n            %prod_26 = riscv.fmul.d %prod_24, %prod_25 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_27 = builtin.unrealized_conversion_cast %prod_26 : !riscv.freg to f64&#92;n            %acc_new = builtin.unrealized_conversion_cast %acc_old_13 : f64 to !riscv.freg&#92;n            %acc_new_1 = builtin.unrealized_conversion_cast %prod_3 : f64 to !riscv.freg&#92;n            %acc_new_2 = riscv.fadd.d %acc_new, %acc_new_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = builtin.unrealized_conversion_cast %acc_new_2 : !riscv.freg to f64&#92;n            %acc_new_4 = builtin.unrealized_conversion_cast %acc_old_12 : f64 to !riscv.freg&#92;n            %acc_new_5 = builtin.unrealized_conversion_cast %prod_7 : f64 to !riscv.freg&#92;n            %acc_new_6 = riscv.fadd.d %acc_new_4, %acc_new_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_7 = builtin.unrealized_conversion_cast %acc_new_6 : !riscv.freg to f64&#92;n            %acc_new_8 = builtin.unrealized_conversion_cast %acc_old_11 : f64 to !riscv.freg&#92;n            %acc_new_9 = builtin.unrealized_conversion_cast %prod_11 : f64 to !riscv.freg&#92;n            %acc_new_10 = riscv.fadd.d %acc_new_8, %acc_new_9 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_11 = builtin.unrealized_conversion_cast %acc_new_10 : !riscv.freg to f64&#92;n            %acc_new_12 = builtin.unrealized_conversion_cast %acc_old_10 : f64 to !riscv.freg&#92;n            %acc_new_13 = builtin.unrealized_conversion_cast %prod_15 : f64 to !riscv.freg&#92;n            %acc_new_14 = riscv.fadd.d %acc_new_12, %acc_new_13 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_15 = builtin.unrealized_conversion_cast %acc_new_14 : !riscv.freg to f64&#92;n            %acc_new_16 = builtin.unrealized_conversion_cast %acc_old_9 : f64 to !riscv.freg&#92;n            %acc_new_17 = builtin.unrealized_conversion_cast %prod_19 : f64 to !riscv.freg&#92;n            %acc_new_18 = riscv.fadd.d %acc_new_16, %acc_new_17 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_19 = builtin.unrealized_conversion_cast %acc_new_18 : !riscv.freg to f64&#92;n            %acc_new_20 = builtin.unrealized_conversion_cast %acc_old_8 : f64 to !riscv.freg&#92;n            %acc_new_21 = builtin.unrealized_conversion_cast %prod_23 : f64 to !riscv.freg&#92;n            %acc_new_22 = riscv.fadd.d %acc_new_20, %acc_new_21 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_23 = builtin.unrealized_conversion_cast %acc_new_22 : !riscv.freg to f64&#92;n            %acc_new_24 = builtin.unrealized_conversion_cast %acc_old_7 : f64 to !riscv.freg&#92;n            %acc_new_25 = builtin.unrealized_conversion_cast %prod_27 : f64 to !riscv.freg&#92;n            %acc_new_26 = riscv.fadd.d %acc_new_24, %acc_new_25 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_27 = builtin.unrealized_conversion_cast %acc_new_26 : !riscv.freg to f64&#92;n            %acc_new_28 = builtin.unrealized_conversion_cast %acc_new_3 : f64 to !riscv.freg&#92;n            %acc_new_29 = builtin.unrealized_conversion_cast %acc_new_7 : f64 to !riscv.freg&#92;n            %acc_new_30 = builtin.unrealized_conversion_cast %acc_new_11 : f64 to !riscv.freg&#92;n            %acc_new_31 = builtin.unrealized_conversion_cast %acc_new_15 : f64 to !riscv.freg&#92;n            %acc_new_32 = builtin.unrealized_conversion_cast %acc_new_19 : f64 to !riscv.freg&#92;n            %acc_new_33 = builtin.unrealized_conversion_cast %acc_new_23 : f64 to !riscv.freg&#92;n            %acc_new_34 = builtin.unrealized_conversion_cast %acc_new_27 : f64 to !riscv.freg&#92;n            riscv_scf.yield %acc_new_28, %acc_new_29, %acc_new_30, %acc_new_31, %acc_new_32, %acc_new_33, %acc_new_34 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n          }&#92;n          %156 = riscv.fmv.d %147 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %157 = riscv.fmv.d %148 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %158 = riscv.fmv.d %149 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %159 = riscv.fmv.d %150 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %160 = riscv.fmv.d %151 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %161 = riscv.fmv.d %152 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %162 = riscv.fmv.d %153 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %163 = builtin.unrealized_conversion_cast %156 : !riscv.freg to f64&#92;n          %164 = builtin.unrealized_conversion_cast %157 : !riscv.freg to f64&#92;n          %165 = builtin.unrealized_conversion_cast %158 : !riscv.freg to f64&#92;n          %166 = builtin.unrealized_conversion_cast %159 : !riscv.freg to f64&#92;n          %167 = builtin.unrealized_conversion_cast %160 : !riscv.freg to f64&#92;n          %168 = builtin.unrealized_conversion_cast %161 : !riscv.freg to f64&#92;n          %169 = builtin.unrealized_conversion_cast %162 : !riscv.freg to f64&#92;n          %170 = riscv.li 7 : !riscv.reg&#92;n          %171 = builtin.unrealized_conversion_cast %170 : !riscv.reg to index&#92;n          %172 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %173 = builtin.unrealized_conversion_cast %171 : index to !riscv.reg&#92;n          %174 = riscv.mul %172, %173 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %175 = builtin.unrealized_conversion_cast %174 : !riscv.reg to index&#92;n          %176 = builtin.unrealized_conversion_cast %175 : index to !riscv.reg&#92;n          %177 = builtin.unrealized_conversion_cast %6 : index to !riscv.reg&#92;n          %178 = riscv.add %176, %177 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %179 = builtin.unrealized_conversion_cast %178 : !riscv.reg to index&#92;n          %180 = builtin.unrealized_conversion_cast %163 : f64 to !riscv.freg&#92;n          %C_9 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %181 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %182 = builtin.unrealized_conversion_cast %179 : index to !riscv.reg&#92;n          %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_7 = riscv.mul %181, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %182 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_7 = riscv.add %C_9, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_7, %180, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %183 = riscv.li 7 : !riscv.reg&#92;n          %184 = builtin.unrealized_conversion_cast %183 : !riscv.reg to index&#92;n          %185 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %186 = builtin.unrealized_conversion_cast %184 : index to !riscv.reg&#92;n          %187 = riscv.mul %185, %186 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %188 = builtin.unrealized_conversion_cast %187 : !riscv.reg to index&#92;n          %189 = builtin.unrealized_conversion_cast %188 : index to !riscv.reg&#92;n          %190 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n          %191 = riscv.add %189, %190 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %192 = builtin.unrealized_conversion_cast %191 : !riscv.reg to index&#92;n          %193 = builtin.unrealized_conversion_cast %164 : f64 to !riscv.freg&#92;n          %C_10 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %194 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %195 = builtin.unrealized_conversion_cast %192 : index to !riscv.reg&#92;n          %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_8 = riscv.mul %194, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %195 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_8 = riscv.add %C_10, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_8, %193, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %196 = riscv.li 7 : !riscv.reg&#92;n          %197 = builtin.unrealized_conversion_cast %196 : !riscv.reg to index&#92;n          %198 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %199 = builtin.unrealized_conversion_cast %197 : index to !riscv.reg&#92;n          %200 = riscv.mul %198, %199 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %201 = builtin.unrealized_conversion_cast %200 : !riscv.reg to index&#92;n          %202 = builtin.unrealized_conversion_cast %201 : index to !riscv.reg&#92;n          %203 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n          %204 = riscv.add %202, %203 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %205 = builtin.unrealized_conversion_cast %204 : !riscv.reg to index&#92;n          %206 = builtin.unrealized_conversion_cast %165 : f64 to !riscv.freg&#92;n          %C_11 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %207 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %208 = builtin.unrealized_conversion_cast %205 : index to !riscv.reg&#92;n          %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_9 = riscv.mul %207, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %208 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_9 = riscv.add %C_11, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_9, %206, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %209 = riscv.li 7 : !riscv.reg&#92;n          %210 = builtin.unrealized_conversion_cast %209 : !riscv.reg to index&#92;n          %211 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %212 = builtin.unrealized_conversion_cast %210 : index to !riscv.reg&#92;n          %213 = riscv.mul %211, %212 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %214 = builtin.unrealized_conversion_cast %213 : !riscv.reg to index&#92;n          %215 = builtin.unrealized_conversion_cast %214 : index to !riscv.reg&#92;n          %216 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n          %217 = riscv.add %215, %216 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %218 = builtin.unrealized_conversion_cast %217 : !riscv.reg to index&#92;n          %219 = builtin.unrealized_conversion_cast %166 : f64 to !riscv.freg&#92;n          %C_12 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %220 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %221 = builtin.unrealized_conversion_cast %218 : index to !riscv.reg&#92;n          %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_10 = riscv.mul %220, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %221 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_10 = riscv.add %C_12, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_10, %219, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %222 = riscv.li 7 : !riscv.reg&#92;n          %223 = builtin.unrealized_conversion_cast %222 : !riscv.reg to index&#92;n          %224 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %225 = builtin.unrealized_conversion_cast %223 : index to !riscv.reg&#92;n          %226 = riscv.mul %224, %225 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %227 = builtin.unrealized_conversion_cast %226 : !riscv.reg to index&#92;n          %228 = builtin.unrealized_conversion_cast %227 : index to !riscv.reg&#92;n          %229 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n          %230 = riscv.add %228, %229 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %231 = builtin.unrealized_conversion_cast %230 : !riscv.reg to index&#92;n          %232 = builtin.unrealized_conversion_cast %167 : f64 to !riscv.freg&#92;n          %C_13 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %233 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %234 = builtin.unrealized_conversion_cast %231 : index to !riscv.reg&#92;n          %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_11 = riscv.mul %233, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %234 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_11 = riscv.add %C_13, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_11, %232, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %235 = riscv.li 7 : !riscv.reg&#92;n          %236 = builtin.unrealized_conversion_cast %235 : !riscv.reg to index&#92;n          %237 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %238 = builtin.unrealized_conversion_cast %236 : index to !riscv.reg&#92;n          %239 = riscv.mul %237, %238 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %240 = builtin.unrealized_conversion_cast %239 : !riscv.reg to index&#92;n          %241 = builtin.unrealized_conversion_cast %240 : index to !riscv.reg&#92;n          %242 = builtin.unrealized_conversion_cast %16 : index to !riscv.reg&#92;n          %243 = riscv.add %241, %242 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %244 = builtin.unrealized_conversion_cast %243 : !riscv.reg to index&#92;n          %245 = builtin.unrealized_conversion_cast %168 : f64 to !riscv.freg&#92;n          %C_14 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %246 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %247 = builtin.unrealized_conversion_cast %244 : index to !riscv.reg&#92;n          %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_12 = riscv.mul %246, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %247 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_12 = riscv.add %C_14, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_12, %245, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %248 = riscv.li 7 : !riscv.reg&#92;n          %249 = builtin.unrealized_conversion_cast %248 : !riscv.reg to index&#92;n          %250 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %251 = builtin.unrealized_conversion_cast %249 : index to !riscv.reg&#92;n          %252 = riscv.mul %250, %251 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %253 = builtin.unrealized_conversion_cast %252 : !riscv.reg to index&#92;n          %254 = builtin.unrealized_conversion_cast %253 : index to !riscv.reg&#92;n          %255 = builtin.unrealized_conversion_cast %18 : index to !riscv.reg&#92;n          %256 = riscv.add %254, %255 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %257 = builtin.unrealized_conversion_cast %256 : !riscv.reg to index&#92;n          %258 = builtin.unrealized_conversion_cast %169 : f64 to !riscv.freg&#92;n          %C_15 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %259 = builtin.unrealized_conversion_cast %31 : index to !riscv.reg&#92;n          %260 = builtin.unrealized_conversion_cast %257 : index to !riscv.reg&#92;n          %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_13 = riscv.mul %259, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %260 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_13 = riscv.add %C_15, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_13, %258, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-memref-stream-to-snitch-stream</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-20' random-id='d0a44432-9cd6-c852-714c-7df4e4347d51'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %0 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %A_1 = builtin.unrealized_conversion_cast %0 : !riscv.reg to memref&lt;6x2xf64&gt;&#92;n      %1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %B_1 = builtin.unrealized_conversion_cast %1 : !riscv.reg to memref&lt;2x7xf64&gt;&#92;n      %2 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %C_1 = builtin.unrealized_conversion_cast %2 : !riscv.reg to memref&lt;6x7xf64&gt;&#92;n      %A_2 = builtin.unrealized_conversion_cast %A_1 : memref&lt;6x2xf64&gt; to !riscv.reg&#92;n      %B_2 = builtin.unrealized_conversion_cast %B_1 : memref&lt;2x7xf64&gt; to !riscv.reg&#92;n      snitch_stream.streaming_region {&#92;n        patterns = [&#92;n          #snitch_stream.stride_pattern&lt;ub = [12], strides = [8], repeat = 7&gt;,&#92;n          #snitch_stream.stride_pattern&lt;ub = [6, 2, 7], strides = [0, 56, 8]&gt;&#92;n        ]&#92;n      } ins(%A_2, %B_2 : !riscv.reg, !riscv.reg) {&#92;n      ^0(%3 : !snitch.readable&lt;!riscv.freg&gt;, %4 : !snitch.readable&lt;!riscv.freg&gt;):&#92;n        %5 = builtin.unrealized_conversion_cast %3 : !snitch.readable&lt;!riscv.freg&gt; to !memref_stream.readable&lt;f64&gt;&#92;n        %6 = builtin.unrealized_conversion_cast %4 : !snitch.readable&lt;!riscv.freg&gt; to !memref_stream.readable&lt;f64&gt;&#92;n        %7 = riscv.li 0 : !riscv.reg&#92;n        %8 = builtin.unrealized_conversion_cast %7 : !riscv.reg to index&#92;n        %9 = riscv.li 1 : !riscv.reg&#92;n        %10 = builtin.unrealized_conversion_cast %9 : !riscv.reg to index&#92;n        %11 = riscv.li 2 : !riscv.reg&#92;n        %12 = builtin.unrealized_conversion_cast %11 : !riscv.reg to index&#92;n        %13 = riscv.li 3 : !riscv.reg&#92;n        %14 = builtin.unrealized_conversion_cast %13 : !riscv.reg to index&#92;n        %15 = riscv.li 4 : !riscv.reg&#92;n        %16 = builtin.unrealized_conversion_cast %15 : !riscv.reg to index&#92;n        %17 = riscv.li 5 : !riscv.reg&#92;n        %18 = builtin.unrealized_conversion_cast %17 : !riscv.reg to index&#92;n        %19 = riscv.li 6 : !riscv.reg&#92;n        %20 = builtin.unrealized_conversion_cast %19 : !riscv.reg to index&#92;n        %21 = riscv.li 6 : !riscv.reg&#92;n        %22 = builtin.unrealized_conversion_cast %21 : !riscv.reg to index&#92;n        %23 = riscv.li 2 : !riscv.reg&#92;n        %24 = builtin.unrealized_conversion_cast %23 : !riscv.reg to index&#92;n        %25 = riscv.li 0 : !riscv.reg&#92;n        %26 = builtin.unrealized_conversion_cast %25 : !riscv.reg to index&#92;n        %27 = riscv.li 1 : !riscv.reg&#92;n        %28 = builtin.unrealized_conversion_cast %27 : !riscv.reg to index&#92;n        %29 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n        %30 = builtin.unrealized_conversion_cast %22 : index to !riscv.reg&#92;n        %31 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n        riscv_scf.for %32 : !riscv.reg  = %29 to %30 step %31 {&#92;n          %33 = builtin.unrealized_conversion_cast %32 : !riscv.reg to index&#92;n          %34 = riscv.li 7 : !riscv.reg&#92;n          %35 = builtin.unrealized_conversion_cast %34 : !riscv.reg to index&#92;n          %36 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %37 = builtin.unrealized_conversion_cast %35 : index to !riscv.reg&#92;n          %38 = riscv.mul %36, %37 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %39 = builtin.unrealized_conversion_cast %38 : !riscv.reg to index&#92;n          %40 = builtin.unrealized_conversion_cast %39 : index to !riscv.reg&#92;n          %41 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n          %42 = riscv.add %40, %41 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %43 = builtin.unrealized_conversion_cast %42 : !riscv.reg to index&#92;n          %C_2 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %44 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %45 = builtin.unrealized_conversion_cast %43 : index to !riscv.reg&#92;n          %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset = riscv.mul %44, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset = riscv.add %pointer_dim_offset, %45 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer = riscv.add %C_2, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %46 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %47 = builtin.unrealized_conversion_cast %46 : !riscv.freg to f64&#92;n          %48 = riscv.li 7 : !riscv.reg&#92;n          %49 = builtin.unrealized_conversion_cast %48 : !riscv.reg to index&#92;n          %50 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %51 = builtin.unrealized_conversion_cast %49 : index to !riscv.reg&#92;n          %52 = riscv.mul %50, %51 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %53 = builtin.unrealized_conversion_cast %52 : !riscv.reg to index&#92;n          %54 = builtin.unrealized_conversion_cast %53 : index to !riscv.reg&#92;n          %55 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n          %56 = riscv.add %54, %55 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %57 = builtin.unrealized_conversion_cast %56 : !riscv.reg to index&#92;n          %C_3 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %58 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %59 = builtin.unrealized_conversion_cast %57 : index to !riscv.reg&#92;n          %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_1 = riscv.mul %58, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %59 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_1 = riscv.add %C_3, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %60 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %61 = builtin.unrealized_conversion_cast %60 : !riscv.freg to f64&#92;n          %62 = riscv.li 7 : !riscv.reg&#92;n          %63 = builtin.unrealized_conversion_cast %62 : !riscv.reg to index&#92;n          %64 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %65 = builtin.unrealized_conversion_cast %63 : index to !riscv.reg&#92;n          %66 = riscv.mul %64, %65 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %67 = builtin.unrealized_conversion_cast %66 : !riscv.reg to index&#92;n          %68 = builtin.unrealized_conversion_cast %67 : index to !riscv.reg&#92;n          %69 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n          %70 = riscv.add %68, %69 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %71 = builtin.unrealized_conversion_cast %70 : !riscv.reg to index&#92;n          %C_4 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %72 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %73 = builtin.unrealized_conversion_cast %71 : index to !riscv.reg&#92;n          %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_2 = riscv.mul %72, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %73 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_2 = riscv.add %C_4, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %74 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %75 = builtin.unrealized_conversion_cast %74 : !riscv.freg to f64&#92;n          %76 = riscv.li 7 : !riscv.reg&#92;n          %77 = builtin.unrealized_conversion_cast %76 : !riscv.reg to index&#92;n          %78 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %79 = builtin.unrealized_conversion_cast %77 : index to !riscv.reg&#92;n          %80 = riscv.mul %78, %79 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %81 = builtin.unrealized_conversion_cast %80 : !riscv.reg to index&#92;n          %82 = builtin.unrealized_conversion_cast %81 : index to !riscv.reg&#92;n          %83 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n          %84 = riscv.add %82, %83 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %85 = builtin.unrealized_conversion_cast %84 : !riscv.reg to index&#92;n          %C_5 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %86 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %87 = builtin.unrealized_conversion_cast %85 : index to !riscv.reg&#92;n          %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_3 = riscv.mul %86, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %87 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_3 = riscv.add %C_5, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %88 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %89 = builtin.unrealized_conversion_cast %88 : !riscv.freg to f64&#92;n          %90 = riscv.li 7 : !riscv.reg&#92;n          %91 = builtin.unrealized_conversion_cast %90 : !riscv.reg to index&#92;n          %92 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %93 = builtin.unrealized_conversion_cast %91 : index to !riscv.reg&#92;n          %94 = riscv.mul %92, %93 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %95 = builtin.unrealized_conversion_cast %94 : !riscv.reg to index&#92;n          %96 = builtin.unrealized_conversion_cast %95 : index to !riscv.reg&#92;n          %97 = builtin.unrealized_conversion_cast %16 : index to !riscv.reg&#92;n          %98 = riscv.add %96, %97 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %99 = builtin.unrealized_conversion_cast %98 : !riscv.reg to index&#92;n          %C_6 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %100 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %101 = builtin.unrealized_conversion_cast %99 : index to !riscv.reg&#92;n          %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_4 = riscv.mul %100, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %101 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_4 = riscv.add %C_6, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %102 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %103 = builtin.unrealized_conversion_cast %102 : !riscv.freg to f64&#92;n          %104 = riscv.li 7 : !riscv.reg&#92;n          %105 = builtin.unrealized_conversion_cast %104 : !riscv.reg to index&#92;n          %106 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %107 = builtin.unrealized_conversion_cast %105 : index to !riscv.reg&#92;n          %108 = riscv.mul %106, %107 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %109 = builtin.unrealized_conversion_cast %108 : !riscv.reg to index&#92;n          %110 = builtin.unrealized_conversion_cast %109 : index to !riscv.reg&#92;n          %111 = builtin.unrealized_conversion_cast %18 : index to !riscv.reg&#92;n          %112 = riscv.add %110, %111 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %113 = builtin.unrealized_conversion_cast %112 : !riscv.reg to index&#92;n          %C_7 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %114 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %115 = builtin.unrealized_conversion_cast %113 : index to !riscv.reg&#92;n          %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_5 = riscv.mul %114, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %115 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_5 = riscv.add %C_7, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %116 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %117 = builtin.unrealized_conversion_cast %116 : !riscv.freg to f64&#92;n          %118 = riscv.li 7 : !riscv.reg&#92;n          %119 = builtin.unrealized_conversion_cast %118 : !riscv.reg to index&#92;n          %120 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %121 = builtin.unrealized_conversion_cast %119 : index to !riscv.reg&#92;n          %122 = riscv.mul %120, %121 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %123 = builtin.unrealized_conversion_cast %122 : !riscv.reg to index&#92;n          %124 = builtin.unrealized_conversion_cast %123 : index to !riscv.reg&#92;n          %125 = builtin.unrealized_conversion_cast %20 : index to !riscv.reg&#92;n          %126 = riscv.add %124, %125 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %127 = builtin.unrealized_conversion_cast %126 : !riscv.reg to index&#92;n          %C_8 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %128 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %129 = builtin.unrealized_conversion_cast %127 : index to !riscv.reg&#92;n          %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_6 = riscv.mul %128, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %129 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_6 = riscv.add %C_8, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %130 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %131 = builtin.unrealized_conversion_cast %130 : !riscv.freg to f64&#92;n          %132 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %133 = builtin.unrealized_conversion_cast %24 : index to !riscv.reg&#92;n          %134 = builtin.unrealized_conversion_cast %28 : index to !riscv.reg&#92;n          %135 = builtin.unrealized_conversion_cast %47 : f64 to !riscv.freg&#92;n          %136 = builtin.unrealized_conversion_cast %61 : f64 to !riscv.freg&#92;n          %137 = builtin.unrealized_conversion_cast %75 : f64 to !riscv.freg&#92;n          %138 = builtin.unrealized_conversion_cast %89 : f64 to !riscv.freg&#92;n          %139 = builtin.unrealized_conversion_cast %103 : f64 to !riscv.freg&#92;n          %140 = builtin.unrealized_conversion_cast %117 : f64 to !riscv.freg&#92;n          %141 = builtin.unrealized_conversion_cast %131 : f64 to !riscv.freg&#92;n          %142 = riscv.fmv.d %135 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %143 = riscv.fmv.d %136 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %144 = riscv.fmv.d %137 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %145 = riscv.fmv.d %138 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %146 = riscv.fmv.d %139 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %147 = riscv.fmv.d %140 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %148 = riscv.fmv.d %141 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %149, %150, %151, %152, %153, %154, %155 = riscv_scf.for %156 : !riscv.reg  = %132 to %133 step %134 iter_args(%acc_old = %142, %acc_old_1 = %143, %acc_old_2 = %144, %acc_old_3 = %145, %acc_old_4 = %146, %acc_old_5 = %147, %acc_old_6 = %148) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n            %acc_old_7 = builtin.unrealized_conversion_cast %acc_old_6 : !riscv.freg to f64&#92;n            %acc_old_8 = builtin.unrealized_conversion_cast %acc_old_5 : !riscv.freg to f64&#92;n            %acc_old_9 = builtin.unrealized_conversion_cast %acc_old_4 : !riscv.freg to f64&#92;n            %acc_old_10 = builtin.unrealized_conversion_cast %acc_old_3 : !riscv.freg to f64&#92;n            %acc_old_11 = builtin.unrealized_conversion_cast %acc_old_2 : !riscv.freg to f64&#92;n            %acc_old_12 = builtin.unrealized_conversion_cast %acc_old_1 : !riscv.freg to f64&#92;n            %acc_old_13 = builtin.unrealized_conversion_cast %acc_old : !riscv.freg to f64&#92;n            %157 = builtin.unrealized_conversion_cast %156 : !riscv.reg to index&#92;n            %a = builtin.unrealized_conversion_cast %5 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %a_1 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_2 = builtin.unrealized_conversion_cast %a_1 : !riscv.freg to f64&#92;n            %a_3 = builtin.unrealized_conversion_cast %5 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %a_4 = riscv_snitch.read from %a_3 : !riscv.freg&#92;n            %a_5 = builtin.unrealized_conversion_cast %a_4 : !riscv.freg to f64&#92;n            %a_6 = builtin.unrealized_conversion_cast %5 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %a_7 = riscv_snitch.read from %a_6 : !riscv.freg&#92;n            %a_8 = builtin.unrealized_conversion_cast %a_7 : !riscv.freg to f64&#92;n            %a_9 = builtin.unrealized_conversion_cast %5 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %a_10 = riscv_snitch.read from %a_9 : !riscv.freg&#92;n            %a_11 = builtin.unrealized_conversion_cast %a_10 : !riscv.freg to f64&#92;n            %a_12 = builtin.unrealized_conversion_cast %5 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %a_13 = riscv_snitch.read from %a_12 : !riscv.freg&#92;n            %a_14 = builtin.unrealized_conversion_cast %a_13 : !riscv.freg to f64&#92;n            %a_15 = builtin.unrealized_conversion_cast %5 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %a_16 = riscv_snitch.read from %a_15 : !riscv.freg&#92;n            %a_17 = builtin.unrealized_conversion_cast %a_16 : !riscv.freg to f64&#92;n            %a_18 = builtin.unrealized_conversion_cast %5 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %a_19 = riscv_snitch.read from %a_18 : !riscv.freg&#92;n            %a_20 = builtin.unrealized_conversion_cast %a_19 : !riscv.freg to f64&#92;n            %b = builtin.unrealized_conversion_cast %6 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %b_1 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_2 = builtin.unrealized_conversion_cast %b_1 : !riscv.freg to f64&#92;n            %b_3 = builtin.unrealized_conversion_cast %6 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %b_4 = riscv_snitch.read from %b_3 : !riscv.freg&#92;n            %b_5 = builtin.unrealized_conversion_cast %b_4 : !riscv.freg to f64&#92;n            %b_6 = builtin.unrealized_conversion_cast %6 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %b_7 = riscv_snitch.read from %b_6 : !riscv.freg&#92;n            %b_8 = builtin.unrealized_conversion_cast %b_7 : !riscv.freg to f64&#92;n            %b_9 = builtin.unrealized_conversion_cast %6 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %b_10 = riscv_snitch.read from %b_9 : !riscv.freg&#92;n            %b_11 = builtin.unrealized_conversion_cast %b_10 : !riscv.freg to f64&#92;n            %b_12 = builtin.unrealized_conversion_cast %6 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %b_13 = riscv_snitch.read from %b_12 : !riscv.freg&#92;n            %b_14 = builtin.unrealized_conversion_cast %b_13 : !riscv.freg to f64&#92;n            %b_15 = builtin.unrealized_conversion_cast %6 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %b_16 = riscv_snitch.read from %b_15 : !riscv.freg&#92;n            %b_17 = builtin.unrealized_conversion_cast %b_16 : !riscv.freg to f64&#92;n            %b_18 = builtin.unrealized_conversion_cast %6 : !memref_stream.readable&lt;f64&gt; to !snitch.readable&lt;!riscv.freg&gt;&#92;n            %b_19 = riscv_snitch.read from %b_18 : !riscv.freg&#92;n            %b_20 = builtin.unrealized_conversion_cast %b_19 : !riscv.freg to f64&#92;n            %prod = builtin.unrealized_conversion_cast %a_2 : f64 to !riscv.freg&#92;n            %prod_1 = builtin.unrealized_conversion_cast %b_2 : f64 to !riscv.freg&#92;n            %prod_2 = riscv.fmul.d %prod, %prod_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_3 = builtin.unrealized_conversion_cast %prod_2 : !riscv.freg to f64&#92;n            %prod_4 = builtin.unrealized_conversion_cast %a_5 : f64 to !riscv.freg&#92;n            %prod_5 = builtin.unrealized_conversion_cast %b_5 : f64 to !riscv.freg&#92;n            %prod_6 = riscv.fmul.d %prod_4, %prod_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_7 = builtin.unrealized_conversion_cast %prod_6 : !riscv.freg to f64&#92;n            %prod_8 = builtin.unrealized_conversion_cast %a_8 : f64 to !riscv.freg&#92;n            %prod_9 = builtin.unrealized_conversion_cast %b_8 : f64 to !riscv.freg&#92;n            %prod_10 = riscv.fmul.d %prod_8, %prod_9 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_11 = builtin.unrealized_conversion_cast %prod_10 : !riscv.freg to f64&#92;n            %prod_12 = builtin.unrealized_conversion_cast %a_11 : f64 to !riscv.freg&#92;n            %prod_13 = builtin.unrealized_conversion_cast %b_11 : f64 to !riscv.freg&#92;n            %prod_14 = riscv.fmul.d %prod_12, %prod_13 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_15 = builtin.unrealized_conversion_cast %prod_14 : !riscv.freg to f64&#92;n            %prod_16 = builtin.unrealized_conversion_cast %a_14 : f64 to !riscv.freg&#92;n            %prod_17 = builtin.unrealized_conversion_cast %b_14 : f64 to !riscv.freg&#92;n            %prod_18 = riscv.fmul.d %prod_16, %prod_17 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_19 = builtin.unrealized_conversion_cast %prod_18 : !riscv.freg to f64&#92;n            %prod_20 = builtin.unrealized_conversion_cast %a_17 : f64 to !riscv.freg&#92;n            %prod_21 = builtin.unrealized_conversion_cast %b_17 : f64 to !riscv.freg&#92;n            %prod_22 = riscv.fmul.d %prod_20, %prod_21 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_23 = builtin.unrealized_conversion_cast %prod_22 : !riscv.freg to f64&#92;n            %prod_24 = builtin.unrealized_conversion_cast %a_20 : f64 to !riscv.freg&#92;n            %prod_25 = builtin.unrealized_conversion_cast %b_20 : f64 to !riscv.freg&#92;n            %prod_26 = riscv.fmul.d %prod_24, %prod_25 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_27 = builtin.unrealized_conversion_cast %prod_26 : !riscv.freg to f64&#92;n            %acc_new = builtin.unrealized_conversion_cast %acc_old_13 : f64 to !riscv.freg&#92;n            %acc_new_1 = builtin.unrealized_conversion_cast %prod_3 : f64 to !riscv.freg&#92;n            %acc_new_2 = riscv.fadd.d %acc_new, %acc_new_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = builtin.unrealized_conversion_cast %acc_new_2 : !riscv.freg to f64&#92;n            %acc_new_4 = builtin.unrealized_conversion_cast %acc_old_12 : f64 to !riscv.freg&#92;n            %acc_new_5 = builtin.unrealized_conversion_cast %prod_7 : f64 to !riscv.freg&#92;n            %acc_new_6 = riscv.fadd.d %acc_new_4, %acc_new_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_7 = builtin.unrealized_conversion_cast %acc_new_6 : !riscv.freg to f64&#92;n            %acc_new_8 = builtin.unrealized_conversion_cast %acc_old_11 : f64 to !riscv.freg&#92;n            %acc_new_9 = builtin.unrealized_conversion_cast %prod_11 : f64 to !riscv.freg&#92;n            %acc_new_10 = riscv.fadd.d %acc_new_8, %acc_new_9 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_11 = builtin.unrealized_conversion_cast %acc_new_10 : !riscv.freg to f64&#92;n            %acc_new_12 = builtin.unrealized_conversion_cast %acc_old_10 : f64 to !riscv.freg&#92;n            %acc_new_13 = builtin.unrealized_conversion_cast %prod_15 : f64 to !riscv.freg&#92;n            %acc_new_14 = riscv.fadd.d %acc_new_12, %acc_new_13 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_15 = builtin.unrealized_conversion_cast %acc_new_14 : !riscv.freg to f64&#92;n            %acc_new_16 = builtin.unrealized_conversion_cast %acc_old_9 : f64 to !riscv.freg&#92;n            %acc_new_17 = builtin.unrealized_conversion_cast %prod_19 : f64 to !riscv.freg&#92;n            %acc_new_18 = riscv.fadd.d %acc_new_16, %acc_new_17 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_19 = builtin.unrealized_conversion_cast %acc_new_18 : !riscv.freg to f64&#92;n            %acc_new_20 = builtin.unrealized_conversion_cast %acc_old_8 : f64 to !riscv.freg&#92;n            %acc_new_21 = builtin.unrealized_conversion_cast %prod_23 : f64 to !riscv.freg&#92;n            %acc_new_22 = riscv.fadd.d %acc_new_20, %acc_new_21 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_23 = builtin.unrealized_conversion_cast %acc_new_22 : !riscv.freg to f64&#92;n            %acc_new_24 = builtin.unrealized_conversion_cast %acc_old_7 : f64 to !riscv.freg&#92;n            %acc_new_25 = builtin.unrealized_conversion_cast %prod_27 : f64 to !riscv.freg&#92;n            %acc_new_26 = riscv.fadd.d %acc_new_24, %acc_new_25 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_27 = builtin.unrealized_conversion_cast %acc_new_26 : !riscv.freg to f64&#92;n            %acc_new_28 = builtin.unrealized_conversion_cast %acc_new_3 : f64 to !riscv.freg&#92;n            %acc_new_29 = builtin.unrealized_conversion_cast %acc_new_7 : f64 to !riscv.freg&#92;n            %acc_new_30 = builtin.unrealized_conversion_cast %acc_new_11 : f64 to !riscv.freg&#92;n            %acc_new_31 = builtin.unrealized_conversion_cast %acc_new_15 : f64 to !riscv.freg&#92;n            %acc_new_32 = builtin.unrealized_conversion_cast %acc_new_19 : f64 to !riscv.freg&#92;n            %acc_new_33 = builtin.unrealized_conversion_cast %acc_new_23 : f64 to !riscv.freg&#92;n            %acc_new_34 = builtin.unrealized_conversion_cast %acc_new_27 : f64 to !riscv.freg&#92;n            riscv_scf.yield %acc_new_28, %acc_new_29, %acc_new_30, %acc_new_31, %acc_new_32, %acc_new_33, %acc_new_34 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n          }&#92;n          %158 = riscv.fmv.d %149 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %159 = riscv.fmv.d %150 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %160 = riscv.fmv.d %151 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %161 = riscv.fmv.d %152 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %162 = riscv.fmv.d %153 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %163 = riscv.fmv.d %154 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %164 = riscv.fmv.d %155 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %165 = builtin.unrealized_conversion_cast %158 : !riscv.freg to f64&#92;n          %166 = builtin.unrealized_conversion_cast %159 : !riscv.freg to f64&#92;n          %167 = builtin.unrealized_conversion_cast %160 : !riscv.freg to f64&#92;n          %168 = builtin.unrealized_conversion_cast %161 : !riscv.freg to f64&#92;n          %169 = builtin.unrealized_conversion_cast %162 : !riscv.freg to f64&#92;n          %170 = builtin.unrealized_conversion_cast %163 : !riscv.freg to f64&#92;n          %171 = builtin.unrealized_conversion_cast %164 : !riscv.freg to f64&#92;n          %172 = riscv.li 7 : !riscv.reg&#92;n          %173 = builtin.unrealized_conversion_cast %172 : !riscv.reg to index&#92;n          %174 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %175 = builtin.unrealized_conversion_cast %173 : index to !riscv.reg&#92;n          %176 = riscv.mul %174, %175 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %177 = builtin.unrealized_conversion_cast %176 : !riscv.reg to index&#92;n          %178 = builtin.unrealized_conversion_cast %177 : index to !riscv.reg&#92;n          %179 = builtin.unrealized_conversion_cast %8 : index to !riscv.reg&#92;n          %180 = riscv.add %178, %179 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %181 = builtin.unrealized_conversion_cast %180 : !riscv.reg to index&#92;n          %182 = builtin.unrealized_conversion_cast %165 : f64 to !riscv.freg&#92;n          %C_9 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %183 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %184 = builtin.unrealized_conversion_cast %181 : index to !riscv.reg&#92;n          %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_7 = riscv.mul %183, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %184 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_7 = riscv.add %C_9, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_7, %182, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %185 = riscv.li 7 : !riscv.reg&#92;n          %186 = builtin.unrealized_conversion_cast %185 : !riscv.reg to index&#92;n          %187 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %188 = builtin.unrealized_conversion_cast %186 : index to !riscv.reg&#92;n          %189 = riscv.mul %187, %188 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %190 = builtin.unrealized_conversion_cast %189 : !riscv.reg to index&#92;n          %191 = builtin.unrealized_conversion_cast %190 : index to !riscv.reg&#92;n          %192 = builtin.unrealized_conversion_cast %10 : index to !riscv.reg&#92;n          %193 = riscv.add %191, %192 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %194 = builtin.unrealized_conversion_cast %193 : !riscv.reg to index&#92;n          %195 = builtin.unrealized_conversion_cast %166 : f64 to !riscv.freg&#92;n          %C_10 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %196 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %197 = builtin.unrealized_conversion_cast %194 : index to !riscv.reg&#92;n          %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_8 = riscv.mul %196, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %197 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_8 = riscv.add %C_10, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_8, %195, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %198 = riscv.li 7 : !riscv.reg&#92;n          %199 = builtin.unrealized_conversion_cast %198 : !riscv.reg to index&#92;n          %200 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %201 = builtin.unrealized_conversion_cast %199 : index to !riscv.reg&#92;n          %202 = riscv.mul %200, %201 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %203 = builtin.unrealized_conversion_cast %202 : !riscv.reg to index&#92;n          %204 = builtin.unrealized_conversion_cast %203 : index to !riscv.reg&#92;n          %205 = builtin.unrealized_conversion_cast %12 : index to !riscv.reg&#92;n          %206 = riscv.add %204, %205 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %207 = builtin.unrealized_conversion_cast %206 : !riscv.reg to index&#92;n          %208 = builtin.unrealized_conversion_cast %167 : f64 to !riscv.freg&#92;n          %C_11 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %209 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %210 = builtin.unrealized_conversion_cast %207 : index to !riscv.reg&#92;n          %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_9 = riscv.mul %209, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %210 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_9 = riscv.add %C_11, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_9, %208, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %211 = riscv.li 7 : !riscv.reg&#92;n          %212 = builtin.unrealized_conversion_cast %211 : !riscv.reg to index&#92;n          %213 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %214 = builtin.unrealized_conversion_cast %212 : index to !riscv.reg&#92;n          %215 = riscv.mul %213, %214 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %216 = builtin.unrealized_conversion_cast %215 : !riscv.reg to index&#92;n          %217 = builtin.unrealized_conversion_cast %216 : index to !riscv.reg&#92;n          %218 = builtin.unrealized_conversion_cast %14 : index to !riscv.reg&#92;n          %219 = riscv.add %217, %218 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %220 = builtin.unrealized_conversion_cast %219 : !riscv.reg to index&#92;n          %221 = builtin.unrealized_conversion_cast %168 : f64 to !riscv.freg&#92;n          %C_12 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %222 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %223 = builtin.unrealized_conversion_cast %220 : index to !riscv.reg&#92;n          %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_10 = riscv.mul %222, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %223 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_10 = riscv.add %C_12, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_10, %221, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %224 = riscv.li 7 : !riscv.reg&#92;n          %225 = builtin.unrealized_conversion_cast %224 : !riscv.reg to index&#92;n          %226 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %227 = builtin.unrealized_conversion_cast %225 : index to !riscv.reg&#92;n          %228 = riscv.mul %226, %227 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %229 = builtin.unrealized_conversion_cast %228 : !riscv.reg to index&#92;n          %230 = builtin.unrealized_conversion_cast %229 : index to !riscv.reg&#92;n          %231 = builtin.unrealized_conversion_cast %16 : index to !riscv.reg&#92;n          %232 = riscv.add %230, %231 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %233 = builtin.unrealized_conversion_cast %232 : !riscv.reg to index&#92;n          %234 = builtin.unrealized_conversion_cast %169 : f64 to !riscv.freg&#92;n          %C_13 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %235 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %236 = builtin.unrealized_conversion_cast %233 : index to !riscv.reg&#92;n          %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_11 = riscv.mul %235, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %236 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_11 = riscv.add %C_13, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_11, %234, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %237 = riscv.li 7 : !riscv.reg&#92;n          %238 = builtin.unrealized_conversion_cast %237 : !riscv.reg to index&#92;n          %239 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %240 = builtin.unrealized_conversion_cast %238 : index to !riscv.reg&#92;n          %241 = riscv.mul %239, %240 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %242 = builtin.unrealized_conversion_cast %241 : !riscv.reg to index&#92;n          %243 = builtin.unrealized_conversion_cast %242 : index to !riscv.reg&#92;n          %244 = builtin.unrealized_conversion_cast %18 : index to !riscv.reg&#92;n          %245 = riscv.add %243, %244 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %246 = builtin.unrealized_conversion_cast %245 : !riscv.reg to index&#92;n          %247 = builtin.unrealized_conversion_cast %170 : f64 to !riscv.freg&#92;n          %C_14 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %248 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %249 = builtin.unrealized_conversion_cast %246 : index to !riscv.reg&#92;n          %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_12 = riscv.mul %248, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %249 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_12 = riscv.add %C_14, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_12, %247, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %250 = riscv.li 7 : !riscv.reg&#92;n          %251 = builtin.unrealized_conversion_cast %250 : !riscv.reg to index&#92;n          %252 = builtin.unrealized_conversion_cast %26 : index to !riscv.reg&#92;n          %253 = builtin.unrealized_conversion_cast %251 : index to !riscv.reg&#92;n          %254 = riscv.mul %252, %253 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %255 = builtin.unrealized_conversion_cast %254 : !riscv.reg to index&#92;n          %256 = builtin.unrealized_conversion_cast %255 : index to !riscv.reg&#92;n          %257 = builtin.unrealized_conversion_cast %20 : index to !riscv.reg&#92;n          %258 = riscv.add %256, %257 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %259 = builtin.unrealized_conversion_cast %258 : !riscv.reg to index&#92;n          %260 = builtin.unrealized_conversion_cast %171 : f64 to !riscv.freg&#92;n          %C_15 = builtin.unrealized_conversion_cast %C_1 : memref&lt;6x7xf64&gt; to !riscv.reg&#92;n          %261 = builtin.unrealized_conversion_cast %33 : index to !riscv.reg&#92;n          %262 = builtin.unrealized_conversion_cast %259 : index to !riscv.reg&#92;n          %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_13 = riscv.mul %261, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %262 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_13 = riscv.add %C_15, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_13, %260, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>reconcile-unrealized-casts</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-21' random-id='6d3ee1dc-8139-2443-e45b-712eb8225688'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      snitch_stream.streaming_region {&#92;n        patterns = [&#92;n          #snitch_stream.stride_pattern&lt;ub = [12], strides = [8], repeat = 7&gt;,&#92;n          #snitch_stream.stride_pattern&lt;ub = [6, 2, 7], strides = [0, 56, 8]&gt;&#92;n        ]&#92;n      } ins(%A_1, %B_1 : !riscv.reg, !riscv.reg) {&#92;n      ^0(%a : !snitch.readable&lt;!riscv.freg&gt;, %b : !snitch.readable&lt;!riscv.freg&gt;):&#92;n        %0 = riscv.li 0 : !riscv.reg&#92;n        %1 = riscv.li 1 : !riscv.reg&#92;n        %2 = riscv.li 2 : !riscv.reg&#92;n        %3 = riscv.li 3 : !riscv.reg&#92;n        %4 = riscv.li 4 : !riscv.reg&#92;n        %5 = riscv.li 5 : !riscv.reg&#92;n        %6 = riscv.li 6 : !riscv.reg&#92;n        %7 = riscv.li 6 : !riscv.reg&#92;n        %8 = riscv.li 2 : !riscv.reg&#92;n        %9 = riscv.li 0 : !riscv.reg&#92;n        %10 = riscv.li 1 : !riscv.reg&#92;n        riscv_scf.for %11 : !riscv.reg  = %9 to %7 step %10 {&#92;n          %12 = riscv.li 7 : !riscv.reg&#92;n          %13 = riscv.mul %9, %12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %14 = riscv.add %13, %0 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset = riscv.mul %11, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset = riscv.add %pointer_dim_offset, %14 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %15 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %16 = riscv.li 7 : !riscv.reg&#92;n          %17 = riscv.mul %9, %16 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %18 = riscv.add %17, %1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_1 = riscv.mul %11, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %18 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %19 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %20 = riscv.li 7 : !riscv.reg&#92;n          %21 = riscv.mul %9, %20 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %22 = riscv.add %21, %2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_2 = riscv.mul %11, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %22 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %23 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %24 = riscv.li 7 : !riscv.reg&#92;n          %25 = riscv.mul %9, %24 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %26 = riscv.add %25, %3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_3 = riscv.mul %11, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %26 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %27 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %28 = riscv.li 7 : !riscv.reg&#92;n          %29 = riscv.mul %9, %28 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %30 = riscv.add %29, %4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_4 = riscv.mul %11, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %30 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %31 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %32 = riscv.li 7 : !riscv.reg&#92;n          %33 = riscv.mul %9, %32 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %34 = riscv.add %33, %5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_5 = riscv.mul %11, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %34 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %35 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %36 = riscv.li 7 : !riscv.reg&#92;n          %37 = riscv.mul %9, %36 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %38 = riscv.add %37, %6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_6 = riscv.mul %11, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %38 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %39 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %40 = riscv.fmv.d %15 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %41 = riscv.fmv.d %19 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %42 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %43 = riscv.fmv.d %27 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %44 = riscv.fmv.d %31 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %45 = riscv.fmv.d %35 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %46 = riscv.fmv.d %39 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %47, %48, %49, %50, %51, %52, %53 = riscv_scf.for %54 : !riscv.reg  = %9 to %8 step %10 iter_args(%acc_old = %40, %acc_old_1 = %41, %acc_old_2 = %42, %acc_old_3 = %43, %acc_old_4 = %44, %acc_old_5 = %45, %acc_old_6 = %46) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n            %a_1 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_2 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_3 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_4 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_5 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_6 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_7 = riscv_snitch.read from %a : !riscv.freg&#92;n            %b_1 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_2 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_3 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_4 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_5 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_6 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_7 = riscv_snitch.read from %b : !riscv.freg&#92;n            %prod = riscv.fmul.d %a_1, %b_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_1 = riscv.fmul.d %a_2, %b_2 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_2 = riscv.fmul.d %a_3, %b_3 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_3 = riscv.fmul.d %a_4, %b_4 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_4 = riscv.fmul.d %a_5, %b_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_5 = riscv.fmul.d %a_6, %b_6 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_6 = riscv.fmul.d %a_7, %b_7 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new = riscv.fadd.d %acc_old, %prod fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_1 = riscv.fadd.d %acc_old_1, %prod_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_2 = riscv.fadd.d %acc_old_2, %prod_2 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = riscv.fadd.d %acc_old_3, %prod_3 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_4 = riscv.fadd.d %acc_old_4, %prod_4 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_5 = riscv.fadd.d %acc_old_5, %prod_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_6 = riscv.fadd.d %acc_old_6, %prod_6 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            riscv_scf.yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n          }&#92;n          %55 = riscv.fmv.d %47 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %56 = riscv.fmv.d %48 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %57 = riscv.fmv.d %49 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %58 = riscv.fmv.d %50 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %59 = riscv.fmv.d %51 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %60 = riscv.fmv.d %52 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %61 = riscv.fmv.d %53 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %62 = riscv.li 7 : !riscv.reg&#92;n          %63 = riscv.mul %9, %62 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %64 = riscv.add %63, %0 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_7 = riscv.mul %11, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %64 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_7, %55, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %65 = riscv.li 7 : !riscv.reg&#92;n          %66 = riscv.mul %9, %65 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %67 = riscv.add %66, %1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_8 = riscv.mul %11, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %67 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_8, %56, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %68 = riscv.li 7 : !riscv.reg&#92;n          %69 = riscv.mul %9, %68 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %70 = riscv.add %69, %2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_9 = riscv.mul %11, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %70 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_9, %57, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %71 = riscv.li 7 : !riscv.reg&#92;n          %72 = riscv.mul %9, %71 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %73 = riscv.add %72, %3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_10 = riscv.mul %11, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %73 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_10, %58, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %74 = riscv.li 7 : !riscv.reg&#92;n          %75 = riscv.mul %9, %74 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %76 = riscv.add %75, %4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_11 = riscv.mul %11, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %76 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_11, %59, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %77 = riscv.li 7 : !riscv.reg&#92;n          %78 = riscv.mul %9, %77 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %79 = riscv.add %78, %5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_12 = riscv.mul %11, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %79 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_12, %60, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %80 = riscv.li 7 : !riscv.reg&#92;n          %81 = riscv.mul %9, %80 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %82 = riscv.add %81, %6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_13 = riscv.mul %11, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %82 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_13, %61, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-riscv-scf-for-to-frep</span></div><div><span></span></div><div><marimo-ui-element object-id='TqIu-22' random-id='722764e6-8c41-561b-e827-a1b9d4a02e53'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      snitch_stream.streaming_region {&#92;n        patterns = [&#92;n          #snitch_stream.stride_pattern&lt;ub = [12], strides = [8], repeat = 7&gt;,&#92;n          #snitch_stream.stride_pattern&lt;ub = [6, 2, 7], strides = [0, 56, 8]&gt;&#92;n        ]&#92;n      } ins(%A_1, %B_1 : !riscv.reg, !riscv.reg) {&#92;n      ^0(%a : !snitch.readable&lt;!riscv.freg&gt;, %b : !snitch.readable&lt;!riscv.freg&gt;):&#92;n        %0 = riscv.li 0 : !riscv.reg&#92;n        %1 = riscv.li 1 : !riscv.reg&#92;n        %2 = riscv.li 2 : !riscv.reg&#92;n        %3 = riscv.li 3 : !riscv.reg&#92;n        %4 = riscv.li 4 : !riscv.reg&#92;n        %5 = riscv.li 5 : !riscv.reg&#92;n        %6 = riscv.li 6 : !riscv.reg&#92;n        %7 = riscv.li 6 : !riscv.reg&#92;n        %8 = riscv.li 2 : !riscv.reg&#92;n        %9 = riscv.li 0 : !riscv.reg&#92;n        %10 = riscv.li 1 : !riscv.reg&#92;n        riscv_scf.for %11 : !riscv.reg  = %9 to %7 step %10 {&#92;n          %12 = riscv.li 7 : !riscv.reg&#92;n          %13 = riscv.mul %9, %12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %14 = riscv.add %13, %0 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset = riscv.mul %11, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset = riscv.add %pointer_dim_offset, %14 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %15 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %16 = riscv.li 7 : !riscv.reg&#92;n          %17 = riscv.mul %9, %16 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %18 = riscv.add %17, %1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_1 = riscv.mul %11, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_1 = riscv.add %pointer_dim_offset_1, %18 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %19 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %20 = riscv.li 7 : !riscv.reg&#92;n          %21 = riscv.mul %9, %20 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %22 = riscv.add %21, %2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_2 = riscv.mul %11, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_2 = riscv.add %pointer_dim_offset_2, %22 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %23 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %24 = riscv.li 7 : !riscv.reg&#92;n          %25 = riscv.mul %9, %24 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %26 = riscv.add %25, %3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_3 = riscv.mul %11, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_3 = riscv.add %pointer_dim_offset_3, %26 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %27 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %28 = riscv.li 7 : !riscv.reg&#92;n          %29 = riscv.mul %9, %28 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %30 = riscv.add %29, %4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_4 = riscv.mul %11, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_4 = riscv.add %pointer_dim_offset_4, %30 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %31 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %32 = riscv.li 7 : !riscv.reg&#92;n          %33 = riscv.mul %9, %32 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %34 = riscv.add %33, %5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_5 = riscv.mul %11, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_5 = riscv.add %pointer_dim_offset_5, %34 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %35 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %36 = riscv.li 7 : !riscv.reg&#92;n          %37 = riscv.mul %9, %36 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %38 = riscv.add %37, %6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_6 = riscv.mul %11, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_6 = riscv.add %pointer_dim_offset_6, %38 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %39 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %40 = riscv.fmv.d %15 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %41 = riscv.fmv.d %19 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %42 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %43 = riscv.fmv.d %27 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %44 = riscv.fmv.d %31 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %45 = riscv.fmv.d %35 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %46 = riscv.fmv.d %39 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %47 = riscv.sub %8, %9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %48 = riscv.addi %47, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %49, %50, %51, %52, %53, %54, %55 = riscv_snitch.frep_outer %48 iter_args(%acc_old = %40, %acc_old_1 = %41, %acc_old_2 = %42, %acc_old_3 = %43, %acc_old_4 = %44, %acc_old_5 = %45, %acc_old_6 = %46) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n            %a_1 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_2 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_3 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_4 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_5 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_6 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_7 = riscv_snitch.read from %a : !riscv.freg&#92;n            %b_1 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_2 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_3 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_4 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_5 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_6 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_7 = riscv_snitch.read from %b : !riscv.freg&#92;n            %prod = riscv.fmul.d %a_1, %b_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_1 = riscv.fmul.d %a_2, %b_2 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_2 = riscv.fmul.d %a_3, %b_3 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_3 = riscv.fmul.d %a_4, %b_4 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_4 = riscv.fmul.d %a_5, %b_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_5 = riscv.fmul.d %a_6, %b_6 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %prod_6 = riscv.fmul.d %a_7, %b_7 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new = riscv.fadd.d %acc_old, %prod fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_1 = riscv.fadd.d %acc_old_1, %prod_1 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_2 = riscv.fadd.d %acc_old_2, %prod_2 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = riscv.fadd.d %acc_old_3, %prod_3 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_4 = riscv.fadd.d %acc_old_4, %prod_4 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_5 = riscv.fadd.d %acc_old_5, %prod_5 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_6 = riscv.fadd.d %acc_old_6, %prod_6 fastmath&lt;fast&gt; : (!riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n          }&#92;n          %56 = riscv.fmv.d %49 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %57 = riscv.fmv.d %50 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %58 = riscv.fmv.d %51 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %59 = riscv.fmv.d %52 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %60 = riscv.fmv.d %53 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %61 = riscv.fmv.d %54 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %62 = riscv.fmv.d %55 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %63 = riscv.li 7 : !riscv.reg&#92;n          %64 = riscv.mul %9, %63 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %65 = riscv.add %64, %0 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_7 = riscv.mul %11, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_7 = riscv.add %pointer_dim_offset_7, %65 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_7, %56, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %66 = riscv.li 7 : !riscv.reg&#92;n          %67 = riscv.mul %9, %66 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %68 = riscv.add %67, %1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_8 = riscv.mul %11, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_8 = riscv.add %pointer_dim_offset_8, %68 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_8, %57, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %69 = riscv.li 7 : !riscv.reg&#92;n          %70 = riscv.mul %9, %69 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %71 = riscv.add %70, %2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_9 = riscv.mul %11, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_9 = riscv.add %pointer_dim_offset_9, %71 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_9, %58, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %72 = riscv.li 7 : !riscv.reg&#92;n          %73 = riscv.mul %9, %72 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %74 = riscv.add %73, %3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_10 = riscv.mul %11, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_10 = riscv.add %pointer_dim_offset_10, %74 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_10, %59, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %75 = riscv.li 7 : !riscv.reg&#92;n          %76 = riscv.mul %9, %75 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %77 = riscv.add %76, %4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_11 = riscv.mul %11, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_11 = riscv.add %pointer_dim_offset_11, %77 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_11, %60, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %78 = riscv.li 7 : !riscv.reg&#92;n          %79 = riscv.mul %9, %78 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %80 = riscv.add %79, %5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_12 = riscv.mul %11, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_12 = riscv.add %pointer_dim_offset_12, %80 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_12, %61, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %81 = riscv.li 7 : !riscv.reg&#92;n          %82 = riscv.mul %9, %81 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %83 = riscv.add %82, %6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_13 = riscv.mul %11, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_13 = riscv.add %pointer_dim_offset_13, %83 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_13, %62, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div></marimo-carousel>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from xdsl.transforms.test_lower_linalg_to_snitch import LOWER_MEMREF_STREAM_TO_SNITCH_STREAM_PASSES, OPTIMISE_MEMREF_STREAM_PASSES\n",
    "\n",
    "convert_linalg_to_snitch = PipelinePass(\n",
    "    [\n",
    "        convert_linalg_to_memref_stream.ConvertLinalgToMemrefStreamPass(),\n",
    "        arith_add_fastmath.AddArithFastMathFlagsPass(),\n",
    "        *OPTIMISE_MEMREF_STREAM_PASSES,\n",
    "        *LOWER_MEMREF_STREAM_TO_SNITCH_STREAM_PASSES,\n",
    "        convert_riscv_scf_for_to_frep.ConvertRiscvScfForToFrepPass(),\n",
    "    ]\n",
    ")\n",
    "\n",
    "snitch_stream_ctx, snitch_stream_module, snitch_stream_html = xmo.pipeline_html(\n",
    "    linalg_ctx, linalg_module, tuple((\"\", p) for p in convert_linalg_to_snitch.passes),\n",
    ")\n",
    "\n",
    "snitch_stream_html"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "Vxnm",
   "metadata": {},
   "source": [
    "We can then lower this to assembly that includes assembly instructions from the Snitch-extended ISA:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "DnEU",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<marimo-carousel ><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (1)</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-0' random-id='dc8aee30-be60-33f7-28be-9288e5af6e39'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      snitch_stream.streaming_region {&#92;n        patterns = [&#92;n          #snitch_stream.stride_pattern&lt;ub = [12], strides = [8], repeat = 7&gt;,&#92;n          #snitch_stream.stride_pattern&lt;ub = [6, 2, 7], strides = [0, 56, 8]&gt;&#92;n        ]&#92;n      } ins(%A_1, %B_1 : !riscv.reg, !riscv.reg) {&#92;n      ^0(%a : !snitch.readable&lt;!riscv.freg&gt;, %b : !snitch.readable&lt;!riscv.freg&gt;):&#92;n        %0 = riscv.li 6 : !riscv.reg&#92;n        %1 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n        %2 = riscv.mv %1 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n        %3 = riscv.li 1 : !riscv.reg&#92;n        riscv_scf.for %4 : !riscv.reg  = %2 to %0 step %3 {&#92;n          %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset = riscv.mul %4, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %5 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_1 = riscv.mul %4, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %6 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_2 = riscv.mul %4, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %7 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_3 = riscv.mul %4, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %8 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_4 = riscv.mul %4, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %9 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_5 = riscv.mul %4, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %10 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_6 = riscv.mul %4, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %11 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %12 = riscv.fmv.d %5 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %13 = riscv.fmv.d %6 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %14 = riscv.fmv.d %7 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %15 = riscv.fmv.d %8 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %16 = riscv.fmv.d %9 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %17 = riscv.fmv.d %10 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %18 = riscv.fmv.d %11 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %19 = riscv.li 1 : !riscv.reg&#92;n          %20, %21, %22, %23, %24, %25, %26 = riscv_snitch.frep_outer %19 iter_args(%acc_old = %12, %acc_old_1 = %13, %acc_old_2 = %14, %acc_old_3 = %15, %acc_old_4 = %16, %acc_old_5 = %17, %acc_old_6 = %18) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n            %a_1 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_2 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_3 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_4 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_5 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_6 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_7 = riscv_snitch.read from %a : !riscv.freg&#92;n            %b_1 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_2 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_3 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_4 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_5 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_6 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_7 = riscv_snitch.read from %b : !riscv.freg&#92;n            %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n          }&#92;n          %27 = riscv.fmv.d %20 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %28 = riscv.fmv.d %21 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %29 = riscv.fmv.d %22 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %30 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %31 = riscv.fmv.d %24 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %32 = riscv.fmv.d %25 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %33 = riscv.fmv.d %26 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_7 = riscv.mul %4, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_7, %27, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_8 = riscv.mul %4, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_8, %28, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_9 = riscv.mul %4, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_9, %29, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_10 = riscv.mul %4, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_10, %30, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_11 = riscv.mul %4, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_11, %31, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_12 = riscv.mul %4, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_12, %32, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_13 = riscv.mul %4, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_13, %33, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-riscv-scf-for-to-frep</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-1' random-id='c074718e-425a-609f-7337-c59979844388'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      snitch_stream.streaming_region {&#92;n        patterns = [&#92;n          #snitch_stream.stride_pattern&lt;ub = [12], strides = [8], repeat = 7&gt;,&#92;n          #snitch_stream.stride_pattern&lt;ub = [6, 2, 7], strides = [0, 56, 8]&gt;&#92;n        ]&#92;n      } ins(%A_1, %B_1 : !riscv.reg, !riscv.reg) {&#92;n      ^0(%a : !snitch.readable&lt;!riscv.freg&gt;, %b : !snitch.readable&lt;!riscv.freg&gt;):&#92;n        %0 = riscv.li 6 : !riscv.reg&#92;n        %1 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n        %2 = riscv.mv %1 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n        %3 = riscv.li 1 : !riscv.reg&#92;n        riscv_scf.for %4 : !riscv.reg  = %2 to %0 step %3 {&#92;n          %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset = riscv.mul %4, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %5 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_1 = riscv.mul %4, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %6 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_2 = riscv.mul %4, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %7 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_3 = riscv.mul %4, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %8 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_4 = riscv.mul %4, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %9 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_5 = riscv.mul %4, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %10 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_6 = riscv.mul %4, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %11 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %12 = riscv.fmv.d %5 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %13 = riscv.fmv.d %6 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %14 = riscv.fmv.d %7 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %15 = riscv.fmv.d %8 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %16 = riscv.fmv.d %9 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %17 = riscv.fmv.d %10 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %18 = riscv.fmv.d %11 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %19 = riscv.li 1 : !riscv.reg&#92;n          %20, %21, %22, %23, %24, %25, %26 = riscv_snitch.frep_outer %19 iter_args(%acc_old = %12, %acc_old_1 = %13, %acc_old_2 = %14, %acc_old_3 = %15, %acc_old_4 = %16, %acc_old_5 = %17, %acc_old_6 = %18) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n            %a_1 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_2 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_3 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_4 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_5 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_6 = riscv_snitch.read from %a : !riscv.freg&#92;n            %a_7 = riscv_snitch.read from %a : !riscv.freg&#92;n            %b_1 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_2 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_3 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_4 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_5 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_6 = riscv_snitch.read from %b : !riscv.freg&#92;n            %b_7 = riscv_snitch.read from %b : !riscv.freg&#92;n            %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg, !riscv.freg, !riscv.freg) -&gt; !riscv.freg&#92;n            riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n          }&#92;n          %27 = riscv.fmv.d %20 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %28 = riscv.fmv.d %21 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %29 = riscv.fmv.d %22 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %30 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %31 = riscv.fmv.d %24 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %32 = riscv.fmv.d %25 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %33 = riscv.fmv.d %26 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_7 = riscv.mul %4, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_7, %27, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_8 = riscv.mul %4, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_8, %28, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_9 = riscv.mul %4, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_9, %29, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_10 = riscv.mul %4, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_10, %30, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_11 = riscv.mul %4, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_11, %31, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_12 = riscv.mul %4, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_12, %32, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_13 = riscv.mul %4, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_13, %33, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>snitch-allocate-registers</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-2' random-id='46fde062-a33d-c7af-d701-410d3f4b1a70'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      snitch_stream.streaming_region {&#92;n        patterns = [&#92;n          #snitch_stream.stride_pattern&lt;ub = [12], strides = [8], repeat = 7&gt;,&#92;n          #snitch_stream.stride_pattern&lt;ub = [6, 2, 7], strides = [0, 56, 8]&gt;&#92;n        ]&#92;n      } ins(%A_1, %B_1 : !riscv.reg, !riscv.reg) {&#92;n      ^0(%a : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;, %b : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;):&#92;n        %0 = riscv.li 6 : !riscv.reg&#92;n        %1 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n        %2 = riscv.mv %1 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n        %3 = riscv.li 1 : !riscv.reg&#92;n        riscv_scf.for %4 : !riscv.reg  = %2 to %0 step %3 {&#92;n          %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset = riscv.mul %4, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %5 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_1 = riscv.mul %4, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %6 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_2 = riscv.mul %4, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %7 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_3 = riscv.mul %4, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %8 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_4 = riscv.mul %4, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %9 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_5 = riscv.mul %4, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %10 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_6 = riscv.mul %4, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %11 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n          %12 = riscv.fmv.d %5 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %13 = riscv.fmv.d %6 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %14 = riscv.fmv.d %7 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %15 = riscv.fmv.d %8 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %16 = riscv.fmv.d %9 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %17 = riscv.fmv.d %10 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %18 = riscv.fmv.d %11 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %19 = riscv.li 1 : !riscv.reg&#92;n          %20, %21, %22, %23, %24, %25, %26 = riscv_snitch.frep_outer %19 iter_args(%acc_old = %12, %acc_old_1 = %13, %acc_old_2 = %14, %acc_old_3 = %15, %acc_old_4 = %16, %acc_old_5 = %17, %acc_old_6 = %18) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n            %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n            %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n            %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n            %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n            %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n            %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n            %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n            %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n            %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n            %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n            %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n            %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n            %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n            %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n            %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n            %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n            riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n          }&#92;n          %27 = riscv.fmv.d %20 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %28 = riscv.fmv.d %21 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %29 = riscv.fmv.d %22 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %30 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %31 = riscv.fmv.d %24 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %32 = riscv.fmv.d %25 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %33 = riscv.fmv.d %26 : (!riscv.freg) -&gt; !riscv.freg&#92;n          %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_7 = riscv.mul %4, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_7, %27, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_8 = riscv.mul %4, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_8, %28, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_9 = riscv.mul %4, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_9, %29, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_10 = riscv.mul %4, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_10, %30, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_11 = riscv.mul %4, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_11, %31, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_12 = riscv.mul %4, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_12, %32, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n          %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n          %pointer_dim_offset_13 = riscv.mul %4, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n          %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n          %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n          riscv.fsd %offset_pointer_13, %33, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        }&#92;n      }&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-snitch-stream-to-snitch</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-3' random-id='7c0e8cd8-8573-e793-c715-b2b9c40c5d91'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %0 = riscv.li 12 : !riscv.reg&#92;n      %1 = riscv.addi %0, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_bound&#92;&quot;(%1) {dm = #builtin.int&lt;0&gt;, dimension = #builtin.int&lt;0&gt;} : (!riscv.reg) -&gt; ()&#92;n      %2 = riscv.li 8 : !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_stride&#92;&quot;(%2) {dm = #builtin.int&lt;0&gt;, dimension = #builtin.int&lt;0&gt;} : (!riscv.reg) -&gt; ()&#92;n      %3 = riscv.li 0 : !riscv.reg&#92;n      %4 = riscv.li 6 : !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_stream_repetition&#92;&quot;(%4) {dm = #builtin.int&lt;0&gt;} : (!riscv.reg) -&gt; ()&#92;n      %5 = riscv.li 7 : !riscv.reg&#92;n      %6 = riscv.li 2 : !riscv.reg&#92;n      %7 = riscv.li 6 : !riscv.reg&#92;n      %8 = riscv.addi %5, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_bound&#92;&quot;(%8) {dm = #builtin.int&lt;1&gt;, dimension = #builtin.int&lt;0&gt;} : (!riscv.reg) -&gt; ()&#92;n      %9 = riscv.addi %6, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_bound&#92;&quot;(%9) {dm = #builtin.int&lt;1&gt;, dimension = #builtin.int&lt;1&gt;} : (!riscv.reg) -&gt; ()&#92;n      %10 = riscv.addi %7, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_bound&#92;&quot;(%10) {dm = #builtin.int&lt;1&gt;, dimension = #builtin.int&lt;2&gt;} : (!riscv.reg) -&gt; ()&#92;n      %11 = riscv.li 8 : !riscv.reg&#92;n      %12 = riscv.li 56 : !riscv.reg&#92;n      %13 = riscv.li 0 : !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_stride&#92;&quot;(%11) {dm = #builtin.int&lt;1&gt;, dimension = #builtin.int&lt;0&gt;} : (!riscv.reg) -&gt; ()&#92;n      %14 = riscv.li 0 : !riscv.reg&#92;n      %15 = riscv.mul %8, %11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %16 = riscv.add %14, %15 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %17 = riscv.sub %12, %16 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_stride&#92;&quot;(%17) {dm = #builtin.int&lt;1&gt;, dimension = #builtin.int&lt;1&gt;} : (!riscv.reg) -&gt; ()&#92;n      %18 = riscv.mul %9, %12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %19 = riscv.add %16, %18 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %20 = riscv.sub %13, %19 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_dimension_stride&#92;&quot;(%20) {dm = #builtin.int&lt;1&gt;, dimension = #builtin.int&lt;2&gt;} : (!riscv.reg) -&gt; ()&#92;n      %21 = riscv.li 0 : !riscv.reg&#92;n      &#92;&quot;snitch.ssr_set_stream_repetition&#92;&quot;(%21) {dm = #builtin.int&lt;1&gt;} : (!riscv.reg) -&gt; ()&#92;n      &#92;&quot;snitch.ssr_set_dimension_source&#92;&quot;(%A_1) {dm = #builtin.int&lt;0&gt;, dimension = #builtin.int&lt;0&gt;} : (!riscv.reg) -&gt; ()&#92;n      &#92;&quot;snitch.ssr_set_dimension_source&#92;&quot;(%B_1) {dm = #builtin.int&lt;1&gt;, dimension = #builtin.int&lt;2&gt;} : (!riscv.reg) -&gt; ()&#92;n      %a, %b = &#92;&quot;snitch.ssr_enable&#92;&quot;() : () -&gt; (!snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;, !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;)&#92;n      %22 = riscv.li 6 : !riscv.reg&#92;n      %23 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %24 = riscv.mv %23 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      %25 = riscv.li 1 : !riscv.reg&#92;n      riscv_scf.for %26 : !riscv.reg  = %24 to %22 step %25 {&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %26, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %27 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %26, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %28 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %26, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %29 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %26, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %30 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %26, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %31 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %26, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %32 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %26, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %33 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %34 = riscv.fmv.d %27 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %35 = riscv.fmv.d %28 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %36 = riscv.fmv.d %29 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %37 = riscv.fmv.d %30 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %38 = riscv.fmv.d %31 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %39 = riscv.fmv.d %32 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %40 = riscv.fmv.d %33 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %41 = riscv.li 1 : !riscv.reg&#92;n        %42, %43, %44, %45, %46, %47, %48 = riscv_snitch.frep_outer %41 iter_args(%acc_old = %34, %acc_old_1 = %35, %acc_old_2 = %36, %acc_old_3 = %37, %acc_old_4 = %38, %acc_old_5 = %39, %acc_old_6 = %40) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %49 = riscv.fmv.d %42 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %50 = riscv.fmv.d %43 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %51 = riscv.fmv.d %44 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %52 = riscv.fmv.d %45 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %53 = riscv.fmv.d %46 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %54 = riscv.fmv.d %47 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %55 = riscv.fmv.d %48 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %26, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %49, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %26, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %50, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %26, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %51, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %26, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %52, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %26, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %53, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %26, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %54, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %26, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %55, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n      &#92;&quot;snitch.ssr_disable&#92;&quot;() : () -&gt; ()&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>lower-snitch</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-4' random-id='709b7d97-464c-04af-3d3f-3799a07295e9'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %0 = riscv.li 12 : !riscv.reg&#92;n      %1 = riscv.addi %0, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      %2 = riscv.li 64 : !riscv.reg&#92;n      riscv_snitch.scfgw %1, %2 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %3 = riscv.li 8 : !riscv.reg&#92;n      %4 = riscv.li 192 : !riscv.reg&#92;n      riscv_snitch.scfgw %3, %4 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %5 = riscv.li 0 : !riscv.reg&#92;n      %6 = riscv.li 6 : !riscv.reg&#92;n      %7 = riscv.li 32 : !riscv.reg&#92;n      riscv_snitch.scfgw %6, %7 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %8 = riscv.li 7 : !riscv.reg&#92;n      %9 = riscv.li 2 : !riscv.reg&#92;n      %10 = riscv.li 6 : !riscv.reg&#92;n      %11 = riscv.addi %8, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      %12 = riscv.li 65 : !riscv.reg&#92;n      riscv_snitch.scfgw %11, %12 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %13 = riscv.addi %9, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      %14 = riscv.li 97 : !riscv.reg&#92;n      riscv_snitch.scfgw %13, %14 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %15 = riscv.addi %10, -1 : (!riscv.reg) -&gt; !riscv.reg&#92;n      %16 = riscv.li 129 : !riscv.reg&#92;n      riscv_snitch.scfgw %15, %16 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %17 = riscv.li 8 : !riscv.reg&#92;n      %18 = riscv.li 56 : !riscv.reg&#92;n      %19 = riscv.li 0 : !riscv.reg&#92;n      %20 = riscv.li 193 : !riscv.reg&#92;n      riscv_snitch.scfgw %17, %20 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %21 = riscv.li 0 : !riscv.reg&#92;n      %22 = riscv.mul %11, %17 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %23 = riscv.add %21, %22 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %24 = riscv.sub %18, %23 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %25 = riscv.li 225 : !riscv.reg&#92;n      riscv_snitch.scfgw %24, %25 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %26 = riscv.mul %13, %18 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %27 = riscv.add %23, %26 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %28 = riscv.sub %19, %27 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n      %29 = riscv.li 257 : !riscv.reg&#92;n      riscv_snitch.scfgw %28, %29 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %30 = riscv.li 0 : !riscv.reg&#92;n      %31 = riscv.li 33 : !riscv.reg&#92;n      riscv_snitch.scfgw %30, %31 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %32 = riscv.li 768 : !riscv.reg&#92;n      riscv_snitch.scfgw %A_1, %32 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %33 = riscv.li 833 : !riscv.reg&#92;n      riscv_snitch.scfgw %B_1, %33 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; ()&#92;n      %34 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %35 = riscv.li 6 : !riscv.reg&#92;n      %36 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %37 = riscv.mv %36 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      %38 = riscv.li 1 : !riscv.reg&#92;n      riscv_scf.for %39 : !riscv.reg  = %37 to %35 step %38 {&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %39, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %40 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %39, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %41 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %39, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %42 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %39, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %43 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %39, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %44 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %39, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %45 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %39, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %46 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %47 = riscv.fmv.d %40 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %48 = riscv.fmv.d %41 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %49 = riscv.fmv.d %42 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %50 = riscv.fmv.d %43 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %51 = riscv.fmv.d %44 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %52 = riscv.fmv.d %45 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %53 = riscv.fmv.d %46 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %54 = riscv.li 1 : !riscv.reg&#92;n        %55, %56, %57, %58, %59, %60, %61 = riscv_snitch.frep_outer %54 iter_args(%acc_old = %47, %acc_old_1 = %48, %acc_old_2 = %49, %acc_old_3 = %50, %acc_old_4 = %51, %acc_old_5 = %52, %acc_old_6 = %53) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %62 = riscv.fmv.d %55 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %63 = riscv.fmv.d %56 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %64 = riscv.fmv.d %57 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %65 = riscv.fmv.d %58 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %66 = riscv.fmv.d %59 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %67 = riscv.fmv.d %60 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %68 = riscv.fmv.d %61 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %39, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %62, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %39, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %63, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %39, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %64, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %39, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %65, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %39, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %66, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %39, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %67, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %39, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %68, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n      %69 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (2)</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-5' random-id='3c07c574-4925-7af1-b6aa-e05b13d5f2f7'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %0 = riscv.li 11 : !riscv.reg&#92;n      riscv_snitch.scfgwi %0, 64 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %1 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %1, 192 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %2 = riscv.li 6 : !riscv.reg&#92;n      riscv_snitch.scfgwi %2, 32 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %3 = riscv.li 6 : !riscv.reg&#92;n      riscv_snitch.scfgwi %3, 65 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %4 = riscv.li 1 : !riscv.reg&#92;n      riscv_snitch.scfgwi %4, 97 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %5 = riscv.li 5 : !riscv.reg&#92;n      riscv_snitch.scfgwi %5, 129 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %6 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %6, 193 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %7 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %7, 225 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %8 = riscv.li -104 : !riscv.reg&#92;n      riscv_snitch.scfgwi %8, 257 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %9 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %10 = riscv.mv %9 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      riscv_snitch.scfgwi %10, 33 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      riscv_snitch.scfgwi %A_1, 768 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      riscv_snitch.scfgwi %B_1, 833 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %11 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %12 = riscv.li 6 : !riscv.reg&#92;n      %13 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %14 = riscv.mv %13 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      %15 = riscv.li 1 : !riscv.reg&#92;n      riscv_scf.for %16 : !riscv.reg  = %14 to %12 step %15 {&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %16, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %17 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %16, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %18 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %16, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %19 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %16, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %20 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %16, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %21 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %16, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %22 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %16, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %23 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %24 = riscv.fmv.d %17 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %25 = riscv.fmv.d %18 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %26 = riscv.fmv.d %19 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %27 = riscv.fmv.d %20 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %28 = riscv.fmv.d %21 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %29 = riscv.fmv.d %22 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %30 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %31 = riscv.li 1 : !riscv.reg&#92;n        %32, %33, %34, %35, %36, %37, %38 = riscv_snitch.frep_outer %31 iter_args(%acc_old = %24, %acc_old_1 = %25, %acc_old_2 = %26, %acc_old_3 = %27, %acc_old_4 = %28, %acc_old_5 = %29, %acc_old_6 = %30) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %39 = riscv.fmv.d %32 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %40 = riscv.fmv.d %33 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %41 = riscv.fmv.d %34 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %42 = riscv.fmv.d %35 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %43 = riscv.fmv.d %36 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %44 = riscv.fmv.d %37 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %45 = riscv.fmv.d %38 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %16, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %39, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %16, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %40, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %16, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %41, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %16, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %42, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %16, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %43, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %16, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %44, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %16, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %45, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n      %46 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>riscv-scf-loop-range-folding</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-6' random-id='e49d681d-51d8-7c64-55fa-1ab8458f1f19'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %0 = riscv.li 11 : !riscv.reg&#92;n      riscv_snitch.scfgwi %0, 64 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %1 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %1, 192 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %2 = riscv.li 6 : !riscv.reg&#92;n      riscv_snitch.scfgwi %2, 32 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %3 = riscv.li 6 : !riscv.reg&#92;n      riscv_snitch.scfgwi %3, 65 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %4 = riscv.li 1 : !riscv.reg&#92;n      riscv_snitch.scfgwi %4, 97 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %5 = riscv.li 5 : !riscv.reg&#92;n      riscv_snitch.scfgwi %5, 129 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %6 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %6, 193 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %7 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %7, 225 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %8 = riscv.li -104 : !riscv.reg&#92;n      riscv_snitch.scfgwi %8, 257 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %9 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %10 = riscv.mv %9 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      riscv_snitch.scfgwi %10, 33 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      riscv_snitch.scfgwi %A_1, 768 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      riscv_snitch.scfgwi %B_1, 833 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %11 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %12 = riscv.li 6 : !riscv.reg&#92;n      %13 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %14 = riscv.mv %13 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      %15 = riscv.li 1 : !riscv.reg&#92;n      riscv_scf.for %16 : !riscv.reg  = %14 to %12 step %15 {&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %16, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %17 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %16, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %18 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %16, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %19 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %16, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %20 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %16, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %21 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %16, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %22 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %16, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %23 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %24 = riscv.fmv.d %17 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %25 = riscv.fmv.d %18 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %26 = riscv.fmv.d %19 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %27 = riscv.fmv.d %20 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %28 = riscv.fmv.d %21 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %29 = riscv.fmv.d %22 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %30 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %31 = riscv.li 1 : !riscv.reg&#92;n        %32, %33, %34, %35, %36, %37, %38 = riscv_snitch.frep_outer %31 iter_args(%acc_old = %24, %acc_old_1 = %25, %acc_old_2 = %26, %acc_old_3 = %27, %acc_old_4 = %28, %acc_old_5 = %29, %acc_old_6 = %30) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %39 = riscv.fmv.d %32 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %40 = riscv.fmv.d %33 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %41 = riscv.fmv.d %34 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %42 = riscv.fmv.d %35 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %43 = riscv.fmv.d %36 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %44 = riscv.fmv.d %37 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %45 = riscv.fmv.d %38 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %16, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %39, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %16, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %40, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %16, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %41, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %16, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %42, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %16, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %43, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %16, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %44, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %16, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %45, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n      %46 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (3)</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-7' random-id='269cd696-236c-7b87-14a0-bccb8a476a87'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&#92;n      %0 = riscv.li 11 : !riscv.reg&#92;n      riscv_snitch.scfgwi %0, 64 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %1 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %1, 192 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %2 = riscv.li 6 : !riscv.reg&#92;n      riscv_snitch.scfgwi %2, 32 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %3 = riscv.li 6 : !riscv.reg&#92;n      riscv_snitch.scfgwi %3, 65 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %4 = riscv.li 1 : !riscv.reg&#92;n      riscv_snitch.scfgwi %4, 97 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %5 = riscv.li 5 : !riscv.reg&#92;n      riscv_snitch.scfgwi %5, 129 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %6 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %6, 193 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %7 = riscv.li 8 : !riscv.reg&#92;n      riscv_snitch.scfgwi %7, 225 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %8 = riscv.li -104 : !riscv.reg&#92;n      riscv_snitch.scfgwi %8, 257 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %9 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %10 = riscv.mv %9 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      riscv_snitch.scfgwi %10, 33 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      riscv_snitch.scfgwi %A_1, 768 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      riscv_snitch.scfgwi %B_1, 833 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg) -&gt; ()&#92;n      %11 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %12 = riscv.li 6 : !riscv.reg&#92;n      %13 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %14 = riscv.mv %13 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&#92;n      %15 = riscv.li 1 : !riscv.reg&#92;n      riscv_scf.for %16 : !riscv.reg  = %14 to %12 step %15 {&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset = riscv.mul %16, %pointer_dim_stride : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %17 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_1 = riscv.mul %16, %pointer_dim_stride_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %18 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_2 = riscv.mul %16, %pointer_dim_stride_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %19 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_3 = riscv.mul %16, %pointer_dim_stride_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %20 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_4 = riscv.mul %16, %pointer_dim_stride_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %21 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_5 = riscv.mul %16, %pointer_dim_stride_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %22 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_6 = riscv.mul %16, %pointer_dim_stride_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %23 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg) -&gt; !riscv.freg&#92;n        %24 = riscv.fmv.d %17 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %25 = riscv.fmv.d %18 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %26 = riscv.fmv.d %19 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %27 = riscv.fmv.d %20 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %28 = riscv.fmv.d %21 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %29 = riscv.fmv.d %22 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %30 = riscv.fmv.d %23 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %31 = riscv.li 1 : !riscv.reg&#92;n        %32, %33, %34, %35, %36, %37, %38 = riscv_snitch.frep_outer %31 iter_args(%acc_old = %24, %acc_old_1 = %25, %acc_old_2 = %26, %acc_old_3 = %27, %acc_old_4 = %28, %acc_old_5 = %29, %acc_old_6 = %30) -&gt; (!riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg) {&#92;n          %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg) -&gt; !riscv.freg&#92;n          riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg, !riscv.freg&#92;n        }&#92;n        %39 = riscv.fmv.d %32 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %40 = riscv.fmv.d %33 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %41 = riscv.fmv.d %34 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %42 = riscv.fmv.d %35 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %43 = riscv.fmv.d %36 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %44 = riscv.fmv.d %37 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %45 = riscv.fmv.d %38 : (!riscv.freg) -&gt; !riscv.freg&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_7 = riscv.mul %16, %pointer_dim_stride_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_7, %39, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_8 = riscv.mul %16, %pointer_dim_stride_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_8, %40, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_9 = riscv.mul %16, %pointer_dim_stride_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_9, %41, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_10 = riscv.mul %16, %pointer_dim_stride_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_10, %42, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_11 = riscv.mul %16, %pointer_dim_stride_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_11, %43, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_12 = riscv.mul %16, %pointer_dim_stride_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_12, %44, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&#92;n        %pointer_dim_offset_13 = riscv.mul %16, %pointer_dim_stride_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg) -&gt; !riscv.reg&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg, !riscv.reg) -&gt; !riscv.reg&#92;n        riscv.fsd %offset_pointer_13, %45, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg, !riscv.freg) -&gt; ()&#92;n      }&#92;n      %46 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>riscv-allocate-registers{add_regalloc_stats=true}</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-8' random-id='271e3ee2-b1a6-b1f1-620e-99d33b33f3d8'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv.comment {comment = &#92;&quot;Regalloc stats: {&#92;&#92;&#92;&quot;preallocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft2&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;preallocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft6&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft7&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft8&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft9&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;]}&#92;&quot;} : () -&gt; ()&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&lt;t3&gt;&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&lt;t2&gt;&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&lt;t0&gt;&#92;n      %0 = riscv.li 11 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %0, 64 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %1 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %1, 192 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %2 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %2, 32 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %3 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %3, 65 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %4 = riscv.li 1 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %4, 97 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %5 = riscv.li 5 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %5, 129 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %6 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %6, 193 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %7 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %7, 225 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %8 = riscv.li -104 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %8, 257 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %9 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %10 = riscv.mv %9 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_snitch.scfgwi %10, 33 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg&lt;zero&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %A_1, 768 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg&lt;t3&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %B_1, 833 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg&lt;t2&gt;) -&gt; ()&#92;n      %11 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %12 = riscv.li 6 : !riscv.reg&lt;t2&gt;&#92;n      %13 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %14 = riscv.mv %13 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&lt;zero&gt;&#92;n      %15 = riscv.li 1 : !riscv.reg&lt;t3&gt;&#92;n      riscv_scf.for %16 : !riscv.reg&lt;t1&gt;  = %14 to %12 step %15 {&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset = riscv.mul %16, %pointer_dim_stride : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset = riscv.mv %pointer_dim_offset : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset = riscv.mul %pointer_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %17 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_1 = riscv.mul %16, %pointer_dim_stride_1 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_1 = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset_1, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %18 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_2 = riscv.mul %16, %pointer_dim_stride_2 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_2 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_2, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %19 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_3 = riscv.mul %16, %pointer_dim_stride_3 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_3 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_3, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %20 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_4 = riscv.mul %16, %pointer_dim_stride_4 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_4 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_4, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %21 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_5 = riscv.mul %16, %pointer_dim_stride_5 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_5 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_5, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %22 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_6 = riscv.mul %16, %pointer_dim_stride_6 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_6 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_6, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %23 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n        %24 = riscv.fmv.d %17 : (!riscv.freg&lt;ft9&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n        %25 = riscv.fmv.d %18 : (!riscv.freg&lt;ft8&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n        %26 = riscv.fmv.d %19 : (!riscv.freg&lt;ft7&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n        %27 = riscv.fmv.d %20 : (!riscv.freg&lt;ft6&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n        %28 = riscv.fmv.d %21 : (!riscv.freg&lt;ft5&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n        %29 = riscv.fmv.d %22 : (!riscv.freg&lt;ft4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n        %30 = riscv.fmv.d %23 : (!riscv.freg&lt;ft3&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n        %31 = riscv.li 1 : !riscv.reg&lt;t4&gt;&#92;n        %32, %33, %34, %35, %36, %37, %38 = riscv_snitch.frep_outer %31 iter_args(%acc_old = %24, %acc_old_1 = %25, %acc_old_2 = %26, %acc_old_3 = %27, %acc_old_4 = %28, %acc_old_5 = %29, %acc_old_6 = %30) -&gt; (!riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;) {&#92;n          %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft9&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n          %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft8&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n          %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft7&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n          %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft6&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n          %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft5&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n          %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n          %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft3&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n          riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;&#92;n        }&#92;n        %39 = riscv.fmv.d %32 : (!riscv.freg&lt;ft9&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n        %40 = riscv.fmv.d %33 : (!riscv.freg&lt;ft8&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n        %41 = riscv.fmv.d %34 : (!riscv.freg&lt;ft7&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n        %42 = riscv.fmv.d %35 : (!riscv.freg&lt;ft6&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n        %43 = riscv.fmv.d %36 : (!riscv.freg&lt;ft5&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n        %44 = riscv.fmv.d %37 : (!riscv.freg&lt;ft4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n        %45 = riscv.fmv.d %38 : (!riscv.freg&lt;ft3&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_7 = riscv.mul %16, %pointer_dim_stride_7 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_7 = riscv.mv %pointer_dim_offset_7 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_7, %39, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft9&gt;) -&gt; ()&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_8 = riscv.mul %16, %pointer_dim_stride_8 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_8 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_8, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_8, %40, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft8&gt;) -&gt; ()&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_9 = riscv.mul %16, %pointer_dim_stride_9 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_9 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_9, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_9, %41, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft7&gt;) -&gt; ()&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_10 = riscv.mul %16, %pointer_dim_stride_10 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_10 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_10, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_10, %42, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft6&gt;) -&gt; ()&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_11 = riscv.mul %16, %pointer_dim_stride_11 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_11 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_11, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_11, %43, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft5&gt;) -&gt; ()&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_12 = riscv.mul %16, %pointer_dim_stride_12 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_12 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_12, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_12, %44, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft4&gt;) -&gt; ()&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_13 = riscv.mul %16, %pointer_dim_stride_13 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_13 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_13, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_13, %45, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft3&gt;) -&gt; ()&#92;n      }&#92;n      %46 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (4)</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-9' random-id='6a34c854-1071-4d51-36c5-9dacb4d7e28e'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv.comment {comment = &#92;&quot;Regalloc stats: {&#92;&#92;&#92;&quot;preallocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft2&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;preallocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft6&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft7&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft8&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft9&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;]}&#92;&quot;} : () -&gt; ()&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&lt;t3&gt;&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&lt;t2&gt;&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&lt;t0&gt;&#92;n      %0 = riscv.li 11 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %0, 64 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %1 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %1, 192 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %2 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %2, 32 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %3 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %3, 65 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %4 = riscv.li 1 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %4, 97 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %5 = riscv.li 5 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %5, 129 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %6 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %6, 193 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %7 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %7, 225 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %8 = riscv.li -104 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %8, 257 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %9 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      riscv_snitch.scfgwi %9, 33 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg&lt;zero&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %A_1, 768 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg&lt;t3&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %B_1, 833 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg&lt;t2&gt;) -&gt; ()&#92;n      %10 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %11 = riscv.li 6 : !riscv.reg&lt;t2&gt;&#92;n      %12 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %13 = riscv.li 1 : !riscv.reg&lt;t3&gt;&#92;n      riscv_scf.for %14 : !riscv.reg&lt;t1&gt;  = %12 to %11 step %13 {&#92;n        %pointer_dim_stride = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset = riscv.mul %14, %pointer_dim_stride : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset = riscv.mul %pointer_dim_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %15 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n        %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_1 = riscv.mul %14, %pointer_dim_stride_1 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_1 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_1 = riscv.mul %pointer_offset, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %16 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n        %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_2 = riscv.mul %14, %pointer_dim_stride_2 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_1 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_2 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_2 = riscv.mul %pointer_offset_1, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %17 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n        %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_3 = riscv.mul %14, %pointer_dim_stride_3 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_2 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_3 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_3 = riscv.mul %pointer_offset_2, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %18 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n        %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_4 = riscv.mul %14, %pointer_dim_stride_4 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_3 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_4 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_4 = riscv.mul %pointer_offset_3, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %19 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n        %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_5 = riscv.mul %14, %pointer_dim_stride_5 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_4 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_5 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_5 = riscv.mul %pointer_offset_4, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %20 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n        %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_6 = riscv.mul %14, %pointer_dim_stride_6 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_5 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_6 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_6 = riscv.mul %pointer_offset_5, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %21 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n        %22 = riscv.li 1 : !riscv.reg&lt;t4&gt;&#92;n        %23, %24, %25, %26, %27, %28, %29 = riscv_snitch.frep_outer %22 iter_args(%acc_old = %15, %acc_old_1 = %16, %acc_old_2 = %17, %acc_old_3 = %18, %acc_old_4 = %19, %acc_old_5 = %20, %acc_old_6 = %21) -&gt; (!riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;) {&#92;n          %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n          %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n          %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft9&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n          %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft8&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n          %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft7&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n          %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft6&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n          %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft5&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n          %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n          %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft3&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n          riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;&#92;n        }&#92;n        %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_7 = riscv.mul %14, %pointer_dim_stride_7 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_7 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_7 = riscv.mul %pointer_dim_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_7, %23, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft9&gt;) -&gt; ()&#92;n        %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_8 = riscv.mul %14, %pointer_dim_stride_8 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_6 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_8 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_8 = riscv.mul %pointer_offset_6, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_8, %24, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft8&gt;) -&gt; ()&#92;n        %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_9 = riscv.mul %14, %pointer_dim_stride_9 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_7 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_9 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_9 = riscv.mul %pointer_offset_7, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_9, %25, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft7&gt;) -&gt; ()&#92;n        %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_10 = riscv.mul %14, %pointer_dim_stride_10 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_8 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_10 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_10 = riscv.mul %pointer_offset_8, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_10, %26, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft6&gt;) -&gt; ()&#92;n        %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_11 = riscv.mul %14, %pointer_dim_stride_11 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_9 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_11 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_11 = riscv.mul %pointer_offset_9, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_11, %27, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft5&gt;) -&gt; ()&#92;n        %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_12 = riscv.mul %14, %pointer_dim_stride_12 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_10 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_12 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_12 = riscv.mul %pointer_offset_10, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_12, %28, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft4&gt;) -&gt; ()&#92;n        %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n        %pointer_dim_offset_13 = riscv.mul %14, %pointer_dim_stride_13 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %pointer_offset_11 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %bytes_per_element_13 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n        %scaled_pointer_offset_13 = riscv.mul %pointer_offset_11, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n        riscv.fsd %offset_pointer_13, %29, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft3&gt;) -&gt; ()&#92;n      }&#92;n      %30 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>convert-riscv-scf-to-riscv-cf</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-10' random-id='7746d0ba-8ae8-905b-54b4-a48268586eba'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv.comment {comment = &#92;&quot;Regalloc stats: {&#92;&#92;&#92;&quot;preallocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft2&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;preallocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft6&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft7&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft8&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft9&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;]}&#92;&quot;} : () -&gt; ()&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&lt;t3&gt;&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&lt;t2&gt;&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&lt;t0&gt;&#92;n      %0 = riscv.li 11 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %0, 64 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %1 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %1, 192 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %2 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %2, 32 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %3 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %3, 65 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %4 = riscv.li 1 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %4, 97 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %5 = riscv.li 5 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %5, 129 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %6 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %6, 193 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %7 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %7, 225 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %8 = riscv.li -104 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %8, 257 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %9 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      riscv_snitch.scfgwi %9, 33 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg&lt;zero&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %A_1, 768 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg&lt;t3&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %B_1, 833 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg&lt;t2&gt;) -&gt; ()&#92;n      %10 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %11 = riscv.li 6 : !riscv.reg&lt;t2&gt;&#92;n      %12 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %13 = riscv.li 1 : !riscv.reg&lt;t3&gt;&#92;n      %14 = riscv.mv %12 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&lt;t1&gt;&#92;n      riscv_cf.bge %14 : !riscv.reg&lt;t1&gt;, %11 : !riscv.reg&lt;t2&gt;, ^0(%14 : !riscv.reg&lt;t1&gt;), ^1(%14 : !riscv.reg&lt;t1&gt;)&#92;n    ^1(%15 : !riscv.reg&lt;t1&gt;):&#92;n      riscv.label &#92;&quot;scf_body_0_for&#92;&quot;&#92;n      %pointer_dim_stride = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset = riscv.mul %15, %pointer_dim_stride : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset = riscv.mul %pointer_dim_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %16 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n      %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_1 = riscv.mul %15, %pointer_dim_stride_1 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_1 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_1 = riscv.mul %pointer_offset, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %17 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n      %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_2 = riscv.mul %15, %pointer_dim_stride_2 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_1 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_2 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_2 = riscv.mul %pointer_offset_1, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %18 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n      %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_3 = riscv.mul %15, %pointer_dim_stride_3 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_2 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_3 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_3 = riscv.mul %pointer_offset_2, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %19 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n      %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_4 = riscv.mul %15, %pointer_dim_stride_4 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_3 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_4 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_4 = riscv.mul %pointer_offset_3, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %20 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n      %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_5 = riscv.mul %15, %pointer_dim_stride_5 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_4 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_5 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_5 = riscv.mul %pointer_offset_4, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %21 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n      %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_6 = riscv.mul %15, %pointer_dim_stride_6 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_5 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_6 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_6 = riscv.mul %pointer_offset_5, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %22 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n      %23 = riscv.li 1 : !riscv.reg&lt;t4&gt;&#92;n      %24, %25, %26, %27, %28, %29, %30 = riscv_snitch.frep_outer %23 iter_args(%acc_old = %16, %acc_old_1 = %17, %acc_old_2 = %18, %acc_old_3 = %19, %acc_old_4 = %20, %acc_old_5 = %21, %acc_old_6 = %22) -&gt; (!riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;) {&#92;n        %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft9&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n        %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft8&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n        %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft7&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n        %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft6&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n        %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft5&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n        %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n        %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft3&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n        riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;&#92;n      }&#92;n      %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_7 = riscv.mul %15, %pointer_dim_stride_7 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_7 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_7 = riscv.mul %pointer_dim_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_7, %24, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft9&gt;) -&gt; ()&#92;n      %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_8 = riscv.mul %15, %pointer_dim_stride_8 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_6 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_8 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_8 = riscv.mul %pointer_offset_6, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_8, %25, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft8&gt;) -&gt; ()&#92;n      %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_9 = riscv.mul %15, %pointer_dim_stride_9 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_7 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_9 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_9 = riscv.mul %pointer_offset_7, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_9, %26, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft7&gt;) -&gt; ()&#92;n      %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_10 = riscv.mul %15, %pointer_dim_stride_10 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_8 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_10 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_10 = riscv.mul %pointer_offset_8, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_10, %27, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft6&gt;) -&gt; ()&#92;n      %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_11 = riscv.mul %15, %pointer_dim_stride_11 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_9 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_11 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_11 = riscv.mul %pointer_offset_9, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_11, %28, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft5&gt;) -&gt; ()&#92;n      %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_12 = riscv.mul %15, %pointer_dim_stride_12 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_10 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_12 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_12 = riscv.mul %pointer_offset_10, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_12, %29, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft4&gt;) -&gt; ()&#92;n      %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_13 = riscv.mul %15, %pointer_dim_stride_13 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_11 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_13 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_13 = riscv.mul %pointer_offset_11, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_13, %30, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft3&gt;) -&gt; ()&#92;n      %31 = riscv.add %15, %13 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t3&gt;) -&gt; !riscv.reg&lt;t1&gt;&#92;n      riscv_cf.blt %31 : !riscv.reg&lt;t1&gt;, %11 : !riscv.reg&lt;t2&gt;, ^1(%31 : !riscv.reg&lt;t1&gt;), ^0(%31 : !riscv.reg&lt;t1&gt;)&#92;n    ^0(%32 : !riscv.reg&lt;t1&gt;):&#92;n      riscv.label &#92;&quot;scf_body_end_0_for&#92;&quot;&#92;n      %33 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div><div style='display: flex;flex: 1;flex-direction: column;justify-content: flex-start;align-items: normal;flex-wrap: nowrap;gap: 0.5rem'><div><span>canonicalize (5)</span></div><div><span></span></div><div><marimo-ui-element object-id='DnEU-11' random-id='d5385b0e-34f3-193c-0ff0-a55c6a702e2f'><marimo-code-editor data-initial-value='&quot;builtin.module {&#92;n  riscv.assembly_section &#92;&quot;.text&#92;&quot; {&#92;n    riscv.directive &#92;&quot;.globl&#92;&quot; &#92;&quot;matmul&#92;&quot;&#92;n    riscv.directive &#92;&quot;.p2align&#92;&quot; &#92;&quot;2&#92;&quot;&#92;n    riscv.comment {comment = &#92;&quot;Regalloc stats: {&#92;&#92;&#92;&quot;preallocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft2&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;preallocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_float&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;ft0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft6&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft7&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft8&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;ft9&#92;&#92;&#92;&quot;], &#92;&#92;&#92;&quot;allocated_int&#92;&#92;&#92;&quot;: [&#92;&#92;&#92;&quot;a0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;a2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t0&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t1&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t2&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t3&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t4&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;t5&#92;&#92;&#92;&quot;, &#92;&#92;&#92;&quot;zero&#92;&#92;&#92;&quot;]}&#92;&quot;} : () -&gt; ()&#92;n    riscv_func.func @matmul(%A : !riscv.reg&lt;a0&gt;, %B : !riscv.reg&lt;a1&gt;, %C : !riscv.reg&lt;a2&gt;) {&#92;n      %A_1 = riscv.mv %A : (!riscv.reg&lt;a0&gt;) -&gt; !riscv.reg&lt;t3&gt;&#92;n      %B_1 = riscv.mv %B : (!riscv.reg&lt;a1&gt;) -&gt; !riscv.reg&lt;t2&gt;&#92;n      %C_1 = riscv.mv %C : (!riscv.reg&lt;a2&gt;) -&gt; !riscv.reg&lt;t0&gt;&#92;n      %0 = riscv.li 11 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %0, 64 {comment = &#92;&quot;dm 0 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %1 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %1, 192 {comment = &#92;&quot;dm 0 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %2 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %2, 32 {comment = &#92;&quot;dm 0 repeat&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %3 = riscv.li 6 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %3, 65 {comment = &#92;&quot;dm 1 dim 0 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %4 = riscv.li 1 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %4, 97 {comment = &#92;&quot;dm 1 dim 1 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %5 = riscv.li 5 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %5, 129 {comment = &#92;&quot;dm 1 dim 2 bound&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %6 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %6, 193 {comment = &#92;&quot;dm 1 dim 0 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %7 = riscv.li 8 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %7, 225 {comment = &#92;&quot;dm 1 dim 1 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %8 = riscv.li -104 : !riscv.reg&lt;t1&gt;&#92;n      riscv_snitch.scfgwi %8, 257 {comment = &#92;&quot;dm 1 dim 2 stride&#92;&quot;} : (!riscv.reg&lt;t1&gt;) -&gt; ()&#92;n      %9 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      riscv_snitch.scfgwi %9, 33 {comment = &#92;&quot;dm 1 repeat&#92;&quot;} : (!riscv.reg&lt;zero&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %A_1, 768 {comment = &#92;&quot;dm 0 dim 0 source&#92;&quot;} : (!riscv.reg&lt;t3&gt;) -&gt; ()&#92;n      riscv_snitch.scfgwi %B_1, 833 {comment = &#92;&quot;dm 1 dim 2 source&#92;&quot;} : (!riscv.reg&lt;t2&gt;) -&gt; ()&#92;n      %10 = riscv.csrrsi 1984, 1 {comment = &#92;&quot;SSR enable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      %a = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft0&gt;&gt;&#92;n      %b = riscv_snitch.get_stream : !snitch.readable&lt;!riscv.freg&lt;ft1&gt;&gt;&#92;n      %11 = riscv.li 6 : !riscv.reg&lt;t2&gt;&#92;n      %12 = riscv.get_register : !riscv.reg&lt;zero&gt;&#92;n      %13 = riscv.mv %12 : (!riscv.reg&lt;zero&gt;) -&gt; !riscv.reg&lt;t1&gt;&#92;n      riscv_cf.branch ^0(%13 : !riscv.reg&lt;t1&gt;) attributes {comment = &#92;&quot;Constant folded riscv_cf.bge&#92;&quot;}&#92;n    ^0(%14 : !riscv.reg&lt;t1&gt;):&#92;n      riscv.label &#92;&quot;scf_body_0_for&#92;&quot;&#92;n      %pointer_dim_stride = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset = riscv.mul %14, %pointer_dim_stride : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset = riscv.mul %pointer_dim_offset, %bytes_per_element {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer = riscv.add %C_1, %scaled_pointer_offset : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %15 = riscv.fld %offset_pointer, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n      %pointer_dim_stride_1 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_1 = riscv.mul %14, %pointer_dim_stride_1 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset = riscv.addi %pointer_dim_offset_1, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_1 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_1 = riscv.mul %pointer_offset, %bytes_per_element_1 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_1 = riscv.add %C_1, %scaled_pointer_offset_1 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %16 = riscv.fld %offset_pointer_1, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n      %pointer_dim_stride_2 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_2 = riscv.mul %14, %pointer_dim_stride_2 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_1 = riscv.addi %pointer_dim_offset_2, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_2 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_2 = riscv.mul %pointer_offset_1, %bytes_per_element_2 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_2 = riscv.add %C_1, %scaled_pointer_offset_2 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %17 = riscv.fld %offset_pointer_2, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n      %pointer_dim_stride_3 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_3 = riscv.mul %14, %pointer_dim_stride_3 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_2 = riscv.addi %pointer_dim_offset_3, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_3 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_3 = riscv.mul %pointer_offset_2, %bytes_per_element_3 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_3 = riscv.add %C_1, %scaled_pointer_offset_3 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %18 = riscv.fld %offset_pointer_3, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n      %pointer_dim_stride_4 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_4 = riscv.mul %14, %pointer_dim_stride_4 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_3 = riscv.addi %pointer_dim_offset_4, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_4 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_4 = riscv.mul %pointer_offset_3, %bytes_per_element_4 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_4 = riscv.add %C_1, %scaled_pointer_offset_4 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %19 = riscv.fld %offset_pointer_4, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n      %pointer_dim_stride_5 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_5 = riscv.mul %14, %pointer_dim_stride_5 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_4 = riscv.addi %pointer_dim_offset_5, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_5 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_5 = riscv.mul %pointer_offset_4, %bytes_per_element_5 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_5 = riscv.add %C_1, %scaled_pointer_offset_5 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %20 = riscv.fld %offset_pointer_5, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n      %pointer_dim_stride_6 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_6 = riscv.mul %14, %pointer_dim_stride_6 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_5 = riscv.addi %pointer_dim_offset_6, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_6 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_6 = riscv.mul %pointer_offset_5, %bytes_per_element_6 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_6 = riscv.add %C_1, %scaled_pointer_offset_6 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %21 = riscv.fld %offset_pointer_6, 0 {comment = &#92;&quot;load double from memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n      %22 = riscv.li 1 : !riscv.reg&lt;t4&gt;&#92;n      %23, %24, %25, %26, %27, %28, %29 = riscv_snitch.frep_outer %22 iter_args(%acc_old = %15, %acc_old_1 = %16, %acc_old_2 = %17, %acc_old_3 = %18, %acc_old_4 = %19, %acc_old_5 = %20, %acc_old_6 = %21) -&gt; (!riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;) {&#92;n        %a_1 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_2 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_3 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_4 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_5 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_6 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %a_7 = riscv_snitch.read from %a : !riscv.freg&lt;ft0&gt;&#92;n        %b_1 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_2 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_3 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_4 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_5 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_6 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %b_7 = riscv_snitch.read from %b : !riscv.freg&lt;ft1&gt;&#92;n        %acc_new = riscv.fmadd.d %a_1, %b_1, %acc_old : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft9&gt;) -&gt; !riscv.freg&lt;ft9&gt;&#92;n        %acc_new_1 = riscv.fmadd.d %a_2, %b_2, %acc_old_1 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft8&gt;) -&gt; !riscv.freg&lt;ft8&gt;&#92;n        %acc_new_2 = riscv.fmadd.d %a_3, %b_3, %acc_old_2 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft7&gt;) -&gt; !riscv.freg&lt;ft7&gt;&#92;n        %acc_new_3 = riscv.fmadd.d %a_4, %b_4, %acc_old_3 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft6&gt;) -&gt; !riscv.freg&lt;ft6&gt;&#92;n        %acc_new_4 = riscv.fmadd.d %a_5, %b_5, %acc_old_4 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft5&gt;) -&gt; !riscv.freg&lt;ft5&gt;&#92;n        %acc_new_5 = riscv.fmadd.d %a_6, %b_6, %acc_old_5 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft4&gt;) -&gt; !riscv.freg&lt;ft4&gt;&#92;n        %acc_new_6 = riscv.fmadd.d %a_7, %b_7, %acc_old_6 : (!riscv.freg&lt;ft0&gt;, !riscv.freg&lt;ft1&gt;, !riscv.freg&lt;ft3&gt;) -&gt; !riscv.freg&lt;ft3&gt;&#92;n        riscv_snitch.frep_yield %acc_new, %acc_new_1, %acc_new_2, %acc_new_3, %acc_new_4, %acc_new_5, %acc_new_6 : !riscv.freg&lt;ft9&gt;, !riscv.freg&lt;ft8&gt;, !riscv.freg&lt;ft7&gt;, !riscv.freg&lt;ft6&gt;, !riscv.freg&lt;ft5&gt;, !riscv.freg&lt;ft4&gt;, !riscv.freg&lt;ft3&gt;&#92;n      }&#92;n      %pointer_dim_stride_7 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_7 = riscv.mul %14, %pointer_dim_stride_7 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_7 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_7 = riscv.mul %pointer_dim_offset_7, %bytes_per_element_7 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_7 = riscv.add %C_1, %scaled_pointer_offset_7 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_7, %23, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft9&gt;) -&gt; ()&#92;n      %pointer_dim_stride_8 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_8 = riscv.mul %14, %pointer_dim_stride_8 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_6 = riscv.addi %pointer_dim_offset_8, 1 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_8 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_8 = riscv.mul %pointer_offset_6, %bytes_per_element_8 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_8 = riscv.add %C_1, %scaled_pointer_offset_8 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_8, %24, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft8&gt;) -&gt; ()&#92;n      %pointer_dim_stride_9 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_9 = riscv.mul %14, %pointer_dim_stride_9 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_7 = riscv.addi %pointer_dim_offset_9, 2 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_9 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_9 = riscv.mul %pointer_offset_7, %bytes_per_element_9 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_9 = riscv.add %C_1, %scaled_pointer_offset_9 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_9, %25, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft7&gt;) -&gt; ()&#92;n      %pointer_dim_stride_10 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_10 = riscv.mul %14, %pointer_dim_stride_10 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_8 = riscv.addi %pointer_dim_offset_10, 3 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_10 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_10 = riscv.mul %pointer_offset_8, %bytes_per_element_10 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_10 = riscv.add %C_1, %scaled_pointer_offset_10 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_10, %26, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft6&gt;) -&gt; ()&#92;n      %pointer_dim_stride_11 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_11 = riscv.mul %14, %pointer_dim_stride_11 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_9 = riscv.addi %pointer_dim_offset_11, 4 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_11 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_11 = riscv.mul %pointer_offset_9, %bytes_per_element_11 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_11 = riscv.add %C_1, %scaled_pointer_offset_11 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_11, %27, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft5&gt;) -&gt; ()&#92;n      %pointer_dim_stride_12 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_12 = riscv.mul %14, %pointer_dim_stride_12 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_10 = riscv.addi %pointer_dim_offset_12, 5 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_12 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_12 = riscv.mul %pointer_offset_10, %bytes_per_element_12 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_12 = riscv.add %C_1, %scaled_pointer_offset_12 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_12, %28, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft4&gt;) -&gt; ()&#92;n      %pointer_dim_stride_13 = riscv.li 7 : !riscv.reg&lt;t4&gt;&#92;n      %pointer_dim_offset_13 = riscv.mul %14, %pointer_dim_stride_13 : (!riscv.reg&lt;t1&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %pointer_offset_11 = riscv.addi %pointer_dim_offset_13, 6 : (!riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %bytes_per_element_13 = riscv.li 8 : !riscv.reg&lt;t5&gt;&#92;n      %scaled_pointer_offset_13 = riscv.mul %pointer_offset_11, %bytes_per_element_13 {comment = &#92;&quot;multiply by element size&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.reg&lt;t5&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      %offset_pointer_13 = riscv.add %C_1, %scaled_pointer_offset_13 : (!riscv.reg&lt;t0&gt;, !riscv.reg&lt;t4&gt;) -&gt; !riscv.reg&lt;t4&gt;&#92;n      riscv.fsd %offset_pointer_13, %29, 0 {comment = &#92;&quot;store double value to memref of shape (6, 7)&#92;&quot;} : (!riscv.reg&lt;t4&gt;, !riscv.freg&lt;ft3&gt;) -&gt; ()&#92;n      %30 = riscv.addi %14, 1 : (!riscv.reg&lt;t1&gt;) -&gt; !riscv.reg&lt;t1&gt;&#92;n      riscv_cf.blt %30 : !riscv.reg&lt;t1&gt;, %11 : !riscv.reg&lt;t2&gt;, ^0(%30 : !riscv.reg&lt;t1&gt;), ^1(%30 : !riscv.reg&lt;t1&gt;)&#92;n    ^1(%31 : !riscv.reg&lt;t1&gt;):&#92;n      riscv.label &#92;&quot;scf_body_end_0_for&#92;&quot;&#92;n      %32 = riscv.csrrci 1984, 1 {comment = &#92;&quot;SSR disable&#92;&quot;} : () -&gt; !riscv.reg&lt;zero&gt;&#92;n      riscv_func.return&#92;n    }&#92;n  }&#92;n}&quot;' data-label='null' data-language='&quot;javascript&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></div></div></marimo-carousel>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from xdsl.transforms.test_lower_linalg_to_snitch import LOWER_SNITCH_STREAM_TO_ASM_PASSES\n",
    "\n",
    "snitch_asm_ctx, snitch_asm_module, snitch_asm_html = xmo.pipeline_html(\n",
    "    snitch_stream_ctx, snitch_stream_module, tuple((\"\", p) for p in LOWER_SNITCH_STREAM_TO_ASM_PASSES)\n",
    ")\n",
    "\n",
    "snitch_asm_html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ulZA",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\">We can see how changing our input sizes affects the assembly produced:</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-0' random-id='bdd640fb-0667-1ad1-1c80-317fa3b1799d'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;M&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>6</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-1' random-id='23b8c1e9-3924-56de-3eb1-3b9046685257'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;N&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>7</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-2' random-id='bd9c66b3-ad3c-2d6d-1a3d-1fa7bc8960a9'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;K&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>2</span></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "mo.md(\n",
    "    f\"\"\"\n",
    "    We can see how changing our input sizes affects the assembly produced:\n",
    "\n",
    "    {m}{m.value}\n",
    "\n",
    "    {n}{n.value}\n",
    "\n",
    "    {k}{k.value}\n",
    "    \"\"\"\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ecfG",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\"><strong>Snitch Assembly:</strong></span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='ecfG-0' random-id='c51155ff-e7a3-7e81-63b4-c08b6b8e869f'><marimo-code-editor data-initial-value='&quot;.text&#92;n.globl matmul&#92;n.p2align 2&#92;n    # Regalloc stats: {&#92;&quot;preallocated_float&#92;&quot;: [&#92;&quot;ft0&#92;&quot;, &#92;&quot;ft1&#92;&quot;, &#92;&quot;ft2&#92;&quot;], &#92;&quot;preallocated_int&#92;&quot;: [&#92;&quot;a0&#92;&quot;, &#92;&quot;a1&#92;&quot;, &#92;&quot;a2&#92;&quot;, &#92;&quot;zero&#92;&quot;], &#92;&quot;allocated_float&#92;&quot;: [&#92;&quot;ft0&#92;&quot;, &#92;&quot;ft1&#92;&quot;, &#92;&quot;ft3&#92;&quot;, &#92;&quot;ft4&#92;&quot;, &#92;&quot;ft5&#92;&quot;, &#92;&quot;ft6&#92;&quot;, &#92;&quot;ft7&#92;&quot;, &#92;&quot;ft8&#92;&quot;, &#92;&quot;ft9&#92;&quot;], &#92;&quot;allocated_int&#92;&quot;: [&#92;&quot;a0&#92;&quot;, &#92;&quot;a1&#92;&quot;, &#92;&quot;a2&#92;&quot;, &#92;&quot;t0&#92;&quot;, &#92;&quot;t1&#92;&quot;, &#92;&quot;t2&#92;&quot;, &#92;&quot;t3&#92;&quot;, &#92;&quot;t4&#92;&quot;, &#92;&quot;t5&#92;&quot;, &#92;&quot;zero&#92;&quot;]}&#92;nmatmul:&#92;n    mv t3, a0&#92;n    mv t2, a1&#92;n    mv t0, a2&#92;n    li t1, 11&#92;n    scfgwi t1, 64                                # dm 0 dim 0 bound&#92;n    li t1, 8&#92;n    scfgwi t1, 192                               # dm 0 dim 0 stride&#92;n    li t1, 6&#92;n    scfgwi t1, 32                                # dm 0 repeat&#92;n    li t1, 6&#92;n    scfgwi t1, 65                                # dm 1 dim 0 bound&#92;n    li t1, 1&#92;n    scfgwi t1, 97                                # dm 1 dim 1 bound&#92;n    li t1, 5&#92;n    scfgwi t1, 129                               # dm 1 dim 2 bound&#92;n    li t1, 8&#92;n    scfgwi t1, 193                               # dm 1 dim 0 stride&#92;n    li t1, 8&#92;n    scfgwi t1, 225                               # dm 1 dim 1 stride&#92;n    li t1, -104&#92;n    scfgwi t1, 257                               # dm 1 dim 2 stride&#92;n    scfgwi zero, 33                              # dm 1 repeat&#92;n    scfgwi t3, 768                               # dm 0 dim 0 source&#92;n    scfgwi t2, 833                               # dm 1 dim 2 source&#92;n    csrrsi zero, 1984, 1                         # SSR enable&#92;n    li t2, 6&#92;n    mv t1, zero&#92;n    # Constant folded riscv_cf.bge&#92;nscf_body_0_for:&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fld ft9, 0(t4)                               # load double from memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 1&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fld ft8, 0(t4)                               # load double from memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 2&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fld ft7, 0(t4)                               # load double from memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 3&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fld ft6, 0(t4)                               # load double from memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 4&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fld ft5, 0(t4)                               # load double from memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 5&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fld ft4, 0(t4)                               # load double from memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 6&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fld ft3, 0(t4)                               # load double from memref of shape (6, 7)&#92;n    li t4, 1&#92;n    frep.o t4, 7, 0, 0&#92;n    fmadd.d ft9, ft0, ft1, ft9&#92;n    fmadd.d ft8, ft0, ft1, ft8&#92;n    fmadd.d ft7, ft0, ft1, ft7&#92;n    fmadd.d ft6, ft0, ft1, ft6&#92;n    fmadd.d ft5, ft0, ft1, ft5&#92;n    fmadd.d ft4, ft0, ft1, ft4&#92;n    fmadd.d ft3, ft0, ft1, ft3&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fsd ft9, 0(t4)                               # store double value to memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 1&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fsd ft8, 0(t4)                               # store double value to memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 2&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fsd ft7, 0(t4)                               # store double value to memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 3&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fsd ft6, 0(t4)                               # store double value to memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 4&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fsd ft5, 0(t4)                               # store double value to memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 5&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fsd ft4, 0(t4)                               # store double value to memref of shape (6, 7)&#92;n    li t4, 7&#92;n    mul t4, t1, t4&#92;n    addi t4, t4, 6&#92;n    li t5, 8&#92;n    mul t4, t4, t5                               # multiply by element size&#92;n    add t4, t0, t4&#92;n    fsd ft3, 0(t4)                               # store double value to memref of shape (6, 7)&#92;n    addi t1, t1, 1&#92;n    blt t1, t2, scf_body_0_for&#92;nscf_body_end_0_for:&#92;n    csrrci zero, 1984, 1                         # SSR disable&#92;n    ret&#92;n&quot;' data-label='null' data-language='&quot;python&quot;' data-placeholder='&quot;&quot;' data-disabled='true'></marimo-code-editor></marimo-ui-element></span></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "snitch_asm = riscv_code(snitch_asm_module)\n",
    "\n",
    "mo.md(f\"\"\"\\\n",
    "**Snitch Assembly:**\n",
    "\n",
    "{xmo.asm_html(snitch_asm)}\n",
    "\"\"\"\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "Pvdt",
   "metadata": {},
   "source": [
    "### Interpreting the assembly using xDSL\n",
    "\n",
    "One of the useful features of xDSL is its interpreter. Here we've implemented all the necessary functions to interpret the code at a low level, to check that our compilation is correct. Here's the slider modifying the shape variable defined above, we can slide it to see the result of the code compiled with different input shapes, and interpreted at the RISC-V level."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ZBYS",
   "metadata": {},
   "outputs": [],
   "source": [
    "from xdsl.interpreter import Interpreter, OpCounter\n",
    "from xdsl.interpreters import register_implementations\n",
    "from xdsl.interpreters.shaped_array import ShapedArray"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "aLJB",
   "metadata": {},
   "outputs": [],
   "source": [
    "from dataclasses import dataclass, field"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "nHfw",
   "metadata": {},
   "outputs": [],
   "source": [
    "from xdsl.dialects import riscv, riscv_cf, riscv_func\n",
    "\n",
    "SKIPPED_OPS = {\n",
    "    riscv.GetRegisterOp,\n",
    "    riscv_cf.BranchOp,\n",
    "    riscv.LabelOp,\n",
    "}\n",
    "\"\"\"Ops that do not contribute to the cycle count calculation\"\"\"\n",
    "\n",
    "CYCLES_PER_OP = {\n",
    "    riscv.MulOp: 1,\n",
    "    riscv.MVOp: 1,\n",
    "    riscv.LiOp: 1,\n",
    "    riscv.AddOp: 1,\n",
    "    riscv.FLdOp: 1,\n",
    "    riscv.FMulDOp: 1,\n",
    "    riscv.FAddDOp: 1,\n",
    "    riscv.FSdOp: 1,\n",
    "    riscv.AddiOp: 1,\n",
    "    riscv_cf.BltOp: 1,\n",
    "    riscv.ReturnOp: 1,\n",
    "    riscv_func.ReturnOp: 1,\n",
    "}\n",
    "\n",
    "\n",
    "@dataclass\n",
    "class SnitchCycleEstimator(Interpreter.Listener):\n",
    "\n",
    "    cycles: int = field(default=0)\n",
    "\n",
    "    def will_interpret_op(self, op: Operation, args: PythonValues):\n",
    "        if type(op) in SKIPPED_OPS:\n",
    "            return\n",
    "        self.cycles += CYCLES_PER_OP[type(op)]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "xXTn",
   "metadata": {},
   "outputs": [],
   "source": [
    "import abc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "AjVT",
   "metadata": {},
   "outputs": [],
   "source": [
    "class CostModel(abc.ABC):\n",
    "\n",
    "    @abc.abstractmethod\n",
    "    def estimate_cost(self, module: ModuleOp) -> int | None:\n",
    "        ..."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "pHFh",
   "metadata": {},
   "outputs": [],
   "source": [
    "from xdsl.passes import ModulePass\n",
    "\n",
    "class LensCostModel(CostModel):\n",
    "\n",
    "    inner: CostModel\n",
    "    pass_pipeline: tuple[ModulePass, ...]\n",
    "\n",
    "    def __init__(self, inner: CostModel, pass_pipeline: tuple[ModulePass, ...]):\n",
    "        self.inner = inner\n",
    "        self.pass_pipeline = pass_pipeline\n",
    "\n",
    "    def estimate_cost(self, module: ModuleOp, ctx: MLContext) -> int | None:\n",
    "        module_copy = module.clone()\n",
    "        ctx_copy = ctx.clone()\n",
    "\n",
    "        for p in self.pass_pipeline:\n",
    "            p.apply(ctx_copy, module_copy)\n",
    "\n",
    "        return self.inner.estimate_cost(module_copy, ctx_copy)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "NCOB",
   "metadata": {},
   "outputs": [],
   "source": [
    "class SnitchCycleCostModel(CostModel):\n",
    "\n",
    "    func_name: str\n",
    "    params: tuple[Attribute, ...]\n",
    "\n",
    "    def __init__(self, func_name: str, params: tuple[Attribute, ...]):\n",
    "        self.func_name = func_name\n",
    "        self.params = params\n",
    "\n",
    "    def estimate_cost(self, module: ModuleOp, ctx: MLContext) -> int | None:\n",
    "        snitch_cycle_estimator = SnitchCycleEstimator()\n",
    "        interpreter = Interpreter(module, listeners=(snitch_cycle_estimator,))\n",
    "\n",
    "        register_implementations(interpreter, ctx, include_wgpu=False, include_onnx=False)\n",
    "\n",
    "        op = interpreter.get_op_for_symbol(self.func_name)\n",
    "        trait = op.get_trait(CallableOpInterface)\n",
    "        assert trait is not None\n",
    "\n",
    "        args = tuple(\n",
    "            interpreter.value_for_attribute(attr, attr_type)\n",
    "            for attr, attr_type in zip(\n",
    "                self.params, trait.get_argument_types(op)\n",
    "            )\n",
    "        )\n",
    "\n",
    "        interpreter.call_op(op, args)\n",
    "\n",
    "        return snitch_cycle_estimator.cycles"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "aqbW",
   "metadata": {},
   "outputs": [],
   "source": [
    "from xdsl.dialects.builtin import DenseIntOrFPElementsAttr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "TRpd",
   "metadata": {},
   "outputs": [],
   "source": [
    "from math import prod\n",
    "\n",
    "a_len = prod(a_shape)\n",
    "b_len = prod(b_shape)\n",
    "c_len = prod(c_shape)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "TXez",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": "[\"text/plain:dense<[[1.000000e+00, 2.000000e+00], [3.000000e+00, 4.000000e+00], [5.000000e+00, 6.000000e+00], [7.000000e+00, 8.000000e+00], [9.000000e+00, 1.000000e+01], [1.100000e+01, 1.200000e+01]]> : tensor<6x2xf64>\", \"text/plain:dense<[[1.000000e-02, 2.000000e-02, 3.000000e-02, 4.000000e-02, 5.000000e-02, 6.000000e-02, 7.000000e-02], [8.000000e-02, 9.000000e-02, 1.000000e-01, 1.100000e-01, 1.200000e-01, 1.300000e-01, 1.400000e-01]]> : tensor<2x7xf64>\", \"text/plain:dense<0.000000e+00> : tensor<6x7xf64>\"]"
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "a_attr = DenseIntOrFPElementsAttr.tensor_from_list([i + 1 for i in range(a_len)], f64, a_shape)\n",
    "b_attr = DenseIntOrFPElementsAttr.tensor_from_list([(i + 1) / 100 for i in range(b_len)], f64, b_shape)\n",
    "c_attr = DenseIntOrFPElementsAttr.tensor_from_list([0.0] * c_len, f64, c_shape)\n",
    "a_attr, b_attr, c_attr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "dNNg",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<pre style='font-size: 12px'>2840</pre>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "cost_model = SnitchCycleCostModel(\"matmul\", (a_attr, b_attr, c_attr))\n",
    "\n",
    "cycles = cost_model.estimate_cost(riscv_asm_module, riscv_asm_ctx)\n",
    "\n",
    "cycles"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "yCnT",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\"><strong>RISC-V Results:</strong></span>\n",
       "<span class=\"paragraph\">A: [[1.0, 2.0], [3.0, 4.0], [5.0, 6.0], [7.0, 8.0], [9.0, 10.0], [11.0, 12.0]]</span>\n",
       "<span class=\"paragraph\">B: [[0.01, 0.02, 0.03, 0.04, 0.05, 0.06, 0.07], [0.08, 0.09, 0.1, 0.11, 0.12, 0.13, 0.14]]</span>\n",
       "<span class=\"paragraph\">C: [[0.17, 0.19999999999999998, 0.23, 0.26, 0.29, 0.32, 0.35000000000000003], [0.35, 0.42, 0.49, 0.56, 0.63, 0.7, 0.77], [0.53, 0.64, 0.7500000000000001, 0.8600000000000001, 0.97, 1.08, 1.1900000000000002], [0.71, 0.86, 1.01, 1.1600000000000001, 1.31, 1.46, 1.61], [0.89, 1.0799999999999998, 1.27, 1.46, 1.65, 1.84, 2.0300000000000002], [1.07, 1.3, 1.5300000000000002, 1.76, 1.99, 2.2199999999999998, 2.45]]</span>\n",
       "<span class=\"paragraph\">Cycles: 2840</span></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "riscv_op_counter = OpCounter()\n",
    "riscv_cycle_estimator = SnitchCycleEstimator()\n",
    "riscv_interpreter = Interpreter(riscv_asm_module, listeners=(riscv_cycle_estimator, riscv_op_counter))\n",
    "\n",
    "register_implementations(riscv_interpreter, riscv_ctx, include_wgpu=False, include_onnx=False)\n",
    "\n",
    "riscv_a = riscv_interpreter.value_for_attribute(a_attr, riscv.Registers.A0)\n",
    "riscv_b = riscv_interpreter.value_for_attribute(b_attr, riscv.Registers.A1)\n",
    "riscv_c = riscv_interpreter.value_for_attribute(c_attr, riscv.Registers.A2)\n",
    "\n",
    "riscv_a_shaped = ShapedArray(TypedPtr(riscv_a, xtype=f64), a_shape)\n",
    "riscv_b_shaped = ShapedArray(TypedPtr(riscv_b, xtype=f64), b_shape)\n",
    "riscv_c_shaped = ShapedArray(TypedPtr(riscv_c, xtype=f64), c_shape)\n",
    "\n",
    "riscv_interpreter.call_op(\"matmul\", (riscv_a, riscv_b, riscv_c))\n",
    "\n",
    "mo.md(f\"\"\"\n",
    "**RISC-V Results:**\n",
    "\n",
    "A: {riscv_a_shaped}\n",
    "\n",
    "B: {riscv_b_shaped}\n",
    "\n",
    "C: {riscv_c_shaped}\n",
    "\n",
    "Cycles: {riscv_cycle_estimator.cycles}\n",
    "\"\"\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "wlCL",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\"><strong>Snitch Results:</strong></span>\n",
       "<span class=\"paragraph\">A: [[1.0, 2.0], [3.0, 4.0], [5.0, 6.0], [7.0, 8.0], [9.0, 10.0], [11.0, 12.0]]</span>\n",
       "<span class=\"paragraph\">B: [[0.01, 0.02, 0.03, 0.04, 0.05, 0.06, 0.07], [0.08, 0.09, 0.1, 0.11, 0.12, 0.13, 0.14]]</span>\n",
       "<span class=\"paragraph\">C: [[0.17, 0.19999999999999998, 0.23, 0.26, 0.29, 0.32, 0.35000000000000003], [0.35, 0.42, 0.49, 0.56, 0.63, 0.7, 0.77], [0.53, 0.64, 0.7500000000000001, 0.8600000000000001, 0.97, 1.08, 1.1900000000000002], [0.71, 0.86, 1.01, 1.1600000000000001, 1.31, 1.46, 1.61], [0.89, 1.0799999999999998, 1.27, 1.46, 1.65, 1.84, 2.0300000000000002], [1.07, 1.3, 1.5300000000000002, 1.76, 1.99, 2.2199999999999998, 2.45]]</span></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "snitch_op_counter = OpCounter()\n",
    "snitch_interpreter = Interpreter(\n",
    "    snitch_stream_module, listeners=(snitch_op_counter,)\n",
    ")\n",
    "\n",
    "snitch_c_shaped = ShapedArray(TypedPtr.new_float64([0.0] * c_len), c_shape)\n",
    "\n",
    "snitch_a = riscv_interpreter.value_for_attribute(a_attr, riscv.Registers.A0)\n",
    "snitch_b = riscv_interpreter.value_for_attribute(b_attr, riscv.Registers.A1)\n",
    "snitch_c = riscv_interpreter.value_for_attribute(c_attr, riscv.Registers.A2)\n",
    "\n",
    "snitch_a_shaped = ShapedArray(TypedPtr(snitch_a, xtype=f64), a_shape)\n",
    "snitch_b_shaped = ShapedArray(TypedPtr(snitch_b, xtype=f64), b_shape)\n",
    "snitch_c_shaped = ShapedArray(TypedPtr(snitch_c, xtype=f64), c_shape)\n",
    "\n",
    "register_implementations(snitch_interpreter, snitch_stream_ctx, include_wgpu=False, include_onnx=False)\n",
    "\n",
    "snitch_interpreter.call_op(\"matmul\", (snitch_a, snitch_b, snitch_c))\n",
    "\n",
    "mo.md(f\"\"\"\n",
    "\n",
    "**Snitch Results:**\n",
    "\n",
    "A: {snitch_a_shaped}\n",
    "\n",
    "B: {snitch_b_shaped}\n",
    "\n",
    "C: {snitch_c_shaped}\n",
    "\"\"\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "kqZH",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<span class=\"markdown prose dark:prose-invert\"><span class=\"paragraph\">The interpreter kept track of the number of times an operation was executed, which we can use as a proxy for performance.</span>\n",
       "<span class=\"paragraph\">For example, we can see that one version has many more instructions executed overall (3071 vs 1313), and that one version uses explicit load and store instructions, while the other uses the streaming equivalents:</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-0' random-id='bdd640fb-0667-1ad1-1c80-317fa3b1799d'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;M&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>6</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-1' random-id='23b8c1e9-3924-56de-3eb1-3b9046685257'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;N&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>7</span>\n",
       "<span class=\"paragraph\"><marimo-ui-element object-id='PKri-2' random-id='bd9c66b3-ad3c-2d6d-1a3d-1fa7bc8960a9'><marimo-slider data-initial-value='2' data-label='&quot;&lt;span class=&#92;&quot;markdown prose dark:prose-invert&#92;&quot;&gt;&lt;span class=&#92;&quot;paragraph&#92;&quot;&gt;K&lt;/span&gt;&lt;/span&gt;&quot;' data-start='1' data-stop='10' data-steps='[]' data-debounce='false' data-orientation='&quot;horizontal&quot;' data-show-value='false' data-full-width='false'></marimo-slider></marimo-ui-element>2</span>\n",
       "<div class=\"codehilite\"><pre><span></span><code>                                rv      sn      diff\n",
       "riscv.add                       672     252     -420\n",
       "riscv.addi                      132       6     -126\n",
       "riscv.fadd.d                     84      84       =\n",
       "riscv.fld                       252      42     -210\n",
       "riscv.fmul.d                     84      84       =\n",
       "riscv.fmv.d                       .      84     +84\n",
       "riscv.fsd                        84      42     -42\n",
       "riscv.get_register                1       .      -1\n",
       "riscv.label                     181       .     -181\n",
       "riscv.li                        675     263     -412\n",
       "riscv.mul                       672     252     -420\n",
       "riscv.mv                         52       3     -49\n",
       "riscv.sub                         .       6      +6\n",
       "riscv_cf.blt                    132       .     -132\n",
       "riscv_cf.branch                  49       .     -49\n",
       "riscv_func.return                 1       1       =\n",
       "riscv_scf.for                     .       1      +1\n",
       "riscv_scf.yield                   .       6      +6\n",
       "riscv_snitch.frep_outer           .       6      +6\n",
       "riscv_snitch.frep_yield           .      12     +12\n",
       "riscv_snitch.read                 .     168     +168\n",
       "snitch_stream.streaming_region    .       1      +1\n",
       "total                           3071    1313    -1758\n",
       "</code></pre></div></span>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "rv_dict = dict(riscv_op_counter.ops)\n",
    "sn_dict = dict(snitch_op_counter.ops)\n",
    "\n",
    "all_keys = sorted(set(rv_dict) | set(sn_dict))\n",
    "max_len_key = max(len(k) for k in all_keys)\n",
    "max_len_value = max(len(str(val)) for val in (*rv_dict.values(), *sn_dict.values()))\n",
    "\n",
    "def format_row(key: str, *values: str):\n",
    "    paddings = tuple(\" \" * (max_len_value - len(val)) for val in values)\n",
    "    vals = \"\".join(f\"\\t{padding}{val}\" for padding, val in zip(paddings, values))\n",
    "    return f\"{key}{' ' * (max_len_key - len(key))}{vals}\\n\"\n",
    "\n",
    "rows = \" \" * max_len_key + \"\\trv\\tsn\\tdiff\\n\"\n",
    "\n",
    "ZERO_VAL = \".\"\n",
    "\n",
    "for key in all_keys:\n",
    "    rv_val = rv_dict.get(key, 0)\n",
    "    sn_val = sn_dict.get(key, 0)\n",
    "    diff_val = sn_val - rv_val\n",
    "\n",
    "    rv_str = str(rv_val) if rv_val else ZERO_VAL\n",
    "    sn_str = str(sn_val) if sn_val else ZERO_VAL\n",
    "    diff_str = (\n",
    "        (f\"+{diff_val}\" if diff_val > 0 else f\"{diff_val}\") if diff_val else \"=\"\n",
    "    )\n",
    "\n",
    "    rows += key\n",
    "    rows += \" \" * (max_len_key - len(key))\n",
    "    rows += \"\\t\"\n",
    "    rows += \" \" * (max_len_value - len(rv_str))\n",
    "    rows += rv_str\n",
    "    rows += \"\\t\"\n",
    "    rows += \" \" * (max_len_value - len(sn_str))\n",
    "    rows += sn_str\n",
    "    rows += \"\\t\"\n",
    "    rows += \" \" * (max_len_value - len(diff_str))\n",
    "    rows += diff_str\n",
    "    rows += \"\\n\"\n",
    "\n",
    "rv_sum = sum(rv_dict.values())\n",
    "sn_sum = sum(sn_dict.values())\n",
    "total_diff = sn_sum - rv_sum\n",
    "\n",
    "rows += format_row(\"total\", str(rv_sum), str(sn_sum), str(total_diff))\n",
    "\n",
    "mo.md(\n",
    "    f\"\"\"\n",
    "The interpreter kept track of the number of times an operation was executed, which we can use as a proxy for performance.\n",
    "\n",
    "For example, we can see that one version has many more instructions executed overall ({rv_sum} vs {sn_sum}), and that one version uses explicit load and store instructions, while the other uses the streaming equivalents:\n",
    "\n",
    "{m}{m.value}\n",
    "\n",
    "{n}{n.value}\n",
    "\n",
    "{k}{k.value}\n",
    "\n",
    "```\n",
    "{rows}\n",
    "```\n",
    "\"\"\"\n",
    ")"
   ]
  }
 ],
 "metadata": {},
 "nbformat": 4,
 "nbformat_minor": 5
}
