{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636505603125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636505603125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 21:53:23 2021 " "Processing started: Tue Nov 09 21:53:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636505603125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505603125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula16 -c aula16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula16 -c aula16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505603125 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1636505603396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula16-arch_name " "Found design unit 1: aula16-arch_name" {  } { { "aula16.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610302 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula16 " "Found entity 1: aula16" {  } { { "aula16.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610304 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610305 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610306 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610307 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610308 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico3x1-comportamento " "Found design unit 1: muxGenerico3x1-comportamento" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610309 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico3x1 " "Found entity 1: muxGenerico3x1" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610310 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610311 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610311 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610311 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenericorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenericorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenericoROM-comportamento " "Found design unit 1: deslocadorGenericoROM-comportamento" {  } { { "deslocadorGenericoROM.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/deslocadorGenericoROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610312 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenericoROM " "Found entity 1: deslocadorGenericoROM" {  } { { "deslocadorGenericoROM.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/deslocadorGenericoROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610313 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "decoder.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610314 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610315 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610315 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610316 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico_ula-comportamento " "Found design unit 1: somadorGenerico_ula-comportamento" {  } { { "somadorGenerico_ula.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/somadorGenerico_ula.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610317 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico_ula " "Found entity 1: somadorGenerico_ula" {  } { { "somadorGenerico_ula.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/somadorGenerico_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA30-arch_name " "Found design unit 1: ULA30-arch_name" {  } { { "ULA30.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA30.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA30 " "Found entity 1: ULA30" {  } { { "ULA30.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA30.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA31-arch_name " "Found design unit 1: ULA31-arch_name" {  } { { "ULA31.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA31.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610319 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA31 " "Found entity 1: ULA31" {  } { { "ULA31.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA31.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_completa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_completa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_completa-componente " "Found design unit 1: ULA_completa-componente" {  } { { "ULA_completa.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA_completa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610320 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_completa " "Found entity 1: ULA_completa" {  } { { "ULA_completa.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ULA_completa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610320 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636505610320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula16 " "Elaborating entity \"aula16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636505610361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET aula16.vhd(44) " "VHDL Signal Declaration warning at aula16.vhd(44): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula16.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636505610367 "|aula16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_shift_left_mux aula16.vhd(53) " "Verilog HDL or VHDL warning at aula16.vhd(53): object \"saida_shift_left_mux\" assigned a value but never read" {  } { { "aula16.vhd" "" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636505610367 "|aula16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "aula16.vhd" "PC" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:SOMACONSTANTE " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:SOMACONSTANTE\"" {  } { { "aula16.vhd" "SOMACONSTANTE" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:ESTENDE_SINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:ESTENDE_SINAL\"" {  } { { "aula16.vhd" "ESTENDE_SINAL" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenerico deslocadorGenerico:DESLOCADOR " "Elaborating entity \"deslocadorGenerico\" for hierarchy \"deslocadorGenerico:DESLOCADOR\"" {  } { { "aula16.vhd" "DESLOCADOR" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenericoROM deslocadorGenericoROM:DESLOCADOR_ROM " "Elaborating entity \"deslocadorGenericoROM\" for hierarchy \"deslocadorGenericoROM:DESLOCADOR_ROM\"" {  } { { "aula16.vhd" "DESLOCADOR_ROM" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMACONSTANTE_BEQ " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMACONSTANTE_BEQ\"" {  } { { "aula16.vhd" "SOMACONSTANTE_BEQ" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_IMEDIATO " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_IMEDIATO\"" {  } { { "aula16.vhd" "MUX_IMEDIATO" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RT_RD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RT_RD\"" {  } { { "aula16.vhd" "MUX_RT_RD" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROMMIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROMMIPS\"" {  } { { "aula16.vhd" "ROMMIPS" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAMMIPS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAMMIPS\"" {  } { { "aula16.vhd" "RAMMIPS" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "aula16.vhd" "BANCO_REG" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "aula16.vhd" "ULA" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/aula16.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636505610507 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636505610892 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAMMIPS\|memRAM " "RAM logic \"RAMMIPS:RAMMIPS\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636505610892 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROMMIPS\|memROM " "RAM logic \"ROMMIPS:ROMMIPS\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/ROMMIPS.vhd" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1636505610892 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636505610892 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/RAMcontent.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/RAMcontent.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1636505610989 ""}
{ "Error" "ESUTIL_MIF_FILE_NOT_FOUND_FOR_ROM" "RAMcontent.mif RAMMIPS:RAMMIPS\|memRAM " "Cannot find Memory Initialization File or Hexadecimal (Intel-Format) File RAMcontent.mif for ROM instance RAMMIPS:RAMMIPS\|memRAM" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/fernando.fincatti/Documents/Insper/design_de_computadores/aula16/RAMMIPS.vhd" 22 -1 0 } }  } 0 286034 "Cannot find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505610989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636505611680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 09 21:53:31 2021 " "Processing ended: Tue Nov 09 21:53:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636505611680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636505611680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636505611680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636505611680 ""}
