// Seed: 1674294580
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri id_4
);
  wire id_6;
  wire id_7;
  assign id_2 = ~id_7;
  assign module_1.id_6 = 0;
  logic id_8;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output tri0 id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    output wor id_14,
    input supply1 id_15,
    input wire id_16,
    input wand id_17,
    output tri id_18,
    input uwire id_19,
    input supply0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    output wor id_23,
    input tri0 id_24,
    inout wand id_25,
    output wire id_26
);
  always @(1'b0) #1;
  assign id_23 = -1;
  module_0 modCall_1 (
      id_20,
      id_0,
      id_25,
      id_14,
      id_26
  );
endmodule
