{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632391808926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632391808926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 15:40:08 2021 " "Processing started: Thu Sep 23 15:40:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632391808926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391808926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX4_1 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX4_1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391808926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632391809156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632391809157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.VHDL" "" { Text "F:/4-1_multiplexer/Testbench.VHDL" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.VHDL" "" { Text "F:/4-1_multiplexer/Testbench.VHDL" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391816847 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX41 MUX41.vhdl " "Entity \"MUX41\" obtained from \"MUX41.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "MUX41.vhdl" "" { Text "F:/4-1_multiplexer/MUX41.vhdl" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1632391816848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX41-Struct " "Found design unit 1: MUX41-Struct" {  } { { "MUX41.vhdl" "" { Text "F:/4-1_multiplexer/MUX41.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816848 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX41 " "Found entity 1: MUX41" {  } { { "MUX41.vhdl" "" { Text "F:/4-1_multiplexer/MUX41.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391816848 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX.vhdl " "Entity \"mux\" obtained from \"MUX.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhdl" "" { Text "F:/4-1_multiplexer/MUX.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1632391816848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Struct " "Found design unit 1: mux-Struct" {  } { { "MUX.vhdl" "" { Text "F:/4-1_multiplexer/MUX.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX.vhdl" "" { Text "F:/4-1_multiplexer/MUX.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391816848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "F:/4-1_multiplexer/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "F:/4-1_multiplexer/Gates.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/4-1_multiplexer/Gates.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR_2-Equations " "Found design unit 4: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "F:/4-1_multiplexer/Gates.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816849 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "F:/4-1_multiplexer/Gates.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816849 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "F:/4-1_multiplexer/Gates.vhdl" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816849 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_2 " "Found entity 3: OR_2" {  } { { "Gates.vhdl" "" { Text "F:/4-1_multiplexer/Gates.vhdl" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391816849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "F:/4-1_multiplexer/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816850 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "F:/4-1_multiplexer/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632391816850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391816850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632391816871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 MUX41:add_instance " "Elaborating entity \"MUX41\" for hierarchy \"MUX41:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "F:/4-1_multiplexer/DUT.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632391816873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux MUX41:add_instance\|mux:m1 " "Elaborating entity \"mux\" for hierarchy \"MUX41:add_instance\|mux:m1\"" {  } { { "MUX41.vhdl" "m1" { Text "F:/4-1_multiplexer/MUX41.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632391816874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER MUX41:add_instance\|mux:m1\|INVERTER:n1 " "Elaborating entity \"INVERTER\" for hierarchy \"MUX41:add_instance\|mux:m1\|INVERTER:n1\"" {  } { { "MUX.vhdl" "n1" { Text "F:/4-1_multiplexer/MUX.vhdl" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632391816875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 MUX41:add_instance\|mux:m1\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"MUX41:add_instance\|mux:m1\|AND_2:a1\"" {  } { { "MUX.vhdl" "a1" { Text "F:/4-1_multiplexer/MUX.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632391816875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 MUX41:add_instance\|mux:m1\|OR_2:q1 " "Elaborating entity \"OR_2\" for hierarchy \"MUX41:add_instance\|mux:m1\|OR_2:q1\"" {  } { { "MUX.vhdl" "q1" { Text "F:/4-1_multiplexer/MUX.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632391816876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632391817030 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632391817030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632391817030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632391817030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632391817060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 15:40:17 2021 " "Processing ended: Thu Sep 23 15:40:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632391817060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632391817060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632391817060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632391817060 ""}
