{'ack_r': {'CDeps': [[[], [], ['rst_i', 'rising_edge', 'stb_o'], ['stb_o']],
                     [[], [], ['rst_i', 'rising_edge', 'stb_o']]],
           'CLines': [[None, None, '386:C', '387:C'], [None, None, '386:C']],
           'Clocked': True,
           'DDeps': [['ack_i'], []],
           'DLines': ['387:D', '386:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf1a290>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef2fd0>]},
 'pwm_ff_1': {'CDeps': [[[], [], ['rst_i']], [[], [], ['rst_i']]],
              'CLines': [[None, None, '324:C'], [None, None, '324:C']],
              'Clocked': True,
              'DDeps': [['pwm_signal_i'], []],
              'DLines': ['325:D', '324:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3cd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3b10>]},
 'pwm_ff_2': {'CDeps': [[[], [], ['rst_i']], [[], [], ['rst_i']]],
              'CLines': [[None, None, '331:C'], [None, None, '331:C']],
              'Clocked': True,
              'DDeps': [['pwm_ff_1'], []],
              'DLines': ['332:D', '331:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefe190>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3fd0>]},
 'rising_edge': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['pwm_ff_1', 'pwm_ff_2']],
                 'DLines': ['334:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f79bdefe350>]},
 's_cnt': {'CDeps': [[[], [], ['rst_i', 'rising_edge']],
                     [[],
                      [],
                      ['rst_i', 'rising_edge'],
                      ['clk_en_i', 'pwm_signal_i']]],
           'CLines': [[None, None, '346:C'], [None, None, '346:C', '347:C']],
           'Clocked': True,
           'DDeps': [[], ['s_cnt']],
           'DLines': ['346:D', '347:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefed90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef2190>]},
 'stb_o': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['divide_done', 'ack_r']],
           'DLines': ['390:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f79bdf1a3d0>]},
 't_cnt': {'CDeps': [[[], [], ['rst_i', 'rising_edge'], ['clk_en_i']],
                     [[], [], ['rst_i', 'rising_edge']]],
           'CLines': [[None, None, '339:C', '340:C'], [None, None, '339:C']],
           'Clocked': True,
           'DDeps': [['t_cnt'], []],
           'DLines': ['340:D', '339:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefea50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefe750>]}}
