var group__atmega328p__gpio =
[
    [ "Gpio", "structxpcc_1_1atmega_1_1_gpio.html", [
      [ "InputType", "structxpcc_1_1atmega_1_1_gpio.html#ae53887e3733d80be60fb543deee97d9a", [
        [ "Floating", "structxpcc_1_1atmega_1_1_gpio.html#ae53887e3733d80be60fb543deee97d9aac8df43648942ec3a9aec140f07f47b7c", null ],
        [ "PullUp", "structxpcc_1_1atmega_1_1_gpio.html#ae53887e3733d80be60fb543deee97d9aadbe269e26d8282186a4163a2424e3361", null ]
      ] ],
      [ "InputTrigger", "structxpcc_1_1atmega_1_1_gpio.html#a6ccb29159ce98ea852e8ca5bec90d343", [
        [ "LowLevel", "structxpcc_1_1atmega_1_1_gpio.html#a6ccb29159ce98ea852e8ca5bec90d343afc95fd21f661b220b8cce14419f2d352", null ],
        [ "BothEdges", "structxpcc_1_1atmega_1_1_gpio.html#a6ccb29159ce98ea852e8ca5bec90d343abc2634359d039750febf9ba58e1643ad", null ],
        [ "FallingEdge", "structxpcc_1_1atmega_1_1_gpio.html#a6ccb29159ce98ea852e8ca5bec90d343aa3919f129620bfcb6ba26d6e5dc1aa64", null ],
        [ "RisingEdge", "structxpcc_1_1atmega_1_1_gpio.html#a6ccb29159ce98ea852e8ca5bec90d343a5b0a1c3bcd3397b6e692a26fe8427564", null ]
      ] ],
      [ "Port", "structxpcc_1_1atmega_1_1_gpio.html#a5af6a800eaf2fd2a3dc193488f237d2e", [
        [ "C", "structxpcc_1_1atmega_1_1_gpio.html#a5af6a800eaf2fd2a3dc193488f237d2ea0d61f8370cad1d412f80b84d143e1257", null ],
        [ "B", "structxpcc_1_1atmega_1_1_gpio.html#a5af6a800eaf2fd2a3dc193488f237d2ea9d5ed678fe57bcca610140957afab571", null ],
        [ "D", "structxpcc_1_1atmega_1_1_gpio.html#a5af6a800eaf2fd2a3dc193488f237d2eaf623e75af30e62bbd73d6df5b50bb7b5", null ]
      ] ]
    ] ],
    [ "GpioOpenDrain", "classxpcc_1_1atmega_1_1_gpio_open_drain.html", null ],
    [ "GpioOutputB0", "structxpcc_1_1atmega_1_1_gpio_output_b0.html", null ],
    [ "GpioInputB0", "structxpcc_1_1atmega_1_1_gpio_input_b0.html", null ],
    [ "GpioB0", "structxpcc_1_1atmega_1_1_gpio_b0.html", null ],
    [ "GpioOutputB1", "structxpcc_1_1atmega_1_1_gpio_output_b1.html", null ],
    [ "GpioInputB1", "structxpcc_1_1atmega_1_1_gpio_input_b1.html", null ],
    [ "GpioB1", "structxpcc_1_1atmega_1_1_gpio_b1.html", null ],
    [ "GpioOutputB2", "structxpcc_1_1atmega_1_1_gpio_output_b2.html", null ],
    [ "GpioInputB2", "structxpcc_1_1atmega_1_1_gpio_input_b2.html", null ],
    [ "GpioB2", "structxpcc_1_1atmega_1_1_gpio_b2.html", null ],
    [ "GpioOutputB3", "structxpcc_1_1atmega_1_1_gpio_output_b3.html", null ],
    [ "GpioInputB3", "structxpcc_1_1atmega_1_1_gpio_input_b3.html", null ],
    [ "GpioB3", "structxpcc_1_1atmega_1_1_gpio_b3.html", null ],
    [ "GpioOutputB4", "structxpcc_1_1atmega_1_1_gpio_output_b4.html", null ],
    [ "GpioInputB4", "structxpcc_1_1atmega_1_1_gpio_input_b4.html", null ],
    [ "GpioB4", "structxpcc_1_1atmega_1_1_gpio_b4.html", null ],
    [ "GpioOutputB5", "structxpcc_1_1atmega_1_1_gpio_output_b5.html", null ],
    [ "GpioInputB5", "structxpcc_1_1atmega_1_1_gpio_input_b5.html", null ],
    [ "GpioB5", "structxpcc_1_1atmega_1_1_gpio_b5.html", null ],
    [ "GpioOutputB6", "structxpcc_1_1atmega_1_1_gpio_output_b6.html", null ],
    [ "GpioInputB6", "structxpcc_1_1atmega_1_1_gpio_input_b6.html", null ],
    [ "GpioB6", "structxpcc_1_1atmega_1_1_gpio_b6.html", null ],
    [ "GpioOutputB7", "structxpcc_1_1atmega_1_1_gpio_output_b7.html", null ],
    [ "GpioInputB7", "structxpcc_1_1atmega_1_1_gpio_input_b7.html", null ],
    [ "GpioB7", "structxpcc_1_1atmega_1_1_gpio_b7.html", null ],
    [ "GpioOutputC0", "structxpcc_1_1atmega_1_1_gpio_output_c0.html", null ],
    [ "GpioInputC0", "structxpcc_1_1atmega_1_1_gpio_input_c0.html", null ],
    [ "GpioC0", "structxpcc_1_1atmega_1_1_gpio_c0.html", null ],
    [ "GpioOutputC1", "structxpcc_1_1atmega_1_1_gpio_output_c1.html", null ],
    [ "GpioInputC1", "structxpcc_1_1atmega_1_1_gpio_input_c1.html", null ],
    [ "GpioC1", "structxpcc_1_1atmega_1_1_gpio_c1.html", null ],
    [ "GpioOutputC2", "structxpcc_1_1atmega_1_1_gpio_output_c2.html", null ],
    [ "GpioInputC2", "structxpcc_1_1atmega_1_1_gpio_input_c2.html", null ],
    [ "GpioC2", "structxpcc_1_1atmega_1_1_gpio_c2.html", null ],
    [ "GpioOutputC3", "structxpcc_1_1atmega_1_1_gpio_output_c3.html", null ],
    [ "GpioInputC3", "structxpcc_1_1atmega_1_1_gpio_input_c3.html", null ],
    [ "GpioC3", "structxpcc_1_1atmega_1_1_gpio_c3.html", null ],
    [ "GpioOutputC4", "structxpcc_1_1atmega_1_1_gpio_output_c4.html", null ],
    [ "GpioInputC4", "structxpcc_1_1atmega_1_1_gpio_input_c4.html", null ],
    [ "GpioC4", "structxpcc_1_1atmega_1_1_gpio_c4.html", null ],
    [ "GpioOutputC5", "structxpcc_1_1atmega_1_1_gpio_output_c5.html", null ],
    [ "GpioInputC5", "structxpcc_1_1atmega_1_1_gpio_input_c5.html", null ],
    [ "GpioC5", "structxpcc_1_1atmega_1_1_gpio_c5.html", null ],
    [ "GpioOutputC6", "structxpcc_1_1atmega_1_1_gpio_output_c6.html", null ],
    [ "GpioInputC6", "structxpcc_1_1atmega_1_1_gpio_input_c6.html", null ],
    [ "GpioC6", "structxpcc_1_1atmega_1_1_gpio_c6.html", null ],
    [ "GpioOutputD0", "structxpcc_1_1atmega_1_1_gpio_output_d0.html", null ],
    [ "GpioInputD0", "structxpcc_1_1atmega_1_1_gpio_input_d0.html", null ],
    [ "GpioD0", "structxpcc_1_1atmega_1_1_gpio_d0.html", null ],
    [ "GpioOutputD1", "structxpcc_1_1atmega_1_1_gpio_output_d1.html", null ],
    [ "GpioInputD1", "structxpcc_1_1atmega_1_1_gpio_input_d1.html", null ],
    [ "GpioD1", "structxpcc_1_1atmega_1_1_gpio_d1.html", null ],
    [ "GpioOutputD2", "structxpcc_1_1atmega_1_1_gpio_output_d2.html", null ],
    [ "GpioInputD2", "structxpcc_1_1atmega_1_1_gpio_input_d2.html", null ],
    [ "GpioD2", "structxpcc_1_1atmega_1_1_gpio_d2.html", null ],
    [ "GpioOutputD3", "structxpcc_1_1atmega_1_1_gpio_output_d3.html", null ],
    [ "GpioInputD3", "structxpcc_1_1atmega_1_1_gpio_input_d3.html", null ],
    [ "GpioD3", "structxpcc_1_1atmega_1_1_gpio_d3.html", null ],
    [ "GpioOutputD4", "structxpcc_1_1atmega_1_1_gpio_output_d4.html", null ],
    [ "GpioInputD4", "structxpcc_1_1atmega_1_1_gpio_input_d4.html", null ],
    [ "GpioD4", "structxpcc_1_1atmega_1_1_gpio_d4.html", null ],
    [ "GpioOutputD5", "structxpcc_1_1atmega_1_1_gpio_output_d5.html", null ],
    [ "GpioInputD5", "structxpcc_1_1atmega_1_1_gpio_input_d5.html", null ],
    [ "GpioD5", "structxpcc_1_1atmega_1_1_gpio_d5.html", null ],
    [ "GpioOutputD6", "structxpcc_1_1atmega_1_1_gpio_output_d6.html", null ],
    [ "GpioInputD6", "structxpcc_1_1atmega_1_1_gpio_input_d6.html", null ],
    [ "GpioD6", "structxpcc_1_1atmega_1_1_gpio_d6.html", null ],
    [ "GpioOutputD7", "structxpcc_1_1atmega_1_1_gpio_output_d7.html", null ],
    [ "GpioInputD7", "structxpcc_1_1atmega_1_1_gpio_input_d7.html", null ],
    [ "GpioD7", "structxpcc_1_1atmega_1_1_gpio_d7.html", null ],
    [ "GpioPort", "classxpcc_1_1atmega_1_1_gpio_port.html", [
      [ "PortType", "classxpcc_1_1atmega_1_1_gpio_port.html#a56b37efca7468d2d8fcd1d938a8e6ab4", null ]
    ] ]
];