Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 25 10:28:26 2025
| Host         : IIEzc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file kyber_ntt_wrapper_timing_summary_routed.rpt -pb kyber_ntt_wrapper_timing_summary_routed.pb -rpx kyber_ntt_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kyber_ntt_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                Violations  
------  --------  -------------------------  ----------  
DPIR-1  Warning   Asynchronous driver check  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                  370        0.067        0.000                      0                  370        6.165        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 6.665}      13.330          75.019          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.168        0.000                      0                  370        0.067        0.000                      0                  370        6.165        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[14]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 4.180ns (61.837%)  route 2.580ns (38.163%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.278     4.668    ntt_core/ram_storage/ram_a/clk_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     6.514 r  ntt_core/ram_storage/ram_a/ram_reg/DOADO[14]
                         net (fo=2, routed)           1.009     7.523    ntt_core/ram_storage/ram_b/DOADO[14]
    SLICE_X8Y107         LUT3 (Prop_lut3_I2_O)        0.097     7.620 r  ntt_core/ram_storage/ram_b/data_output_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.570     9.190    data_output_OBUF[14]
    H17                  OBUF (Prop_obuf_I_O)         2.237    11.427 r  data_output_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.427    data_output[14]
    H17                                                               r  data_output[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[11]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 4.198ns (63.728%)  route 2.389ns (36.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.276     4.666    ntt_core/ram_storage/ram_b/clk_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.846     6.512 r  ntt_core/ram_storage/ram_b/ram_reg/DOADO[11]
                         net (fo=2, routed)           0.855     7.366    ntt_core/ram_storage/ram_b/ram_data_b_single[11]
    SLICE_X8Y105         LUT3 (Prop_lut3_I0_O)        0.097     7.463 r  ntt_core/ram_storage/ram_b/data_output_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.535     8.998    data_output_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         2.255    11.253 r  data_output_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.253    data_output[11]
    H15                                                               r  data_output[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[13]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 4.180ns (63.812%)  route 2.371ns (36.188%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.276     4.666    ntt_core/ram_storage/ram_b/clk_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.846     6.512 r  ntt_core/ram_storage/ram_b/ram_reg/DOADO[13]
                         net (fo=2, routed)           1.072     7.584    ntt_core/ram_storage/ram_b/ram_data_b_single[13]
    SLICE_X7Y111         LUT3 (Prop_lut3_I0_O)        0.097     7.681 r  ntt_core/ram_storage/ram_b/data_output_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.299     8.979    data_output_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         2.237    11.217 r  data_output_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.217    data_output[13]
    G17                                                               r  data_output[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[12]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 4.211ns (64.543%)  route 2.314ns (35.457%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.278     4.668    ntt_core/ram_storage/ram_a/clk_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      1.846     6.514 r  ntt_core/ram_storage/ram_a/ram_reg/DOADO[12]
                         net (fo=2, routed)           0.779     7.292    ntt_core/ram_storage/ram_b/DOADO[12]
    SLICE_X8Y106         LUT3 (Prop_lut3_I2_O)        0.097     7.389 r  ntt_core/ram_storage/ram_b/data_output_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.535     8.924    data_output_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         2.268    11.193 r  data_output_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.193    data_output[12]
    J14                                                               r  data_output[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 4.152ns (63.951%)  route 2.341ns (36.049%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.276     4.666    ntt_core/ram_storage/ram_b/clk_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.846     6.512 r  ntt_core/ram_storage/ram_b/ram_reg/DOADO[0]
                         net (fo=2, routed)           0.952     7.463    ntt_core/ram_storage/ram_b/ram_data_b_single[0]
    SLICE_X8Y101         LUT3 (Prop_lut3_I0_O)        0.097     7.560 r  ntt_core/ram_storage/ram_b/data_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.389     8.949    data_output_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         2.209    11.159 r  data_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.159    data_output[0]
    K16                                                               r  data_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[15]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 4.212ns (65.396%)  route 2.229ns (34.604%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.278     4.668    ntt_core/ram_storage/ram_a/clk_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     6.514 r  ntt_core/ram_storage/ram_a/ram_reg/DOADO[15]
                         net (fo=2, routed)           0.867     7.381    ntt_core/ram_storage/ram_b/DOADO[15]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.097     7.478 r  ntt_core/ram_storage/ram_b/data_output_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.362     8.839    data_output_OBUF[15]
    J13                  OBUF (Prop_obuf_I_O)         2.269    11.108 r  data_output_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.108    data_output[15]
    J13                                                               r  data_output[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[4]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 4.195ns (65.518%)  route 2.208ns (34.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.278     4.668    ntt_core/ram_storage/ram_a/clk_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     6.514 r  ntt_core/ram_storage/ram_a/ram_reg/DOADO[4]
                         net (fo=2, routed)           0.819     7.333    ntt_core/ram_storage/ram_b/DOADO[4]
    SLICE_X8Y105         LUT3 (Prop_lut3_I2_O)        0.097     7.430 r  ntt_core/ram_storage/ram_b/data_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.389     8.818    data_output_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         2.252    11.070 r  data_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.070    data_output[4]
    J17                                                               r  data_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 4.195ns (65.643%)  route 2.196ns (34.357%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.276     4.666    ntt_core/ram_storage/ram_b/clk_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     6.512 r  ntt_core/ram_storage/ram_b/ram_reg/DOADO[3]
                         net (fo=2, routed)           0.813     7.325    ntt_core/ram_storage/ram_b/ram_data_b_single[3]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.097     7.422 r  ntt_core/ram_storage/ram_b/data_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.383     8.804    data_output_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         2.252    11.056 r  data_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.056    data_output[3]
    J18                                                               r  data_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[10]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 4.227ns (66.310%)  route 2.147ns (33.690%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.278     4.668    ntt_core/ram_storage/ram_a/clk_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.846     6.514 r  ntt_core/ram_storage/ram_a/ram_reg/DOADO[10]
                         net (fo=2, routed)           0.954     7.468    ntt_core/ram_storage/ram_b/DOADO[10]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     7.565 r  ntt_core/ram_storage/ram_b/data_output_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.193     8.758    data_output_OBUF[10]
    C16                  OBUF (Prop_obuf_I_O)         2.284    11.042 r  data_output_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.042    data_output[10]
    C16                                                               r  data_output[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            data_output[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.330ns  (sys_clk rise@13.330ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 4.192ns (65.765%)  route 2.182ns (34.235%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 13.830 - 13.330 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     1.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.276     4.666    ntt_core/ram_storage/ram_b/clk_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     6.512 r  ntt_core/ram_storage/ram_b/ram_reg/DOADO[1]
                         net (fo=2, routed)           0.745     7.256    ntt_core/ram_storage/ram_b/ram_data_b_single[1]
    SLICE_X8Y104         LUT3 (Prop_lut3_I0_O)        0.097     7.353 r  ntt_core/ram_storage/ram_b/data_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.437     8.791    data_output_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         2.249    11.040 r  data_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.040    data_output[1]
    J15                                                               r  data_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   13.330    13.330 r  
                         clock source latency         0.500    13.830    
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.235    13.595    
                         output delay                -2.000    11.595    
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  0.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ntt_core/addr_gen/base_gen/base_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/addr_gen/base_gen/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.724%)  route 0.147ns (39.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    1.017ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.600     1.942    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  ntt_core/addr_gen/base_gen/base_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.128     2.070 r  ntt_core/addr_gen/base_gen/base_counter_reg[7]/Q
                         net (fo=2, routed)           0.147     2.217    ntt_core/controller/ram_addr_reg[7][7]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.099     2.316 r  ntt_core/controller/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.316    ntt_core/addr_gen/base_gen/ram_addr_reg[7]_1[7]
    SLICE_X5Y100         FDCE                                         r  ntt_core/addr_gen/base_gen/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.870     2.960    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  ntt_core/addr_gen/base_gen/ram_addr_reg[7]/C
                         clock pessimism             -1.017     1.942    
                         clock uncertainty            0.200     2.142    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.107     2.249    ntt_core/addr_gen/base_gen/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ntt_core/addr_gen/base_gen/stage_complete_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/controller/compute_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.437%)  route 0.183ns (49.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    1.017ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.944    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  ntt_core/addr_gen/base_gen/stage_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.141     2.085 f  ntt_core/addr_gen/base_gen/stage_complete_reg/Q
                         net (fo=10, routed)          0.183     2.268    ntt_core/controller/addr_gen_complete
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.045     2.313 r  ntt_core/controller/compute_enable_i_1/O
                         net (fo=1, routed)           0.000     2.313    ntt_core/controller/compute_enable_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  ntt_core/controller/compute_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.873     2.962    ntt_core/controller/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  ntt_core/controller/compute_enable_reg/C
                         clock pessimism             -1.017     1.944    
                         clock uncertainty            0.200     2.144    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.092     2.236    ntt_core/controller/compute_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ntt_core/addr_gen/base_gen/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/addr_gen/base_gen/cycle_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.140%)  route 0.177ns (45.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.944    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  ntt_core/addr_gen/base_gen/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164     2.108 r  ntt_core/addr_gen/base_gen/cycle_counter_reg[0]/Q
                         net (fo=8, routed)           0.177     2.285    ntt_core/addr_gen/base_gen/Q[0]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.045     2.330 r  ntt_core/addr_gen/base_gen/cycle_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.330    ntt_core/addr_gen/base_gen/cycle_counter[2]_i_1__0_n_0
    SLICE_X4Y99          FDCE                                         r  ntt_core/addr_gen/base_gen/cycle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.873     2.962    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  ntt_core/addr_gen/base_gen/cycle_counter_reg[2]/C
                         clock pessimism             -1.001     1.960    
                         clock uncertainty            0.200     2.160    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.091     2.251    ntt_core/addr_gen/base_gen/cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ntt_core/controller/addr_gen_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/addr_gen/base_gen/addr_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.249%)  route 0.225ns (54.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.944    ntt_core/controller/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  ntt_core/controller/addr_gen_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     2.085 r  ntt_core/controller/addr_gen_start_reg/Q
                         net (fo=4, routed)           0.225     2.310    ntt_core/controller/addr_gen_start
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.045     2.355 r  ntt_core/controller/addr_valid_i_1/O
                         net (fo=1, routed)           0.000     2.355    ntt_core/addr_gen/base_gen/addr_valid_reg_0
    SLICE_X3Y99          FDCE                                         r  ntt_core/addr_gen/base_gen/addr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.876     2.965    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  ntt_core/addr_gen/base_gen/addr_valid_reg/C
                         clock pessimism             -0.980     1.984    
                         clock uncertainty            0.200     2.184    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.091     2.275    ntt_core/addr_gen/base_gen/addr_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 start_operation_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/controller/FSM_sequential_state_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.624%)  route 0.147ns (39.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    1.019ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.603     1.945    clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  start_operation_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.128     2.073 f  start_operation_reg/Q
                         net (fo=2, routed)           0.147     2.220    ntt_core/controller/FSM_sequential_state_reg[0]_inv_4
    SLICE_X3Y98          LUT5 (Prop_lut5_I2_O)        0.098     2.318 r  ntt_core/controller/FSM_sequential_state[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.318    ntt_core/controller/FSM_sequential_state[0]_inv_i_1_n_0
    SLICE_X3Y98          FDPE                                         r  ntt_core/controller/FSM_sequential_state_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.876     2.965    ntt_core/controller/clk_IBUF_BUFG
    SLICE_X3Y98          FDPE                                         r  ntt_core/controller/FSM_sequential_state_reg[0]_inv/C
                         clock pessimism             -1.019     1.945    
                         clock uncertainty            0.200     2.145    
    SLICE_X3Y98          FDPE (Hold_fdpe_C_D)         0.092     2.237    ntt_core/controller/FSM_sequential_state_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ntt_core/tw_rom/tw_rom_inst/twiddle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.964%)  route 0.193ns (54.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.571     1.913    ntt_core/tw_rom/tw_rom_inst/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  ntt_core/tw_rom/tw_rom_inst/twiddle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  ntt_core/tw_rom/tw_rom_inst/twiddle_reg[9]/Q
                         net (fo=1, routed)           0.193     2.270    ntt_core/bf_array/BF_GEN[0].bf_inst/Q[9]
    SLICE_X11Y107        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.840     2.930    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X11Y107        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[9]/C
                         clock pessimism             -1.001     1.928    
                         clock uncertainty            0.200     2.128    
    SLICE_X11Y107        FDCE (Hold_fdce_C_D)         0.059     2.187    ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ntt_core/addr_gen/base_gen/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/addr_gen/base_gen/cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.299%)  route 0.183ns (46.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.944    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  ntt_core/addr_gen/base_gen/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164     2.108 r  ntt_core/addr_gen/base_gen/cycle_counter_reg[0]/Q
                         net (fo=8, routed)           0.183     2.291    ntt_core/addr_gen/base_gen/Q[0]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.045     2.336 r  ntt_core/addr_gen/base_gen/cycle_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.336    ntt_core/addr_gen/base_gen/cycle_counter[3]_i_1__0_n_0
    SLICE_X4Y99          FDCE                                         r  ntt_core/addr_gen/base_gen/cycle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.873     2.962    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  ntt_core/addr_gen/base_gen/cycle_counter_reg[3]/C
                         clock pessimism             -1.001     1.960    
                         clock uncertainty            0.200     2.160    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.092     2.252    ntt_core/addr_gen/base_gen/cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ntt_core/controller/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/controller/cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.300%)  route 0.234ns (55.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.603     1.945    ntt_core/controller/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  ntt_core/controller/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     2.086 r  ntt_core/controller/cycle_counter_reg[0]/Q
                         net (fo=7, routed)           0.234     2.320    ntt_core/controller/cycle_counter_reg_n_0_[0]
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     2.365 r  ntt_core/controller/cycle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.365    ntt_core/controller/cycle_counter[4]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  ntt_core/controller/cycle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.876     2.965    ntt_core/controller/clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ntt_core/controller/cycle_counter_reg[4]/C
                         clock pessimism             -1.006     1.958    
                         clock uncertainty            0.200     2.158    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.121     2.279    ntt_core/controller/cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ntt_core/addr_gen/base_gen/tw_addr_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/tw_rom/tw_rom_inst/twiddle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.292ns (65.598%)  route 0.153ns (34.402%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.572     1.914    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X10Y101        FDCE                                         r  ntt_core/addr_gen/base_gen/tw_addr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.164     2.078 r  ntt_core/addr_gen/base_gen/tw_addr_reg_rep[3]/Q
                         net (fo=24, routed)          0.153     2.232    ntt_core/addr_gen/base_gen/tw_addr_reg_rep_n_0_[3]
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.045     2.277 r  ntt_core/addr_gen/base_gen/g1_b4/O
                         net (fo=1, routed)           0.000     2.277    ntt_core/addr_gen/base_gen/g1_b4_n_0
    SLICE_X10Y103        MUXF7 (Prop_muxf7_I1_O)      0.064     2.341 r  ntt_core/addr_gen/base_gen/twiddle_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.341    ntt_core/addr_gen/base_gen/p_0_out[4]
    SLICE_X10Y103        MUXF8 (Prop_muxf8_I1_O)      0.019     2.360 r  ntt_core/addr_gen/base_gen/twiddle_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.360    ntt_core/tw_rom/tw_rom_inst/D[4]
    SLICE_X10Y103        FDRE                                         r  ntt_core/tw_rom/tw_rom_inst/twiddle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.841     2.931    ntt_core/tw_rom/tw_rom_inst/clk_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  ntt_core/tw_rom/tw_rom_inst/twiddle_reg[4]/C
                         clock pessimism             -1.001     1.929    
                         clock uncertainty            0.200     2.129    
    SLICE_X10Y103        FDRE (Hold_fdre_C_D)         0.134     2.263    ntt_core/tw_rom/tw_rom_inst/twiddle_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ntt_core/addr_gen/base_gen/tw_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            ntt_core/tw_rom/tw_rom_inst/twiddle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.245ns (55.840%)  route 0.194ns (44.160%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         0.500     0.500    
    N15                                               0.000     0.500 r  clk (IN)
                         net (fo=0)                   0.000     0.500    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.677 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     1.317    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.343 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.572     1.914    ntt_core/addr_gen/base_gen/clk_IBUF_BUFG
    SLICE_X9Y100         FDCE                                         r  ntt_core/addr_gen/base_gen/tw_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141     2.055 r  ntt_core/addr_gen/base_gen/tw_addr_reg_rep[6]/Q
                         net (fo=12, routed)          0.194     2.249    ntt_core/addr_gen/base_gen/tw_addr_reg_rep_n_0_[6]
    SLICE_X11Y103        MUXF7 (Prop_muxf7_S_O)       0.085     2.334 r  ntt_core/addr_gen/base_gen/twiddle_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     2.334    ntt_core/addr_gen/base_gen/p_0_out[8]
    SLICE_X11Y103        MUXF8 (Prop_muxf8_I1_O)      0.019     2.353 r  ntt_core/addr_gen/base_gen/twiddle_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.353    ntt_core/tw_rom/tw_rom_inst/D[8]
    SLICE_X11Y103        FDRE                                         r  ntt_core/tw_rom/tw_rom_inst/twiddle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock source latency         1.000     1.000    
    N15                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     1.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     2.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.841     2.931    ntt_core/tw_rom/tw_rom_inst/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  ntt_core/tw_rom/tw_rom_inst/twiddle_reg[8]/C
                         clock pessimism             -0.980     1.950    
                         clock uncertainty            0.200     2.150    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.105     2.255    ntt_core/tw_rom/tw_rom_inst/twiddle_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 6.665 }
Period(ns):         13.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         13.330      11.368     RAMB18_X0Y40   ntt_core/ram_storage/ram_a/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         13.330      11.368     RAMB18_X0Y42   ntt_core/ram_storage/ram_b/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.330      11.738     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         13.330      12.330     SLICE_X3Y98    FSM_sequential_wrapper_state_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.330      12.330     SLICE_X3Y98    operation_mode_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.330      12.330     SLICE_X3Y98    start_operation_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.330      12.330     SLICE_X0Y90    ntt_core/cycle_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.330      12.330     SLICE_X0Y92    ntt_core/cycle_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.330      12.330     SLICE_X0Y92    ntt_core/cycle_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.330      12.330     SLICE_X0Y93    ntt_core/cycle_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    FSM_sequential_wrapper_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    FSM_sequential_wrapper_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    operation_mode_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    operation_mode_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    start_operation_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    start_operation_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y90    ntt_core/cycle_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y90    ntt_core/cycle_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y92    ntt_core/cycle_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y92    ntt_core/cycle_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    FSM_sequential_wrapper_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    FSM_sequential_wrapper_state_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    operation_mode_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    operation_mode_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    start_operation_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X3Y98    start_operation_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y90    ntt_core/cycle_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y90    ntt_core/cycle_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y92    ntt_core/cycle_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.665       6.165      SLICE_X0Y92    ntt_core/cycle_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 0.913ns (18.771%)  route 3.949ns (81.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         3.187     4.862    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X13Y106        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.138     3.311    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X13Y106        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 0.913ns (18.771%)  route 3.949ns (81.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         3.187     4.862    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X12Y106        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.138     3.311    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X12Y106        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 0.913ns (18.771%)  route 3.949ns (81.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         3.187     4.862    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X12Y106        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.138     3.311    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X12Y106        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 0.913ns (18.771%)  route 3.949ns (81.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         3.187     4.862    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X13Y106        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.138     3.311    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X13Y106        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 0.913ns (18.771%)  route 3.949ns (81.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         3.187     4.862    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X13Y106        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.138     3.311    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X13Y106        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 0.913ns (18.784%)  route 3.946ns (81.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         3.184     4.858    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X12Y107        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.138     3.311    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X12Y107        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 0.913ns (18.784%)  route 3.946ns (81.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         3.184     4.858    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X12Y107        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.138     3.311    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X12Y107        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 0.913ns (19.999%)  route 3.651ns (80.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         2.888     4.563    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X11Y105        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.139     3.312    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X11Y105        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 0.913ns (19.999%)  route 3.651ns (80.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         2.888     4.563    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X11Y105        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.139     3.312    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X11Y105        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.913ns (20.112%)  route 3.625ns (79.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.816     0.816 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.578    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.097     1.675 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         2.863     4.538    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n
    SLICE_X11Y107        FDCE                                         f  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.139     3.312    ntt_core/bf_array/BF_GEN[0].bf_inst/clk_IBUF_BUFG
    SLICE_X11Y107        FDCE                                         r  ntt_core/bf_array/BF_GEN[0].bf_inst/temp_tw_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.240ns (23.828%)  route 0.768ns (76.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.385     1.009    ntt_core/rst_n
    SLICE_X0Y93          FDCE                                         f  ntt_core/cycle_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     1.964    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  ntt_core/cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.240ns (23.828%)  route 0.768ns (76.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.385     1.009    ntt_core/rst_n
    SLICE_X0Y93          FDCE                                         f  ntt_core/cycle_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     1.964    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  ntt_core/cycle_counter_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.240ns (23.828%)  route 0.768ns (76.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.385     1.009    ntt_core/rst_n
    SLICE_X0Y93          FDCE                                         f  ntt_core/cycle_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     1.964    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  ntt_core/cycle_counter_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.240ns (23.828%)  route 0.768ns (76.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.385     1.009    ntt_core/rst_n
    SLICE_X0Y93          FDCE                                         f  ntt_core/cycle_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     1.964    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  ntt_core/cycle_counter_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.240ns (21.201%)  route 0.893ns (78.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.510     1.133    ntt_core/rst_n
    SLICE_X0Y92          FDCE                                         f  ntt_core/cycle_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     1.963    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  ntt_core/cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.240ns (21.201%)  route 0.893ns (78.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.510     1.133    ntt_core/rst_n
    SLICE_X0Y92          FDCE                                         f  ntt_core/cycle_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     1.963    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  ntt_core/cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.240ns (21.201%)  route 0.893ns (78.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.510     1.133    ntt_core/rst_n
    SLICE_X0Y92          FDCE                                         f  ntt_core/cycle_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     1.963    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  ntt_core/cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.240ns (21.201%)  route 0.893ns (78.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.510     1.133    ntt_core/rst_n
    SLICE_X0Y92          FDCE                                         f  ntt_core/cycle_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     1.963    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  ntt_core/cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.240ns (21.125%)  route 0.897ns (78.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.514     1.138    ntt_core/rst_n
    SLICE_X0Y91          FDCE                                         f  ntt_core/cycle_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     1.963    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  ntt_core/cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ntt_core/cycle_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.240ns (21.125%)  route 0.897ns (78.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.579    ntt_core/bf_array/BF_GEN[0].bf_inst/rst_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.624 f  ntt_core/bf_array/BF_GEN[0].bf_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=152, routed)         0.514     1.138    ntt_core/rst_n
    SLICE_X0Y91          FDCE                                         f  ntt_core/cycle_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.874     1.963    ntt_core/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  ntt_core/cycle_counter_reg[5]/C





