[05/06 21:47:21      0s] 
[05/06 21:47:21      0s] Cadence Innovus(TM) Implementation System.
[05/06 21:47:21      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/06 21:47:21      0s] 
[05/06 21:47:21      0s] Version:	v21.16-s078_1, built Wed Dec 7 12:07:06 PST 2022
[05/06 21:47:21      0s] Options:	
[05/06 21:47:21      0s] Date:		Mon May  6 21:47:21 2024
[05/06 21:47:21      0s] Host:		cadpc24 (x86_64 w/Linux 3.10.0-1160.118.1.el7.x86_64) (8cores*16cpus*11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz 16384KB)
[05/06 21:47:21      0s] OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
[05/06 21:47:21      0s] 
[05/06 21:47:21      0s] License:
[05/06 21:47:22      0s] 		[21:47:22.022417] Configured Lic search path (21.01-s002): 5280@bioeelincad.ee.columbia.edu

[05/06 21:47:22      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/06 21:47:22      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/06 21:48:39     26s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.16-s078_1 (64bit) 12/07/2022 12:07 (Linux 3.10.0-693.el7.x86_64)
[05/06 21:49:06     31s] @(#)CDS: NanoRoute 21.16-s078_1 NR221206-1807/21_16-UB (database version 18.20.600) {superthreading v2.17}
[05/06 21:49:06     31s] @(#)CDS: AAE 21.16-s035 (64bit) 12/07/2022 (Linux 3.10.0-693.el7.x86_64)
[05/06 21:49:06     31s] @(#)CDS: CTE 21.16-s024_1 () Dec  5 2022 05:41:45 ( )
[05/06 21:49:06     31s] @(#)CDS: SYNTECH 21.16-s009_1 () Nov  9 2022 03:47:50 ( )
[05/06 21:49:06     31s] @(#)CDS: CPE v21.16-s066
[05/06 21:49:06     31s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[05/06 21:49:06     31s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[05/06 21:49:06     31s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/06 21:49:06     31s] @(#)CDS: RCDB 11.15.0
[05/06 21:49:06     31s] @(#)CDS: STYLUS 21.12-s016_1 (10/12/2022 04:51 PDT)
[05/06 21:49:06     31s] @(#)CDS: SystemPlanner-21.16Rel-9566 (21.16) (2022-11-01 15:06:10+0800)
[05/06 21:49:06     31s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN.

[05/06 21:49:06     31s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[05/06 21:49:13     34s] 
[05/06 21:49:13     34s] **INFO:  MMMC transition support version v31-84 
[05/06 21:49:13     34s] 
[05/06 21:49:13     34s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/06 21:49:13     34s] <CMD> suppressMessage ENCEXT-2799
[05/06 21:49:14     34s] <CMD> win
[05/06 21:50:23     39s] <CMD> set init_verilog ../../../dc_syn/dc/ibex/ibex_top.nl.v
[05/06 21:50:23     39s] <CMD> set init_io_file ../../innovus/ibex/ibex_top.io
[05/06 21:50:23     39s] <CMD> set init_lef_file {/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef  /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef}
[05/06 21:50:23     39s] <CMD> set init_mmmc_file ./mmmc.view
[05/06 21:50:23     39s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[05/06 21:50:23     39s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[05/06 21:50:23     39s] <CMD> set init_pwr_net VDD
[05/06 21:50:23     39s] <CMD> set init_gnd_net VSS
[05/06 21:50:23     39s] <CMD> set_message -no_limit
[05/06 21:50:23     39s] <CMD> init_design
[05/06 21:50:24     39s] #% Begin Load MMMC data ... (date=05/06 21:50:24, mem=802.5M)
[05/06 21:50:24     40s] #% End Load MMMC data ... (date=05/06 21:50:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.2M, current mem=803.2M)
[05/06 21:50:24     40s] 
[05/06 21:50:24     40s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef ...
[05/06 21:50:24     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/06 21:50:24     40s] The LEF parser will ignore this statement.
[05/06 21:50:24     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 48.
[05/06 21:50:24     40s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/06 21:50:24     40s] The LEF parser will ignore this statement.
[05/06 21:50:24     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 369.
[05/06 21:50:24     40s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/06 21:50:24     40s] The LEF parser will ignore this statement.
[05/06 21:50:24     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 379.
[05/06 21:50:24     40s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/06 21:50:24     40s] The LEF parser will ignore this statement.
[05/06 21:50:24     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 389.
[05/06 21:50:24     40s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/06 21:50:24     40s] The LEF parser will ignore this statement.
[05/06 21:50:24     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 399.
[05/06 21:50:24     40s] 
[05/06 21:50:24     40s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef ...
[05/06 21:50:24     40s] Set DBUPerIGU to M2 pitch 400.
[05/06 21:50:24     40s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef at line 68760.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIELOTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIEHITS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:24     40s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 21:50:24     40s] Type 'man IMPLF-201' for more detail.
[05/06 21:50:25     40s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/06 21:50:25     40s] Loading view definition file from ./mmmc.view
[05/06 21:50:25     40s] Reading typical_lib timing library '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib' ...
[05/06 21:50:27     42s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TS'. The cell will only be used for analysis. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/06 21:50:27     42s] Read 527 cells in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' 
[05/06 21:50:27     42s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:02.0, peak res=904.8M, current mem=826.0M)
[05/06 21:50:27     42s] *** End library_loading (cpu=0.04min, real=0.03min, mem=24.5M, fe_cpu=0.71min, fe_real=3.10min, fe_mem=1013.3M) ***
[05/06 21:50:27     42s] #% Begin Load netlist data ... (date=05/06 21:50:27, mem=826.0M)
[05/06 21:50:27     42s] *** Begin netlist parsing (mem=1013.3M) ***
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[05/06 21:50:27     42s] Type 'man IMPVL-159' for more detail.
[05/06 21:50:27     42s] Created 527 new cells from 1 timing libraries.
[05/06 21:50:27     42s] Reading netlist ...
[05/06 21:50:27     42s] Backslashed names will retain backslash and a trailing blank character.
[05/06 21:50:27     42s] Reading verilog netlist '../../../dc_syn/dc/ibex/ibex_top.nl.v'
[05/06 21:50:27     42s] **WARN: (IMPVL-346):	Module 'GTECH_NOT' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[05/06 21:50:27     42s] Type 'man IMPVL-346' for more detail.
[05/06 21:50:27     42s] 
[05/06 21:50:27     42s] *** Memory Usage v#1 (Current mem = 1018.320M, initial mem = 476.047M) ***
[05/06 21:50:28     42s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1018.3M) ***
[05/06 21:50:28     42s] #% End Load netlist data ... (date=05/06 21:50:28, total cpu=0:00:00.2, real=0:00:01.0, peak res=840.4M, current mem=840.4M)
[05/06 21:50:28     42s] Top level cell is ibex_top.
[05/06 21:50:28     43s] Hooked 527 DB cells to tlib cells.
[05/06 21:50:28     43s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=855.3M, current mem=855.3M)
[05/06 21:50:28     43s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'GTECH_NOT' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[05/06 21:50:28     43s] Type 'man IMPDB-2504' for more detail.
[05/06 21:50:28     43s] Cell 'GTECH_NOT' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Z' of cell 'GTECH_NOT' as output for net 'out_o[3]' in module 'prim_generic_buf_Width4'.
[05/06 21:50:28     43s] 1 empty module found.
[05/06 21:50:28     43s] Starting recursive module instantiation check.
[05/06 21:50:28     43s] No recursion found.
[05/06 21:50:28     43s] Term dir updated for 0 vinsts of 1 cells.
[05/06 21:50:28     43s] Building hierarchical netlist for Cell ibex_top ...
[05/06 21:50:28     43s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 21:50:28     43s] Type 'man IMPECO-560' for more detail.
[05/06 21:50:28     43s] *** Netlist is NOT unique.
[05/06 21:50:28     43s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[05/06 21:50:28     43s] ** info: there are 660 modules.
[05/06 21:50:28     43s] ** info: there are 14349 stdCell insts.
[05/06 21:50:28     43s] 
[05/06 21:50:28     43s] *** Memory Usage v#1 (Current mem = 1083.246M, initial mem = 476.047M) ***
[05/06 21:50:29     43s] Reading IO assignment file "../../innovus/ibex/ibex_top.io" ...
[05/06 21:50:29     43s] Start create_tracks
[05/06 21:50:29     43s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[05/06 21:50:29     43s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[05/06 21:50:29     43s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[05/06 21:50:29     43s] Extraction setup Started 
[05/06 21:50:29     43s] 
[05/06 21:50:29     43s] Trim Metal Layers:
[05/06 21:50:29     43s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/06 21:50:29     43s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2773' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2776' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2776' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2776' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2776' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2776' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2776' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/06 21:50:29     43s] Type 'man IMPEXT-2776' for more detail.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.00768 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 21:50:29     43s] Summary of Active RC-Corners : 
[05/06 21:50:29     43s]  
[05/06 21:50:29     43s]  Analysis View: typical
[05/06 21:50:29     43s]     RC-Corner Name        : typical_rc
[05/06 21:50:29     43s]     RC-Corner Index       : 0
[05/06 21:50:29     43s]     RC-Corner Temperature : 25 Celsius
[05/06 21:50:29     43s]     RC-Corner Cap Table   : ''
[05/06 21:50:29     43s]     RC-Corner PreRoute Res Factor         : 1
[05/06 21:50:29     43s]     RC-Corner PreRoute Cap Factor         : 1
[05/06 21:50:29     43s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/06 21:50:29     43s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/06 21:50:29     43s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/06 21:50:29     43s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/06 21:50:29     43s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/06 21:50:29     43s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/06 21:50:29     43s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/06 21:50:29     43s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/06 21:50:29     43s] 
[05/06 21:50:29     43s] Trim Metal Layers:
[05/06 21:50:29     43s] LayerId::1 widthSet size::1
[05/06 21:50:29     43s] LayerId::2 widthSet size::1
[05/06 21:50:29     43s] LayerId::3 widthSet size::1
[05/06 21:50:29     43s] LayerId::4 widthSet size::1
[05/06 21:50:29     43s] LayerId::5 widthSet size::1
[05/06 21:50:29     43s] LayerId::6 widthSet size::1
[05/06 21:50:29     43s] LayerId::7 widthSet size::1
[05/06 21:50:29     43s] LayerId::8 widthSet size::1
[05/06 21:50:29     43s] Updating RC grid for preRoute extraction ...
[05/06 21:50:29     43s] eee: pegSigSF::1.070000
[05/06 21:50:29     43s] Initializing multi-corner resistance tables ...
[05/06 21:50:30     43s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 21:50:30     43s] {RT typical_rc 0 8 8 {4 1} {7 0} 2}
[05/06 21:50:30     43s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.373400 newSi=0.000000 wHLS=0.933500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 21:50:30     43s] *Info: initialize multi-corner CTS.
[05/06 21:50:30     43s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.8M, current mem=881.7M)
[05/06 21:50:30     43s] Reading timing constraints file '../../../dc_syn/dc/ibex/ibex_top.syn.sdc' ...
[05/06 21:50:30     44s] Current (total cpu=0:00:44.0, real=0:03:09, peak res=1131.6M, current mem=1131.6M)
[05/06 21:50:30     44s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../../dc_syn/dc/ibex/ibex_top.syn.sdc, Line 9).
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] INFO (CTE): Reading of timing constraints file ../../../dc_syn/dc/ibex/ibex_top.syn.sdc completed, with 1 WARNING
[05/06 21:50:30     44s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1225.9M, current mem=1225.9M)
[05/06 21:50:30     44s] Current (total cpu=0:00:44.3, real=0:03:09, peak res=1225.9M, current mem=1225.9M)
[05/06 21:50:30     44s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/06 21:50:30     44s] Summary for sequential cells identification: 
[05/06 21:50:30     44s]   Identified SBFF number: 120
[05/06 21:50:30     44s]   Identified MBFF number: 0
[05/06 21:50:30     44s]   Identified SB Latch number: 0
[05/06 21:50:30     44s]   Identified MB Latch number: 0
[05/06 21:50:30     44s]   Not identified SBFF number: 0
[05/06 21:50:30     44s]   Not identified MBFF number: 0
[05/06 21:50:30     44s]   Not identified SB Latch number: 0
[05/06 21:50:30     44s]   Not identified MB Latch number: 0
[05/06 21:50:30     44s]   Number of sequential cells which are not FFs: 34
[05/06 21:50:30     44s] Total number of combinational cells: 363
[05/06 21:50:30     44s] Total number of sequential cells: 154
[05/06 21:50:30     44s] Total number of tristate cells: 10
[05/06 21:50:30     44s] Total number of level shifter cells: 0
[05/06 21:50:30     44s] Total number of power gating cells: 0
[05/06 21:50:30     44s] Total number of isolation cells: 0
[05/06 21:50:30     44s] Total number of power switch cells: 0
[05/06 21:50:30     44s] Total number of pulse generator cells: 0
[05/06 21:50:30     44s] Total number of always on buffers: 0
[05/06 21:50:30     44s] Total number of retention cells: 0
[05/06 21:50:30     44s] Total number of physical cells: 0
[05/06 21:50:30     44s] List of usable buffers: BUFX12TS BUFX16TS BUFX20TS BUFX3TS BUFX2TS BUFX4TS BUFX6TS BUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS
[05/06 21:50:30     44s] Total number of usable buffers: 16
[05/06 21:50:30     44s] List of unusable buffers:
[05/06 21:50:30     44s] Total number of unusable buffers: 0
[05/06 21:50:30     44s] List of usable inverters: CLKINVX1TS CLKINVX12TS CLKINVX16TS CLKINVX20TS CLKINVX2TS CLKINVX3TS INVX1TS CLKINVX4TS CLKINVX6TS CLKINVX8TS INVX12TS INVX16TS INVX20TS INVX2TS INVX3TS INVXLTS INVX4TS INVX6TS INVX8TS
[05/06 21:50:30     44s] Total number of usable inverters: 19
[05/06 21:50:30     44s] List of unusable inverters: RFRDX2TS RFRDX1TS RFRDX4TS
[05/06 21:50:30     44s] Total number of unusable inverters: 3
[05/06 21:50:30     44s] List of identified usable delay cells: DLY1X1TS DLY1X4TS DLY2X1TS DLY2X4TS DLY3X1TS DLY3X4TS DLY4X1TS DLY4X4TS
[05/06 21:50:30     44s] Total number of identified usable delay cells: 8
[05/06 21:50:30     44s] List of identified unusable delay cells:
[05/06 21:50:30     44s] Total number of identified unusable delay cells: 0
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Deleting Cell Server Begin ...
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Deleting Cell Server End ...
[05/06 21:50:30     44s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.9M, current mem=1247.8M)
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 21:50:30     44s] Summary for sequential cells identification: 
[05/06 21:50:30     44s]   Identified SBFF number: 120
[05/06 21:50:30     44s]   Identified MBFF number: 0
[05/06 21:50:30     44s]   Identified SB Latch number: 0
[05/06 21:50:30     44s]   Identified MB Latch number: 0
[05/06 21:50:30     44s]   Not identified SBFF number: 0
[05/06 21:50:30     44s]   Not identified MBFF number: 0
[05/06 21:50:30     44s]   Not identified SB Latch number: 0
[05/06 21:50:30     44s]   Not identified MB Latch number: 0
[05/06 21:50:30     44s]   Number of sequential cells which are not FFs: 34
[05/06 21:50:30     44s]  Visiting view : typical
[05/06 21:50:30     44s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 21:50:30     44s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 21:50:30     44s]  Visiting view : typical
[05/06 21:50:30     44s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 21:50:30     44s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 21:50:30     44s] TLC MultiMap info (StdDelay):
[05/06 21:50:30     44s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 21:50:30     44s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 21:50:30     44s]  Setting StdDelay to: 55.8ps
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Deleting Cell Server Begin ...
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] TimeStamp Deleting Cell Server End ...
[05/06 21:50:30     44s] 
[05/06 21:50:30     44s] *** Summary of all messages that are not suppressed in this session:
[05/06 21:50:30     44s] Severity  ID               Count  Summary                                  
[05/06 21:50:30     44s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/06 21:50:31     44s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/06 21:50:31     44s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/06 21:50:31     44s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/06 21:50:31     44s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[05/06 21:50:31     44s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/06 21:50:31     44s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[05/06 21:50:31     44s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[05/06 21:50:31     44s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/06 21:50:31     44s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/06 21:50:31     44s] *** Message Summary: 1741 warning(s), 0 error(s)
[05/06 21:50:31     44s] 
[05/06 21:50:31     44s] <CMD> floorPlan -s 738.0 540.0 8.4 8.4 8.4 8.4
[05/06 21:50:31     44s] Start create_tracks
[05/06 21:50:31     44s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[05/06 21:50:31     44s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[05/06 21:50:31     44s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[05/06 21:50:31     44s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/06 21:50:31     44s] <CMD> redraw
[05/06 21:50:31     44s] <CMD> fit
[05/06 21:50:52     46s] <CMD> setDrawView fplan
[05/06 21:50:54     46s] <CMD> zoomBox -119.81400 -191.42500 856.98600 683.02000
[05/06 21:50:55     46s] <CMD> zoomBox -330.45700 -442.83500 1021.51800 767.47100
[05/06 21:50:55     46s] <CMD> zoomBox -464.41000 -602.71400 1126.14900 821.17600
[05/06 21:50:57     46s] <CMD> zoomBox -584.96400 -776.28300 1286.28200 898.88200
[05/06 21:51:00     47s] <CMD> pan -515.62200 -196.16000
[05/06 21:51:03     48s] <CMD> gui_ungroup_hinst u_ibex_core
[05/06 21:51:06     48s] <CMD> pan 455.10300 377.56000
[05/06 21:51:09     48s] <CMD> redraw
[05/06 21:51:10     48s] <CMD> deselectAll
[05/06 21:51:10     48s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:51:11     49s] <CMD> deselectAll
[05/06 21:51:11     49s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:51:12     49s] <CMD> gui_select -rect {-313.83900 540.61000 -59.65900 504.29900}
[05/06 21:51:12     49s] <CMD> deselectAll
[05/06 21:51:12     49s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:51:12     49s] <CMD> deselectAll
[05/06 21:51:12     49s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:51:15     49s] <CMD> uiSetTool move
[05/06 21:51:20     50s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 339.69 264.333 680.964 516.084
[05/06 21:51:21     50s] <CMD> zoomBox -517.30500 -572.33400 1073.25500 851.55700
[05/06 21:51:31     52s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 427.15400 328.91500 680.80000 516.00000
[05/06 21:51:33     52s] <CMD> deselectAll
[05/06 21:51:33     52s] <CMD> selectObject Module u_ibex_core/load_store_unit_i
[05/06 21:51:35     53s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 162.437 156.004 304.531 260.824
[05/06 21:51:45     54s] <CMD> zoomBox -400.63700 -460.91300 951.34000 749.39500
[05/06 21:51:46     54s] <CMD> zoomBox -301.46900 -366.20500 847.71200 662.55700
[05/06 21:51:46     54s] <CMD> zoomBox -217.17600 -285.70300 759.62800 588.74500
[05/06 21:51:51     55s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 162.40000 173.00300 257.95800 260.40000
[05/06 21:51:55     55s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 661.543 175.264 757.143 261.664
[05/06 21:51:56     55s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 620.026 179.055 715.626 265.455
[05/06 21:51:58     56s] <CMD> deselectAll
[05/06 21:51:58     56s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:52:02     56s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 382.972 26.787 636.572 213.987
[05/06 21:52:02     56s] <CMD> deselectAll
[05/06 21:52:02     56s] <CMD> selectObject Module u_ibex_core/load_store_unit_i
[05/06 21:52:05     57s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 607.364 425.276 702.964 511.676
[05/06 21:52:07     57s] <CMD> zoomBox -237.91500 -380.92300 911.26600 647.83900
[05/06 21:52:09     57s] <CMD> pan -114.47200 -154.90100
[05/06 21:52:09     57s] <CMD> deselectAll
[05/06 21:52:09     57s] <CMD> selectObject Module gen_regfile_ff_register_file_i
[05/06 21:52:11     58s] <CMD> setObjFPlanBox Module gen_regfile_ff_register_file_i 15.816 105.553 448.969 425.081
[05/06 21:52:19     59s] <CMD> setObjFPlanBox Module gen_regfile_ff_register_file_i 16.00000 105.60000 332.95900 349.02200
[05/06 21:52:39     61s] <CMD> setObjFPlanBox Module gen_regfile_ff_register_file_i 29.38 32.754 346.18 277.554
[05/06 21:52:41     62s] <CMD> pan -344.90300 -27.04900
[05/06 21:52:43     62s] <CMD> deselectAll
[05/06 21:52:43     62s] <CMD> selectObject Module u_ibex_core/id_stage_i
[05/06 21:52:45     62s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 59.5 333.64 270.364 489.19
[05/06 21:52:48     63s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 71.493 332.4 282.293 487.2
[05/06 21:52:57     64s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 71.60000 365.37600 219.97300 487.20000
[05/06 21:52:58     64s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 299.058 379.667 447.458 502.067
[05/06 21:53:00     65s] <CMD> deselectAll
[05/06 21:53:00     65s] <CMD> selectObject Module u_ibex_core/cs_registers_i
[05/06 21:53:01     65s] <CMD> setObjFPlanBox Module u_ibex_core/cs_registers_i -494.704 187.318 -165.556 430.124
[05/06 21:53:11     67s] <CMD> setObjFPlanBox Module u_ibex_core/cs_registers_i -388.06700 187.31800 -165.55600 414.43500
[05/06 21:53:30     69s] <CMD> setObjFPlanBox Module u_ibex_core/cs_registers_i 41.575 298.817 249.843 511.397
[05/06 21:53:32     69s] <CMD> pan -542.62800 274.74100
[05/06 21:53:33     69s] <CMD> deselectAll
[05/06 21:53:33     69s] <CMD> selectObject Module u_ibex_core/if_stage_i
[05/06 21:53:42     70s] <CMD> pan 560.46700 925.89400
[05/06 21:53:43     70s] <CMD> zoomBox -737.95500 -387.74500 614.02300 822.56400
[05/06 21:53:43     70s] <CMD> zoomBox -806.78400 -474.47500 783.77900 949.41800
[05/06 21:53:44     70s] <CMD> zoomBox -887.75900 -576.51100 983.49200 1098.65800
[05/06 21:53:47     71s] <CMD> setObjFPlanBox Module u_ibex_core/if_stage_i 445.327 235.284 624.165 367.209
[05/06 21:53:57     72s] <CMD> zoomBox -477.98500 -350.79900 873.99400 859.51100
[05/06 21:53:57     72s] <CMD> zoomBox -317.95200 -262.91200 831.23100 765.85200
[05/06 21:53:59     72s] <CMD> zoomBox -187.05300 -216.97500 789.75300 657.47500
[05/06 21:54:04     73s] <CMD> deselectAll
[05/06 21:54:04     73s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:54:05     73s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 166.715 296.822 420.315 484.022
[05/06 21:54:05     73s] <CMD> deselectAll
[05/06 21:54:05     73s] <CMD> selectObject Module u_ibex_core/cs_registers_i
[05/06 21:54:07     74s] <CMD> setObjFPlanBox Module u_ibex_core/cs_registers_i 461.134 11.887 669.534 224.287
[05/06 21:54:16     74s] <CMD> deselectAll
[05/06 21:54:16     74s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:54:18     75s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 281.792 346.946 535.392 534.146
[05/06 21:54:20     75s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 75.624 340.482 329.224 527.682
[05/06 21:54:21     75s] <CMD> deselectAll
[05/06 21:54:21     75s] <CMD> selectObject Module u_ibex_core/id_stage_i
[05/06 21:54:22     76s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 578.468 266.734 726.868 389.134
[05/06 21:54:23     76s] <CMD> deselectAll
[05/06 21:54:23     76s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:54:24     76s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 251.248 344.655 504.848 531.855
[05/06 21:54:25     76s] <CMD> deselectAll
[05/06 21:54:25     76s] <CMD> selectObject Module u_ibex_core/id_stage_i
[05/06 21:54:27     77s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 35.028 377.538 183.428 499.938
[05/06 21:54:48     79s] <CMD> deselectAll
[05/06 21:54:48     79s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:54:49     79s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 345.974 352.045 599.574 539.245
[05/06 21:54:51     79s] <CMD> deselectAll
[05/06 21:54:51     79s] <CMD> selectObject Module u_ibex_core/load_store_unit_i
[05/06 21:54:52     79s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 642.582 432.318 738.182 518.718
[05/06 21:54:53     79s] <CMD> deselectAll
[05/06 21:54:53     79s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:54:54     80s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 370.009 350.4 623.609 537.6
[05/06 21:54:55     80s] <CMD> deselectAll
[05/06 21:54:55     80s] <CMD> selectObject Module u_ibex_core/id_stage_i
[05/06 21:54:57     80s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 205.793 380.463 354.193 502.863
[05/06 21:54:58     80s] <CMD> deselectAll
[05/06 21:54:58     80s] <CMD> selectObject Module u_ibex_core/if_stage_i
[05/06 21:55:01     81s] <CMD> setObjFPlanBox Module u_ibex_core/if_stage_i 13.03 370.411 191.83 503.611
[05/06 21:55:05     81s] <CMD> deselectAll
[05/06 21:55:05     81s] <CMD> selectObject Module u_ibex_core/cs_registers_i
[05/06 21:55:06     81s] <CMD> setObjFPlanBox Module u_ibex_core/cs_registers_i 478.891 71.392 687.291 283.792
[05/06 21:55:09     81s] <CMD> deselectAll
[05/06 21:55:09     81s] <CMD> selectObject Module gen_regfile_ff_register_file_i
[05/06 21:55:10     82s] <CMD> setObjFPlanBox Module gen_regfile_ff_register_file_i 101.228 43.709 418.028 288.509
[05/06 21:55:18     82s] <CMD> deselectAll
[05/06 21:55:18     82s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 21:55:20     83s] <CMD> setObjFPlanBox Module u_ibex_core/ex_block_i 376.318 337.763 629.918 524.963
[05/06 21:55:20     83s] <CMD> deselectAll
[05/06 21:55:20     83s] <CMD> selectObject Module u_ibex_core/id_stage_i
[05/06 21:55:22     83s] <CMD> setObjFPlanBox Module u_ibex_core/id_stage_i 216.973 379.2 365.373 501.6
[05/06 21:55:23     83s] <CMD> deselectAll
[05/06 21:55:23     83s] <CMD> selectObject Module u_ibex_core/if_stage_i
[05/06 21:55:24     83s] <CMD> setObjFPlanBox Module u_ibex_core/if_stage_i 24.573 372.0 203.373 505.2
[05/06 21:55:35     84s] <CMD> deselectAll
[05/06 21:55:35     84s] <CMD> selectObject Module gen_regfile_ff_register_file_i
[05/06 21:55:40     85s] <CMD> setObjFPlanBox Module gen_regfile_ff_register_file_i 102.464 63.355 419.264 308.155
[05/06 21:55:41     85s] <CMD> deselectAll
[05/06 21:55:41     85s] <CMD> selectObject Module u_ibex_core/cs_registers_i
[05/06 21:55:42     85s] <CMD> setObjFPlanBox Module u_ibex_core/cs_registers_i 471.218 94.874 679.618 307.274
[05/06 21:55:48     86s] <CMD> deselectAll
[05/06 21:55:48     86s] <CMD> selectObject Module u_ibex_core/load_store_unit_i
[05/06 21:55:50     86s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 642.4 394.026 738.0 480.426
[05/06 21:55:57     87s] <CMD> setObjFPlanBox Module u_ibex_core/load_store_unit_i 641.136 413.818 736.736 500.218
[05/06 21:57:16     94s] <CMD> deselectAll
[05/06 21:57:16     94s] <CMD> selectObject Module u_ibex_core/if_stage_i
[05/06 21:57:43     96s] #####################
[05/06 21:57:43     96s] ###
[05/06 21:57:43     96s] ### Power Routing ...
[05/06 21:57:43     96s] ###
[05/06 21:57:43     96s] #####################
[05/06 21:57:43     96s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/06 21:57:43     96s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/06 21:57:43     96s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/06 21:57:43     96s] 14349 new pwr-pin connections were made to global net 'VDD'.
[05/06 21:57:43     96s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/06 21:57:43     96s] 14349 new gnd-pin connections were made to global net 'VSS'.
[05/06 21:57:43     96s] <CMD> applyGlobalNets
[05/06 21:57:43     96s] *** Checked 4 GNC rules.
[05/06 21:57:43     96s] *** Applying global-net connections...
[05/06 21:57:43     96s] 14349 new pwr-pin connections were made to global net 'VDD'.
[05/06 21:57:43     96s] 14349 new gnd-pin connections were made to global net 'VSS'.
[05/06 21:57:43     96s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/06 21:57:43     96s] <CMD> redraw
[05/06 21:57:43     96s] <CMD> addRing -nets {VDD VSS} -type core_rings -layer {top M3 bottom M3 left M2 right M2} -width 2.4 -spacing 1.2 -center 1
[05/06 21:57:43     96s] #% Begin addRing (date=05/06 21:57:43, mem=1306.9M)
[05/06 21:57:43     96s] 
[05/06 21:57:43     96s] 
[05/06 21:57:43     96s] viaInitial starts at Mon May  6 21:57:43 2024
viaInitial ends at Mon May  6 21:57:43 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Ring generation is complete.
[05/06 21:57:43     96s] vias are now being generated.
[05/06 21:57:43     96s] addRing created 8 wires.
[05/06 21:57:43     96s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/06 21:57:43     96s] +--------+----------------+----------------+
[05/06 21:57:43     96s] |  Layer |     Created    |     Deleted    |
[05/06 21:57:43     96s] +--------+----------------+----------------+
[05/06 21:57:43     96s] |   M2   |        4       |       NA       |
[05/06 21:57:43     96s] |   V2   |        8       |        0       |
[05/06 21:57:43     96s] |   M3   |        4       |       NA       |
[05/06 21:57:43     96s] +--------+----------------+----------------+
[05/06 21:57:43     96s] #% End addRing (date=05/06 21:57:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.1M, current mem=1309.1M)
[05/06 21:57:43     96s] <CMD> redraw
[05/06 21:57:43     96s] <CMD> addStripe -block_ring_top_layer_limit MG -block_ring_bottom_layer_limit M3 -padcore_ring_top_layer_limit MG -padcore_ring_bottom_layer_limit M3 -max_same_layer_jog_length 4 -merge_stripes_value 4 -layer MQ -set_to_set_distance 6 -width 2 -spacing 1 -nets {VDD VSS} -direction vertical -area {5 5 748 550}
[05/06 21:57:43     96s] #% Begin addStripe (date=05/06 21:57:43, mem=1309.1M)
[05/06 21:57:43     96s] 
[05/06 21:57:43     96s] Initialize fgc environment(mem: 1617.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Starting stripe generation ...
[05/06 21:57:43     96s] Non-Default Mode Option Settings :
[05/06 21:57:43     96s]   NONE
[05/06 21:57:43     96s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Stripe generation is complete.
[05/06 21:57:43     96s] vias are now being generated.
[05/06 21:57:43     96s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer MQ & M2 at (5.00, 5.00) (7.00, 550.00).
[05/06 21:57:43     96s] addStripe created 248 wires.
[05/06 21:57:43     96s] ViaGen created 248 vias, deleted 0 via to avoid violation.
[05/06 21:57:43     96s] +--------+----------------+----------------+
[05/06 21:57:43     96s] |  Layer |     Created    |     Deleted    |
[05/06 21:57:43     96s] +--------+----------------+----------------+
[05/06 21:57:43     96s] |   VL   |       248      |        0       |
[05/06 21:57:43     96s] |   MQ   |       248      |       NA       |
[05/06 21:57:43     96s] +--------+----------------+----------------+
[05/06 21:57:43     96s] #% End addStripe (date=05/06 21:57:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1310.1M, current mem=1310.1M)
[05/06 21:57:43     96s] <CMD> addStripe -block_ring_top_layer_limit MG -block_ring_bottom_layer_limit M3 -padcore_ring_top_layer_limit MG -padcore_ring_bottom_layer_limit M3 -max_same_layer_jog_length 4 -merge_stripes_value 4 -layer MG -set_to_set_distance 6 -width 2 -spacing 1 -nets {VDD VSS} -direction horizontal -area {5 5 748 550}
[05/06 21:57:43     96s] #% Begin addStripe (date=05/06 21:57:43, mem=1310.1M)
[05/06 21:57:43     96s] 
[05/06 21:57:43     96s] Initialize fgc environment(mem: 1617.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Starting stripe generation ...
[05/06 21:57:43     96s] Non-Default Mode Option Settings :
[05/06 21:57:43     96s]   NONE
[05/06 21:57:43     96s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.1M)
[05/06 21:57:43     96s] Stripe generation is complete.
[05/06 21:57:43     96s] vias are now being generated.
[05/06 21:57:43     96s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer MG & M3 at (5.00, 5.00) (748.00, 7.00).
[05/06 21:57:45     98s] addStripe created 182 wires.
[05/06 21:57:45     98s] ViaGen created 22749 vias, deleted 0 via to avoid violation.
[05/06 21:57:45     98s] +--------+----------------+----------------+
[05/06 21:57:45     98s] |  Layer |     Created    |     Deleted    |
[05/06 21:57:45     98s] +--------+----------------+----------------+
[05/06 21:57:45     98s] |   V2   |       90       |        0       |
[05/06 21:57:45     98s] |   VL   |       91       |        0       |
[05/06 21:57:45     98s] |   VQ   |      22568     |        0       |
[05/06 21:57:45     98s] |   MG   |       182      |       NA       |
[05/06 21:57:45     98s] +--------+----------------+----------------+
[05/06 21:57:45     98s] #% End addStripe (date=05/06 21:57:45, total cpu=0:00:02.1, real=0:00:02.0, peak res=1311.7M, current mem=1311.7M)
[05/06 21:57:45     98s] <CMD> sroute -nets {VDD VSS} -allowJogging 0 -allowLayerChange 0
[05/06 21:57:45     98s] #% Begin sroute (date=05/06 21:57:45, mem=1311.7M)
[05/06 21:57:45     98s] *** Begin SPECIAL ROUTE on Mon May  6 21:57:45 2024 ***
[05/06 21:57:45     98s] SPECIAL ROUTE ran on directory: /homes/user/stud/fall23/yl5334/ibex_/ibex/APR/innovus/ibex
[05/06 21:57:45     98s] SPECIAL ROUTE ran on machine: cadpc24 (Linux 3.10.0-1160.118.1.el7.x86_64 x86_64 3.50Ghz)
[05/06 21:57:45     98s] 
[05/06 21:57:45     98s] Begin option processing ...
[05/06 21:57:45     98s] srouteConnectPowerBump set to false
[05/06 21:57:45     98s] routeSelectNet set to "VDD VSS"
[05/06 21:57:45     98s] routeSpecial set to true
[05/06 21:57:45     98s] srouteConnectConverterPin set to false
[05/06 21:57:45     98s] srouteFollowCorePinEnd set to 3
[05/06 21:57:45     98s] srouteNoLayerChangeRoute set to true
[05/06 21:57:45     98s] sroutePadPinAllPorts set to true
[05/06 21:57:45     98s] sroutePreserveExistingRoutes set to true
[05/06 21:57:45     98s] srouteRoutePowerBarPortOnBothDir set to true
[05/06 21:57:45     98s] srouteStraightConnections set to "straightWithDrcClean"
[05/06 21:57:45     98s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3069.00 megs.
[05/06 21:57:45     98s] 
[05/06 21:57:45     98s] Reading DB technology information...
[05/06 21:57:46     99s] Finished reading DB technology information.
[05/06 21:57:46     99s] Reading floorplan and netlist information...
[05/06 21:57:46     99s] Finished reading floorplan and netlist information.
[05/06 21:57:46     99s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/06 21:57:46     99s] Read in 535 macros, 156 used
[05/06 21:57:46     99s] Read in 155 components
[05/06 21:57:46     99s]   155 core components: 155 unplaced, 0 placed, 0 fixed
[05/06 21:57:46     99s] Read in 655 physical pins
[05/06 21:57:46     99s]   655 physical pins: 0 unplaced, 0 placed, 655 fixed
[05/06 21:57:46     99s] Read in 655 nets
[05/06 21:57:46     99s] Read in 2 special nets, 2 routed
[05/06 21:57:46     99s] Read in 965 terminals
[05/06 21:57:46     99s] 2 nets selected.
[05/06 21:57:46     99s] 
[05/06 21:57:46     99s] Begin power routing ...
[05/06 21:57:46     99s] #create default rule from bind_ndr_rule rule=0x7f8a27130f80 0x7f89f68e4ff0
[05/06 21:57:46     99s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 21:57:46     99s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 21:57:46     99s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/06 21:57:46     99s] Type 'man IMPSR-1256' for more detail.
[05/06 21:57:46     99s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/06 21:57:46     99s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 21:57:46     99s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/06 21:57:46     99s] Type 'man IMPSR-1256' for more detail.
[05/06 21:57:46     99s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/06 21:57:48    101s] CPU time for VDD FollowPin 2 seconds
[05/06 21:57:51    104s] CPU time for VSS FollowPin 2 seconds
[05/06 21:57:51    104s]   Number of IO ports routed: 0
[05/06 21:57:51    104s]   Number of Block ports routed: 0
[05/06 21:57:51    104s]   Number of Stripe ports routed: 215  open: 91
[05/06 21:57:51    104s]   Number of Core ports routed: 302
[05/06 21:57:51    104s]   Number of Pad ports routed: 0
[05/06 21:57:51    104s]   Number of Power Bump ports routed: 0
[05/06 21:57:51    104s]   Number of Followpin connections: 151
[05/06 21:57:51    104s] End power routing: cpu: 0:00:05, real: 0:00:05, peak: 3115.00 megs.
[05/06 21:57:51    104s] 
[05/06 21:57:51    104s] 
[05/06 21:57:51    104s] 
[05/06 21:57:51    104s]  Begin updating DB with routing results ...
[05/06 21:57:51    104s]  Updating DB with 655 io pins ...
[05/06 21:57:51    104s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/06 21:57:51    104s] Pin and blockage extraction finished
[05/06 21:57:51    104s] 
[05/06 21:57:51    104s] sroute created 518 wires.
[05/06 21:57:51    104s] ViaGen created 56615 vias, deleted 0 via to avoid violation.
[05/06 21:57:51    104s] +--------+----------------+----------------+
[05/06 21:57:51    104s] |  Layer |     Created    |     Deleted    |
[05/06 21:57:51    104s] +--------+----------------+----------------+
[05/06 21:57:51    104s] |   M1   |       303      |       NA       |
[05/06 21:57:51    104s] |   V1   |      18800     |        0       |
[05/06 21:57:51    104s] |   V2   |      18800     |        0       |
[05/06 21:57:51    104s] |   VL   |      18924     |        0       |
[05/06 21:57:51    104s] |   MQ   |       124      |       NA       |
[05/06 21:57:51    104s] |   VQ   |       91       |        0       |
[05/06 21:57:51    104s] |   MG   |       91       |       NA       |
[05/06 21:57:51    104s] +--------+----------------+----------------+
[05/06 21:57:51    104s] #% End sroute (date=05/06 21:57:51, total cpu=0:00:05.6, real=0:00:06.0, peak res=1362.0M, current mem=1335.6M)
[05/06 21:57:51    104s] <CMD> sroute -nets VDD -padPinLayerRange {1 3}
[05/06 21:57:51    104s] #% Begin sroute (date=05/06 21:57:51, mem=1335.6M)
[05/06 21:57:51    104s] **WARN: (IMPSR-4058):	Sroute option: padPinLayerRange should be used in conjunction with option: -connect padPin. 
[05/06 21:57:51    104s] *** Begin SPECIAL ROUTE on Mon May  6 21:57:51 2024 ***
[05/06 21:57:51    104s] SPECIAL ROUTE ran on directory: /homes/user/stud/fall23/yl5334/ibex_/ibex/APR/innovus/ibex
[05/06 21:57:51    104s] SPECIAL ROUTE ran on machine: cadpc24 (Linux 3.10.0-1160.118.1.el7.x86_64 x86_64 3.50Ghz)
[05/06 21:57:51    104s] 
[05/06 21:57:51    104s] Begin option processing ...
[05/06 21:57:51    104s] srouteConnectPowerBump set to false
[05/06 21:57:51    104s] routeSelectNet set to "VDD"
[05/06 21:57:51    104s] routeSpecial set to true
[05/06 21:57:51    104s] srouteConnectConverterPin set to false
[05/06 21:57:51    104s] srouteFollowCorePinEnd set to 3
[05/06 21:57:51    104s] srouteJogControl set to "preferWithChanges differentLayer"
[05/06 21:57:51    104s] srouteMaxPadPinLayer set to 3
[05/06 21:57:51    104s] srouteMinPadPinLayer set to 1
[05/06 21:57:51    104s] sroutePadPinAllPorts set to true
[05/06 21:57:51    104s] sroutePreserveExistingRoutes set to true
[05/06 21:57:51    104s] srouteRoutePowerBarPortOnBothDir set to true
[05/06 21:57:51    104s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3115.00 megs.
[05/06 21:57:51    104s] 
[05/06 21:57:51    104s] Reading DB technology information...
[05/06 21:57:51    104s] Finished reading DB technology information.
[05/06 21:57:51    104s] Reading floorplan and netlist information...
[05/06 21:57:52    104s] Finished reading floorplan and netlist information.
[05/06 21:57:52    105s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/06 21:57:52    105s] Read in 535 macros, 156 used
[05/06 21:57:52    105s] Read in 155 components
[05/06 21:57:52    105s]   155 core components: 155 unplaced, 0 placed, 0 fixed
[05/06 21:57:52    105s] Read in 655 physical pins
[05/06 21:57:52    105s]   655 physical pins: 0 unplaced, 0 placed, 655 fixed
[05/06 21:57:52    105s] Read in 655 nets
[05/06 21:57:52    105s] Read in 2 special nets, 2 routed
[05/06 21:57:52    105s] Read in 965 terminals
[05/06 21:57:52    105s] 1 net selected.
[05/06 21:57:52    105s] 
[05/06 21:57:52    105s] Begin power routing ...
[05/06 21:57:52    105s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 21:57:52    105s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/06 21:57:52    105s] Type 'man IMPSR-1256' for more detail.
[05/06 21:57:52    105s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/06 21:57:52    105s] CPU time for VDD FollowPin 0 seconds
[05/06 21:57:55    108s]   Number of IO ports routed: 0
[05/06 21:57:55    108s]   Number of Block ports routed: 0
[05/06 21:57:55    108s]   Number of Stripe ports routed: 91
[05/06 21:57:55    108s]   Number of Core ports routed: 0
[05/06 21:57:55    108s]   Number of Pad ports routed: 0
[05/06 21:57:55    108s]   Number of Power Bump ports routed: 0
[05/06 21:57:55    108s] End power routing: cpu: 0:00:03, real: 0:00:03, peak: 3139.00 megs.
[05/06 21:57:55    108s] 
[05/06 21:57:55    108s] 
[05/06 21:57:55    108s] 
[05/06 21:57:55    108s]  Begin updating DB with routing results ...
[05/06 21:57:55    108s]  Updating DB with 655 io pins ...
[05/06 21:57:55    108s]  Updating DB with 7 via definition ...
[05/06 21:57:55    108s] 
sroute post-processing starts at Mon May  6 21:57:55 2024
The viaGen is rebuilding shadow vias for net VDD.
[05/06 21:57:56    109s] sroute post-processing ends at Mon May  6 21:57:56 2024
sroute created 423 wires.
[05/06 21:57:56    109s] ViaGen created 291 vias, deleted 0 via to avoid violation.
[05/06 21:57:56    109s] +--------+----------------+----------------+
[05/06 21:57:56    109s] |  Layer |     Created    |     Deleted    |
[05/06 21:57:56    109s] +--------+----------------+----------------+
[05/06 21:57:56    109s] |   V1   |       11       |        0       |
[05/06 21:57:56    109s] |   V2   |       99       |        0       |
[05/06 21:57:56    109s] |   M3   |       182      |       NA       |
[05/06 21:57:56    109s] |   VL   |       90       |        0       |
[05/06 21:57:56    109s] |   MQ   |       150      |       NA       |
[05/06 21:57:56    109s] |   VQ   |       91       |        0       |
[05/06 21:57:56    109s] |   MG   |       91       |       NA       |
[05/06 21:57:56    109s] +--------+----------------+----------------+
[05/06 21:57:56    109s] #% End sroute (date=05/06 21:57:56, total cpu=0:00:05.0, real=0:00:05.0, peak res=1385.8M, current mem=1336.9M)
[05/06 21:57:56    109s] <CMD> sroute -nets VSS -padPinLayerRange {1 3}
[05/06 21:57:56    109s] #% Begin sroute (date=05/06 21:57:56, mem=1336.9M)
[05/06 21:57:56    109s] **WARN: (IMPSR-4058):	Sroute option: padPinLayerRange should be used in conjunction with option: -connect padPin. 
[05/06 21:57:56    109s] *** Begin SPECIAL ROUTE on Mon May  6 21:57:56 2024 ***
[05/06 21:57:56    109s] SPECIAL ROUTE ran on directory: /homes/user/stud/fall23/yl5334/ibex_/ibex/APR/innovus/ibex
[05/06 21:57:56    109s] SPECIAL ROUTE ran on machine: cadpc24 (Linux 3.10.0-1160.118.1.el7.x86_64 x86_64 3.50Ghz)
[05/06 21:57:56    109s] 
[05/06 21:57:56    109s] Begin option processing ...
[05/06 21:57:56    109s] srouteConnectPowerBump set to false
[05/06 21:57:56    109s] routeSelectNet set to "VSS"
[05/06 21:57:56    109s] routeSpecial set to true
[05/06 21:57:56    109s] srouteConnectConverterPin set to false
[05/06 21:57:56    109s] srouteFollowCorePinEnd set to 3
[05/06 21:57:56    109s] srouteJogControl set to "preferWithChanges differentLayer"
[05/06 21:57:56    109s] srouteMaxPadPinLayer set to 3
[05/06 21:57:56    109s] srouteMinPadPinLayer set to 1
[05/06 21:57:56    109s] sroutePadPinAllPorts set to true
[05/06 21:57:56    109s] sroutePreserveExistingRoutes set to true
[05/06 21:57:56    109s] srouteRoutePowerBarPortOnBothDir set to true
[05/06 21:57:56    109s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3139.00 megs.
[05/06 21:57:56    109s] 
[05/06 21:57:56    109s] Reading DB technology information...
[05/06 21:57:56    109s] Finished reading DB technology information.
[05/06 21:57:56    109s] Reading floorplan and netlist information...
[05/06 21:57:57    109s] Finished reading floorplan and netlist information.
[05/06 21:57:57    110s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/06 21:57:57    110s] Read in 535 macros, 156 used
[05/06 21:57:57    110s] Read in 155 components
[05/06 21:57:57    110s]   155 core components: 155 unplaced, 0 placed, 0 fixed
[05/06 21:57:57    110s] Read in 655 physical pins
[05/06 21:57:57    110s]   655 physical pins: 0 unplaced, 0 placed, 655 fixed
[05/06 21:57:57    110s] Read in 655 nets
[05/06 21:57:57    110s] Read in 2 special nets, 2 routed
[05/06 21:57:57    110s] Read in 965 terminals
[05/06 21:57:57    110s] 1 net selected.
[05/06 21:57:57    110s] 
[05/06 21:57:57    110s] Begin power routing ...
[05/06 21:57:57    110s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 21:57:57    110s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/06 21:57:57    110s] Type 'man IMPSR-1256' for more detail.
[05/06 21:57:57    110s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/06 21:57:57    110s] CPU time for VSS FollowPin 0 seconds
[05/06 21:57:57    110s]   Number of IO ports routed: 0
[05/06 21:57:57    110s]   Number of Block ports routed: 0
[05/06 21:57:57    110s]   Number of Stripe ports routed: 0
[05/06 21:57:57    110s]   Number of Core ports routed: 150
[05/06 21:57:57    110s]   Number of Pad ports routed: 0
[05/06 21:57:57    110s]   Number of Power Bump ports routed: 0
[05/06 21:57:57    110s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3139.00 megs.
[05/06 21:57:57    110s] 
[05/06 21:57:57    110s] 
[05/06 21:57:57    110s] 
[05/06 21:57:57    110s]  Begin updating DB with routing results ...
[05/06 21:57:57    110s]  Updating DB with 655 io pins ...
[05/06 21:57:57    110s]  Updating DB with 0 via definition ...
[05/06 21:57:57    110s] sroute created 0 wire.
[05/06 21:57:57    110s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/06 21:57:57    110s] #% End sroute (date=05/06 21:57:57, total cpu=0:00:01.1, real=0:00:01.0, peak res=1339.9M, current mem=1339.9M)
[05/06 21:57:57    110s] <CMD> saveDesign ibex_top.floorplan_power_ring.enc
[05/06 21:57:57    110s] #% Begin save design ... (date=05/06 21:57:57, mem=1343.3M)
[05/06 21:57:57    110s] % Begin Save ccopt configuration ... (date=05/06 21:57:57, mem=1343.3M)
[05/06 21:57:57    110s] % End Save ccopt configuration ... (date=05/06 21:57:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.4M, current mem=1344.4M)
[05/06 21:57:57    110s] % Begin Save netlist data ... (date=05/06 21:57:57, mem=1344.4M)
[05/06 21:57:57    110s] Writing Binary DB to ibex_top.floorplan_power_ring.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/06 21:57:58    110s] % End Save netlist data ... (date=05/06 21:57:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=1344.4M, current mem=1341.7M)
[05/06 21:57:58    110s] Saving symbol-table file ...
[05/06 21:57:58    110s] Saving congestion map file ibex_top.floorplan_power_ring.enc.dat/ibex_top.route.congmap.gz ...
[05/06 21:57:58    110s] % Begin Save AAE data ... (date=05/06 21:57:58, mem=1342.2M)
[05/06 21:57:58    110s] Saving AAE Data ...
[05/06 21:57:58    111s] % End Save AAE data ... (date=05/06 21:57:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1342.2M, current mem=1342.2M)
[05/06 21:57:59    111s] Saving preference file ibex_top.floorplan_power_ring.enc.dat/gui.pref.tcl ...
[05/06 21:57:59    111s] Saving mode setting ...
[05/06 21:57:59    111s] Saving global file ...
[05/06 21:57:59    111s] % Begin Save floorplan data ... (date=05/06 21:57:59, mem=1346.1M)
[05/06 21:57:59    111s] Saving floorplan file ...
[05/06 21:57:59    111s] % End Save floorplan data ... (date=05/06 21:57:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1346.2M, current mem=1346.2M)
[05/06 21:58:00    111s] Saving PG file ibex_top.floorplan_power_ring.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Mon May  6 21:58:00 2024)
[05/06 21:58:00    111s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1671.0M) ***
[05/06 21:58:00    111s] Saving Drc markers ...
[05/06 21:58:00    111s] ... No Drc file written since there is no markers found.
[05/06 21:58:00    111s] % Begin Save placement data ... (date=05/06 21:58:00, mem=1346.6M)
[05/06 21:58:00    111s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/06 21:58:00    111s] Save Adaptive View Pruning View Names to Binary file
[05/06 21:58:00    111s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1674.0M) ***
[05/06 21:58:00    111s] % End Save placement data ... (date=05/06 21:58:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1346.6M, current mem=1346.6M)
[05/06 21:58:00    111s] % Begin Save routing data ... (date=05/06 21:58:00, mem=1346.6M)
[05/06 21:58:00    111s] Saving route file ...
[05/06 21:58:00    111s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1671.0M) ***
[05/06 21:58:00    111s] % End Save routing data ... (date=05/06 21:58:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1346.8M, current mem=1346.8M)
[05/06 21:58:00    111s] Saving property file ibex_top.floorplan_power_ring.enc.dat/ibex_top.prop
[05/06 21:58:00    111s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1674.0M) ***
[05/06 21:58:01    111s] % Begin Save power constraints data ... (date=05/06 21:58:01, mem=1347.3M)
[05/06 21:58:01    111s] % End Save power constraints data ... (date=05/06 21:58:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
[05/06 21:58:01    111s] Generated self-contained design ibex_top.floorplan_power_ring.enc.dat
[05/06 21:58:02    111s] #% End save design ... (date=05/06 21:58:02, total cpu=0:00:00.9, real=0:00:05.0, peak res=1350.1M, current mem=1350.1M)
[05/06 21:58:02    111s] *** Message Summary: 0 warning(s), 0 error(s)
[05/06 21:58:02    111s] 
[05/06 21:58:05    112s] <CMD> deselectAll
[05/06 21:58:05    112s] <CMD> selectWire 5.0000 449.0000 748.0000 451.0000 5 VDD
[05/06 21:58:10    112s] <CMD> setDrawView ameba
[05/06 21:58:12    112s] <CMD> setDrawView fplan
[05/06 21:58:25    113s] <CMD> loadIoFile ./ibex_top.io
[05/06 21:58:25    113s] Reading IO assignment file "./ibex_top.io" ...
[05/06 21:58:25    114s] <CMD> redraw
[05/06 21:58:25    114s] <CMD> saveDesign ibex_top.floorplan.enc
[05/06 21:58:25    114s] #% Begin save design ... (date=05/06 21:58:25, mem=1351.1M)
[05/06 21:58:25    114s] % Begin Save ccopt configuration ... (date=05/06 21:58:25, mem=1351.1M)
[05/06 21:58:25    114s] % End Save ccopt configuration ... (date=05/06 21:58:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.1M, current mem=1351.1M)
[05/06 21:58:25    114s] % Begin Save netlist data ... (date=05/06 21:58:25, mem=1351.1M)
[05/06 21:58:25    114s] Writing Binary DB to ibex_top.floorplan.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/06 21:58:25    114s] % End Save netlist data ... (date=05/06 21:58:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1351.1M, current mem=1351.1M)
[05/06 21:58:25    114s] Saving symbol-table file ...
[05/06 21:58:25    114s] Saving congestion map file ibex_top.floorplan.enc.dat/ibex_top.route.congmap.gz ...
[05/06 21:58:26    114s] % Begin Save AAE data ... (date=05/06 21:58:26, mem=1351.6M)
[05/06 21:58:26    114s] Saving AAE Data ...
[05/06 21:58:26    114s] % End Save AAE data ... (date=05/06 21:58:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.6M, current mem=1351.6M)
[05/06 21:58:26    114s] Saving preference file ibex_top.floorplan.enc.dat/gui.pref.tcl ...
[05/06 21:58:26    114s] Saving mode setting ...
[05/06 21:58:26    114s] Saving global file ...
[05/06 21:58:26    114s] % Begin Save floorplan data ... (date=05/06 21:58:26, mem=1351.6M)
[05/06 21:58:26    114s] Saving floorplan file ...
[05/06 21:58:27    114s] % End Save floorplan data ... (date=05/06 21:58:27, total cpu=0:00:00.1, real=0:00:01.0, peak res=1351.6M, current mem=1351.6M)
[05/06 21:58:27    114s] Saving PG file ibex_top.floorplan.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Mon May  6 21:58:27 2024)
[05/06 21:58:27    114s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1701.9M) ***
[05/06 21:58:27    114s] Saving Drc markers ...
[05/06 21:58:27    114s] ... No Drc file written since there is no markers found.
[05/06 21:58:27    114s] % Begin Save placement data ... (date=05/06 21:58:27, mem=1351.6M)
[05/06 21:58:27    114s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/06 21:58:27    114s] Save Adaptive View Pruning View Names to Binary file
[05/06 21:58:27    114s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1704.9M) ***
[05/06 21:58:27    114s] % End Save placement data ... (date=05/06 21:58:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.6M, current mem=1351.6M)
[05/06 21:58:27    114s] % Begin Save routing data ... (date=05/06 21:58:27, mem=1351.6M)
[05/06 21:58:27    114s] Saving route file ...
[05/06 21:58:28    114s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1701.9M) ***
[05/06 21:58:28    114s] % End Save routing data ... (date=05/06 21:58:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=1351.7M, current mem=1351.7M)
[05/06 21:58:28    114s] Saving property file ibex_top.floorplan.enc.dat/ibex_top.prop
[05/06 21:58:28    114s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1704.9M) ***
[05/06 21:58:28    114s] % Begin Save power constraints data ... (date=05/06 21:58:28, mem=1351.7M)
[05/06 21:58:28    114s] % End Save power constraints data ... (date=05/06 21:58:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.7M, current mem=1351.7M)
[05/06 21:58:28    114s] Generated self-contained design ibex_top.floorplan.enc.dat
[05/06 21:58:29    114s] #% End save design ... (date=05/06 21:58:29, total cpu=0:00:00.9, real=0:00:04.0, peak res=1351.7M, current mem=1349.6M)
[05/06 21:58:29    114s] *** Message Summary: 0 warning(s), 0 error(s)
[05/06 21:58:29    114s] 
[05/06 21:58:38    115s] <CMD> setDrawView ameba
[05/06 21:58:49    116s] <CMD> setDrawView fplan
[05/06 21:59:02    118s] <CMD> setDrawView ameba
[05/06 21:59:03    118s] <CMD> setDrawView fplan
[05/06 21:59:04    118s] <CMD> setDrawView ameba
[05/06 21:59:08    118s] <CMD> setDrawView fplan
[05/06 21:59:24    120s] ####################
[05/06 21:59:24    120s] ###
[05/06 21:59:24    120s] ### Place Design ...
[05/06 21:59:24    120s] ###
[05/06 21:59:24    120s] ####################
[05/06 21:59:24    120s] <CMD> setDesignMode -process 130 -flowEffort standard
[05/06 21:59:24    120s] ##  Process: 130           (User Set)               
[05/06 21:59:24    120s] ##     Node: (not set)                           
[05/06 21:59:24    120s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/06 21:59:24    120s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/06 21:59:24    120s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/06 21:59:24    120s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/06 21:59:24    120s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/06 21:59:24    120s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/06 21:59:24    120s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[05/06 21:59:24    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/06 21:59:24    120s] <CMD> setPinAssignMode -maxLayer 3
[05/06 21:59:24    120s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/06 21:59:24    120s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[05/06 21:59:24    120s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/06 21:59:24    120s] <CMD> setDesignMode -topRoutingLayer M3
[05/06 21:59:24    120s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[05/06 21:59:24    120s] Set Using Default Delay Limit as 1000.
[05/06 21:59:24    120s] <CMD> set delaycal_use_default_delay_limit 1000
[05/06 21:59:24    120s] <CMD> setPlaceMode -timingDriven true -congEffort high
[05/06 21:59:24    120s] <CMD> setOptMode -fixFanoutLoad true -effort high -moveInst true -reclaimArea true
[05/06 21:59:24    120s] <CMD> place_design
[05/06 21:59:24    120s] *** placeDesign #1 [begin] : totSession cpu/real = 0:02:00.3/0:11:54.9 (0.2), mem = 1706.0M
[05/06 21:59:24    120s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2052, percentage of missing scan cell = 0.00% (0 / 2052)
[05/06 21:59:24    120s] #Start colorize_geometry on Mon May  6 21:59:24 2024
[05/06 21:59:24    120s] #
[05/06 21:59:24    120s] ### Time Record (colorize_geometry) is installed.
[05/06 21:59:24    120s] ### Time Record (Pre Callback) is installed.
[05/06 21:59:24    120s] ### Time Record (Pre Callback) is uninstalled.
[05/06 21:59:24    120s] ### Time Record (DB Import) is installed.
[05/06 21:59:24    120s] ### info: trigger incremental cell import ( 535 new cells ).
[05/06 21:59:24    120s] ### info: trigger incremental reloading library data ( #cell = 535 ).
[05/06 21:59:24    120s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=147113352 placement=1144108932 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 21:59:24    120s] ### Time Record (DB Import) is uninstalled.
[05/06 21:59:24    120s] ### Time Record (DB Export) is installed.
[05/06 21:59:24    120s] Extracting standard cell pins and blockage ...... 
[05/06 21:59:24    121s] Pin and blockage extraction finished
[05/06 21:59:24    121s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=147113352 placement=1144108932 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 21:59:24    121s] ### Time Record (DB Export) is uninstalled.
[05/06 21:59:24    121s] ### Time Record (Post Callback) is installed.
[05/06 21:59:24    121s] ### Time Record (Post Callback) is uninstalled.
[05/06 21:59:24    121s] #
[05/06 21:59:24    121s] #colorize_geometry statistics:
[05/06 21:59:24    121s] #Cpu time = 00:00:01
[05/06 21:59:24    121s] #Elapsed time = 00:00:01
[05/06 21:59:24    121s] #Increased memory = 18.02 (MB)
[05/06 21:59:24    121s] #Total memory = 1375.39 (MB)
[05/06 21:59:24    121s] #Peak memory = 1385.81 (MB)
[05/06 21:59:24    121s] #Number of warnings = 0
[05/06 21:59:24    121s] #Total number of warnings = 1
[05/06 21:59:24    121s] #Number of fails = 0
[05/06 21:59:24    121s] #Total number of fails = 0
[05/06 21:59:24    121s] #Complete colorize_geometry on Mon May  6 21:59:24 2024
[05/06 21:59:24    121s] #
[05/06 21:59:24    121s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 21:59:24    121s] ### Time Record (colorize_geometry) is uninstalled.
[05/06 21:59:24    121s] ### 
[05/06 21:59:24    121s] ###   Scalability Statistics
[05/06 21:59:24    121s] ### 
[05/06 21:59:24    121s] ### ------------------------+----------------+----------------+----------------+
[05/06 21:59:24    121s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/06 21:59:24    121s] ### ------------------------+----------------+----------------+----------------+
[05/06 21:59:24    121s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/06 21:59:24    121s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/06 21:59:24    121s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[05/06 21:59:24    121s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/06 21:59:24    121s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[05/06 21:59:24    121s] ### ------------------------+----------------+----------------+----------------+
[05/06 21:59:24    121s] ### 
[05/06 21:59:24    121s] *** Starting placeDesign default flow ***
[05/06 21:59:25    121s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1729.0M
[05/06 21:59:25    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1729.0M
[05/06 21:59:25    121s] *** Start deleteBufferTree ***
[05/06 21:59:25    122s] Info: Detect buffers to remove automatically.
[05/06 21:59:25    122s] Analyzing netlist ...
[05/06 21:59:26    122s] Updating netlist
[05/06 21:59:26    122s] 
[05/06 21:59:26    122s] *summary: 4064 instances (buffers/inverters) removed
[05/06 21:59:26    122s] *** Finish deleteBufferTree (0:00:01.7) ***
[05/06 21:59:26    122s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 21:59:26    122s] Set Using Default Delay Limit as 101.
[05/06 21:59:26    122s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 21:59:26    122s] Set Default Net Delay as 0 ps.
[05/06 21:59:26    122s] Set Default Net Load as 0 pF. 
[05/06 21:59:26    122s] Set Default Input Pin Transition as 1 ps.
[05/06 21:59:26    123s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 21:59:27    123s] Effort level <high> specified for reg2reg_tmp.13976 path_group
[05/06 21:59:28    124s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 21:59:28    125s] AAE DB initialization (MEM=1742.3 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/06 21:59:28    125s] #################################################################################
[05/06 21:59:28    125s] # Design Stage: PreRoute
[05/06 21:59:28    125s] # Design Name: ibex_top
[05/06 21:59:28    125s] # Design Mode: 130nm
[05/06 21:59:28    125s] # Analysis Mode: MMMC Non-OCV 
[05/06 21:59:28    125s] # Parasitics Mode: No SPEF/RCDB 
[05/06 21:59:28    125s] # Signoff Settings: SI Off 
[05/06 21:59:28    125s] #################################################################################
[05/06 21:59:29    125s] Calculate delays in Single mode...
[05/06 21:59:29    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1753.8M, InitMEM = 1753.8M)
[05/06 21:59:29    125s] Start delay calculation (fullDC) (1 T). (MEM=1753.81)
[05/06 21:59:29    125s] siFlow : Timing analysis mode is single, using late cdB files
[05/06 21:59:29    125s] Start AAE Lib Loading. (MEM=1753.81)
[05/06 21:59:29    125s] End AAE Lib Loading. (MEM=1782.43 CPU=0:00:00.0 Real=0:00:00.0)
[05/06 21:59:29    125s] End AAE Lib Interpolated Model. (MEM=1782.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 21:59:31    127s] Total number of fetched objects 12622
[05/06 21:59:31    127s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 21:59:31    127s] End delay calculation. (MEM=1910.44 CPU=0:00:02.3 REAL=0:00:02.0)
[05/06 21:59:31    128s] End delay calculation (fullDC). (MEM=1873.82 CPU=0:00:02.7 REAL=0:00:02.0)
[05/06 21:59:31    128s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1873.8M) ***
[05/06 21:59:33    129s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 21:59:33    129s] Set Using Default Delay Limit as 1000.
[05/06 21:59:33    129s] Set Default Net Delay as 1000 ps.
[05/06 21:59:33    129s] Set Default Input Pin Transition as 0.1 ps.
[05/06 21:59:33    129s] Set Default Net Load as 0.5 pF. 
[05/06 21:59:33    129s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/06 21:59:33    129s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1864.3M, EPOCH TIME: 1715047173.774700
[05/06 21:59:33    129s] Deleted 0 physical inst  (cell - / prefix -).
[05/06 21:59:33    129s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:1864.3M, EPOCH TIME: 1715047173.776909
[05/06 21:59:33    129s] INFO: #ExclusiveGroups=0
[05/06 21:59:33    129s] INFO: There are no Exclusive Groups.
[05/06 21:59:33    129s] *** Starting "NanoPlace(TM) placement v#5 (mem=1864.3M)" ...
[05/06 21:59:33    129s] Wait...
[05/06 21:59:38    134s] *** Build Buffered Sizing Timing Model
[05/06 21:59:38    134s] (cpu=0:00:04.5 mem=1880.3M) ***
[05/06 21:59:39    135s] *** Build Virtual Sizing Timing Model
[05/06 21:59:39    135s] (cpu=0:00:05.2 mem=1880.3M) ***
[05/06 21:59:39    135s] No user-set net weight.
[05/06 21:59:39    135s] Net fanout histogram:
[05/06 21:59:39    135s] 2		: 6509 (59.9%) nets
[05/06 21:59:39    135s] 3		: 2542 (23.4%) nets
[05/06 21:59:39    135s] 4     -	14	: 1481 (13.6%) nets
[05/06 21:59:39    135s] 15    -	39	: 324 (3.0%) nets
[05/06 21:59:39    135s] 40    -	79	: 8 (0.1%) nets
[05/06 21:59:39    135s] 80    -	159	: 2 (0.0%) nets
[05/06 21:59:39    135s] 160   -	319	: 1 (0.0%) nets
[05/06 21:59:39    135s] 320   -	639	: 0 (0.0%) nets
[05/06 21:59:39    135s] 640   -	1279	: 0 (0.0%) nets
[05/06 21:59:39    135s] 1280  -	2559	: 1 (0.0%) nets
[05/06 21:59:39    135s] 2560  -	5119	: 0 (0.0%) nets
[05/06 21:59:39    135s] 5120+		: 0 (0.0%) nets
[05/06 21:59:39    135s] no activity file in design. spp won't run.
[05/06 21:59:39    135s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/06 21:59:39    135s] Scan chains were not defined.
[05/06 21:59:39    135s] Processing tracks to init pin-track alignment.
[05/06 21:59:39    135s] z: 2, totalTracks: 1
[05/06 21:59:39    135s] z: 4, totalTracks: 1
[05/06 21:59:39    135s] z: 6, totalTracks: 1
[05/06 21:59:39    135s] z: 8, totalTracks: 1
[05/06 21:59:39    135s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 21:59:39    135s] All LLGs are deleted
[05/06 21:59:39    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 21:59:39    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 21:59:39    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1880.3M, EPOCH TIME: 1715047179.158531
[05/06 21:59:39    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1715047179.158788
[05/06 21:59:39    135s] # Building ibex_top llgBox search-tree.
[05/06 21:59:39    135s] #std cell=10435 (0 fixed + 10435 movable) #buf cell=50 #inv cell=1151 #block=0 (0 floating + 0 preplaced)
[05/06 21:59:39    135s] #ioInst=0 #net=10868 #term=40695 #term/net=3.74, #fixedIo=655, #floatIo=0, #fixedPin=425, #floatPin=0
[05/06 21:59:39    135s] stdCell: 10435 single + 0 double + 0 multi
[05/06 21:59:39    135s] Total standard cell length = 37.2388 (mm), area = 0.1341 (mm^2)
[05/06 21:59:39    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.3M, EPOCH TIME: 1715047179.167826
[05/06 21:59:39    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 21:59:39    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 21:59:39    135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1880.3M, EPOCH TIME: 1715047179.168262
[05/06 21:59:39    135s] Max number of tech site patterns supported in site array is 256.
[05/06 21:59:39    135s] Core basic site is IBM13SITE
[05/06 21:59:39    135s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1882.3M, EPOCH TIME: 1715047179.197640
[05/06 21:59:39    135s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Create thread pool 0x7f8a198a6848.
[05/06 21:59:39    135s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 21:59:39    135s] After signature check, allow fast init is false, keep pre-filter is false.
[05/06 21:59:39    135s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/06 21:59:39    135s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.022, MEM:2010.3M, EPOCH TIME: 1715047179.219308
[05/06 21:59:39    135s] Use non-trimmed site array because memory saving is not enough.
[05/06 21:59:39    135s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/06 21:59:39    135s] SiteArray: use 1,536,000 bytes
[05/06 21:59:39    135s] SiteArray: current memory after site array memory allocation 2011.8M
[05/06 21:59:39    135s] SiteArray: FP blocked sites are writable
[05/06 21:59:39    135s] Estimated cell power/ground rail width = 0.618 um
[05/06 21:59:39    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 21:59:39    135s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2011.8M, EPOCH TIME: 1715047179.235826
[05/06 21:59:39    135s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.190, REAL:0.199, MEM:2011.8M, EPOCH TIME: 1715047179.435006
[05/06 21:59:39    135s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/06 21:59:39    135s] Atter site array init, number of instance map data is 0.
[05/06 21:59:39    135s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.280, REAL:0.287, MEM:2011.8M, EPOCH TIME: 1715047179.454984
[05/06 21:59:39    135s] 
[05/06 21:59:39    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 21:59:39    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.300, REAL:0.301, MEM:2011.8M, EPOCH TIME: 1715047179.469296
[05/06 21:59:39    135s] 
[05/06 21:59:39    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 21:59:39    135s] Average module density = 0.336.
[05/06 21:59:39    135s] Density for the design = 0.336.
[05/06 21:59:39    135s]        = stdcell_area 93097 sites (134060 um^2) / alloc_area 276750 sites (398520 um^2).
[05/06 21:59:39    135s] Pin Density = 0.1470.
[05/06 21:59:39    135s]             = total # of pins 40695 / total area 276750.
[05/06 21:59:39    135s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2011.8M, EPOCH TIME: 1715047179.494639
[05/06 21:59:39    135s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.008, MEM:2011.8M, EPOCH TIME: 1715047179.502589
[05/06 21:59:39    135s] OPERPROF: Starting pre-place ADS at level 1, MEM:2011.8M, EPOCH TIME: 1715047179.508575
[05/06 21:59:39    135s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2011.8M, EPOCH TIME: 1715047179.537344
[05/06 21:59:39    135s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2011.8M, EPOCH TIME: 1715047179.537519
[05/06 21:59:39    135s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2011.8M, EPOCH TIME: 1715047179.537635
[05/06 21:59:39    135s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2011.8M, EPOCH TIME: 1715047179.537690
[05/06 21:59:39    135s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2011.8M, EPOCH TIME: 1715047179.537733
[05/06 21:59:39    135s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.030, REAL:0.033, MEM:2013.8M, EPOCH TIME: 1715047179.571137
[05/06 21:59:39    135s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2013.8M, EPOCH TIME: 1715047179.571309
[05/06 21:59:39    135s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.007, MEM:2013.8M, EPOCH TIME: 1715047179.578353
[05/06 21:59:39    135s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.041, MEM:2013.8M, EPOCH TIME: 1715047179.578550
[05/06 21:59:39    135s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.042, MEM:2013.8M, EPOCH TIME: 1715047179.578907
[05/06 21:59:39    135s] ADSU 0.336 -> 0.339. site 276750.000 -> 274302.000. GS 28.800
[05/06 21:59:39    135s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.100, REAL:0.107, MEM:2013.8M, EPOCH TIME: 1715047179.615668
[05/06 21:59:39    135s] OPERPROF: Starting spMPad at level 1, MEM:2013.8M, EPOCH TIME: 1715047179.616572
[05/06 21:59:39    135s] OPERPROF:   Starting spContextMPad at level 2, MEM:2013.8M, EPOCH TIME: 1715047179.618501
[05/06 21:59:39    135s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2013.8M, EPOCH TIME: 1715047179.618661
[05/06 21:59:39    135s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:2013.8M, EPOCH TIME: 1715047179.618736
[05/06 21:59:39    135s] Initial padding reaches pin density 0.380 for top
[05/06 21:59:39    135s] InitPadU 0.339 -> 0.560 for top
[05/06 21:59:39    135s] 
[05/06 21:59:39    135s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2013.8M, EPOCH TIME: 1715047179.729301
[05/06 21:59:39    135s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.009, MEM:2013.8M, EPOCH TIME: 1715047179.738162
[05/06 21:59:39    135s] === lastAutoLevel = 8 
[05/06 21:59:39    135s] OPERPROF: Starting spInitNetWt at level 1, MEM:2013.8M, EPOCH TIME: 1715047179.772719
[05/06 21:59:39    135s] no activity file in design. spp won't run.
[05/06 21:59:39    135s] [spp] 0
[05/06 21:59:39    135s] [adp] 0:1:1:3
[05/06 21:59:43    139s] OPERPROF: Finished spInitNetWt at level 1, CPU:3.710, REAL:3.718, MEM:2042.9M, EPOCH TIME: 1715047183.490947
[05/06 21:59:43    139s] Clock gating cells determined by native netlist tracing.
[05/06 21:59:43    139s] no activity file in design. spp won't run.
[05/06 21:59:43    139s] no activity file in design. spp won't run.
[05/06 21:59:44    140s] OPERPROF: Starting npMain at level 1, MEM:2042.9M, EPOCH TIME: 1715047184.463277
[05/06 21:59:45    140s] OPERPROF:   Starting npPlace at level 2, MEM:2076.2M, EPOCH TIME: 1715047185.567669
[05/06 21:59:46    141s] Iteration  1: Total net bbox = 3.822e+05 (2.11e+05 1.71e+05)
[05/06 21:59:46    141s]               Est.  stn bbox = 4.144e+05 (2.30e+05 1.85e+05)
[05/06 21:59:46    141s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2085.2M
[05/06 21:59:46    141s] Iteration  2: Total net bbox = 3.822e+05 (2.11e+05 1.71e+05)
[05/06 21:59:46    141s]               Est.  stn bbox = 4.144e+05 (2.30e+05 1.85e+05)
[05/06 21:59:46    141s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2085.2M
[05/06 21:59:46    141s] exp_mt_sequential is set from setPlaceMode option to 1
[05/06 21:59:46    141s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/06 21:59:46    141s] place_exp_mt_interval set to default 32
[05/06 21:59:46    141s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/06 21:59:49    144s] Iteration  3: Total net bbox = 3.079e+05 (1.74e+05 1.34e+05)
[05/06 21:59:49    144s]               Est.  stn bbox = 3.640e+05 (2.03e+05 1.61e+05)
[05/06 21:59:49    144s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 2122.9M
[05/06 21:59:49    144s] Total number of setup views is 1.
[05/06 21:59:49    144s] Total number of active setup views is 1.
[05/06 21:59:49    144s] Active setup views:
[05/06 21:59:49    144s]     typical
[05/06 21:59:54    150s] Iteration  4: Total net bbox = 4.378e+05 (2.52e+05 1.86e+05)
[05/06 21:59:54    150s]               Est.  stn bbox = 5.147e+05 (2.94e+05 2.20e+05)
[05/06 21:59:54    150s]               cpu = 0:00:05.8 real = 0:00:05.0 mem = 2122.9M
[05/06 22:00:03    158s] Iteration  5: Total net bbox = 5.404e+05 (3.06e+05 2.34e+05)
[05/06 22:00:03    158s]               Est.  stn bbox = 6.400e+05 (3.58e+05 2.82e+05)
[05/06 22:00:03    158s]               cpu = 0:00:09.0 real = 0:00:09.0 mem = 2122.9M
[05/06 22:00:03    158s] OPERPROF:   Finished npPlace at level 2, CPU:18.330, REAL:18.320, MEM:2122.9M, EPOCH TIME: 1715047203.887446
[05/06 22:00:03    159s] OPERPROF: Finished npMain at level 1, CPU:18.480, REAL:19.463, MEM:2122.9M, EPOCH TIME: 1715047203.926694
[05/06 22:00:03    159s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2122.9M, EPOCH TIME: 1715047203.946026
[05/06 22:00:03    159s] *Info(CAP): clkGateAware moves 89 insts, mean move: 66.38 um, max move: 344.57 um
[05/06 22:00:03    159s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (79.36, 308.28) --> (406.53, 325.69)
[05/06 22:00:03    159s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.020, REAL:0.015, MEM:2122.9M, EPOCH TIME: 1715047203.961152
[05/06 22:00:03    159s] OPERPROF: Starting npMain at level 1, MEM:2122.9M, EPOCH TIME: 1715047203.966615
[05/06 22:00:04    159s] OPERPROF:   Starting npPlace at level 2, MEM:2122.9M, EPOCH TIME: 1715047204.151446
[05/06 22:00:16    171s] Iteration  6: Total net bbox = 5.528e+05 (3.13e+05 2.40e+05)
[05/06 22:00:16    171s]               Est.  stn bbox = 6.625e+05 (3.66e+05 2.96e+05)
[05/06 22:00:16    171s]               cpu = 0:00:12.6 real = 0:00:12.0 mem = 2143.2M
[05/06 22:00:16    171s] OPERPROF:   Finished npPlace at level 2, CPU:12.610, REAL:12.619, MEM:2143.2M, EPOCH TIME: 1715047216.770508
[05/06 22:00:16    171s] OPERPROF: Finished npMain at level 1, CPU:12.810, REAL:12.848, MEM:2143.2M, EPOCH TIME: 1715047216.814178
[05/06 22:00:16    171s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2143.2M, EPOCH TIME: 1715047216.818561
[05/06 22:00:16    171s] *Info(CAP): clkGateAware moves 89 insts, mean move: 72.62 um, max move: 280.43 um
[05/06 22:00:16    171s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (124.49, 309.46) --> (389.07, 325.31)
[05/06 22:00:16    171s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.006, MEM:2143.2M, EPOCH TIME: 1715047216.824286
[05/06 22:00:16    171s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2143.2M, EPOCH TIME: 1715047216.825832
[05/06 22:00:16    171s] Starting Early Global Route rough congestion estimation: mem = 2143.2M
[05/06 22:00:16    171s] (I)      ==================== Layers =====================
[05/06 22:00:16    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:16    171s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:00:16    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:16    171s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:00:16    171s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:00:16    171s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:00:16    171s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:00:16    171s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:00:16    171s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:00:16    171s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:00:16    171s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:00:16    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:16    171s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:00:16    171s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:00:16    171s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:00:16    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:16    171s] (I)      Started Import and model ( Curr Mem: 2143.19 MB )
[05/06 22:00:16    171s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:00:16    171s] (I)      == Non-default Options ==
[05/06 22:00:16    171s] (I)      Print mode                                         : 2
[05/06 22:00:16    171s] (I)      Stop if highly congested                           : false
[05/06 22:00:16    171s] (I)      Maximum routing layer                              : 3
[05/06 22:00:16    171s] (I)      Assign partition pins                              : false
[05/06 22:00:16    171s] (I)      Support large GCell                                : true
[05/06 22:00:16    171s] (I)      Number of threads                                  : 1
[05/06 22:00:16    171s] (I)      Number of rows per GCell                           : 11
[05/06 22:00:16    171s] (I)      Max num rows per GCell                             : 32
[05/06 22:00:16    171s] (I)      Method to set GCell size                           : row
[05/06 22:00:16    171s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:00:16    171s] (I)      Use row-based GCell size
[05/06 22:00:16    171s] (I)      Use row-based GCell align
[05/06 22:00:16    171s] (I)      layer 0 area = 89000
[05/06 22:00:16    171s] (I)      layer 1 area = 120000
[05/06 22:00:16    171s] (I)      layer 2 area = 120000
[05/06 22:00:16    171s] (I)      GCell unit size   : 3600
[05/06 22:00:16    171s] (I)      GCell multiplier  : 11
[05/06 22:00:16    171s] (I)      GCell row height  : 3600
[05/06 22:00:16    171s] (I)      Actual row height : 3600
[05/06 22:00:16    171s] (I)      GCell align ref   : 8400 8400
[05/06 22:00:16    171s] [NR-eGR] Track table information for default rule: 
[05/06 22:00:16    171s] [NR-eGR] M1 has single uniform track structure
[05/06 22:00:16    171s] [NR-eGR] M2 has single uniform track structure
[05/06 22:00:16    171s] [NR-eGR] M3 has single uniform track structure
[05/06 22:00:16    171s] [NR-eGR] MQ has single uniform track structure
[05/06 22:00:16    171s] [NR-eGR] MG has single uniform track structure
[05/06 22:00:16    171s] [NR-eGR] LY has single uniform track structure
[05/06 22:00:16    171s] [NR-eGR] E1 has single uniform track structure
[05/06 22:00:16    171s] [NR-eGR] MA has single uniform track structure
[05/06 22:00:16    171s] (I)      ============== Default via ===============
[05/06 22:00:16    171s] (I)      +---+------------------+-----------------+
[05/06 22:00:16    171s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:00:16    171s] (I)      +---+------------------+-----------------+
[05/06 22:00:16    171s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:00:16    171s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:00:16    171s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:00:16    171s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:00:16    171s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:00:16    171s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:00:16    171s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:00:16    171s] (I)      +---+------------------+-----------------+
[05/06 22:00:16    171s] [NR-eGR] Read 76335 PG shapes
[05/06 22:00:16    171s] [NR-eGR] Read 0 clock shapes
[05/06 22:00:16    171s] [NR-eGR] Read 0 other shapes
[05/06 22:00:16    171s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:00:16    171s] [NR-eGR] #Instance Blockages : 0
[05/06 22:00:16    171s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:00:16    171s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:00:16    171s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:00:16    171s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:00:16    171s] [NR-eGR] #Other Blockages    : 0
[05/06 22:00:16    171s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:00:16    171s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:00:16    172s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:00:16    172s] (I)      early_global_route_priority property id does not exist.
[05/06 22:00:16    172s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:00:16    172s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:00:16    172s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:00:16    172s] (I)      Number of ignored nets                =      0
[05/06 22:00:16    172s] (I)      Number of connected nets              =      0
[05/06 22:00:16    172s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:00:16    172s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:00:16    172s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:00:16    172s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:00:16    172s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:00:16    172s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:00:16    172s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:00:16    172s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:00:16    172s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:00:16    172s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:00:16    172s] (I)      Ndr track 0 does not exist
[05/06 22:00:16    172s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:00:16    172s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:00:16    172s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:00:16    172s] (I)      Site width          :   400  (dbu)
[05/06 22:00:16    172s] (I)      Row height          :  3600  (dbu)
[05/06 22:00:16    172s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:00:16    172s] (I)      GCell width         : 39600  (dbu)
[05/06 22:00:16    172s] (I)      GCell height        : 39600  (dbu)
[05/06 22:00:16    172s] (I)      Grid                :    20    15     3
[05/06 22:00:16    172s] (I)      Layer numbers       :     1     2     3
[05/06 22:00:16    172s] (I)      Vertical capacity   :     0 39600     0
[05/06 22:00:16    172s] (I)      Horizontal capacity :     0     0 39600
[05/06 22:00:16    172s] (I)      Default wire width  :   160   200   200
[05/06 22:00:16    172s] (I)      Default wire space  :   160   200   200
[05/06 22:00:16    172s] (I)      Default wire pitch  :   320   400   400
[05/06 22:00:16    172s] (I)      Default pitch size  :   320   400   400
[05/06 22:00:16    172s] (I)      First track coord   :   200   200   200
[05/06 22:00:16    172s] (I)      Num tracks per GCell: 123.75 99.00 99.00
[05/06 22:00:16    172s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:00:16    172s] (I)      Num of masks        :     1     1     1
[05/06 22:00:16    172s] (I)      Num of trim masks   :     0     0     0
[05/06 22:00:16    172s] (I)      --------------------------------------------------------
[05/06 22:00:16    172s] 
[05/06 22:00:16    172s] [NR-eGR] ============ Routing rule table ============
[05/06 22:00:16    172s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:00:16    172s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:00:16    172s] (I)                    Layer    2    3 
[05/06 22:00:16    172s] (I)                    Pitch  400  400 
[05/06 22:00:16    172s] (I)             #Used tracks    1    1 
[05/06 22:00:16    172s] (I)       #Fully used tracks    1    1 
[05/06 22:00:16    172s] [NR-eGR] ========================================
[05/06 22:00:16    172s] [NR-eGR] 
[05/06 22:00:16    172s] (I)      =============== Blocked Tracks ===============
[05/06 22:00:16    172s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:16    172s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:00:16    172s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:16    172s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:00:16    172s] (I)      |     2 |   28305 |    22911 |        80.94% |
[05/06 22:00:16    172s] (I)      |     3 |   27840 |     7803 |        28.03% |
[05/06 22:00:16    172s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:16    172s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2143.19 MB )
[05/06 22:00:16    172s] (I)      Reset routing kernel
[05/06 22:00:17    172s] (I)      numLocalWires=42938  numGlobalNetBranches=13322  numLocalNetBranches=8271
[05/06 22:00:17    172s] (I)      totalPins=40695  totalGlobalPin=13068 (32.11%)
[05/06 22:00:17    172s] (I)      total 2D Cap : 43983 = (22245 H, 21738 V)
[05/06 22:00:17    172s] (I)      
[05/06 22:00:17    172s] (I)      ============  Phase 1a Route ============
[05/06 22:00:17    172s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:00:17    172s] (I)      Usage: 15057 = (8201 H, 6856 V) = (36.87% H, 31.54% V) = (3.248e+05um H, 2.715e+05um V)
[05/06 22:00:17    172s] (I)      
[05/06 22:00:17    172s] (I)      ============  Phase 1b Route ============
[05/06 22:00:17    172s] (I)      Usage: 15150 = (8224 H, 6926 V) = (36.97% H, 31.86% V) = (3.257e+05um H, 2.743e+05um V)
[05/06 22:00:17    172s] (I)      eGR overflow: 25.62% H + 33.05% V
[05/06 22:00:17    172s] 
[05/06 22:00:17    172s] [NR-eGR] Overflow after Early Global Route 7.64% H + 11.96% V
[05/06 22:00:17    172s] Finished Early Global Route rough congestion estimation: mem = 2143.2M
[05/06 22:00:17    172s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.200, REAL:0.210, MEM:2143.2M, EPOCH TIME: 1715047217.035866
[05/06 22:00:17    172s] earlyGlobalRoute rough estimation gcell size 11 row height
[05/06 22:00:17    172s] OPERPROF: Starting CDPad at level 1, MEM:2143.2M, EPOCH TIME: 1715047217.037396
[05/06 22:00:17    172s] CDPadU 0.560 -> 0.623. R=0.339, N=10435, GS=39.600
[05/06 22:00:17    172s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.101, MEM:2143.2M, EPOCH TIME: 1715047217.138805
[05/06 22:00:17    172s] OPERPROF: Starting npMain at level 1, MEM:2143.2M, EPOCH TIME: 1715047217.143993
[05/06 22:00:17    172s] OPERPROF:   Starting npPlace at level 2, MEM:2143.2M, EPOCH TIME: 1715047217.292474
[05/06 22:00:17    172s] AB param 90.1% (9397/10435).
[05/06 22:00:17    172s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.081, MEM:2158.5M, EPOCH TIME: 1715047217.373179
[05/06 22:00:17    172s] OPERPROF: Finished npMain at level 1, CPU:0.270, REAL:0.270, MEM:2158.5M, EPOCH TIME: 1715047217.414211
[05/06 22:00:17    172s] Global placement CDP is working on the selected area.
[05/06 22:00:17    172s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047217.419502
[05/06 22:00:17    172s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047217.566495
[05/06 22:00:33    188s] OPERPROF:   Finished npPlace at level 2, CPU:15.620, REAL:15.569, MEM:2158.5M, EPOCH TIME: 1715047233.135162
[05/06 22:00:33    188s] OPERPROF: Finished npMain at level 1, CPU:15.800, REAL:15.755, MEM:2158.5M, EPOCH TIME: 1715047233.174945
[05/06 22:00:33    188s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047233.178161
[05/06 22:00:33    188s] *Info(CAP): clkGateAware moves 86 insts, mean move: 74.05 um, max move: 285.50 um
[05/06 22:00:33    188s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (83.42, 308.49) --> (366.28, 311.14)
[05/06 22:00:33    188s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047233.183853
[05/06 22:00:33    188s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047233.185368
[05/06 22:00:33    188s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:00:33    188s] (I)      ==================== Layers =====================
[05/06 22:00:33    188s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:33    188s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:00:33    188s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:33    188s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:00:33    188s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:00:33    188s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:00:33    188s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:00:33    188s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:00:33    188s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:00:33    188s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:00:33    188s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:00:33    188s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:33    188s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:00:33    188s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:00:33    188s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:00:33    188s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:33    188s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:00:33    188s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:00:33    188s] (I)      == Non-default Options ==
[05/06 22:00:33    188s] (I)      Print mode                                         : 2
[05/06 22:00:33    188s] (I)      Stop if highly congested                           : false
[05/06 22:00:33    188s] (I)      Maximum routing layer                              : 3
[05/06 22:00:33    188s] (I)      Assign partition pins                              : false
[05/06 22:00:33    188s] (I)      Support large GCell                                : true
[05/06 22:00:33    188s] (I)      Number of threads                                  : 1
[05/06 22:00:33    188s] (I)      Number of rows per GCell                           : 11
[05/06 22:00:33    188s] (I)      Max num rows per GCell                             : 32
[05/06 22:00:33    188s] (I)      Method to set GCell size                           : row
[05/06 22:00:33    188s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:00:33    188s] (I)      Use row-based GCell size
[05/06 22:00:33    188s] (I)      Use row-based GCell align
[05/06 22:00:33    188s] (I)      layer 0 area = 89000
[05/06 22:00:33    188s] (I)      layer 1 area = 120000
[05/06 22:00:33    188s] (I)      layer 2 area = 120000
[05/06 22:00:33    188s] (I)      GCell unit size   : 3600
[05/06 22:00:33    188s] (I)      GCell multiplier  : 11
[05/06 22:00:33    188s] (I)      GCell row height  : 3600
[05/06 22:00:33    188s] (I)      Actual row height : 3600
[05/06 22:00:33    188s] (I)      GCell align ref   : 8400 8400
[05/06 22:00:33    188s] [NR-eGR] Track table information for default rule: 
[05/06 22:00:33    188s] [NR-eGR] M1 has single uniform track structure
[05/06 22:00:33    188s] [NR-eGR] M2 has single uniform track structure
[05/06 22:00:33    188s] [NR-eGR] M3 has single uniform track structure
[05/06 22:00:33    188s] [NR-eGR] MQ has single uniform track structure
[05/06 22:00:33    188s] [NR-eGR] MG has single uniform track structure
[05/06 22:00:33    188s] [NR-eGR] LY has single uniform track structure
[05/06 22:00:33    188s] [NR-eGR] E1 has single uniform track structure
[05/06 22:00:33    188s] [NR-eGR] MA has single uniform track structure
[05/06 22:00:33    188s] (I)      ============== Default via ===============
[05/06 22:00:33    188s] (I)      +---+------------------+-----------------+
[05/06 22:00:33    188s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:00:33    188s] (I)      +---+------------------+-----------------+
[05/06 22:00:33    188s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:00:33    188s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:00:33    188s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:00:33    188s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:00:33    188s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:00:33    188s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:00:33    188s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:00:33    188s] (I)      +---+------------------+-----------------+
[05/06 22:00:33    188s] [NR-eGR] Read 76335 PG shapes
[05/06 22:00:33    188s] [NR-eGR] Read 0 clock shapes
[05/06 22:00:33    188s] [NR-eGR] Read 0 other shapes
[05/06 22:00:33    188s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:00:33    188s] [NR-eGR] #Instance Blockages : 0
[05/06 22:00:33    188s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:00:33    188s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:00:33    188s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:00:33    188s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:00:33    188s] [NR-eGR] #Other Blockages    : 0
[05/06 22:00:33    188s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:00:33    188s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:00:33    188s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:00:33    188s] (I)      early_global_route_priority property id does not exist.
[05/06 22:00:33    188s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:00:33    188s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:00:33    188s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:00:33    188s] (I)      Number of ignored nets                =      0
[05/06 22:00:33    188s] (I)      Number of connected nets              =      0
[05/06 22:00:33    188s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:00:33    188s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:00:33    188s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:00:33    188s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:00:33    188s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:00:33    188s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:00:33    188s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:00:33    188s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:00:33    188s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:00:33    188s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:00:33    188s] (I)      Ndr track 0 does not exist
[05/06 22:00:33    188s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:00:33    188s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:00:33    188s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:00:33    188s] (I)      Site width          :   400  (dbu)
[05/06 22:00:33    188s] (I)      Row height          :  3600  (dbu)
[05/06 22:00:33    188s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:00:33    188s] (I)      GCell width         : 39600  (dbu)
[05/06 22:00:33    188s] (I)      GCell height        : 39600  (dbu)
[05/06 22:00:33    188s] (I)      Grid                :    20    15     3
[05/06 22:00:33    188s] (I)      Layer numbers       :     1     2     3
[05/06 22:00:33    188s] (I)      Vertical capacity   :     0 39600     0
[05/06 22:00:33    188s] (I)      Horizontal capacity :     0     0 39600
[05/06 22:00:33    188s] (I)      Default wire width  :   160   200   200
[05/06 22:00:33    188s] (I)      Default wire space  :   160   200   200
[05/06 22:00:33    188s] (I)      Default wire pitch  :   320   400   400
[05/06 22:00:33    188s] (I)      Default pitch size  :   320   400   400
[05/06 22:00:33    188s] (I)      First track coord   :   200   200   200
[05/06 22:00:33    188s] (I)      Num tracks per GCell: 123.75 99.00 99.00
[05/06 22:00:33    188s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:00:33    188s] (I)      Num of masks        :     1     1     1
[05/06 22:00:33    188s] (I)      Num of trim masks   :     0     0     0
[05/06 22:00:33    188s] (I)      --------------------------------------------------------
[05/06 22:00:33    188s] 
[05/06 22:00:33    188s] [NR-eGR] ============ Routing rule table ============
[05/06 22:00:33    188s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:00:33    188s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:00:33    188s] (I)                    Layer    2    3 
[05/06 22:00:33    188s] (I)                    Pitch  400  400 
[05/06 22:00:33    188s] (I)             #Used tracks    1    1 
[05/06 22:00:33    188s] (I)       #Fully used tracks    1    1 
[05/06 22:00:33    188s] [NR-eGR] ========================================
[05/06 22:00:33    188s] [NR-eGR] 
[05/06 22:00:33    188s] (I)      =============== Blocked Tracks ===============
[05/06 22:00:33    188s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:33    188s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:00:33    188s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:33    188s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:00:33    188s] (I)      |     2 |   28305 |    22911 |        80.94% |
[05/06 22:00:33    188s] (I)      |     3 |   27840 |     7803 |        28.03% |
[05/06 22:00:33    188s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:33    188s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2158.48 MB )
[05/06 22:00:33    188s] (I)      Reset routing kernel
[05/06 22:00:33    188s] (I)      numLocalWires=40184  numGlobalNetBranches=12868  numLocalNetBranches=7394
[05/06 22:00:33    188s] (I)      totalPins=40695  totalGlobalPin=14912 (36.64%)
[05/06 22:00:33    188s] (I)      total 2D Cap : 43983 = (22245 H, 21738 V)
[05/06 22:00:33    188s] (I)      
[05/06 22:00:33    188s] (I)      ============  Phase 1a Route ============
[05/06 22:00:33    188s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:00:33    188s] (I)      Usage: 18320 = (10300 H, 8020 V) = (46.30% H, 36.89% V) = (4.079e+05um H, 3.176e+05um V)
[05/06 22:00:33    188s] (I)      
[05/06 22:00:33    188s] (I)      ============  Phase 1b Route ============
[05/06 22:00:33    188s] (I)      Usage: 18378 = (10309 H, 8069 V) = (46.34% H, 37.12% V) = (4.082e+05um H, 3.195e+05um V)
[05/06 22:00:33    188s] (I)      eGR overflow: 16.37% H + 17.45% V
[05/06 22:00:33    188s] 
[05/06 22:00:33    188s] [NR-eGR] Overflow after Early Global Route 6.64% H + 7.64% V
[05/06 22:00:33    188s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:00:33    188s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.210, REAL:0.203, MEM:2158.5M, EPOCH TIME: 1715047233.388861
[05/06 22:00:33    188s] earlyGlobalRoute rough estimation gcell size 11 row height
[05/06 22:00:33    188s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047233.390343
[05/06 22:00:33    188s] CDPadU 0.623 -> 0.670. R=0.339, N=10435, GS=39.600
[05/06 22:00:33    188s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.100, MEM:2158.5M, EPOCH TIME: 1715047233.490428
[05/06 22:00:33    188s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047233.495671
[05/06 22:00:33    188s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047233.646134
[05/06 22:00:33    188s] AB param 92.9% (9699/10435).
[05/06 22:00:33    188s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.081, MEM:2158.5M, EPOCH TIME: 1715047233.727624
[05/06 22:00:33    188s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.274, MEM:2158.5M, EPOCH TIME: 1715047233.769262
[05/06 22:00:33    188s] Global placement CDP is working on the selected area.
[05/06 22:00:33    188s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047233.774535
[05/06 22:00:33    189s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047233.920780
[05/06 22:00:51    206s] OPERPROF:   Finished npPlace at level 2, CPU:17.880, REAL:17.856, MEM:2158.5M, EPOCH TIME: 1715047251.776963
[05/06 22:00:51    206s] OPERPROF: Finished npMain at level 1, CPU:18.060, REAL:18.043, MEM:2158.5M, EPOCH TIME: 1715047251.817459
[05/06 22:00:51    206s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047251.820628
[05/06 22:00:51    206s] *Info(CAP): clkGateAware moves 89 insts, mean move: 72.00 um, max move: 371.78 um
[05/06 22:00:51    206s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (30.87, 289.60) --> (369.32, 322.94)
[05/06 22:00:51    206s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047251.826402
[05/06 22:00:51    206s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047251.827913
[05/06 22:00:51    206s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:00:51    206s] (I)      ==================== Layers =====================
[05/06 22:00:51    206s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:51    206s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:00:51    206s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:51    206s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:00:51    206s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:00:51    206s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:00:51    206s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:00:51    206s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:00:51    206s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:00:51    206s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:00:51    206s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:00:51    206s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:51    206s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:00:51    206s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:00:51    206s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:00:51    206s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:00:51    206s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:00:51    206s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:00:51    207s] (I)      == Non-default Options ==
[05/06 22:00:51    207s] (I)      Print mode                                         : 2
[05/06 22:00:51    207s] (I)      Stop if highly congested                           : false
[05/06 22:00:51    207s] (I)      Maximum routing layer                              : 3
[05/06 22:00:51    207s] (I)      Assign partition pins                              : false
[05/06 22:00:51    207s] (I)      Support large GCell                                : true
[05/06 22:00:51    207s] (I)      Number of threads                                  : 1
[05/06 22:00:51    207s] (I)      Number of rows per GCell                           : 11
[05/06 22:00:51    207s] (I)      Max num rows per GCell                             : 32
[05/06 22:00:51    207s] (I)      Method to set GCell size                           : row
[05/06 22:00:51    207s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:00:51    207s] (I)      Use row-based GCell size
[05/06 22:00:51    207s] (I)      Use row-based GCell align
[05/06 22:00:51    207s] (I)      layer 0 area = 89000
[05/06 22:00:51    207s] (I)      layer 1 area = 120000
[05/06 22:00:51    207s] (I)      layer 2 area = 120000
[05/06 22:00:51    207s] (I)      GCell unit size   : 3600
[05/06 22:00:51    207s] (I)      GCell multiplier  : 11
[05/06 22:00:51    207s] (I)      GCell row height  : 3600
[05/06 22:00:51    207s] (I)      Actual row height : 3600
[05/06 22:00:51    207s] (I)      GCell align ref   : 8400 8400
[05/06 22:00:51    207s] [NR-eGR] Track table information for default rule: 
[05/06 22:00:51    207s] [NR-eGR] M1 has single uniform track structure
[05/06 22:00:51    207s] [NR-eGR] M2 has single uniform track structure
[05/06 22:00:51    207s] [NR-eGR] M3 has single uniform track structure
[05/06 22:00:51    207s] [NR-eGR] MQ has single uniform track structure
[05/06 22:00:51    207s] [NR-eGR] MG has single uniform track structure
[05/06 22:00:51    207s] [NR-eGR] LY has single uniform track structure
[05/06 22:00:51    207s] [NR-eGR] E1 has single uniform track structure
[05/06 22:00:51    207s] [NR-eGR] MA has single uniform track structure
[05/06 22:00:51    207s] (I)      ============== Default via ===============
[05/06 22:00:51    207s] (I)      +---+------------------+-----------------+
[05/06 22:00:51    207s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:00:51    207s] (I)      +---+------------------+-----------------+
[05/06 22:00:51    207s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:00:51    207s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:00:51    207s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:00:51    207s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:00:51    207s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:00:51    207s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:00:51    207s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:00:51    207s] (I)      +---+------------------+-----------------+
[05/06 22:00:51    207s] [NR-eGR] Read 76335 PG shapes
[05/06 22:00:51    207s] [NR-eGR] Read 0 clock shapes
[05/06 22:00:51    207s] [NR-eGR] Read 0 other shapes
[05/06 22:00:51    207s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:00:51    207s] [NR-eGR] #Instance Blockages : 0
[05/06 22:00:51    207s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:00:51    207s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:00:51    207s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:00:51    207s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:00:51    207s] [NR-eGR] #Other Blockages    : 0
[05/06 22:00:51    207s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:00:51    207s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:00:51    207s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:00:51    207s] (I)      early_global_route_priority property id does not exist.
[05/06 22:00:51    207s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:00:51    207s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:00:51    207s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:00:51    207s] (I)      Number of ignored nets                =      0
[05/06 22:00:51    207s] (I)      Number of connected nets              =      0
[05/06 22:00:51    207s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:00:51    207s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:00:51    207s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:00:51    207s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:00:51    207s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:00:51    207s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:00:51    207s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:00:51    207s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:00:51    207s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:00:51    207s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:00:51    207s] (I)      Ndr track 0 does not exist
[05/06 22:00:51    207s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:00:51    207s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:00:51    207s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:00:51    207s] (I)      Site width          :   400  (dbu)
[05/06 22:00:51    207s] (I)      Row height          :  3600  (dbu)
[05/06 22:00:51    207s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:00:51    207s] (I)      GCell width         : 39600  (dbu)
[05/06 22:00:51    207s] (I)      GCell height        : 39600  (dbu)
[05/06 22:00:51    207s] (I)      Grid                :    20    15     3
[05/06 22:00:51    207s] (I)      Layer numbers       :     1     2     3
[05/06 22:00:51    207s] (I)      Vertical capacity   :     0 39600     0
[05/06 22:00:51    207s] (I)      Horizontal capacity :     0     0 39600
[05/06 22:00:51    207s] (I)      Default wire width  :   160   200   200
[05/06 22:00:51    207s] (I)      Default wire space  :   160   200   200
[05/06 22:00:51    207s] (I)      Default wire pitch  :   320   400   400
[05/06 22:00:51    207s] (I)      Default pitch size  :   320   400   400
[05/06 22:00:51    207s] (I)      First track coord   :   200   200   200
[05/06 22:00:51    207s] (I)      Num tracks per GCell: 123.75 99.00 99.00
[05/06 22:00:51    207s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:00:51    207s] (I)      Num of masks        :     1     1     1
[05/06 22:00:51    207s] (I)      Num of trim masks   :     0     0     0
[05/06 22:00:51    207s] (I)      --------------------------------------------------------
[05/06 22:00:51    207s] 
[05/06 22:00:51    207s] [NR-eGR] ============ Routing rule table ============
[05/06 22:00:51    207s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:00:51    207s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:00:51    207s] (I)                    Layer    2    3 
[05/06 22:00:51    207s] (I)                    Pitch  400  400 
[05/06 22:00:51    207s] (I)             #Used tracks    1    1 
[05/06 22:00:51    207s] (I)       #Fully used tracks    1    1 
[05/06 22:00:51    207s] [NR-eGR] ========================================
[05/06 22:00:51    207s] [NR-eGR] 
[05/06 22:00:51    207s] (I)      =============== Blocked Tracks ===============
[05/06 22:00:51    207s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:51    207s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:00:51    207s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:51    207s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:00:51    207s] (I)      |     2 |   28305 |    22911 |        80.94% |
[05/06 22:00:51    207s] (I)      |     3 |   27840 |     7803 |        28.03% |
[05/06 22:00:51    207s] (I)      +-------+---------+----------+---------------+
[05/06 22:00:51    207s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2158.48 MB )
[05/06 22:00:51    207s] (I)      Reset routing kernel
[05/06 22:00:51    207s] (I)      numLocalWires=39182  numGlobalNetBranches=12568  numLocalNetBranches=7160
[05/06 22:00:51    207s] (I)      totalPins=40695  totalGlobalPin=15583 (38.29%)
[05/06 22:00:52    207s] (I)      total 2D Cap : 43983 = (22245 H, 21738 V)
[05/06 22:00:52    207s] (I)      
[05/06 22:00:52    207s] (I)      ============  Phase 1a Route ============
[05/06 22:00:52    207s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:00:52    207s] (I)      Usage: 20729 = (12010 H, 8719 V) = (53.99% H, 40.11% V) = (4.756e+05um H, 3.453e+05um V)
[05/06 22:00:52    207s] (I)      
[05/06 22:00:52    207s] (I)      ============  Phase 1b Route ============
[05/06 22:00:52    207s] (I)      Usage: 20785 = (12035 H, 8750 V) = (54.10% H, 40.25% V) = (4.766e+05um H, 3.465e+05um V)
[05/06 22:00:52    207s] (I)      eGR overflow: 24.85% H + 28.52% V
[05/06 22:00:52    207s] 
[05/06 22:00:52    207s] [NR-eGR] Overflow after Early Global Route 9.63% H + 10.30% V
[05/06 22:00:52    207s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:00:52    207s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.210, REAL:0.207, MEM:2158.5M, EPOCH TIME: 1715047252.034780
[05/06 22:00:52    207s] earlyGlobalRoute rough estimation gcell size 11 row height
[05/06 22:00:52    207s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047252.036255
[05/06 22:00:52    207s] CDPadU 0.670 -> 0.720. R=0.339, N=10435, GS=39.600
[05/06 22:00:52    207s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.101, MEM:2158.5M, EPOCH TIME: 1715047252.137017
[05/06 22:00:52    207s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047252.142290
[05/06 22:00:52    207s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047252.292669
[05/06 22:00:52    207s] AB param 88.5% (9230/10435).
[05/06 22:00:52    207s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.082, MEM:2158.5M, EPOCH TIME: 1715047252.374344
[05/06 22:00:52    207s] OPERPROF: Finished npMain at level 1, CPU:0.270, REAL:0.273, MEM:2158.5M, EPOCH TIME: 1715047252.415757
[05/06 22:00:52    207s] Global placement CDP is working on the selected area.
[05/06 22:00:52    207s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047252.421076
[05/06 22:00:52    207s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047252.565294
[05/06 22:01:04    219s] OPERPROF:   Finished npPlace at level 2, CPU:11.490, REAL:11.448, MEM:2158.5M, EPOCH TIME: 1715047264.013231
[05/06 22:01:04    219s] OPERPROF: Finished npMain at level 1, CPU:11.670, REAL:11.632, MEM:2158.5M, EPOCH TIME: 1715047264.053368
[05/06 22:01:04    219s] Iteration  7: Total net bbox = 6.815e+05 (3.99e+05 2.83e+05)
[05/06 22:01:04    219s]               Est.  stn bbox = 8.111e+05 (4.67e+05 3.44e+05)
[05/06 22:01:04    219s]               cpu = 0:00:47.4 real = 0:00:48.0 mem = 2158.5M
[05/06 22:01:08    223s] 
[05/06 22:01:08    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 22:01:08    223s] TLC MultiMap info (StdDelay):
[05/06 22:01:08    223s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 22:01:08    223s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 22:01:08    223s]  Setting StdDelay to: 55.8ps
[05/06 22:01:08    223s] 
[05/06 22:01:08    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 22:01:08    224s] nrCritNet: 4.98% ( 541 / 10868 ) cutoffSlk: -509.5ps stdDelay: 55.8ps
[05/06 22:01:13    228s] nrCritNet: 2.00% ( 217 / 10868 ) cutoffSlk: -119.7ps stdDelay: 55.8ps
[05/06 22:01:13    228s] Iteration  8: Total net bbox = 6.866e+05 (4.02e+05 2.85e+05)
[05/06 22:01:13    228s]               Est.  stn bbox = 8.163e+05 (4.70e+05 3.46e+05)
[05/06 22:01:13    228s]               cpu = 0:00:09.2 real = 0:00:09.0 mem = 2158.5M
[05/06 22:01:13    228s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047273.326454
[05/06 22:01:13    228s] *Info(CAP): clkGateAware moves 89 insts, mean move: 78.96 um, max move: 415.23 um
[05/06 22:01:13    228s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (16.89, 261.89) --> (370.65, 323.36)
[05/06 22:01:13    228s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047273.332628
[05/06 22:01:13    228s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047273.337944
[05/06 22:01:13    228s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047273.493865
[05/06 22:01:23    238s] OPERPROF:   Finished npPlace at level 2, CPU:10.310, REAL:10.263, MEM:2158.5M, EPOCH TIME: 1715047283.756390
[05/06 22:01:23    238s] OPERPROF: Finished npMain at level 1, CPU:10.500, REAL:10.461, MEM:2158.5M, EPOCH TIME: 1715047283.799139
[05/06 22:01:23    238s] Legalizing MH Cells... 0 / 0 (level 5)
[05/06 22:01:23    238s] No instances found in the vector
[05/06 22:01:23    238s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2158.5M, DRC: 0)
[05/06 22:01:23    238s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:01:23    238s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047283.804175
[05/06 22:01:23    238s] *Info(CAP): clkGateAware moves 89 insts, mean move: 64.84 um, max move: 323.65 um
[05/06 22:01:23    238s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (123.12, 307.83) --> (428.75, 289.81)
[05/06 22:01:23    238s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047283.809998
[05/06 22:01:23    238s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047283.811574
[05/06 22:01:23    238s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:23    238s] (I)      ==================== Layers =====================
[05/06 22:01:23    238s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:23    238s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:01:23    238s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:23    238s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:01:23    238s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:01:23    238s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:01:23    238s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:01:23    238s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:01:23    238s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:01:23    238s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:01:23    238s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:01:23    238s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:23    238s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:01:23    238s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:01:23    238s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:01:23    238s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:23    238s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:01:23    238s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:01:23    239s] (I)      == Non-default Options ==
[05/06 22:01:23    239s] (I)      Print mode                                         : 2
[05/06 22:01:23    239s] (I)      Stop if highly congested                           : false
[05/06 22:01:23    239s] (I)      Maximum routing layer                              : 3
[05/06 22:01:23    239s] (I)      Assign partition pins                              : false
[05/06 22:01:23    239s] (I)      Support large GCell                                : true
[05/06 22:01:23    239s] (I)      Number of threads                                  : 1
[05/06 22:01:23    239s] (I)      Number of rows per GCell                           : 6
[05/06 22:01:23    239s] (I)      Max num rows per GCell                             : 32
[05/06 22:01:23    239s] (I)      Method to set GCell size                           : row
[05/06 22:01:23    239s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:01:23    239s] (I)      Use row-based GCell size
[05/06 22:01:23    239s] (I)      Use row-based GCell align
[05/06 22:01:23    239s] (I)      layer 0 area = 89000
[05/06 22:01:23    239s] (I)      layer 1 area = 120000
[05/06 22:01:23    239s] (I)      layer 2 area = 120000
[05/06 22:01:23    239s] (I)      GCell unit size   : 3600
[05/06 22:01:23    239s] (I)      GCell multiplier  : 6
[05/06 22:01:23    239s] (I)      GCell row height  : 3600
[05/06 22:01:23    239s] (I)      Actual row height : 3600
[05/06 22:01:23    239s] (I)      GCell align ref   : 8400 8400
[05/06 22:01:23    239s] [NR-eGR] Track table information for default rule: 
[05/06 22:01:23    239s] [NR-eGR] M1 has single uniform track structure
[05/06 22:01:23    239s] [NR-eGR] M2 has single uniform track structure
[05/06 22:01:23    239s] [NR-eGR] M3 has single uniform track structure
[05/06 22:01:23    239s] [NR-eGR] MQ has single uniform track structure
[05/06 22:01:23    239s] [NR-eGR] MG has single uniform track structure
[05/06 22:01:23    239s] [NR-eGR] LY has single uniform track structure
[05/06 22:01:23    239s] [NR-eGR] E1 has single uniform track structure
[05/06 22:01:23    239s] [NR-eGR] MA has single uniform track structure
[05/06 22:01:23    239s] (I)      ============== Default via ===============
[05/06 22:01:23    239s] (I)      +---+------------------+-----------------+
[05/06 22:01:23    239s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:01:23    239s] (I)      +---+------------------+-----------------+
[05/06 22:01:23    239s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:01:23    239s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:01:23    239s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:01:23    239s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:01:23    239s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:01:23    239s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:01:23    239s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:01:23    239s] (I)      +---+------------------+-----------------+
[05/06 22:01:23    239s] [NR-eGR] Read 76335 PG shapes
[05/06 22:01:23    239s] [NR-eGR] Read 0 clock shapes
[05/06 22:01:23    239s] [NR-eGR] Read 0 other shapes
[05/06 22:01:23    239s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:01:23    239s] [NR-eGR] #Instance Blockages : 0
[05/06 22:01:23    239s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:01:23    239s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:01:23    239s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:01:23    239s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:01:23    239s] [NR-eGR] #Other Blockages    : 0
[05/06 22:01:23    239s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:01:23    239s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:01:23    239s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:01:23    239s] (I)      early_global_route_priority property id does not exist.
[05/06 22:01:23    239s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:01:23    239s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:01:23    239s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:01:23    239s] (I)      Number of ignored nets                =      0
[05/06 22:01:23    239s] (I)      Number of connected nets              =      0
[05/06 22:01:23    239s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:01:23    239s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:01:23    239s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:01:23    239s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:01:23    239s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:01:23    239s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:01:23    239s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:01:23    239s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:01:23    239s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:01:23    239s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:01:23    239s] (I)      Ndr track 0 does not exist
[05/06 22:01:23    239s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:01:23    239s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:01:23    239s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:01:23    239s] (I)      Site width          :   400  (dbu)
[05/06 22:01:23    239s] (I)      Row height          :  3600  (dbu)
[05/06 22:01:23    239s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:01:23    239s] (I)      GCell width         : 21600  (dbu)
[05/06 22:01:23    239s] (I)      GCell height        : 21600  (dbu)
[05/06 22:01:23    239s] (I)      Grid                :    35    26     3
[05/06 22:01:23    239s] (I)      Layer numbers       :     1     2     3
[05/06 22:01:23    239s] (I)      Vertical capacity   :     0 21600     0
[05/06 22:01:23    239s] (I)      Horizontal capacity :     0     0 21600
[05/06 22:01:23    239s] (I)      Default wire width  :   160   200   200
[05/06 22:01:23    239s] (I)      Default wire space  :   160   200   200
[05/06 22:01:23    239s] (I)      Default wire pitch  :   320   400   400
[05/06 22:01:23    239s] (I)      Default pitch size  :   320   400   400
[05/06 22:01:23    239s] (I)      First track coord   :   200   200   200
[05/06 22:01:23    239s] (I)      Num tracks per GCell: 67.50 54.00 54.00
[05/06 22:01:23    239s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:01:23    239s] (I)      Num of masks        :     1     1     1
[05/06 22:01:23    239s] (I)      Num of trim masks   :     0     0     0
[05/06 22:01:23    239s] (I)      --------------------------------------------------------
[05/06 22:01:23    239s] 
[05/06 22:01:23    239s] [NR-eGR] ============ Routing rule table ============
[05/06 22:01:23    239s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:01:23    239s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:01:23    239s] (I)                    Layer    2    3 
[05/06 22:01:23    239s] (I)                    Pitch  400  400 
[05/06 22:01:23    239s] (I)             #Used tracks    1    1 
[05/06 22:01:23    239s] (I)       #Fully used tracks    1    1 
[05/06 22:01:23    239s] [NR-eGR] ========================================
[05/06 22:01:23    239s] [NR-eGR] 
[05/06 22:01:23    239s] (I)      =============== Blocked Tracks ===============
[05/06 22:01:23    239s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:23    239s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:01:23    239s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:23    239s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:01:23    239s] (I)      |     2 |   49062 |    42518 |        86.66% |
[05/06 22:01:23    239s] (I)      |     3 |   48720 |    13131 |        26.95% |
[05/06 22:01:23    239s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:23    239s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2158.48 MB )
[05/06 22:01:23    239s] (I)      Reset routing kernel
[05/06 22:01:23    239s] (I)      numLocalWires=31370  numGlobalNetBranches=10014  numLocalNetBranches=5904
[05/06 22:01:23    239s] (I)      totalPins=40695  totalGlobalPin=20256 (49.78%)
[05/06 22:01:23    239s] (I)      total 2D Cap : 75311 = (38305 H, 37006 V)
[05/06 22:01:23    239s] (I)      
[05/06 22:01:23    239s] (I)      ============  Phase 1a Route ============
[05/06 22:01:24    239s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:01:24    239s] (I)      Usage: 31653 = (16529 H, 15124 V) = (43.15% H, 40.87% V) = (3.570e+05um H, 3.267e+05um V)
[05/06 22:01:24    239s] (I)      
[05/06 22:01:24    239s] (I)      ============  Phase 1b Route ============
[05/06 22:01:24    239s] (I)      Usage: 31671 = (16543 H, 15128 V) = (43.19% H, 40.88% V) = (3.573e+05um H, 3.268e+05um V)
[05/06 22:01:24    239s] (I)      eGR overflow: 0.80% H + 7.86% V
[05/06 22:01:24    239s] 
[05/06 22:01:24    239s] [NR-eGR] Overflow after Early Global Route 0.22% H + 3.73% V
[05/06 22:01:24    239s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:24    239s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.230, REAL:0.219, MEM:2158.5M, EPOCH TIME: 1715047284.030915
[05/06 22:01:24    239s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/06 22:01:24    239s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047284.032380
[05/06 22:01:24    239s] CDPadU 0.720 -> 0.730. R=0.339, N=10435, GS=21.600
[05/06 22:01:24    239s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.105, MEM:2158.5M, EPOCH TIME: 1715047284.137260
[05/06 22:01:24    239s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047284.142501
[05/06 22:01:24    239s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047284.294174
[05/06 22:01:24    239s] AB param 53.4% (5569/10435).
[05/06 22:01:24    239s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.081, MEM:2158.5M, EPOCH TIME: 1715047284.375327
[05/06 22:01:24    239s] OPERPROF: Finished npMain at level 1, CPU:0.270, REAL:0.274, MEM:2158.5M, EPOCH TIME: 1715047284.416600
[05/06 22:01:24    239s] Global placement CDP is working on the selected area.
[05/06 22:01:24    239s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047284.422563
[05/06 22:01:24    239s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047284.545662
[05/06 22:01:28    243s] OPERPROF:   Finished npPlace at level 2, CPU:4.110, REAL:4.096, MEM:2158.5M, EPOCH TIME: 1715047288.641415
[05/06 22:01:28    243s] OPERPROF: Finished npMain at level 1, CPU:4.260, REAL:4.254, MEM:2158.5M, EPOCH TIME: 1715047288.676501
[05/06 22:01:28    243s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047288.680532
[05/06 22:01:28    243s] *Info(CAP): clkGateAware moves 61 insts, mean move: 48.74 um, max move: 225.69 um
[05/06 22:01:28    243s] *Info(CAP): max move on inst (u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate): (715.68, 343.50) --> (577.99, 431.49)
[05/06 22:01:28    243s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047288.686358
[05/06 22:01:28    243s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047288.687888
[05/06 22:01:28    243s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:28    243s] (I)      ==================== Layers =====================
[05/06 22:01:28    243s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:28    243s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:01:28    243s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:28    243s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:01:28    243s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:01:28    243s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:01:28    243s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:01:28    243s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:01:28    243s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:01:28    243s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:01:28    243s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:01:28    243s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:28    243s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:01:28    243s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:01:28    243s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:01:28    243s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:28    243s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:01:28    243s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:01:28    243s] (I)      == Non-default Options ==
[05/06 22:01:28    243s] (I)      Print mode                                         : 2
[05/06 22:01:28    243s] (I)      Stop if highly congested                           : false
[05/06 22:01:28    243s] (I)      Maximum routing layer                              : 3
[05/06 22:01:28    243s] (I)      Assign partition pins                              : false
[05/06 22:01:28    243s] (I)      Support large GCell                                : true
[05/06 22:01:28    243s] (I)      Number of threads                                  : 1
[05/06 22:01:28    243s] (I)      Number of rows per GCell                           : 6
[05/06 22:01:28    243s] (I)      Max num rows per GCell                             : 32
[05/06 22:01:28    243s] (I)      Method to set GCell size                           : row
[05/06 22:01:28    243s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:01:28    243s] (I)      Use row-based GCell size
[05/06 22:01:28    243s] (I)      Use row-based GCell align
[05/06 22:01:28    243s] (I)      layer 0 area = 89000
[05/06 22:01:28    243s] (I)      layer 1 area = 120000
[05/06 22:01:28    243s] (I)      layer 2 area = 120000
[05/06 22:01:28    243s] (I)      GCell unit size   : 3600
[05/06 22:01:28    243s] (I)      GCell multiplier  : 6
[05/06 22:01:28    243s] (I)      GCell row height  : 3600
[05/06 22:01:28    243s] (I)      Actual row height : 3600
[05/06 22:01:28    243s] (I)      GCell align ref   : 8400 8400
[05/06 22:01:28    243s] [NR-eGR] Track table information for default rule: 
[05/06 22:01:28    243s] [NR-eGR] M1 has single uniform track structure
[05/06 22:01:28    243s] [NR-eGR] M2 has single uniform track structure
[05/06 22:01:28    243s] [NR-eGR] M3 has single uniform track structure
[05/06 22:01:28    243s] [NR-eGR] MQ has single uniform track structure
[05/06 22:01:28    243s] [NR-eGR] MG has single uniform track structure
[05/06 22:01:28    243s] [NR-eGR] LY has single uniform track structure
[05/06 22:01:28    243s] [NR-eGR] E1 has single uniform track structure
[05/06 22:01:28    243s] [NR-eGR] MA has single uniform track structure
[05/06 22:01:28    243s] (I)      ============== Default via ===============
[05/06 22:01:28    243s] (I)      +---+------------------+-----------------+
[05/06 22:01:28    243s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:01:28    243s] (I)      +---+------------------+-----------------+
[05/06 22:01:28    243s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:01:28    243s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:01:28    243s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:01:28    243s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:01:28    243s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:01:28    243s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:01:28    243s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:01:28    243s] (I)      +---+------------------+-----------------+
[05/06 22:01:28    243s] [NR-eGR] Read 76335 PG shapes
[05/06 22:01:28    243s] [NR-eGR] Read 0 clock shapes
[05/06 22:01:28    243s] [NR-eGR] Read 0 other shapes
[05/06 22:01:28    243s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:01:28    243s] [NR-eGR] #Instance Blockages : 0
[05/06 22:01:28    243s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:01:28    243s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:01:28    243s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:01:28    243s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:01:28    243s] [NR-eGR] #Other Blockages    : 0
[05/06 22:01:28    243s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:01:28    243s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:01:28    244s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:01:28    244s] (I)      early_global_route_priority property id does not exist.
[05/06 22:01:28    244s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:01:28    244s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:01:28    244s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:01:28    244s] (I)      Number of ignored nets                =      0
[05/06 22:01:28    244s] (I)      Number of connected nets              =      0
[05/06 22:01:28    244s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:01:28    244s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:01:28    244s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:01:28    244s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:01:28    244s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:01:28    244s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:01:28    244s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:01:28    244s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:01:28    244s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:01:28    244s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:01:28    244s] (I)      Ndr track 0 does not exist
[05/06 22:01:28    244s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:01:28    244s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:01:28    244s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:01:28    244s] (I)      Site width          :   400  (dbu)
[05/06 22:01:28    244s] (I)      Row height          :  3600  (dbu)
[05/06 22:01:28    244s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:01:28    244s] (I)      GCell width         : 21600  (dbu)
[05/06 22:01:28    244s] (I)      GCell height        : 21600  (dbu)
[05/06 22:01:28    244s] (I)      Grid                :    35    26     3
[05/06 22:01:28    244s] (I)      Layer numbers       :     1     2     3
[05/06 22:01:28    244s] (I)      Vertical capacity   :     0 21600     0
[05/06 22:01:28    244s] (I)      Horizontal capacity :     0     0 21600
[05/06 22:01:28    244s] (I)      Default wire width  :   160   200   200
[05/06 22:01:28    244s] (I)      Default wire space  :   160   200   200
[05/06 22:01:28    244s] (I)      Default wire pitch  :   320   400   400
[05/06 22:01:28    244s] (I)      Default pitch size  :   320   400   400
[05/06 22:01:28    244s] (I)      First track coord   :   200   200   200
[05/06 22:01:28    244s] (I)      Num tracks per GCell: 67.50 54.00 54.00
[05/06 22:01:28    244s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:01:28    244s] (I)      Num of masks        :     1     1     1
[05/06 22:01:28    244s] (I)      Num of trim masks   :     0     0     0
[05/06 22:01:28    244s] (I)      --------------------------------------------------------
[05/06 22:01:28    244s] 
[05/06 22:01:28    244s] [NR-eGR] ============ Routing rule table ============
[05/06 22:01:28    244s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:01:28    244s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:01:28    244s] (I)                    Layer    2    3 
[05/06 22:01:28    244s] (I)                    Pitch  400  400 
[05/06 22:01:28    244s] (I)             #Used tracks    1    1 
[05/06 22:01:28    244s] (I)       #Fully used tracks    1    1 
[05/06 22:01:28    244s] [NR-eGR] ========================================
[05/06 22:01:28    244s] [NR-eGR] 
[05/06 22:01:28    244s] (I)      =============== Blocked Tracks ===============
[05/06 22:01:28    244s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:28    244s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:01:28    244s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:28    244s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:01:28    244s] (I)      |     2 |   49062 |    42518 |        86.66% |
[05/06 22:01:28    244s] (I)      |     3 |   48720 |    13131 |        26.95% |
[05/06 22:01:28    244s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:28    244s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2158.48 MB )
[05/06 22:01:28    244s] (I)      Reset routing kernel
[05/06 22:01:28    244s] (I)      numLocalWires=30891  numGlobalNetBranches=9873  numLocalNetBranches=5796
[05/06 22:01:28    244s] (I)      totalPins=40695  totalGlobalPin=20544 (50.48%)
[05/06 22:01:28    244s] (I)      total 2D Cap : 75311 = (38305 H, 37006 V)
[05/06 22:01:28    244s] (I)      
[05/06 22:01:28    244s] (I)      ============  Phase 1a Route ============
[05/06 22:01:28    244s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:01:28    244s] (I)      Usage: 31944 = (16624 H, 15320 V) = (43.40% H, 41.40% V) = (3.591e+05um H, 3.309e+05um V)
[05/06 22:01:28    244s] (I)      
[05/06 22:01:28    244s] (I)      ============  Phase 1b Route ============
[05/06 22:01:28    244s] (I)      Usage: 31962 = (16637 H, 15325 V) = (43.43% H, 41.41% V) = (3.594e+05um H, 3.310e+05um V)
[05/06 22:01:28    244s] (I)      eGR overflow: 0.81% H + 4.72% V
[05/06 22:01:28    244s] 
[05/06 22:01:28    244s] [NR-eGR] Overflow after Early Global Route 0.22% H + 1.87% V
[05/06 22:01:28    244s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:28    244s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.210, REAL:0.218, MEM:2158.5M, EPOCH TIME: 1715047288.906236
[05/06 22:01:28    244s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/06 22:01:28    244s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047288.907731
[05/06 22:01:29    244s] CDPadU 0.730 -> 0.740. R=0.339, N=10435, GS=21.600
[05/06 22:01:29    244s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.106, MEM:2158.5M, EPOCH TIME: 1715047289.013508
[05/06 22:01:29    244s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047289.018729
[05/06 22:01:29    244s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047289.168607
[05/06 22:01:29    244s] AB param 62.8% (6548/10435).
[05/06 22:01:29    244s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.083, MEM:2158.5M, EPOCH TIME: 1715047289.252057
[05/06 22:01:29    244s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.275, MEM:2158.5M, EPOCH TIME: 1715047289.293868
[05/06 22:01:29    244s] Global placement CDP is working on the selected area.
[05/06 22:01:29    244s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047289.299656
[05/06 22:01:29    244s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047289.429679
[05/06 22:01:33    248s] OPERPROF:   Finished npPlace at level 2, CPU:3.740, REAL:3.724, MEM:2158.5M, EPOCH TIME: 1715047293.153807
[05/06 22:01:33    248s] OPERPROF: Finished npMain at level 1, CPU:3.890, REAL:3.890, MEM:2158.5M, EPOCH TIME: 1715047293.189882
[05/06 22:01:33    248s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047293.193726
[05/06 22:01:33    248s] *Info(CAP): clkGateAware moves 58 insts, mean move: 42.90 um, max move: 247.84 um
[05/06 22:01:33    248s] *Info(CAP): max move on inst (u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate): (707.08, 333.97) --> (567.44, 442.16)
[05/06 22:01:33    248s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047293.199476
[05/06 22:01:33    248s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047293.201003
[05/06 22:01:33    248s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:33    248s] (I)      ==================== Layers =====================
[05/06 22:01:33    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:33    248s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:01:33    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:33    248s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:01:33    248s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:01:33    248s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:01:33    248s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:01:33    248s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:01:33    248s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:01:33    248s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:01:33    248s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:01:33    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:33    248s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:01:33    248s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:01:33    248s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:01:33    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:33    248s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:01:33    248s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:01:33    248s] (I)      == Non-default Options ==
[05/06 22:01:33    248s] (I)      Print mode                                         : 2
[05/06 22:01:33    248s] (I)      Stop if highly congested                           : false
[05/06 22:01:33    248s] (I)      Maximum routing layer                              : 3
[05/06 22:01:33    248s] (I)      Assign partition pins                              : false
[05/06 22:01:33    248s] (I)      Support large GCell                                : true
[05/06 22:01:33    248s] (I)      Number of threads                                  : 1
[05/06 22:01:33    248s] (I)      Number of rows per GCell                           : 6
[05/06 22:01:33    248s] (I)      Max num rows per GCell                             : 32
[05/06 22:01:33    248s] (I)      Method to set GCell size                           : row
[05/06 22:01:33    248s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:01:33    248s] (I)      Use row-based GCell size
[05/06 22:01:33    248s] (I)      Use row-based GCell align
[05/06 22:01:33    248s] (I)      layer 0 area = 89000
[05/06 22:01:33    248s] (I)      layer 1 area = 120000
[05/06 22:01:33    248s] (I)      layer 2 area = 120000
[05/06 22:01:33    248s] (I)      GCell unit size   : 3600
[05/06 22:01:33    248s] (I)      GCell multiplier  : 6
[05/06 22:01:33    248s] (I)      GCell row height  : 3600
[05/06 22:01:33    248s] (I)      Actual row height : 3600
[05/06 22:01:33    248s] (I)      GCell align ref   : 8400 8400
[05/06 22:01:33    248s] [NR-eGR] Track table information for default rule: 
[05/06 22:01:33    248s] [NR-eGR] M1 has single uniform track structure
[05/06 22:01:33    248s] [NR-eGR] M2 has single uniform track structure
[05/06 22:01:33    248s] [NR-eGR] M3 has single uniform track structure
[05/06 22:01:33    248s] [NR-eGR] MQ has single uniform track structure
[05/06 22:01:33    248s] [NR-eGR] MG has single uniform track structure
[05/06 22:01:33    248s] [NR-eGR] LY has single uniform track structure
[05/06 22:01:33    248s] [NR-eGR] E1 has single uniform track structure
[05/06 22:01:33    248s] [NR-eGR] MA has single uniform track structure
[05/06 22:01:33    248s] (I)      ============== Default via ===============
[05/06 22:01:33    248s] (I)      +---+------------------+-----------------+
[05/06 22:01:33    248s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:01:33    248s] (I)      +---+------------------+-----------------+
[05/06 22:01:33    248s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:01:33    248s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:01:33    248s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:01:33    248s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:01:33    248s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:01:33    248s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:01:33    248s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:01:33    248s] (I)      +---+------------------+-----------------+
[05/06 22:01:33    248s] [NR-eGR] Read 76335 PG shapes
[05/06 22:01:33    248s] [NR-eGR] Read 0 clock shapes
[05/06 22:01:33    248s] [NR-eGR] Read 0 other shapes
[05/06 22:01:33    248s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:01:33    248s] [NR-eGR] #Instance Blockages : 0
[05/06 22:01:33    248s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:01:33    248s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:01:33    248s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:01:33    248s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:01:33    248s] [NR-eGR] #Other Blockages    : 0
[05/06 22:01:33    248s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:01:33    248s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:01:33    248s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:01:33    248s] (I)      early_global_route_priority property id does not exist.
[05/06 22:01:33    248s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:01:33    248s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:01:33    248s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:01:33    248s] (I)      Number of ignored nets                =      0
[05/06 22:01:33    248s] (I)      Number of connected nets              =      0
[05/06 22:01:33    248s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:01:33    248s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:01:33    248s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:01:33    248s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:01:33    248s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:01:33    248s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:01:33    248s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:01:33    248s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:01:33    248s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:01:33    248s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:01:33    248s] (I)      Ndr track 0 does not exist
[05/06 22:01:33    248s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:01:33    248s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:01:33    248s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:01:33    248s] (I)      Site width          :   400  (dbu)
[05/06 22:01:33    248s] (I)      Row height          :  3600  (dbu)
[05/06 22:01:33    248s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:01:33    248s] (I)      GCell width         : 21600  (dbu)
[05/06 22:01:33    248s] (I)      GCell height        : 21600  (dbu)
[05/06 22:01:33    248s] (I)      Grid                :    35    26     3
[05/06 22:01:33    248s] (I)      Layer numbers       :     1     2     3
[05/06 22:01:33    248s] (I)      Vertical capacity   :     0 21600     0
[05/06 22:01:33    248s] (I)      Horizontal capacity :     0     0 21600
[05/06 22:01:33    248s] (I)      Default wire width  :   160   200   200
[05/06 22:01:33    248s] (I)      Default wire space  :   160   200   200
[05/06 22:01:33    248s] (I)      Default wire pitch  :   320   400   400
[05/06 22:01:33    248s] (I)      Default pitch size  :   320   400   400
[05/06 22:01:33    248s] (I)      First track coord   :   200   200   200
[05/06 22:01:33    248s] (I)      Num tracks per GCell: 67.50 54.00 54.00
[05/06 22:01:33    248s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:01:33    248s] (I)      Num of masks        :     1     1     1
[05/06 22:01:33    248s] (I)      Num of trim masks   :     0     0     0
[05/06 22:01:33    248s] (I)      --------------------------------------------------------
[05/06 22:01:33    248s] 
[05/06 22:01:33    248s] [NR-eGR] ============ Routing rule table ============
[05/06 22:01:33    248s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:01:33    248s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:01:33    248s] (I)                    Layer    2    3 
[05/06 22:01:33    248s] (I)                    Pitch  400  400 
[05/06 22:01:33    248s] (I)             #Used tracks    1    1 
[05/06 22:01:33    248s] (I)       #Fully used tracks    1    1 
[05/06 22:01:33    248s] [NR-eGR] ========================================
[05/06 22:01:33    248s] [NR-eGR] 
[05/06 22:01:33    248s] (I)      =============== Blocked Tracks ===============
[05/06 22:01:33    248s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:33    248s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:01:33    248s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:33    248s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:01:33    248s] (I)      |     2 |   49062 |    42518 |        86.66% |
[05/06 22:01:33    248s] (I)      |     3 |   48720 |    13131 |        26.95% |
[05/06 22:01:33    248s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:33    248s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2158.48 MB )
[05/06 22:01:33    248s] (I)      Reset routing kernel
[05/06 22:01:33    248s] (I)      numLocalWires=30969  numGlobalNetBranches=9910  numLocalNetBranches=5793
[05/06 22:01:33    248s] (I)      totalPins=40695  totalGlobalPin=20484 (50.34%)
[05/06 22:01:33    248s] (I)      total 2D Cap : 75311 = (38305 H, 37006 V)
[05/06 22:01:33    248s] (I)      
[05/06 22:01:33    248s] (I)      ============  Phase 1a Route ============
[05/06 22:01:33    248s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:01:33    248s] (I)      Usage: 32162 = (16718 H, 15444 V) = (43.64% H, 41.73% V) = (3.611e+05um H, 3.336e+05um V)
[05/06 22:01:33    248s] (I)      
[05/06 22:01:33    248s] (I)      ============  Phase 1b Route ============
[05/06 22:01:33    248s] (I)      Usage: 32177 = (16733 H, 15444 V) = (43.68% H, 41.73% V) = (3.614e+05um H, 3.336e+05um V)
[05/06 22:01:33    248s] (I)      eGR overflow: 0.93% H + 5.82% V
[05/06 22:01:33    248s] 
[05/06 22:01:33    248s] [NR-eGR] Overflow after Early Global Route 0.33% H + 2.52% V
[05/06 22:01:33    248s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:33    248s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.220, REAL:0.217, MEM:2158.5M, EPOCH TIME: 1715047293.417648
[05/06 22:01:33    248s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/06 22:01:33    248s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047293.419122
[05/06 22:01:33    248s] CDPadU 0.740 -> 0.744. R=0.339, N=10435, GS=21.600
[05/06 22:01:33    248s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.105, MEM:2158.5M, EPOCH TIME: 1715047293.524307
[05/06 22:01:33    248s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047293.529613
[05/06 22:01:33    248s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047293.681133
[05/06 22:01:33    248s] AB param 25.3% (2635/10435).
[05/06 22:01:33    248s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.084, MEM:2158.5M, EPOCH TIME: 1715047293.764702
[05/06 22:01:33    249s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.277, MEM:2158.5M, EPOCH TIME: 1715047293.806139
[05/06 22:01:33    249s] Global placement CDP is working on the selected area.
[05/06 22:01:33    249s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047293.812520
[05/06 22:01:33    249s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047293.920946
[05/06 22:01:35    251s] OPERPROF:   Finished npPlace at level 2, CPU:2.050, REAL:2.037, MEM:2158.5M, EPOCH TIME: 1715047295.957988
[05/06 22:01:35    251s] OPERPROF: Finished npMain at level 1, CPU:2.180, REAL:2.175, MEM:2158.5M, EPOCH TIME: 1715047295.987930
[05/06 22:01:36    251s] Iteration  9: Total net bbox = 6.212e+05 (3.30e+05 2.91e+05)
[05/06 22:01:36    251s]               Est.  stn bbox = 7.521e+05 (3.96e+05 3.56e+05)
[05/06 22:01:36    251s]               cpu = 0:00:22.8 real = 0:00:23.0 mem = 2158.5M
[05/06 22:01:40    255s] nrCritNet: 4.98% ( 541 / 10868 ) cutoffSlk: 28.6ps stdDelay: 55.8ps
[05/06 22:01:44    259s] nrCritNet: 0.00% ( 0 / 10868 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/06 22:01:44    260s] Iteration 10: Total net bbox = 6.257e+05 (3.33e+05 2.93e+05)
[05/06 22:01:44    260s]               Est.  stn bbox = 7.568e+05 (3.99e+05 3.58e+05)
[05/06 22:01:44    260s]               cpu = 0:00:08.8 real = 0:00:08.0 mem = 2158.5M
[05/06 22:01:44    260s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047304.837872
[05/06 22:01:44    260s] *Info(CAP): clkGateAware moves 62 insts, mean move: 53.03 um, max move: 137.00 um
[05/06 22:01:44    260s] *Info(CAP): max move on inst (gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate): (264.86, 178.34) --> (317.67, 94.16)
[05/06 22:01:44    260s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047304.843902
[05/06 22:01:44    260s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047304.849166
[05/06 22:01:45    260s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047305.007815
[05/06 22:01:57    272s] OPERPROF:   Finished npPlace at level 2, CPU:12.060, REAL:12.005, MEM:2158.5M, EPOCH TIME: 1715047317.012953
[05/06 22:01:57    272s] OPERPROF: Finished npMain at level 1, CPU:12.250, REAL:12.205, MEM:2158.5M, EPOCH TIME: 1715047317.054410
[05/06 22:01:57    272s] Legalizing MH Cells... 0 / 0 (level 6)
[05/06 22:01:57    272s] No instances found in the vector
[05/06 22:01:57    272s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2158.5M, DRC: 0)
[05/06 22:01:57    272s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:01:57    272s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047317.059928
[05/06 22:01:57    272s] *Info(CAP): clkGateAware moves 89 insts, mean move: 50.62 um, max move: 307.03 um
[05/06 22:01:57    272s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (135.01, 305.72) --> (423.14, 286.83)
[05/06 22:01:57    272s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047317.065601
[05/06 22:01:57    272s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047317.067124
[05/06 22:01:57    272s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:57    272s] (I)      ==================== Layers =====================
[05/06 22:01:57    272s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:57    272s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:01:57    272s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:57    272s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:01:57    272s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:01:57    272s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:01:57    272s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:01:57    272s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:01:57    272s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:01:57    272s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:01:57    272s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:01:57    272s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:57    272s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:01:57    272s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:01:57    272s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:01:57    272s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:01:57    272s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:01:57    272s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:01:57    272s] (I)      == Non-default Options ==
[05/06 22:01:57    272s] (I)      Print mode                                         : 2
[05/06 22:01:57    272s] (I)      Stop if highly congested                           : false
[05/06 22:01:57    272s] (I)      Maximum routing layer                              : 3
[05/06 22:01:57    272s] (I)      Assign partition pins                              : false
[05/06 22:01:57    272s] (I)      Support large GCell                                : true
[05/06 22:01:57    272s] (I)      Number of threads                                  : 1
[05/06 22:01:57    272s] (I)      Number of rows per GCell                           : 3
[05/06 22:01:57    272s] (I)      Max num rows per GCell                             : 32
[05/06 22:01:57    272s] (I)      Method to set GCell size                           : row
[05/06 22:01:57    272s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:01:57    272s] (I)      Use row-based GCell size
[05/06 22:01:57    272s] (I)      Use row-based GCell align
[05/06 22:01:57    272s] (I)      layer 0 area = 89000
[05/06 22:01:57    272s] (I)      layer 1 area = 120000
[05/06 22:01:57    272s] (I)      layer 2 area = 120000
[05/06 22:01:57    272s] (I)      GCell unit size   : 3600
[05/06 22:01:57    272s] (I)      GCell multiplier  : 3
[05/06 22:01:57    272s] (I)      GCell row height  : 3600
[05/06 22:01:57    272s] (I)      Actual row height : 3600
[05/06 22:01:57    272s] (I)      GCell align ref   : 8400 8400
[05/06 22:01:57    272s] [NR-eGR] Track table information for default rule: 
[05/06 22:01:57    272s] [NR-eGR] M1 has single uniform track structure
[05/06 22:01:57    272s] [NR-eGR] M2 has single uniform track structure
[05/06 22:01:57    272s] [NR-eGR] M3 has single uniform track structure
[05/06 22:01:57    272s] [NR-eGR] MQ has single uniform track structure
[05/06 22:01:57    272s] [NR-eGR] MG has single uniform track structure
[05/06 22:01:57    272s] [NR-eGR] LY has single uniform track structure
[05/06 22:01:57    272s] [NR-eGR] E1 has single uniform track structure
[05/06 22:01:57    272s] [NR-eGR] MA has single uniform track structure
[05/06 22:01:57    272s] (I)      ============== Default via ===============
[05/06 22:01:57    272s] (I)      +---+------------------+-----------------+
[05/06 22:01:57    272s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:01:57    272s] (I)      +---+------------------+-----------------+
[05/06 22:01:57    272s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:01:57    272s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:01:57    272s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:01:57    272s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:01:57    272s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:01:57    272s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:01:57    272s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:01:57    272s] (I)      +---+------------------+-----------------+
[05/06 22:01:57    272s] [NR-eGR] Read 76335 PG shapes
[05/06 22:01:57    272s] [NR-eGR] Read 0 clock shapes
[05/06 22:01:57    272s] [NR-eGR] Read 0 other shapes
[05/06 22:01:57    272s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:01:57    272s] [NR-eGR] #Instance Blockages : 0
[05/06 22:01:57    272s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:01:57    272s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:01:57    272s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:01:57    272s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:01:57    272s] [NR-eGR] #Other Blockages    : 0
[05/06 22:01:57    272s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:01:57    272s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:01:57    272s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:01:57    272s] (I)      early_global_route_priority property id does not exist.
[05/06 22:01:57    272s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:01:57    272s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:01:57    272s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:01:57    272s] (I)      Number of ignored nets                =      0
[05/06 22:01:57    272s] (I)      Number of connected nets              =      0
[05/06 22:01:57    272s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:01:57    272s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:01:57    272s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:01:57    272s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:01:57    272s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:01:57    272s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:01:57    272s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:01:57    272s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:01:57    272s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:01:57    272s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:01:57    272s] (I)      Ndr track 0 does not exist
[05/06 22:01:57    272s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:01:57    272s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:01:57    272s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:01:57    272s] (I)      Site width          :   400  (dbu)
[05/06 22:01:57    272s] (I)      Row height          :  3600  (dbu)
[05/06 22:01:57    272s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:01:57    272s] (I)      GCell width         : 10800  (dbu)
[05/06 22:01:57    272s] (I)      GCell height        : 10800  (dbu)
[05/06 22:01:57    272s] (I)      Grid                :    70    52     3
[05/06 22:01:57    272s] (I)      Layer numbers       :     1     2     3
[05/06 22:01:57    272s] (I)      Vertical capacity   :     0 10800     0
[05/06 22:01:57    272s] (I)      Horizontal capacity :     0     0 10800
[05/06 22:01:57    272s] (I)      Default wire width  :   160   200   200
[05/06 22:01:57    272s] (I)      Default wire space  :   160   200   200
[05/06 22:01:57    272s] (I)      Default wire pitch  :   320   400   400
[05/06 22:01:57    272s] (I)      Default pitch size  :   320   400   400
[05/06 22:01:57    272s] (I)      First track coord   :   200   200   200
[05/06 22:01:57    272s] (I)      Num tracks per GCell: 33.75 27.00 27.00
[05/06 22:01:57    272s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:01:57    272s] (I)      Num of masks        :     1     1     1
[05/06 22:01:57    272s] (I)      Num of trim masks   :     0     0     0
[05/06 22:01:57    272s] (I)      --------------------------------------------------------
[05/06 22:01:57    272s] 
[05/06 22:01:57    272s] [NR-eGR] ============ Routing rule table ============
[05/06 22:01:57    272s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:01:57    272s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:01:57    272s] (I)                    Layer    2    3 
[05/06 22:01:57    272s] (I)                    Pitch  400  400 
[05/06 22:01:57    272s] (I)             #Used tracks    1    1 
[05/06 22:01:57    272s] (I)       #Fully used tracks    1    1 
[05/06 22:01:57    272s] [NR-eGR] ========================================
[05/06 22:01:57    272s] [NR-eGR] 
[05/06 22:01:57    272s] (I)      =============== Blocked Tracks ===============
[05/06 22:01:57    272s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:57    272s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:01:57    272s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:57    272s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:01:57    272s] (I)      |     2 |   98124 |    83428 |        85.02% |
[05/06 22:01:57    272s] (I)      |     3 |   97440 |    24748 |        25.40% |
[05/06 22:01:57    272s] (I)      +-------+---------+----------+---------------+
[05/06 22:01:57    272s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2158.48 MB )
[05/06 22:01:57    272s] (I)      Reset routing kernel
[05/06 22:01:57    272s] (I)      numLocalWires=17183  numGlobalNetBranches=5813  numLocalNetBranches=2968
[05/06 22:01:57    272s] (I)      totalPins=40695  totalGlobalPin=29503 (72.50%)
[05/06 22:01:57    272s] (I)      total 2D Cap : 147588 = (75288 H, 72300 V)
[05/06 22:01:57    272s] (I)      
[05/06 22:01:57    272s] (I)      ============  Phase 1a Route ============
[05/06 22:01:57    272s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:01:57    272s] (I)      Usage: 67552 = (34949 H, 32603 V) = (46.42% H, 45.09% V) = (3.774e+05um H, 3.521e+05um V)
[05/06 22:01:57    272s] (I)      
[05/06 22:01:57    272s] (I)      ============  Phase 1b Route ============
[05/06 22:01:57    272s] (I)      Usage: 67589 = (34965 H, 32624 V) = (46.44% H, 45.12% V) = (3.776e+05um H, 3.523e+05um V)
[05/06 22:01:57    272s] (I)      eGR overflow: 0.99% H + 2.19% V
[05/06 22:01:57    272s] 
[05/06 22:01:57    272s] [NR-eGR] Overflow after Early Global Route 0.60% H + 1.26% V
[05/06 22:01:57    272s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:01:57    272s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.250, REAL:0.249, MEM:2158.5M, EPOCH TIME: 1715047317.315977
[05/06 22:01:57    272s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/06 22:01:57    272s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047317.317456
[05/06 22:01:57    272s] CDPadU 0.744 -> 0.774. R=0.339, N=10435, GS=10.800
[05/06 22:01:57    272s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.119, MEM:2158.5M, EPOCH TIME: 1715047317.436678
[05/06 22:01:57    272s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047317.441897
[05/06 22:01:57    272s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047317.590250
[05/06 22:01:57    272s] AB param 70.1% (7319/10435).
[05/06 22:01:57    272s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.094, MEM:2158.5M, EPOCH TIME: 1715047317.684209
[05/06 22:01:57    272s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.284, MEM:2158.5M, EPOCH TIME: 1715047317.725872
[05/06 22:01:57    272s] Global placement CDP is working on the selected area.
[05/06 22:01:57    272s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047317.731466
[05/06 22:01:57    273s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047317.865385
[05/06 22:02:00    276s] OPERPROF:   Finished npPlace at level 2, CPU:3.000, REAL:2.990, MEM:2158.5M, EPOCH TIME: 1715047320.855067
[05/06 22:02:00    276s] OPERPROF: Finished npMain at level 1, CPU:3.170, REAL:3.161, MEM:2158.5M, EPOCH TIME: 1715047320.892491
[05/06 22:02:00    276s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047320.896816
[05/06 22:02:00    276s] *Info(CAP): clkGateAware moves 74 insts, mean move: 34.95 um, max move: 116.60 um
[05/06 22:02:00    276s] *Info(CAP): max move on inst (u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate): (624.49, 392.06) --> (570.45, 454.62)
[05/06 22:02:00    276s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047320.902576
[05/06 22:02:00    276s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047320.904093
[05/06 22:02:00    276s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:02:00    276s] (I)      ==================== Layers =====================
[05/06 22:02:00    276s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:00    276s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:02:00    276s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:00    276s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:02:00    276s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:02:00    276s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:02:00    276s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:02:00    276s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:02:00    276s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:02:00    276s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:02:00    276s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:02:00    276s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:00    276s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:02:00    276s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:02:00    276s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:02:00    276s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:00    276s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:02:00    276s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:02:00    276s] (I)      == Non-default Options ==
[05/06 22:02:00    276s] (I)      Print mode                                         : 2
[05/06 22:02:00    276s] (I)      Stop if highly congested                           : false
[05/06 22:02:00    276s] (I)      Maximum routing layer                              : 3
[05/06 22:02:00    276s] (I)      Assign partition pins                              : false
[05/06 22:02:00    276s] (I)      Support large GCell                                : true
[05/06 22:02:00    276s] (I)      Number of threads                                  : 1
[05/06 22:02:00    276s] (I)      Number of rows per GCell                           : 3
[05/06 22:02:00    276s] (I)      Max num rows per GCell                             : 32
[05/06 22:02:00    276s] (I)      Method to set GCell size                           : row
[05/06 22:02:00    276s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:02:00    276s] (I)      Use row-based GCell size
[05/06 22:02:00    276s] (I)      Use row-based GCell align
[05/06 22:02:00    276s] (I)      layer 0 area = 89000
[05/06 22:02:00    276s] (I)      layer 1 area = 120000
[05/06 22:02:00    276s] (I)      layer 2 area = 120000
[05/06 22:02:00    276s] (I)      GCell unit size   : 3600
[05/06 22:02:00    276s] (I)      GCell multiplier  : 3
[05/06 22:02:00    276s] (I)      GCell row height  : 3600
[05/06 22:02:00    276s] (I)      Actual row height : 3600
[05/06 22:02:00    276s] (I)      GCell align ref   : 8400 8400
[05/06 22:02:00    276s] [NR-eGR] Track table information for default rule: 
[05/06 22:02:00    276s] [NR-eGR] M1 has single uniform track structure
[05/06 22:02:00    276s] [NR-eGR] M2 has single uniform track structure
[05/06 22:02:00    276s] [NR-eGR] M3 has single uniform track structure
[05/06 22:02:00    276s] [NR-eGR] MQ has single uniform track structure
[05/06 22:02:00    276s] [NR-eGR] MG has single uniform track structure
[05/06 22:02:00    276s] [NR-eGR] LY has single uniform track structure
[05/06 22:02:00    276s] [NR-eGR] E1 has single uniform track structure
[05/06 22:02:00    276s] [NR-eGR] MA has single uniform track structure
[05/06 22:02:00    276s] (I)      ============== Default via ===============
[05/06 22:02:00    276s] (I)      +---+------------------+-----------------+
[05/06 22:02:00    276s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:02:00    276s] (I)      +---+------------------+-----------------+
[05/06 22:02:00    276s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:02:00    276s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:02:00    276s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:02:00    276s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:02:00    276s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:02:00    276s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:02:00    276s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:02:00    276s] (I)      +---+------------------+-----------------+
[05/06 22:02:01    276s] [NR-eGR] Read 76335 PG shapes
[05/06 22:02:01    276s] [NR-eGR] Read 0 clock shapes
[05/06 22:02:01    276s] [NR-eGR] Read 0 other shapes
[05/06 22:02:01    276s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:02:01    276s] [NR-eGR] #Instance Blockages : 0
[05/06 22:02:01    276s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:02:01    276s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:02:01    276s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:02:01    276s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:02:01    276s] [NR-eGR] #Other Blockages    : 0
[05/06 22:02:01    276s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:02:01    276s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:02:01    276s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:02:01    276s] (I)      early_global_route_priority property id does not exist.
[05/06 22:02:01    276s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:02:01    276s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:02:01    276s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:02:01    276s] (I)      Number of ignored nets                =      0
[05/06 22:02:01    276s] (I)      Number of connected nets              =      0
[05/06 22:02:01    276s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:02:01    276s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:02:01    276s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:02:01    276s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:02:01    276s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:02:01    276s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:02:01    276s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:02:01    276s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:02:01    276s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:02:01    276s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:02:01    276s] (I)      Ndr track 0 does not exist
[05/06 22:02:01    276s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:02:01    276s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:02:01    276s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:02:01    276s] (I)      Site width          :   400  (dbu)
[05/06 22:02:01    276s] (I)      Row height          :  3600  (dbu)
[05/06 22:02:01    276s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:02:01    276s] (I)      GCell width         : 10800  (dbu)
[05/06 22:02:01    276s] (I)      GCell height        : 10800  (dbu)
[05/06 22:02:01    276s] (I)      Grid                :    70    52     3
[05/06 22:02:01    276s] (I)      Layer numbers       :     1     2     3
[05/06 22:02:01    276s] (I)      Vertical capacity   :     0 10800     0
[05/06 22:02:01    276s] (I)      Horizontal capacity :     0     0 10800
[05/06 22:02:01    276s] (I)      Default wire width  :   160   200   200
[05/06 22:02:01    276s] (I)      Default wire space  :   160   200   200
[05/06 22:02:01    276s] (I)      Default wire pitch  :   320   400   400
[05/06 22:02:01    276s] (I)      Default pitch size  :   320   400   400
[05/06 22:02:01    276s] (I)      First track coord   :   200   200   200
[05/06 22:02:01    276s] (I)      Num tracks per GCell: 33.75 27.00 27.00
[05/06 22:02:01    276s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:02:01    276s] (I)      Num of masks        :     1     1     1
[05/06 22:02:01    276s] (I)      Num of trim masks   :     0     0     0
[05/06 22:02:01    276s] (I)      --------------------------------------------------------
[05/06 22:02:01    276s] 
[05/06 22:02:01    276s] [NR-eGR] ============ Routing rule table ============
[05/06 22:02:01    276s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:02:01    276s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:02:01    276s] (I)                    Layer    2    3 
[05/06 22:02:01    276s] (I)                    Pitch  400  400 
[05/06 22:02:01    276s] (I)             #Used tracks    1    1 
[05/06 22:02:01    276s] (I)       #Fully used tracks    1    1 
[05/06 22:02:01    276s] [NR-eGR] ========================================
[05/06 22:02:01    276s] [NR-eGR] 
[05/06 22:02:01    276s] (I)      =============== Blocked Tracks ===============
[05/06 22:02:01    276s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:01    276s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:02:01    276s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:01    276s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:02:01    276s] (I)      |     2 |   98124 |    83428 |        85.02% |
[05/06 22:02:01    276s] (I)      |     3 |   97440 |    24748 |        25.40% |
[05/06 22:02:01    276s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:01    276s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2158.48 MB )
[05/06 22:02:01    276s] (I)      Reset routing kernel
[05/06 22:02:01    276s] (I)      numLocalWires=17385  numGlobalNetBranches=5848  numLocalNetBranches=3040
[05/06 22:02:01    276s] (I)      totalPins=40695  totalGlobalPin=29327 (72.07%)
[05/06 22:02:01    276s] (I)      total 2D Cap : 147588 = (75288 H, 72300 V)
[05/06 22:02:01    276s] (I)      
[05/06 22:02:01    276s] (I)      ============  Phase 1a Route ============
[05/06 22:02:01    276s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:02:01    276s] (I)      Usage: 67695 = (35039 H, 32656 V) = (46.54% H, 45.17% V) = (3.784e+05um H, 3.527e+05um V)
[05/06 22:02:01    276s] (I)      
[05/06 22:02:01    276s] (I)      ============  Phase 1b Route ============
[05/06 22:02:01    276s] (I)      Usage: 67719 = (35053 H, 32666 V) = (46.56% H, 45.18% V) = (3.786e+05um H, 3.528e+05um V)
[05/06 22:02:01    276s] (I)      eGR overflow: 0.70% H + 1.60% V
[05/06 22:02:01    276s] 
[05/06 22:02:01    276s] [NR-eGR] Overflow after Early Global Route 0.47% H + 0.80% V
[05/06 22:02:01    276s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:02:01    276s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.260, REAL:0.251, MEM:2158.5M, EPOCH TIME: 1715047321.155148
[05/06 22:02:01    276s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/06 22:02:01    276s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047321.156803
[05/06 22:02:01    276s] CDPadU 0.773 -> 0.801. R=0.339, N=10435, GS=10.800
[05/06 22:02:01    276s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.122, MEM:2158.5M, EPOCH TIME: 1715047321.279129
[05/06 22:02:01    276s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047321.284282
[05/06 22:02:01    276s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047321.436255
[05/06 22:02:01    276s] AB param 93.4% (9744/10435).
[05/06 22:02:01    276s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.100, MEM:2158.5M, EPOCH TIME: 1715047321.535799
[05/06 22:02:01    276s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.294, MEM:2158.5M, EPOCH TIME: 1715047321.577875
[05/06 22:02:01    276s] Global placement CDP is working on the selected area.
[05/06 22:02:01    276s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047321.583114
[05/06 22:02:01    276s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047321.729633
[05/06 22:02:07    283s] OPERPROF:   Finished npPlace at level 2, CPU:6.030, REAL:6.026, MEM:2158.5M, EPOCH TIME: 1715047327.755842
[05/06 22:02:07    283s] OPERPROF: Finished npMain at level 1, CPU:6.220, REAL:6.215, MEM:2158.5M, EPOCH TIME: 1715047327.797803
[05/06 22:02:07    283s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047327.801785
[05/06 22:02:07    283s] *Info(CAP): clkGateAware moves 85 insts, mean move: 46.37 um, max move: 225.87 um
[05/06 22:02:07    283s] *Info(CAP): max move on inst (u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate): (686.03, 353.72) --> (560.37, 453.94)
[05/06 22:02:07    283s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2158.5M, EPOCH TIME: 1715047327.807681
[05/06 22:02:07    283s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2158.5M, EPOCH TIME: 1715047327.809266
[05/06 22:02:07    283s] Starting Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:02:07    283s] (I)      ==================== Layers =====================
[05/06 22:02:07    283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:07    283s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:02:07    283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:07    283s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:02:07    283s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:02:07    283s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:02:07    283s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:02:07    283s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:02:07    283s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:02:07    283s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:02:07    283s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:02:07    283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:07    283s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:02:07    283s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:02:07    283s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:02:07    283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:07    283s] (I)      Started Import and model ( Curr Mem: 2158.48 MB )
[05/06 22:02:07    283s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:02:07    283s] (I)      == Non-default Options ==
[05/06 22:02:07    283s] (I)      Print mode                                         : 2
[05/06 22:02:07    283s] (I)      Stop if highly congested                           : false
[05/06 22:02:07    283s] (I)      Maximum routing layer                              : 3
[05/06 22:02:07    283s] (I)      Assign partition pins                              : false
[05/06 22:02:07    283s] (I)      Support large GCell                                : true
[05/06 22:02:07    283s] (I)      Number of threads                                  : 1
[05/06 22:02:07    283s] (I)      Number of rows per GCell                           : 3
[05/06 22:02:07    283s] (I)      Max num rows per GCell                             : 32
[05/06 22:02:07    283s] (I)      Method to set GCell size                           : row
[05/06 22:02:07    283s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:02:07    283s] (I)      Use row-based GCell size
[05/06 22:02:07    283s] (I)      Use row-based GCell align
[05/06 22:02:07    283s] (I)      layer 0 area = 89000
[05/06 22:02:07    283s] (I)      layer 1 area = 120000
[05/06 22:02:07    283s] (I)      layer 2 area = 120000
[05/06 22:02:07    283s] (I)      GCell unit size   : 3600
[05/06 22:02:07    283s] (I)      GCell multiplier  : 3
[05/06 22:02:07    283s] (I)      GCell row height  : 3600
[05/06 22:02:07    283s] (I)      Actual row height : 3600
[05/06 22:02:07    283s] (I)      GCell align ref   : 8400 8400
[05/06 22:02:07    283s] [NR-eGR] Track table information for default rule: 
[05/06 22:02:07    283s] [NR-eGR] M1 has single uniform track structure
[05/06 22:02:07    283s] [NR-eGR] M2 has single uniform track structure
[05/06 22:02:07    283s] [NR-eGR] M3 has single uniform track structure
[05/06 22:02:07    283s] [NR-eGR] MQ has single uniform track structure
[05/06 22:02:07    283s] [NR-eGR] MG has single uniform track structure
[05/06 22:02:07    283s] [NR-eGR] LY has single uniform track structure
[05/06 22:02:07    283s] [NR-eGR] E1 has single uniform track structure
[05/06 22:02:07    283s] [NR-eGR] MA has single uniform track structure
[05/06 22:02:07    283s] (I)      ============== Default via ===============
[05/06 22:02:07    283s] (I)      +---+------------------+-----------------+
[05/06 22:02:07    283s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:02:07    283s] (I)      +---+------------------+-----------------+
[05/06 22:02:07    283s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:02:07    283s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:02:07    283s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:02:07    283s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:02:07    283s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:02:07    283s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:02:07    283s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:02:07    283s] (I)      +---+------------------+-----------------+
[05/06 22:02:07    283s] [NR-eGR] Read 76335 PG shapes
[05/06 22:02:07    283s] [NR-eGR] Read 0 clock shapes
[05/06 22:02:07    283s] [NR-eGR] Read 0 other shapes
[05/06 22:02:07    283s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:02:07    283s] [NR-eGR] #Instance Blockages : 0
[05/06 22:02:07    283s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:02:07    283s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:02:07    283s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:02:07    283s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:02:07    283s] [NR-eGR] #Other Blockages    : 0
[05/06 22:02:07    283s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:02:07    283s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:02:07    283s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:02:07    283s] (I)      early_global_route_priority property id does not exist.
[05/06 22:02:07    283s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:02:07    283s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:02:07    283s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:02:07    283s] (I)      Number of ignored nets                =      0
[05/06 22:02:07    283s] (I)      Number of connected nets              =      0
[05/06 22:02:07    283s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:02:07    283s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:02:07    283s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:02:07    283s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:02:07    283s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:02:07    283s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:02:07    283s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:02:07    283s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:02:07    283s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:02:07    283s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:02:07    283s] (I)      Ndr track 0 does not exist
[05/06 22:02:07    283s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:02:07    283s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:02:07    283s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:02:07    283s] (I)      Site width          :   400  (dbu)
[05/06 22:02:07    283s] (I)      Row height          :  3600  (dbu)
[05/06 22:02:07    283s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:02:07    283s] (I)      GCell width         : 10800  (dbu)
[05/06 22:02:07    283s] (I)      GCell height        : 10800  (dbu)
[05/06 22:02:07    283s] (I)      Grid                :    70    52     3
[05/06 22:02:07    283s] (I)      Layer numbers       :     1     2     3
[05/06 22:02:07    283s] (I)      Vertical capacity   :     0 10800     0
[05/06 22:02:07    283s] (I)      Horizontal capacity :     0     0 10800
[05/06 22:02:07    283s] (I)      Default wire width  :   160   200   200
[05/06 22:02:07    283s] (I)      Default wire space  :   160   200   200
[05/06 22:02:07    283s] (I)      Default wire pitch  :   320   400   400
[05/06 22:02:07    283s] (I)      Default pitch size  :   320   400   400
[05/06 22:02:07    283s] (I)      First track coord   :   200   200   200
[05/06 22:02:07    283s] (I)      Num tracks per GCell: 33.75 27.00 27.00
[05/06 22:02:07    283s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:02:07    283s] (I)      Num of masks        :     1     1     1
[05/06 22:02:07    283s] (I)      Num of trim masks   :     0     0     0
[05/06 22:02:07    283s] (I)      --------------------------------------------------------
[05/06 22:02:07    283s] 
[05/06 22:02:07    283s] [NR-eGR] ============ Routing rule table ============
[05/06 22:02:07    283s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:02:07    283s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:02:07    283s] (I)                    Layer    2    3 
[05/06 22:02:07    283s] (I)                    Pitch  400  400 
[05/06 22:02:07    283s] (I)             #Used tracks    1    1 
[05/06 22:02:07    283s] (I)       #Fully used tracks    1    1 
[05/06 22:02:07    283s] [NR-eGR] ========================================
[05/06 22:02:07    283s] [NR-eGR] 
[05/06 22:02:07    283s] (I)      =============== Blocked Tracks ===============
[05/06 22:02:07    283s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:07    283s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:02:07    283s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:07    283s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:02:07    283s] (I)      |     2 |   98124 |    83428 |        85.02% |
[05/06 22:02:07    283s] (I)      |     3 |   97440 |    24748 |        25.40% |
[05/06 22:02:07    283s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:07    283s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2158.48 MB )
[05/06 22:02:07    283s] (I)      Reset routing kernel
[05/06 22:02:07    283s] (I)      numLocalWires=17109  numGlobalNetBranches=5720  numLocalNetBranches=3013
[05/06 22:02:07    283s] (I)      totalPins=40695  totalGlobalPin=29512 (72.52%)
[05/06 22:02:07    283s] (I)      total 2D Cap : 147588 = (75288 H, 72300 V)
[05/06 22:02:07    283s] (I)      
[05/06 22:02:07    283s] (I)      ============  Phase 1a Route ============
[05/06 22:02:08    283s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:02:08    283s] (I)      Usage: 69184 = (35540 H, 33644 V) = (47.21% H, 46.53% V) = (3.838e+05um H, 3.634e+05um V)
[05/06 22:02:08    283s] (I)      
[05/06 22:02:08    283s] (I)      ============  Phase 1b Route ============
[05/06 22:02:08    283s] (I)      Usage: 69238 = (35566 H, 33672 V) = (47.24% H, 46.57% V) = (3.841e+05um H, 3.637e+05um V)
[05/06 22:02:08    283s] (I)      eGR overflow: 0.66% H + 1.31% V
[05/06 22:02:08    283s] 
[05/06 22:02:08    283s] [NR-eGR] Overflow after Early Global Route 0.47% H + 0.93% V
[05/06 22:02:08    283s] Finished Early Global Route rough congestion estimation: mem = 2158.5M
[05/06 22:02:08    283s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.260, REAL:0.254, MEM:2158.5M, EPOCH TIME: 1715047328.063241
[05/06 22:02:08    283s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/06 22:02:08    283s] OPERPROF: Starting CDPad at level 1, MEM:2158.5M, EPOCH TIME: 1715047328.064700
[05/06 22:02:08    283s] CDPadU 0.801 -> 0.818. R=0.339, N=10435, GS=10.800
[05/06 22:02:08    283s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.119, MEM:2158.5M, EPOCH TIME: 1715047328.184191
[05/06 22:02:08    283s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047328.189357
[05/06 22:02:08    283s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047328.340201
[05/06 22:02:08    283s] AB param 68.0% (7101/10435).
[05/06 22:02:08    283s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.099, MEM:2158.5M, EPOCH TIME: 1715047328.439121
[05/06 22:02:08    283s] OPERPROF: Finished npMain at level 1, CPU:0.300, REAL:0.291, MEM:2158.5M, EPOCH TIME: 1715047328.480826
[05/06 22:02:08    283s] Global placement CDP is working on the selected area.
[05/06 22:02:08    283s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047328.486454
[05/06 22:02:08    283s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047328.620229
[05/06 22:02:10    286s] OPERPROF:   Finished npPlace at level 2, CPU:2.150, REAL:2.150, MEM:2158.5M, EPOCH TIME: 1715047330.770167
[05/06 22:02:10    286s] OPERPROF: Finished npMain at level 1, CPU:2.330, REAL:2.321, MEM:2158.5M, EPOCH TIME: 1715047330.807044
[05/06 22:02:10    286s] Iteration 11: Total net bbox = 6.538e+05 (3.43e+05 3.11e+05)
[05/06 22:02:10    286s]               Est.  stn bbox = 7.880e+05 (4.08e+05 3.80e+05)
[05/06 22:02:10    286s]               cpu = 0:00:26.1 real = 0:00:26.0 mem = 2158.5M
[05/06 22:02:14    290s] nrCritNet: 0.00% ( 0 / 10868 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/06 22:02:18    294s] nrCritNet: 0.00% ( 0 / 10868 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/06 22:02:18    294s] Iteration 12: Total net bbox = 6.538e+05 (3.43e+05 3.11e+05)
[05/06 22:02:18    294s]               Est.  stn bbox = 7.880e+05 (4.08e+05 3.80e+05)
[05/06 22:02:18    294s]               cpu = 0:00:08.1 real = 0:00:08.0 mem = 2158.5M
[05/06 22:02:18    294s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2158.5M, EPOCH TIME: 1715047338.975868
[05/06 22:02:18    294s] *Info(CAP): clkGateAware moves 66 insts, mean move: 29.83 um, max move: 95.07 um
[05/06 22:02:18    294s] *Info(CAP): max move on inst (u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate): (610.88, 410.62) --> (559.30, 454.11)
[05/06 22:02:18    294s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.007, MEM:2158.5M, EPOCH TIME: 1715047338.982443
[05/06 22:02:18    294s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 22:02:18    294s] No instances found in the vector
[05/06 22:02:18    294s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2158.5M, DRC: 0)
[05/06 22:02:18    294s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:02:18    294s] OPERPROF: Starting npMain at level 1, MEM:2158.5M, EPOCH TIME: 1715047338.987559
[05/06 22:02:19    294s] OPERPROF:   Starting npPlace at level 2, MEM:2158.5M, EPOCH TIME: 1715047339.141790
[05/06 22:02:33    309s] GP RA stats: MHOnly 0 nrInst 10435 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 22:02:37    312s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2178.5M, EPOCH TIME: 1715047357.242584
[05/06 22:02:37    312s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2178.5M, EPOCH TIME: 1715047357.242782
[05/06 22:02:37    312s] OPERPROF:   Finished npPlace at level 2, CPU:18.160, REAL:18.105, MEM:2178.5M, EPOCH TIME: 1715047357.247147
[05/06 22:02:37    312s] OPERPROF: Finished npMain at level 1, CPU:18.350, REAL:18.302, MEM:2162.5M, EPOCH TIME: 1715047357.289672
[05/06 22:02:37    312s] Iteration 13: Total net bbox = 6.642e+05 (3.45e+05 3.19e+05)
[05/06 22:02:37    312s]               Est.  stn bbox = 7.970e+05 (4.09e+05 3.88e+05)
[05/06 22:02:37    312s]               cpu = 0:00:18.4 real = 0:00:19.0 mem = 2162.5M
[05/06 22:02:37    312s] [adp] clock
[05/06 22:02:37    312s] [adp] weight, nr nets, wire length
[05/06 22:02:37    312s] [adp]      0       90  17759.252000
[05/06 22:02:37    312s] [adp] data
[05/06 22:02:37    312s] [adp] weight, nr nets, wire length
[05/06 22:02:37    312s] [adp]      0    10778  646404.074000
[05/06 22:02:37    312s] [adp] 0.000000|0.000000|0.000000
[05/06 22:02:37    312s] Iteration 14: Total net bbox = 6.642e+05 (3.45e+05 3.19e+05)
[05/06 22:02:37    312s]               Est.  stn bbox = 7.970e+05 (4.09e+05 3.88e+05)
[05/06 22:02:37    312s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2162.5M
[05/06 22:02:37    312s] *** cost = 6.642e+05 (3.45e+05 3.19e+05) (cpu for global=0:02:53) real=0:02:54***
[05/06 22:02:37    312s] Info: 89 clock gating cells identified, 89 (on average) moved 1157/13
[05/06 22:02:37    312s] Saved padding area to DB
[05/06 22:02:37    312s] All LLGs are deleted
[05/06 22:02:37    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:37    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:37    312s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.5M, EPOCH TIME: 1715047357.463815
[05/06 22:02:37    312s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2162.5M, EPOCH TIME: 1715047357.465235
[05/06 22:02:37    312s] Solver runtime cpu: 0:02:14 real: 0:02:14
[05/06 22:02:37    312s] Core Placement runtime cpu: 0:02:22 real: 0:02:21
[05/06 22:02:37    312s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/06 22:02:37    312s] Type 'man IMPSP-9025' for more detail.
[05/06 22:02:37    312s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2162.5M, EPOCH TIME: 1715047357.469694
[05/06 22:02:37    312s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2162.5M, EPOCH TIME: 1715047357.469871
[05/06 22:02:37    312s] Processing tracks to init pin-track alignment.
[05/06 22:02:37    312s] z: 2, totalTracks: 1
[05/06 22:02:37    312s] z: 4, totalTracks: 1
[05/06 22:02:37    312s] z: 6, totalTracks: 1
[05/06 22:02:37    312s] z: 8, totalTracks: 1
[05/06 22:02:37    312s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:02:37    312s] All LLGs are deleted
[05/06 22:02:37    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:37    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:37    312s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2162.5M, EPOCH TIME: 1715047357.489891
[05/06 22:02:37    312s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2162.5M, EPOCH TIME: 1715047357.490141
[05/06 22:02:37    312s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2162.5M, EPOCH TIME: 1715047357.496574
[05/06 22:02:37    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:37    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:37    312s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2162.5M, EPOCH TIME: 1715047357.498255
[05/06 22:02:37    312s] Max number of tech site patterns supported in site array is 256.
[05/06 22:02:37    312s] Core basic site is IBM13SITE
[05/06 22:02:37    312s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2162.5M, EPOCH TIME: 1715047357.527995
[05/06 22:02:37    312s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:02:37    312s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:02:37    312s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.022, MEM:2162.5M, EPOCH TIME: 1715047357.550175
[05/06 22:02:37    312s] Fast DP-INIT is on for default
[05/06 22:02:37    312s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:02:37    312s] Atter site array init, number of instance map data is 0.
[05/06 22:02:37    312s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.065, MEM:2162.5M, EPOCH TIME: 1715047357.563181
[05/06 22:02:37    312s] 
[05/06 22:02:37    312s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:02:37    312s] OPERPROF:       Starting CMU at level 4, MEM:2162.5M, EPOCH TIME: 1715047357.571118
[05/06 22:02:37    312s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.009, MEM:2162.5M, EPOCH TIME: 1715047357.580335
[05/06 22:02:37    312s] 
[05/06 22:02:37    312s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:02:37    312s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.089, MEM:2162.5M, EPOCH TIME: 1715047357.585955
[05/06 22:02:37    312s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2162.5M, EPOCH TIME: 1715047357.586109
[05/06 22:02:37    312s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2162.5M, EPOCH TIME: 1715047357.586400
[05/06 22:02:37    312s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2162.5MB).
[05/06 22:02:37    312s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.137, MEM:2162.5M, EPOCH TIME: 1715047357.606691
[05/06 22:02:37    312s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.137, MEM:2162.5M, EPOCH TIME: 1715047357.606753
[05/06 22:02:37    312s] TDRefine: refinePlace mode is spiral
[05/06 22:02:37    312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.1
[05/06 22:02:37    312s] OPERPROF: Starting RefinePlace at level 1, MEM:2162.5M, EPOCH TIME: 1715047357.606832
[05/06 22:02:37    312s] *** Starting refinePlace (0:05:13 mem=2162.5M) ***
[05/06 22:02:37    312s] Total net bbox length = 6.642e+05 (3.451e+05 3.191e+05) (ext = 7.283e+04)
[05/06 22:02:37    312s] 
[05/06 22:02:37    312s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:02:37    312s] # spcSbClkGt: 89
[05/06 22:02:37    312s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:02:37    312s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:02:37    312s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:02:37    312s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2162.5M, EPOCH TIME: 1715047357.660210
[05/06 22:02:37    312s] Starting refinePlace ...
[05/06 22:02:37    312s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:02:37    312s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:02:37    313s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2162.5M, EPOCH TIME: 1715047357.730339
[05/06 22:02:37    313s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:02:37    313s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2162.5M, EPOCH TIME: 1715047357.730491
[05/06 22:02:37    313s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2162.5M, EPOCH TIME: 1715047357.730808
[05/06 22:02:37    313s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2162.5M, EPOCH TIME: 1715047357.730871
[05/06 22:02:37    313s] DDP markSite nrRow 150 nrJob 150
[05/06 22:02:37    313s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.003, MEM:2162.5M, EPOCH TIME: 1715047357.733921
[05/06 22:02:37    313s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.004, MEM:2162.5M, EPOCH TIME: 1715047357.734093
[05/06 22:02:37    313s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2162.5M, EPOCH TIME: 1715047357.744175
[05/06 22:02:37    313s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2162.5M, EPOCH TIME: 1715047357.744288
[05/06 22:02:37    313s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.008, MEM:2162.5M, EPOCH TIME: 1715047357.752466
[05/06 22:02:37    313s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:02:37    313s]  ** Cut row section real time 0:00:00.0.
[05/06 22:02:37    313s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.009, MEM:2162.5M, EPOCH TIME: 1715047357.752714
[05/06 22:02:38    313s]   Spread Effort: high, standalone mode, useDDP on.
[05/06 22:02:38    313s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2162.5MB) @(0:05:13 - 0:05:13).
[05/06 22:02:38    313s] Move report: preRPlace moves 10435 insts, mean move: 0.37 um, max move: 7.25 um 
[05/06 22:02:38    313s] 	Max move on inst (gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_13_): (63.98, 8.72) --> (60.00, 12.00)
[05/06 22:02:38    313s] 	Length: 23 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFRXLTS
[05/06 22:02:38    313s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 22:02:38    313s] Placement tweakage begins.
[05/06 22:02:38    313s] wire length = 7.812e+05
[05/06 22:02:39    314s] wire length = 7.669e+05
[05/06 22:02:39    314s] Placement tweakage ends.
[05/06 22:02:39    314s] Move report: tweak moves 1642 insts, mean move: 7.75 um, max move: 47.60 um 
[05/06 22:02:39    314s] 	Max move on inst (u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate): (190.40, 487.20) --> (168.00, 462.00)
[05/06 22:02:39    314s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=2167.5MB) @(0:05:13 - 0:05:15).
[05/06 22:02:39    314s] 
[05/06 22:02:39    314s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:02:40    315s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:02:40    315s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:02:40    315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:02:40    315s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[05/06 22:02:40    315s] [CPU] RefinePlace/Commit (cpu=0:00:00.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:02:40    315s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2135.5MB) @(0:05:15 - 0:05:16).
[05/06 22:02:40    315s] Move report: Detail placement moves 10435 insts, mean move: 1.52 um, max move: 47.69 um 
[05/06 22:02:40    315s] 	Max move on inst (u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate): (190.49, 487.19) --> (168.00, 462.00)
[05/06 22:02:40    315s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2135.5MB
[05/06 22:02:40    315s] Statistics of distance of Instance movement in refine placement:
[05/06 22:02:40    315s]   maximum (X+Y) =        47.69 um
[05/06 22:02:40    315s]   inst (u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate) with max move: (190.493, 487.192) -> (168, 462)
[05/06 22:02:40    315s]   mean    (X+Y) =         1.52 um
[05/06 22:02:40    315s] Summary Report:
[05/06 22:02:40    315s] Instances move: 10435 (out of 10435 movable)
[05/06 22:02:40    315s] Instances flipped: 0
[05/06 22:02:40    315s] Mean displacement: 1.52 um
[05/06 22:02:40    315s] Max displacement: 47.69 um (Instance: u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate) (190.493, 487.192) -> (168, 462)
[05/06 22:02:40    315s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X2TS
[05/06 22:02:40    315s] Total instances moved : 10435
[05/06 22:02:40    315s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.030, REAL:3.026, MEM:2135.5M, EPOCH TIME: 1715047360.685949
[05/06 22:02:40    315s] Total net bbox length = 6.522e+05 (3.334e+05 3.189e+05) (ext = 7.262e+04)
[05/06 22:02:40    315s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2135.5MB
[05/06 22:02:40    315s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=2135.5MB) @(0:05:13 - 0:05:16).
[05/06 22:02:40    315s] *** Finished refinePlace (0:05:16 mem=2135.5M) ***
[05/06 22:02:40    315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.1
[05/06 22:02:40    315s] OPERPROF: Finished RefinePlace at level 1, CPU:3.090, REAL:3.091, MEM:2135.5M, EPOCH TIME: 1715047360.698177
[05/06 22:02:40    315s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2135.5M, EPOCH TIME: 1715047360.698251
[05/06 22:02:40    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10435).
[05/06 22:02:40    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] All LLGs are deleted
[05/06 22:02:40    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2135.5M, EPOCH TIME: 1715047360.724459
[05/06 22:02:40    316s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2135.5M, EPOCH TIME: 1715047360.724703
[05/06 22:02:40    316s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:2124.5M, EPOCH TIME: 1715047360.732698
[05/06 22:02:40    316s] *** End of Placement (cpu=0:03:06, real=0:03:07, mem=2124.5M) ***
[05/06 22:02:40    316s] Processing tracks to init pin-track alignment.
[05/06 22:02:40    316s] z: 2, totalTracks: 1
[05/06 22:02:40    316s] z: 4, totalTracks: 1
[05/06 22:02:40    316s] z: 6, totalTracks: 1
[05/06 22:02:40    316s] z: 8, totalTracks: 1
[05/06 22:02:40    316s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:02:40    316s] All LLGs are deleted
[05/06 22:02:40    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2124.5M, EPOCH TIME: 1715047360.754926
[05/06 22:02:40    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2124.5M, EPOCH TIME: 1715047360.755181
[05/06 22:02:40    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2124.5M, EPOCH TIME: 1715047360.759977
[05/06 22:02:40    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2124.5M, EPOCH TIME: 1715047360.760359
[05/06 22:02:40    316s] Max number of tech site patterns supported in site array is 256.
[05/06 22:02:40    316s] Core basic site is IBM13SITE
[05/06 22:02:40    316s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2124.5M, EPOCH TIME: 1715047360.791074
[05/06 22:02:40    316s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:02:40    316s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:02:40    316s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.021, MEM:2124.5M, EPOCH TIME: 1715047360.811982
[05/06 22:02:40    316s] Fast DP-INIT is on for default
[05/06 22:02:40    316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:02:40    316s] Atter site array init, number of instance map data is 0.
[05/06 22:02:40    316s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2124.5M, EPOCH TIME: 1715047360.825098
[05/06 22:02:40    316s] 
[05/06 22:02:40    316s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:02:40    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.076, MEM:2124.5M, EPOCH TIME: 1715047360.835952
[05/06 22:02:40    316s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2124.5M, EPOCH TIME: 1715047360.846926
[05/06 22:02:40    316s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2124.5M, EPOCH TIME: 1715047360.853636
[05/06 22:02:40    316s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.008, MEM:2140.5M, EPOCH TIME: 1715047360.861247
[05/06 22:02:40    316s] default core: bins with density > 0.750 =  1.59 % ( 5 / 315 )
[05/06 22:02:40    316s] Density distribution unevenness ratio = 24.029%
[05/06 22:02:40    316s] Density distribution unevenness ratio (U70) = 0.475%
[05/06 22:02:40    316s] Density distribution unevenness ratio (U80) = 0.043%
[05/06 22:02:40    316s] Density distribution unevenness ratio (U90) = 0.000%
[05/06 22:02:40    316s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.015, MEM:2140.5M, EPOCH TIME: 1715047360.861490
[05/06 22:02:40    316s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2140.5M, EPOCH TIME: 1715047360.861549
[05/06 22:02:40    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] All LLGs are deleted
[05/06 22:02:40    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:40    316s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2140.5M, EPOCH TIME: 1715047360.881577
[05/06 22:02:40    316s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2140.5M, EPOCH TIME: 1715047360.881846
[05/06 22:02:40    316s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.024, MEM:2140.5M, EPOCH TIME: 1715047360.885529
[05/06 22:02:40    316s] *** Free Virtual Timing Model ...(mem=2140.5M)
[05/06 22:02:41    316s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 22:02:41    316s] Set Using Default Delay Limit as 101.
[05/06 22:02:41    316s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 22:02:41    316s] Set Default Net Delay as 0 ps.
[05/06 22:02:41    316s] Set Default Net Load as 0 pF. 
[05/06 22:02:41    316s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 22:02:42    317s] Effort level <high> specified for reg2reg_tmp.13976 path_group
[05/06 22:02:42    317s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:02:42    317s] #################################################################################
[05/06 22:02:42    317s] # Design Stage: PreRoute
[05/06 22:02:42    317s] # Design Name: ibex_top
[05/06 22:02:42    317s] # Design Mode: 130nm
[05/06 22:02:42    317s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:02:42    317s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:02:42    317s] # Signoff Settings: SI Off 
[05/06 22:02:42    317s] #################################################################################
[05/06 22:02:42    317s] Calculate delays in Single mode...
[05/06 22:02:42    318s] Topological Sorting (REAL = 0:00:00.0, MEM = 2132.5M, InitMEM = 2132.5M)
[05/06 22:02:42    318s] Start delay calculation (fullDC) (1 T). (MEM=2132.46)
[05/06 22:02:42    318s] End AAE Lib Interpolated Model. (MEM=2132.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:02:45    320s] Total number of fetched objects 12622
[05/06 22:02:45    320s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:02:45    320s] End delay calculation. (MEM=2173.69 CPU=0:00:02.2 REAL=0:00:02.0)
[05/06 22:02:45    320s] End delay calculation (fullDC). (MEM=2173.69 CPU=0:00:02.7 REAL=0:00:03.0)
[05/06 22:02:45    320s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 2173.7M) ***
[05/06 22:02:47    322s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 22:02:47    322s] Set Using Default Delay Limit as 1000.
[05/06 22:02:47    322s] Set Default Net Delay as 1000 ps.
[05/06 22:02:47    322s] Set Default Net Load as 0.5 pF. 
[05/06 22:02:47    322s] Info: Disable timing driven in postCTS congRepair.
[05/06 22:02:47    322s] 
[05/06 22:02:47    322s] Starting congRepair ...
[05/06 22:02:47    322s] User Input Parameters:
[05/06 22:02:47    322s] - Congestion Driven    : On
[05/06 22:02:47    322s] - Timing Driven        : Off
[05/06 22:02:47    322s] - Area-Violation Based : On
[05/06 22:02:47    322s] - Start Rollback Level : -5
[05/06 22:02:47    322s] - Legalized            : On
[05/06 22:02:47    322s] - Window Based         : Off
[05/06 22:02:47    322s] - eDen incr mode       : Off
[05/06 22:02:47    322s] - Small incr mode      : Off
[05/06 22:02:47    322s] 
[05/06 22:02:47    322s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2164.2M, EPOCH TIME: 1715047367.289516
[05/06 22:02:47    322s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.061, MEM:2164.2M, EPOCH TIME: 1715047367.350307
[05/06 22:02:47    322s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2164.2M, EPOCH TIME: 1715047367.350477
[05/06 22:02:47    322s] Starting Early Global Route congestion estimation: mem = 2164.2M
[05/06 22:02:47    322s] (I)      ==================== Layers =====================
[05/06 22:02:47    322s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:47    322s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:02:47    322s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:47    322s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:02:47    322s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:02:47    322s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:02:47    322s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:02:47    322s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:02:47    322s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:02:47    322s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:02:47    322s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:02:47    322s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:47    322s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:02:47    322s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:02:47    322s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:02:47    322s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:02:47    322s] (I)      Started Import and model ( Curr Mem: 2164.18 MB )
[05/06 22:02:47    322s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:02:47    322s] (I)      == Non-default Options ==
[05/06 22:02:47    322s] (I)      Maximum routing layer                              : 3
[05/06 22:02:47    322s] (I)      Number of threads                                  : 1
[05/06 22:02:47    322s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:02:47    322s] (I)      Method to set GCell size                           : row
[05/06 22:02:47    322s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:02:47    322s] (I)      Use row-based GCell size
[05/06 22:02:47    322s] (I)      Use row-based GCell align
[05/06 22:02:47    322s] (I)      layer 0 area = 89000
[05/06 22:02:47    322s] (I)      layer 1 area = 120000
[05/06 22:02:47    322s] (I)      layer 2 area = 120000
[05/06 22:02:47    322s] (I)      GCell unit size   : 3600
[05/06 22:02:47    322s] (I)      GCell multiplier  : 1
[05/06 22:02:47    322s] (I)      GCell row height  : 3600
[05/06 22:02:47    322s] (I)      Actual row height : 3600
[05/06 22:02:47    322s] (I)      GCell align ref   : 8400 8400
[05/06 22:02:47    322s] [NR-eGR] Track table information for default rule: 
[05/06 22:02:47    322s] [NR-eGR] M1 has single uniform track structure
[05/06 22:02:47    322s] [NR-eGR] M2 has single uniform track structure
[05/06 22:02:47    322s] [NR-eGR] M3 has single uniform track structure
[05/06 22:02:47    322s] [NR-eGR] MQ has single uniform track structure
[05/06 22:02:47    322s] [NR-eGR] MG has single uniform track structure
[05/06 22:02:47    322s] [NR-eGR] LY has single uniform track structure
[05/06 22:02:47    322s] [NR-eGR] E1 has single uniform track structure
[05/06 22:02:47    322s] [NR-eGR] MA has single uniform track structure
[05/06 22:02:47    322s] (I)      ============== Default via ===============
[05/06 22:02:47    322s] (I)      +---+------------------+-----------------+
[05/06 22:02:47    322s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:02:47    322s] (I)      +---+------------------+-----------------+
[05/06 22:02:47    322s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:02:47    322s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:02:47    322s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:02:47    322s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:02:47    322s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:02:47    322s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:02:47    322s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:02:47    322s] (I)      +---+------------------+-----------------+
[05/06 22:02:47    322s] [NR-eGR] Read 76335 PG shapes
[05/06 22:02:47    322s] [NR-eGR] Read 0 clock shapes
[05/06 22:02:47    322s] [NR-eGR] Read 0 other shapes
[05/06 22:02:47    322s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:02:47    322s] [NR-eGR] #Instance Blockages : 0
[05/06 22:02:47    322s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:02:47    322s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:02:47    322s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:02:47    322s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:02:47    322s] [NR-eGR] #Other Blockages    : 0
[05/06 22:02:47    322s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:02:47    322s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:02:47    322s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:02:47    322s] (I)      early_global_route_priority property id does not exist.
[05/06 22:02:47    322s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:02:47    322s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:02:47    322s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:02:47    322s] (I)      Number of ignored nets                =      0
[05/06 22:02:47    322s] (I)      Number of connected nets              =      0
[05/06 22:02:47    322s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:02:47    322s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:02:47    322s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:02:47    322s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:02:47    322s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:02:47    322s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:02:47    322s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:02:47    322s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:02:47    322s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:02:47    322s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:02:47    322s] (I)      Ndr track 0 does not exist
[05/06 22:02:47    322s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:02:47    322s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:02:47    322s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:02:47    322s] (I)      Site width          :   400  (dbu)
[05/06 22:02:47    322s] (I)      Row height          :  3600  (dbu)
[05/06 22:02:47    322s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:02:47    322s] (I)      GCell width         :  3600  (dbu)
[05/06 22:02:47    322s] (I)      GCell height        :  3600  (dbu)
[05/06 22:02:47    322s] (I)      Grid                :   210   155     3
[05/06 22:02:47    322s] (I)      Layer numbers       :     1     2     3
[05/06 22:02:47    322s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:02:47    322s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:02:47    322s] (I)      Default wire width  :   160   200   200
[05/06 22:02:47    322s] (I)      Default wire space  :   160   200   200
[05/06 22:02:47    322s] (I)      Default wire pitch  :   320   400   400
[05/06 22:02:47    322s] (I)      Default pitch size  :   320   400   400
[05/06 22:02:47    322s] (I)      First track coord   :   200   200   200
[05/06 22:02:47    322s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:02:47    322s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:02:47    322s] (I)      Num of masks        :     1     1     1
[05/06 22:02:47    322s] (I)      Num of trim masks   :     0     0     0
[05/06 22:02:47    322s] (I)      --------------------------------------------------------
[05/06 22:02:47    322s] 
[05/06 22:02:47    322s] [NR-eGR] ============ Routing rule table ============
[05/06 22:02:47    322s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:02:47    322s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:02:47    322s] (I)                    Layer    2    3 
[05/06 22:02:47    322s] (I)                    Pitch  400  400 
[05/06 22:02:47    322s] (I)             #Used tracks    1    1 
[05/06 22:02:47    322s] (I)       #Fully used tracks    1    1 
[05/06 22:02:47    322s] [NR-eGR] ========================================
[05/06 22:02:47    322s] [NR-eGR] 
[05/06 22:02:47    322s] (I)      =============== Blocked Tracks ===============
[05/06 22:02:47    322s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:47    322s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:02:47    322s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:47    322s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:02:47    322s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:02:47    322s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:02:47    322s] (I)      +-------+---------+----------+---------------+
[05/06 22:02:47    322s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2164.18 MB )
[05/06 22:02:47    322s] (I)      Reset routing kernel
[05/06 22:02:47    322s] (I)      Started Global Routing ( Curr Mem: 2164.18 MB )
[05/06 22:02:47    322s] (I)      totalPins=40695  totalGlobalPin=40162 (98.69%)
[05/06 22:02:47    322s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:02:47    322s] [NR-eGR] Layer group 1: route 10868 net(s) in layer range [2, 3]
[05/06 22:02:47    322s] (I)      
[05/06 22:02:47    322s] (I)      ============  Phase 1a Route ============
[05/06 22:02:47    322s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:02:47    322s] (I)      Usage: 207850 = (104992 H, 102858 V) = (46.14% H, 52.97% V) = (3.780e+05um H, 3.703e+05um V)
[05/06 22:02:47    322s] (I)      
[05/06 22:02:47    322s] (I)      ============  Phase 1b Route ============
[05/06 22:02:47    323s] (I)      Usage: 208455 = (105290 H, 103165 V) = (46.27% H, 53.13% V) = (3.790e+05um H, 3.714e+05um V)
[05/06 22:02:47    323s] (I)      Overflow of layer group 1: 1.29% H + 7.51% V. EstWL: 7.504380e+05um
[05/06 22:02:47    323s] (I)      Congestion metric : 1.29%H 7.51%V, 8.80%HV
[05/06 22:02:47    323s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:02:47    323s] (I)      
[05/06 22:02:47    323s] (I)      ============  Phase 1c Route ============
[05/06 22:02:47    323s] (I)      Level2 Grid: 42 x 31
[05/06 22:02:47    323s] (I)      Usage: 208464 = (105293 H, 103171 V) = (46.27% H, 53.13% V) = (3.791e+05um H, 3.714e+05um V)
[05/06 22:02:47    323s] (I)      
[05/06 22:02:47    323s] (I)      ============  Phase 1d Route ============
[05/06 22:02:48    323s] (I)      Usage: 209326 = (105889 H, 103437 V) = (46.53% H, 53.27% V) = (3.812e+05um H, 3.724e+05um V)
[05/06 22:02:48    323s] (I)      
[05/06 22:02:48    323s] (I)      ============  Phase 1e Route ============
[05/06 22:02:48    323s] (I)      Usage: 209326 = (105889 H, 103437 V) = (46.53% H, 53.27% V) = (3.812e+05um H, 3.724e+05um V)
[05/06 22:02:48    323s] [NR-eGR] Early Global Route overflow of layer group 1: 0.98% H + 6.55% V. EstWL: 7.535736e+05um
[05/06 22:02:48    323s] (I)      
[05/06 22:02:48    323s] (I)      ============  Phase 1l Route ============
[05/06 22:02:48    323s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:02:48    323s] (I)      Layer  2:     203429    117102      2300           0      291060    ( 0.00%) 
[05/06 22:02:48    323s] (I)      Layer  3:     238570    105831       235           0      291555    ( 0.00%) 
[05/06 22:02:48    323s] (I)      Total:        441999    222933      2535           0      582615    ( 0.00%) 
[05/06 22:02:48    323s] (I)      
[05/06 22:02:48    323s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:02:48    323s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/06 22:02:48    323s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:02:48    323s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/06 22:02:48    323s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:02:48    323s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:02:48    323s] [NR-eGR]      M2 ( 2)      1662( 5.14%)        86( 0.27%)         1( 0.00%)   ( 5.41%) 
[05/06 22:02:48    323s] [NR-eGR]      M3 ( 3)       191( 0.59%)         1( 0.00%)         0( 0.00%)   ( 0.59%) 
[05/06 22:02:48    323s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:02:48    323s] [NR-eGR]        Total      1853( 2.86%)        87( 0.13%)         1( 0.00%)   ( 3.00%) 
[05/06 22:02:48    323s] [NR-eGR] 
[05/06 22:02:48    323s] (I)      Finished Global Routing ( CPU: 0.85 sec, Real: 0.85 sec, Curr Mem: 2172.18 MB )
[05/06 22:02:48    323s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:02:48    323s] [NR-eGR] Overflow after Early Global Route 0.59% H + 5.37% V
[05/06 22:02:48    323s] Early Global Route congestion estimation runtime: 1.03 seconds, mem = 2172.2M
[05/06 22:02:48    323s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.030, REAL:1.031, MEM:2172.2M, EPOCH TIME: 1715047368.381285
[05/06 22:02:48    323s] OPERPROF: Starting HotSpotCal at level 1, MEM:2172.2M, EPOCH TIME: 1715047368.381351
[05/06 22:02:48    323s] [hotspot] +------------+---------------+---------------+
[05/06 22:02:48    323s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:02:48    323s] [hotspot] +------------+---------------+---------------+
[05/06 22:02:48    323s] [hotspot] | normalized |          0.89 |         15.11 |
[05/06 22:02:48    323s] [hotspot] +------------+---------------+---------------+
[05/06 22:02:48    323s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 15.11 (area is in unit of 4 std-cell row bins)
[05/06 22:02:48    323s] [hotspot] max/total 0.89/15.11, big hotspot (>10) total 0.00
[05/06 22:02:48    323s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:02:48    323s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:02:48    323s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:02:48    323s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:02:48    323s] [hotspot] |  1  |   620.40    44.40   649.20    73.20 |        0.89   |
[05/06 22:02:48    323s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:02:48    323s] [hotspot] |  2  |   390.00    87.60   418.80   116.40 |        0.89   |
[05/06 22:02:48    323s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:02:48    323s] [hotspot] |  3  |   476.40   231.60   505.20   260.40 |        0.89   |
[05/06 22:02:48    323s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:02:48    323s] [hotspot] |  4  |   548.40   303.60   577.20   332.40 |        0.89   |
[05/06 22:02:48    323s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:02:48    323s] [hotspot] |  5  |   476.40   318.00   505.20   346.80 |        0.89   |
[05/06 22:02:48    323s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:02:48    323s] Top 5 hotspots total area: 4.44
[05/06 22:02:48    323s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:2188.2M, EPOCH TIME: 1715047368.392616
[05/06 22:02:48    323s] Skipped repairing congestion.
[05/06 22:02:48    323s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2188.2M, EPOCH TIME: 1715047368.392820
[05/06 22:02:48    323s] Starting Early Global Route wiring: mem = 2188.2M
[05/06 22:02:48    323s] (I)      ============= Track Assignment ============
[05/06 22:02:48    323s] (I)      Started Track Assignment (1T) ( Curr Mem: 2188.18 MB )
[05/06 22:02:48    323s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/06 22:02:48    323s] (I)      Run Multi-thread track assignment
[05/06 22:02:48    323s] (I)      Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2188.18 MB )
[05/06 22:02:48    323s] (I)      Started Export ( Curr Mem: 2188.18 MB )
[05/06 22:02:48    324s] [NR-eGR]             Length (um)    Vias 
[05/06 22:02:48    324s] [NR-eGR] --------------------------------
[05/06 22:02:48    324s] [NR-eGR]  M1  (1H)             0   40270 
[05/06 22:02:48    324s] [NR-eGR]  M2  (2V)        383687   77698 
[05/06 22:02:48    324s] [NR-eGR]  M3  (3H)        399431       0 
[05/06 22:02:48    324s] [NR-eGR]  MQ  (4V)             0       0 
[05/06 22:02:48    324s] [NR-eGR]  MG  (5H)             0       0 
[05/06 22:02:48    324s] [NR-eGR]  LY  (6V)             0       0 
[05/06 22:02:48    324s] [NR-eGR]  E1  (7H)             0       0 
[05/06 22:02:48    324s] [NR-eGR]  MA  (8V)             0       0 
[05/06 22:02:48    324s] [NR-eGR] --------------------------------
[05/06 22:02:48    324s] [NR-eGR]      Total       783117  117968 
[05/06 22:02:48    324s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:02:48    324s] [NR-eGR] Total half perimeter of net bounding box: 652205um
[05/06 22:02:48    324s] [NR-eGR] Total length: 783117um, number of vias: 117968
[05/06 22:02:48    324s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:02:48    324s] [NR-eGR] Total eGR-routed clock nets wire length: 32717um, number of vias: 7012
[05/06 22:02:48    324s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:02:48    324s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 2188.18 MB )
[05/06 22:02:48    324s] Early Global Route wiring runtime: 0.44 seconds, mem = 2188.2M
[05/06 22:02:48    324s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.440, REAL:0.441, MEM:2188.2M, EPOCH TIME: 1715047368.833823
[05/06 22:02:48    324s] Tdgp not successfully inited but do clear! skip clearing
[05/06 22:02:48    324s] End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
[05/06 22:02:48    324s] *** Finishing placeDesign default flow ***
[05/06 22:02:48    324s] **placeDesign ... cpu = 0: 3:24, real = 0: 3:24, mem = 2093.2M **
[05/06 22:02:48    324s] Tdgp not successfully inited but do clear! skip clearing
[05/06 22:02:49    324s] 
[05/06 22:02:49    324s] *** Summary of all messages that are not suppressed in this session:
[05/06 22:02:49    324s] Severity  ID               Count  Summary                                  
[05/06 22:02:49    324s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/06 22:02:49    324s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/06 22:02:49    324s] *** Message Summary: 3 warning(s), 0 error(s)
[05/06 22:02:49    324s] 
[05/06 22:02:49    324s] *** placeDesign #1 [finish] : cpu/real = 0:03:24.0/0:03:24.9 (1.0), totSession cpu/real = 0:05:24.4/0:15:19.8 (0.4), mem = 2093.2M
[05/06 22:02:49    324s] 
[05/06 22:02:49    324s] =============================================================================================
[05/06 22:02:49    324s]  Final TAT Report : placeDesign #1                                              21.16-s078_1
[05/06 22:02:49    324s] =============================================================================================
[05/06 22:02:49    324s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:02:49    324s] ---------------------------------------------------------------------------------------------
[05/06 22:02:49    324s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/06 22:02:49    324s] [ TimingUpdate           ]     14   0:00:07.5  (   3.7 % )     0:00:07.5 /  0:00:07.5    1.0
[05/06 22:02:49    324s] [ FullDelayCalc          ]      9   0:00:22.1  (  10.8 % )     0:00:22.1 /  0:00:22.2    1.0
[05/06 22:02:49    324s] [ MISC                   ]          0:02:55.3  (  85.5 % )     0:02:55.3 /  0:02:54.3    1.0
[05/06 22:02:49    324s] ---------------------------------------------------------------------------------------------
[05/06 22:02:49    324s]  placeDesign #1 TOTAL               0:03:24.9  ( 100.0 % )     0:03:24.9 /  0:03:24.0    1.0
[05/06 22:02:49    324s] ---------------------------------------------------------------------------------------------
[05/06 22:02:49    324s] 
[05/06 22:02:49    324s] <CMD> redraw
[05/06 22:02:49    324s] <CMD> checkPlace
[05/06 22:02:49    324s] OPERPROF: Starting checkPlace at level 1, MEM:2093.2M, EPOCH TIME: 1715047369.113944
[05/06 22:02:49    324s] Processing tracks to init pin-track alignment.
[05/06 22:02:49    324s] z: 2, totalTracks: 1
[05/06 22:02:49    324s] z: 4, totalTracks: 1
[05/06 22:02:49    324s] z: 6, totalTracks: 1
[05/06 22:02:49    324s] z: 8, totalTracks: 1
[05/06 22:02:49    324s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:02:49    324s] All LLGs are deleted
[05/06 22:02:49    324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:49    324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:49    324s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2093.2M, EPOCH TIME: 1715047369.133874
[05/06 22:02:49    324s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2093.2M, EPOCH TIME: 1715047369.134154
[05/06 22:02:49    324s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2093.2M, EPOCH TIME: 1715047369.135779
[05/06 22:02:49    324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:49    324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:49    324s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2093.2M, EPOCH TIME: 1715047369.137544
[05/06 22:02:49    324s] Max number of tech site patterns supported in site array is 256.
[05/06 22:02:49    324s] Core basic site is IBM13SITE
[05/06 22:02:49    324s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2093.2M, EPOCH TIME: 1715047369.169001
[05/06 22:02:49    324s] After signature check, allow fast init is false, keep pre-filter is true.
[05/06 22:02:49    324s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/06 22:02:49    324s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:2093.2M, EPOCH TIME: 1715047369.189784
[05/06 22:02:49    324s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/06 22:02:49    324s] SiteArray: use 1,536,000 bytes
[05/06 22:02:49    324s] SiteArray: current memory after site array memory allocation 2093.2M
[05/06 22:02:49    324s] SiteArray: FP blocked sites are writable
[05/06 22:02:49    324s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:02:49    324s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2093.2M, EPOCH TIME: 1715047369.202148
[05/06 22:02:49    324s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.190, REAL:0.198, MEM:2093.2M, EPOCH TIME: 1715047369.400312
[05/06 22:02:49    324s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/06 22:02:49    324s] Atter site array init, number of instance map data is 0.
[05/06 22:02:49    324s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.270, REAL:0.268, MEM:2093.2M, EPOCH TIME: 1715047369.405599
[05/06 22:02:49    324s] 
[05/06 22:02:49    324s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:02:49    324s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.275, MEM:2093.2M, EPOCH TIME: 1715047369.410381
[05/06 22:02:49    324s] 
[05/06 22:02:49    324s] Begin checking placement ... (start mem=2093.2M, init mem=2093.2M)
[05/06 22:02:49    324s] Begin checking exclusive groups violation ...
[05/06 22:02:49    324s] There are 0 groups to check, max #box is 0, total #box is 0
[05/06 22:02:49    324s] Finished checking exclusive groups violations. Found 0 Vio.
[05/06 22:02:49    324s] 
[05/06 22:02:49    324s] Running CheckPlace using 1 thread in normal mode...
[05/06 22:02:50    325s] 
[05/06 22:02:50    325s] ...checkPlace normal is done!
[05/06 22:02:50    325s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2093.2M, EPOCH TIME: 1715047370.023556
[05/06 22:02:50    325s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2093.2M, EPOCH TIME: 1715047370.034813
[05/06 22:02:50    325s] *info: Placed = 10435         
[05/06 22:02:50    325s] *info: Unplaced = 0           
[05/06 22:02:50    325s] Placement Density:33.64%(134060/398520)
[05/06 22:02:50    325s] Placement Density (including fixed std cells):33.64%(134060/398520)
[05/06 22:02:50    325s] All LLGs are deleted
[05/06 22:02:50    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10435).
[05/06 22:02:50    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:50    325s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2093.2M, EPOCH TIME: 1715047370.051380
[05/06 22:02:50    325s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2093.2M, EPOCH TIME: 1715047370.051653
[05/06 22:02:50    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:50    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:02:50    325s] Finished checkPlace (total: cpu=0:00:00.9, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=2093.2M)
[05/06 22:02:50    325s] OPERPROF: Finished checkPlace at level 1, CPU:0.940, REAL:0.941, MEM:2093.2M, EPOCH TIME: 1715047370.055255
[05/06 22:02:50    325s] <CMD> buildTimingGraph
[05/06 22:02:50    325s] <CMD> place_design -incremental
[05/06 22:02:50    325s] *** placeDesign #2 [begin] : totSession cpu/real = 0:05:25.3/0:15:20.8 (0.4), mem = 2093.2M
[05/06 22:02:50    325s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2052, percentage of missing scan cell = 0.00% (0 / 2052)
[05/06 22:02:50    325s] **WARN: (IMPSYT-13030):	-prePlaceOpt is disabled when -incremental option is on ***
[05/06 22:02:50    325s] **WARN: (IMPSP-9516):	-prePlaceOpt is disabled when -incremental option is on.
[05/06 22:02:50    325s] #Start colorize_geometry on Mon May  6 22:02:50 2024
[05/06 22:02:50    325s] #
[05/06 22:02:50    325s] ### Time Record (colorize_geometry) is installed.
[05/06 22:02:50    325s] ### Time Record (Pre Callback) is installed.
[05/06 22:02:50    325s] ### Time Record (Pre Callback) is uninstalled.
[05/06 22:02:50    325s] ### Time Record (DB Import) is installed.
[05/06 22:02:50    325s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=147113352 placement=1853142450 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 22:02:50    325s] ### Time Record (DB Import) is uninstalled.
[05/06 22:02:50    325s] ### Time Record (DB Export) is installed.
[05/06 22:02:50    325s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=147113352 placement=1853142450 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 22:02:50    325s] ### Time Record (DB Export) is uninstalled.
[05/06 22:02:50    325s] ### Time Record (Post Callback) is installed.
[05/06 22:02:50    325s] ### Time Record (Post Callback) is uninstalled.
[05/06 22:02:50    325s] #
[05/06 22:02:50    325s] #colorize_geometry statistics:
[05/06 22:02:50    325s] #Cpu time = 00:00:00
[05/06 22:02:50    325s] #Elapsed time = 00:00:00
[05/06 22:02:50    325s] #Increased memory = -0.75 (MB)
[05/06 22:02:50    325s] #Total memory = 1525.70 (MB)
[05/06 22:02:50    325s] #Peak memory = 1623.80 (MB)
[05/06 22:02:50    325s] #Number of warnings = 0
[05/06 22:02:50    325s] #Total number of warnings = 1
[05/06 22:02:50    325s] #Number of fails = 0
[05/06 22:02:50    325s] #Total number of fails = 0
[05/06 22:02:50    325s] #Complete colorize_geometry on Mon May  6 22:02:50 2024
[05/06 22:02:50    325s] #
[05/06 22:02:50    325s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 22:02:50    325s] ### Time Record (colorize_geometry) is uninstalled.
[05/06 22:02:50    325s] ### 
[05/06 22:02:50    325s] ###   Scalability Statistics
[05/06 22:02:50    325s] ### 
[05/06 22:02:50    325s] ### ------------------------+----------------+----------------+----------------+
[05/06 22:02:50    325s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/06 22:02:50    325s] ### ------------------------+----------------+----------------+----------------+
[05/06 22:02:50    325s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/06 22:02:50    325s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/06 22:02:50    325s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/06 22:02:50    325s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/06 22:02:50    325s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/06 22:02:50    325s] ### ------------------------+----------------+----------------+----------------+
[05/06 22:02:50    325s] ### 
[05/06 22:02:50    325s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 22:02:50    325s] Set Using Default Delay Limit as 101.
[05/06 22:02:50    325s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 22:02:50    325s] Set Default Net Delay as 0 ps.
[05/06 22:02:50    325s] Set Default Net Load as 0 pF. 
[05/06 22:02:50    325s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 22:02:51    326s] Effort level <high> specified for reg2reg_tmp.13976 path_group
[05/06 22:02:51    326s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:02:51    326s] #################################################################################
[05/06 22:02:51    326s] # Design Stage: PreRoute
[05/06 22:02:51    326s] # Design Name: ibex_top
[05/06 22:02:51    326s] # Design Mode: 130nm
[05/06 22:02:51    326s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:02:51    326s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:02:51    326s] # Signoff Settings: SI Off 
[05/06 22:02:51    326s] #################################################################################
[05/06 22:02:51    327s] Calculate delays in Single mode...
[05/06 22:02:51    327s] Topological Sorting (REAL = 0:00:00.0, MEM = 2108.7M, InitMEM = 2108.7M)
[05/06 22:02:51    327s] Start delay calculation (fullDC) (1 T). (MEM=2108.71)
[05/06 22:02:51    327s] 
[05/06 22:02:51    327s] Trim Metal Layers:
[05/06 22:02:51    327s] LayerId::1 widthSet size::1
[05/06 22:02:51    327s] LayerId::2 widthSet size::1
[05/06 22:02:51    327s] LayerId::3 widthSet size::1
[05/06 22:02:51    327s] LayerId::4 widthSet size::1
[05/06 22:02:51    327s] LayerId::5 widthSet size::1
[05/06 22:02:51    327s] LayerId::6 widthSet size::1
[05/06 22:02:51    327s] LayerId::7 widthSet size::1
[05/06 22:02:51    327s] LayerId::8 widthSet size::1
[05/06 22:02:51    327s] Updating RC grid for preRoute extraction ...
[05/06 22:02:51    327s] eee: pegSigSF::1.070000
[05/06 22:02:51    327s] Initializing multi-corner resistance tables ...
[05/06 22:02:51    327s] eee: l::1 avDens::0.105146 usedTrk::3179.624635 availTrk::30240.000000 sigTrk::3179.624635
[05/06 22:02:51    327s] eee: l::2 avDens::0.359939 usedTrk::10884.560029 availTrk::30240.000000 sigTrk::10884.560029
[05/06 22:02:51    327s] eee: l::3 avDens::0.379614 usedTrk::11445.372227 availTrk::30150.000000 sigTrk::11445.372227
[05/06 22:02:51    327s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:02:51    327s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:02:51    327s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:02:51    327s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:02:51    327s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:02:51    327s] {RT typical_rc 0 3 3 0}
[05/06 22:02:51    327s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:02:52    327s] End AAE Lib Interpolated Model. (MEM=2108.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:02:54    329s] Total number of fetched objects 12622
[05/06 22:02:54    329s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:02:54    329s] End delay calculation. (MEM=2151.48 CPU=0:00:02.2 REAL=0:00:02.0)
[05/06 22:02:54    329s] End delay calculation (fullDC). (MEM=2151.48 CPU=0:00:02.8 REAL=0:00:03.0)
[05/06 22:02:54    329s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 2151.5M) ***
[05/06 22:02:56    331s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 22:02:56    331s] Set Using Default Delay Limit as 1000.
[05/06 22:02:56    331s] Set Default Net Delay as 1000 ps.
[05/06 22:02:56    331s] Set Default Net Load as 0.5 pF. 
[05/06 22:02:56    331s] *** Starting placeDesign concurrent flow ***
[05/06 22:02:56    331s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 22:02:56    331s] Set Using Default Delay Limit as 101.
[05/06 22:02:56    331s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 22:02:56    331s] Set Default Net Delay as 0 ps.
[05/06 22:02:56    331s] Set Default Net Load as 0 pF. 
[05/06 22:02:56    331s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 22:02:57    332s] Effort level <high> specified for reg2reg_tmp.13976 path_group
[05/06 22:02:57    333s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:02:57    333s] #################################################################################
[05/06 22:02:57    333s] # Design Stage: PreRoute
[05/06 22:02:57    333s] # Design Name: ibex_top
[05/06 22:02:57    333s] # Design Mode: 130nm
[05/06 22:02:57    333s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:02:57    333s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:02:57    333s] # Signoff Settings: SI Off 
[05/06 22:02:57    333s] #################################################################################
[05/06 22:02:57    333s] Calculate delays in Single mode...
[05/06 22:02:58    333s] Topological Sorting (REAL = 0:00:01.0, MEM = 2151.5M, InitMEM = 2151.5M)
[05/06 22:02:58    333s] Start delay calculation (fullDC) (1 T). (MEM=2151.48)
[05/06 22:02:58    333s] End AAE Lib Interpolated Model. (MEM=2151.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:03:00    335s] Total number of fetched objects 12622
[05/06 22:03:00    335s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:03:00    335s] End delay calculation. (MEM=2151.48 CPU=0:00:02.2 REAL=0:00:02.0)
[05/06 22:03:00    335s] End delay calculation (fullDC). (MEM=2151.48 CPU=0:00:02.7 REAL=0:00:02.0)
[05/06 22:03:00    335s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 2151.5M) ***
[05/06 22:03:01    336s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 22:03:01    337s] Set Using Default Delay Limit as 1000.
[05/06 22:03:01    337s] Set Default Net Delay as 1000 ps.
[05/06 22:03:01    337s] Set Default Net Load as 0.5 pF. 
[05/06 22:03:01    337s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 22:03:01    337s] Set Using Default Delay Limit as 101.
[05/06 22:03:01    337s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 22:03:01    337s] Set Default Net Delay as 0 ps.
[05/06 22:03:01    337s] Set Default Net Load as 0 pF. 
[05/06 22:03:01    337s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 22:03:02    338s] Effort level <high> specified for reg2reg_tmp.13976 path_group
[05/06 22:03:03    338s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:03:03    338s] #################################################################################
[05/06 22:03:03    338s] # Design Stage: PreRoute
[05/06 22:03:03    338s] # Design Name: ibex_top
[05/06 22:03:03    338s] # Design Mode: 130nm
[05/06 22:03:03    338s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:03:03    338s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:03:03    338s] # Signoff Settings: SI Off 
[05/06 22:03:03    338s] #################################################################################
[05/06 22:03:03    338s] Calculate delays in Single mode...
[05/06 22:03:03    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 2151.5M, InitMEM = 2151.5M)
[05/06 22:03:03    338s] Start delay calculation (fullDC) (1 T). (MEM=2151.48)
[05/06 22:03:03    339s] End AAE Lib Interpolated Model. (MEM=2151.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:03:06    341s] Total number of fetched objects 12622
[05/06 22:03:06    341s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:03:06    341s] End delay calculation. (MEM=2151.48 CPU=0:00:02.2 REAL=0:00:02.0)
[05/06 22:03:06    341s] End delay calculation (fullDC). (MEM=2151.48 CPU=0:00:02.6 REAL=0:00:03.0)
[05/06 22:03:06    341s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 2151.5M) ***
[05/06 22:03:08    343s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 22:03:08    343s] Set Using Default Delay Limit as 1000.
[05/06 22:03:08    343s] Set Default Net Delay as 1000 ps.
[05/06 22:03:08    343s] Set Default Net Load as 0.5 pF. 
[05/06 22:03:08    343s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2142.0M, EPOCH TIME: 1715047388.522327
[05/06 22:03:08    343s] Deleted 0 physical inst  (cell - / prefix -).
[05/06 22:03:08    343s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:2142.0M, EPOCH TIME: 1715047388.524469
[05/06 22:03:08    343s] *** Starting "NanoPlace(TM) placement v#5 (mem=2142.0M)" ...
[05/06 22:03:13    348s] *** Build Buffered Sizing Timing Model
[05/06 22:03:13    348s] (cpu=0:00:04.5 mem=2150.0M) ***
[05/06 22:03:13    349s] *** Build Virtual Sizing Timing Model
[05/06 22:03:13    349s] (cpu=0:00:05.2 mem=2150.0M) ***
[05/06 22:03:13    349s] No user-set net weight.
[05/06 22:03:13    349s] Net fanout histogram:
[05/06 22:03:13    349s] 2		: 6509 (59.9%) nets
[05/06 22:03:13    349s] 3		: 2542 (23.4%) nets
[05/06 22:03:13    349s] 4     -	14	: 1481 (13.6%) nets
[05/06 22:03:13    349s] 15    -	39	: 324 (3.0%) nets
[05/06 22:03:13    349s] 40    -	79	: 8 (0.1%) nets
[05/06 22:03:13    349s] 80    -	159	: 2 (0.0%) nets
[05/06 22:03:13    349s] 160   -	319	: 1 (0.0%) nets
[05/06 22:03:13    349s] 320   -	639	: 0 (0.0%) nets
[05/06 22:03:13    349s] 640   -	1279	: 0 (0.0%) nets
[05/06 22:03:13    349s] 1280  -	2559	: 1 (0.0%) nets
[05/06 22:03:13    349s] 2560  -	5119	: 0 (0.0%) nets
[05/06 22:03:13    349s] 5120+		: 0 (0.0%) nets
[05/06 22:03:13    349s] no activity file in design. spp won't run.
[05/06 22:03:13    349s] Options: timingDriven clkGateAware pinGuide congEffort=high gpeffort=medium 
[05/06 22:03:13    349s] Processing tracks to init pin-track alignment.
[05/06 22:03:13    349s] z: 2, totalTracks: 1
[05/06 22:03:13    349s] z: 4, totalTracks: 1
[05/06 22:03:13    349s] z: 6, totalTracks: 1
[05/06 22:03:13    349s] z: 8, totalTracks: 1
[05/06 22:03:13    349s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:03:13    349s] All LLGs are deleted
[05/06 22:03:13    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:03:13    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:03:13    349s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2150.0M, EPOCH TIME: 1715047393.818620
[05/06 22:03:13    349s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2150.0M, EPOCH TIME: 1715047393.818864
[05/06 22:03:13    349s] #std cell=10435 (0 fixed + 10435 movable) #buf cell=50 #inv cell=1151 #block=0 (0 floating + 0 preplaced)
[05/06 22:03:13    349s] #ioInst=0 #net=10868 #term=40695 #term/net=3.74, #fixedIo=655, #floatIo=0, #fixedPin=425, #floatPin=0
[05/06 22:03:13    349s] stdCell: 10435 single + 0 double + 0 multi
[05/06 22:03:13    349s] Total standard cell length = 37.2388 (mm), area = 0.1341 (mm^2)
[05/06 22:03:13    349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2150.0M, EPOCH TIME: 1715047393.827856
[05/06 22:03:13    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:03:13    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:03:13    349s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2150.0M, EPOCH TIME: 1715047393.828239
[05/06 22:03:13    349s] Max number of tech site patterns supported in site array is 256.
[05/06 22:03:13    349s] Core basic site is IBM13SITE
[05/06 22:03:13    349s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2150.0M, EPOCH TIME: 1715047393.858879
[05/06 22:03:13    349s] After signature check, allow fast init is false, keep pre-filter is true.
[05/06 22:03:13    349s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/06 22:03:13    349s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.021, MEM:2150.0M, EPOCH TIME: 1715047393.880027
[05/06 22:03:13    349s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/06 22:03:13    349s] SiteArray: use 1,536,000 bytes
[05/06 22:03:13    349s] SiteArray: current memory after site array memory allocation 2150.0M
[05/06 22:03:13    349s] SiteArray: FP blocked sites are writable
[05/06 22:03:13    349s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:03:13    349s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2150.0M, EPOCH TIME: 1715047393.892879
[05/06 22:03:14    349s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.200, REAL:0.200, MEM:2150.0M, EPOCH TIME: 1715047394.093301
[05/06 22:03:14    349s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/06 22:03:14    349s] Atter site array init, number of instance map data is 0.
[05/06 22:03:14    349s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.270, REAL:0.270, MEM:2150.0M, EPOCH TIME: 1715047394.098582
[05/06 22:03:14    349s] 
[05/06 22:03:14    349s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:03:14    349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.280, REAL:0.282, MEM:2150.0M, EPOCH TIME: 1715047394.109440
[05/06 22:03:14    349s] 
[05/06 22:03:14    349s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:03:14    349s] Average module density = 0.336.
[05/06 22:03:14    349s] Density for the design = 0.336.
[05/06 22:03:14    349s]        = stdcell_area 93097 sites (134060 um^2) / alloc_area 276750 sites (398520 um^2).
[05/06 22:03:14    349s] Pin Density = 0.1470.
[05/06 22:03:14    349s]             = total # of pins 40695 / total area 276750.
[05/06 22:03:14    349s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2150.0M, EPOCH TIME: 1715047394.134652
[05/06 22:03:14    349s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.008, MEM:2150.0M, EPOCH TIME: 1715047394.142224
[05/06 22:03:14    349s] OPERPROF: Starting pre-place ADS at level 1, MEM:2150.0M, EPOCH TIME: 1715047394.148107
[05/06 22:03:14    349s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2150.0M, EPOCH TIME: 1715047394.173616
[05/06 22:03:14    349s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2150.0M, EPOCH TIME: 1715047394.173789
[05/06 22:03:14    349s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2150.0M, EPOCH TIME: 1715047394.173906
[05/06 22:03:14    349s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2150.0M, EPOCH TIME: 1715047394.173960
[05/06 22:03:14    349s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2150.0M, EPOCH TIME: 1715047394.174006
[05/06 22:03:14    349s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.040, REAL:0.035, MEM:2150.0M, EPOCH TIME: 1715047394.209473
[05/06 22:03:14    349s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2150.0M, EPOCH TIME: 1715047394.209649
[05/06 22:03:14    349s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.007, MEM:2150.0M, EPOCH TIME: 1715047394.216685
[05/06 22:03:14    349s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.040, REAL:0.043, MEM:2150.0M, EPOCH TIME: 1715047394.216888
[05/06 22:03:14    349s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.040, REAL:0.044, MEM:2150.0M, EPOCH TIME: 1715047394.217266
[05/06 22:03:14    349s] ADSU 0.336 -> 0.339. site 276750.000 -> 274302.000. GS 28.800
[05/06 22:03:14    349s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.100, REAL:0.101, MEM:2150.0M, EPOCH TIME: 1715047394.249062
[05/06 22:03:14    349s] OPERPROF: Starting spMPad at level 1, MEM:2097.0M, EPOCH TIME: 1715047394.250906
[05/06 22:03:14    349s] OPERPROF:   Starting spContextMPad at level 2, MEM:2097.0M, EPOCH TIME: 1715047394.252798
[05/06 22:03:14    349s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2097.0M, EPOCH TIME: 1715047394.252944
[05/06 22:03:14    349s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:2097.0M, EPOCH TIME: 1715047394.252998
[05/06 22:03:14    349s] Initial padding reaches pin density 0.380 for top
[05/06 22:03:14    349s] InitPadU 0.339 -> 0.560 for top
[05/06 22:03:14    349s] 
[05/06 22:03:14    349s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2097.0M, EPOCH TIME: 1715047394.349391
[05/06 22:03:14    349s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.009, MEM:2097.0M, EPOCH TIME: 1715047394.358542
[05/06 22:03:14    349s] === lastAutoLevel = 8 
[05/06 22:03:14    349s] OPERPROF: Starting spInitNetWt at level 1, MEM:2097.0M, EPOCH TIME: 1715047394.417346
[05/06 22:03:14    349s] no activity file in design. spp won't run.
[05/06 22:03:14    349s] [spp] 0
[05/06 22:03:14    349s] [adp] 0:1:1:3
[05/06 22:03:18    353s] OPERPROF: Finished spInitNetWt at level 1, CPU:3.740, REAL:3.742, MEM:2125.0M, EPOCH TIME: 1715047398.159562
[05/06 22:03:22    357s] Clock gating cells determined by native netlist tracing.
[05/06 22:03:22    357s] no activity file in design. spp won't run.
[05/06 22:03:22    357s] no activity file in design. spp won't run.
[05/06 22:03:28    363s] nrCritNet: 5.00% ( 543 / 10868 ) cutoffSlk: 161.6ps stdDelay: 55.8ps
[05/06 22:03:32    367s] nrCritNet: 0.00% ( 0 / 10868 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/06 22:03:32    367s] Iteration  1: Total net bbox = 6.596e+05 (3.37e+05 3.22e+05)
[05/06 22:03:32    367s]               Est.  stn bbox = 7.929e+05 (4.02e+05 3.91e+05)
[05/06 22:03:32    367s]               cpu = 0:00:09.9 real = 0:00:10.0 mem = 2125.0M
[05/06 22:03:32    367s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2125.0M, EPOCH TIME: 1715047412.364973
[05/06 22:03:32    367s] *Info(CAP): clkGateAware moves 89 insts, mean move: 36.62 um, max move: 195.39 um
[05/06 22:03:32    367s] *Info(CAP): max move on inst (u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate): (677.60, 382.80) --> (552.81, 453.40)
[05/06 22:03:32    367s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.015, MEM:2125.0M, EPOCH TIME: 1715047412.379948
[05/06 22:03:32    367s] OPERPROF: Starting npMain at level 1, MEM:2125.0M, EPOCH TIME: 1715047412.385057
[05/06 22:03:32    367s] OPERPROF:   Starting npPlace at level 2, MEM:2153.8M, EPOCH TIME: 1715047412.544644
[05/06 22:03:32    367s] Total number of setup views is 1.
[05/06 22:03:32    367s] Total number of active setup views is 1.
[05/06 22:03:32    367s] Active setup views:
[05/06 22:03:32    367s]     typical
[05/06 22:03:37    373s] Iteration  8: Total net bbox = 5.436e+05 (2.88e+05 2.56e+05)
[05/06 22:03:37    373s]               Est.  stn bbox = 6.572e+05 (3.45e+05 3.13e+05)
[05/06 22:03:37    373s]               cpu = 0:00:05.3 real = 0:00:05.0 mem = 2183.1M
[05/06 22:03:37    373s] OPERPROF:   Finished npPlace at level 2, CPU:5.380, REAL:5.381, MEM:2183.1M, EPOCH TIME: 1715047417.925450
[05/06 22:03:37    373s] OPERPROF: Finished npMain at level 1, CPU:5.580, REAL:5.584, MEM:2183.1M, EPOCH TIME: 1715047417.969053
[05/06 22:03:37    373s] Legalizing MH Cells... 0 / 0 (level 6)
[05/06 22:03:37    373s] No instances found in the vector
[05/06 22:03:37    373s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2183.1M, DRC: 0)
[05/06 22:03:37    373s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:03:37    373s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2183.1M, EPOCH TIME: 1715047417.974460
[05/06 22:03:37    373s] *Info(CAP): clkGateAware moves 89 insts, mean move: 48.09 um, max move: 214.44 um
[05/06 22:03:37    373s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (208.31, 291.48) --> (412.49, 301.74)
[05/06 22:03:37    373s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2183.1M, EPOCH TIME: 1715047417.980186
[05/06 22:03:37    373s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2183.1M, EPOCH TIME: 1715047417.981724
[05/06 22:03:37    373s] Starting Early Global Route rough congestion estimation: mem = 2183.1M
[05/06 22:03:37    373s] (I)      ==================== Layers =====================
[05/06 22:03:37    373s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:37    373s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:03:37    373s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:37    373s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:03:37    373s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:03:37    373s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:03:37    373s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:03:37    373s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:03:37    373s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:03:37    373s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:03:37    373s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:03:37    373s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:37    373s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:03:37    373s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:03:37    373s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:03:37    373s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:37    373s] (I)      Started Import and model ( Curr Mem: 2183.07 MB )
[05/06 22:03:37    373s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:03:38    373s] (I)      == Non-default Options ==
[05/06 22:03:38    373s] (I)      Print mode                                         : 2
[05/06 22:03:38    373s] (I)      Stop if highly congested                           : false
[05/06 22:03:38    373s] (I)      Maximum routing layer                              : 3
[05/06 22:03:38    373s] (I)      Assign partition pins                              : false
[05/06 22:03:38    373s] (I)      Support large GCell                                : true
[05/06 22:03:38    373s] (I)      Number of threads                                  : 1
[05/06 22:03:38    373s] (I)      Number of rows per GCell                           : 3
[05/06 22:03:38    373s] (I)      Max num rows per GCell                             : 32
[05/06 22:03:38    373s] (I)      Method to set GCell size                           : row
[05/06 22:03:38    373s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:03:38    373s] (I)      Use row-based GCell size
[05/06 22:03:38    373s] (I)      Use row-based GCell align
[05/06 22:03:38    373s] (I)      layer 0 area = 89000
[05/06 22:03:38    373s] (I)      layer 1 area = 120000
[05/06 22:03:38    373s] (I)      layer 2 area = 120000
[05/06 22:03:38    373s] (I)      GCell unit size   : 3600
[05/06 22:03:38    373s] (I)      GCell multiplier  : 3
[05/06 22:03:38    373s] (I)      GCell row height  : 3600
[05/06 22:03:38    373s] (I)      Actual row height : 3600
[05/06 22:03:38    373s] (I)      GCell align ref   : 8400 8400
[05/06 22:03:38    373s] [NR-eGR] Track table information for default rule: 
[05/06 22:03:38    373s] [NR-eGR] M1 has single uniform track structure
[05/06 22:03:38    373s] [NR-eGR] M2 has single uniform track structure
[05/06 22:03:38    373s] [NR-eGR] M3 has single uniform track structure
[05/06 22:03:38    373s] [NR-eGR] MQ has single uniform track structure
[05/06 22:03:38    373s] [NR-eGR] MG has single uniform track structure
[05/06 22:03:38    373s] [NR-eGR] LY has single uniform track structure
[05/06 22:03:38    373s] [NR-eGR] E1 has single uniform track structure
[05/06 22:03:38    373s] [NR-eGR] MA has single uniform track structure
[05/06 22:03:38    373s] (I)      ============== Default via ===============
[05/06 22:03:38    373s] (I)      +---+------------------+-----------------+
[05/06 22:03:38    373s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:03:38    373s] (I)      +---+------------------+-----------------+
[05/06 22:03:38    373s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:03:38    373s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:03:38    373s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:03:38    373s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:03:38    373s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:03:38    373s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:03:38    373s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:03:38    373s] (I)      +---+------------------+-----------------+
[05/06 22:03:38    373s] [NR-eGR] Read 76335 PG shapes
[05/06 22:03:38    373s] [NR-eGR] Read 0 clock shapes
[05/06 22:03:38    373s] [NR-eGR] Read 0 other shapes
[05/06 22:03:38    373s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:03:38    373s] [NR-eGR] #Instance Blockages : 0
[05/06 22:03:38    373s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:03:38    373s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:03:38    373s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:03:38    373s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:03:38    373s] [NR-eGR] #Other Blockages    : 0
[05/06 22:03:38    373s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:03:38    373s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:03:38    373s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:03:38    373s] (I)      early_global_route_priority property id does not exist.
[05/06 22:03:38    373s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:03:38    373s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:03:38    373s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:03:38    373s] (I)      Number of ignored nets                =      0
[05/06 22:03:38    373s] (I)      Number of connected nets              =      0
[05/06 22:03:38    373s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:03:38    373s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:03:38    373s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:03:38    373s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:03:38    373s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:03:38    373s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:03:38    373s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:03:38    373s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:03:38    373s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:03:38    373s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:03:38    373s] (I)      Ndr track 0 does not exist
[05/06 22:03:38    373s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:03:38    373s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:03:38    373s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:03:38    373s] (I)      Site width          :   400  (dbu)
[05/06 22:03:38    373s] (I)      Row height          :  3600  (dbu)
[05/06 22:03:38    373s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:03:38    373s] (I)      GCell width         : 10800  (dbu)
[05/06 22:03:38    373s] (I)      GCell height        : 10800  (dbu)
[05/06 22:03:38    373s] (I)      Grid                :    70    52     3
[05/06 22:03:38    373s] (I)      Layer numbers       :     1     2     3
[05/06 22:03:38    373s] (I)      Vertical capacity   :     0 10800     0
[05/06 22:03:38    373s] (I)      Horizontal capacity :     0     0 10800
[05/06 22:03:38    373s] (I)      Default wire width  :   160   200   200
[05/06 22:03:38    373s] (I)      Default wire space  :   160   200   200
[05/06 22:03:38    373s] (I)      Default wire pitch  :   320   400   400
[05/06 22:03:38    373s] (I)      Default pitch size  :   320   400   400
[05/06 22:03:38    373s] (I)      First track coord   :   200   200   200
[05/06 22:03:38    373s] (I)      Num tracks per GCell: 33.75 27.00 27.00
[05/06 22:03:38    373s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:03:38    373s] (I)      Num of masks        :     1     1     1
[05/06 22:03:38    373s] (I)      Num of trim masks   :     0     0     0
[05/06 22:03:38    373s] (I)      --------------------------------------------------------
[05/06 22:03:38    373s] 
[05/06 22:03:38    373s] [NR-eGR] ============ Routing rule table ============
[05/06 22:03:38    373s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:03:38    373s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:03:38    373s] (I)                    Layer    2    3 
[05/06 22:03:38    373s] (I)                    Pitch  400  400 
[05/06 22:03:38    373s] (I)             #Used tracks    1    1 
[05/06 22:03:38    373s] (I)       #Fully used tracks    1    1 
[05/06 22:03:38    373s] [NR-eGR] ========================================
[05/06 22:03:38    373s] [NR-eGR] 
[05/06 22:03:38    373s] (I)      =============== Blocked Tracks ===============
[05/06 22:03:38    373s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:38    373s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:03:38    373s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:38    373s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:03:38    373s] (I)      |     2 |   98124 |    83428 |        85.02% |
[05/06 22:03:38    373s] (I)      |     3 |   97440 |    24748 |        25.40% |
[05/06 22:03:38    373s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:38    373s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2183.07 MB )
[05/06 22:03:38    373s] (I)      Reset routing kernel
[05/06 22:03:38    373s] (I)      numLocalWires=19822  numGlobalNetBranches=6757  numLocalNetBranches=3226
[05/06 22:03:38    373s] (I)      totalPins=40695  totalGlobalPin=28132 (69.13%)
[05/06 22:03:38    373s] (I)      total 2D Cap : 147588 = (75288 H, 72300 V)
[05/06 22:03:38    373s] (I)      
[05/06 22:03:38    373s] (I)      ============  Phase 1a Route ============
[05/06 22:03:38    373s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:03:38    373s] (I)      Usage: 58521 = (30601 H, 27920 V) = (40.65% H, 38.62% V) = (3.305e+05um H, 3.015e+05um V)
[05/06 22:03:38    373s] (I)      
[05/06 22:03:38    373s] (I)      ============  Phase 1b Route ============
[05/06 22:03:38    373s] (I)      Usage: 58617 = (30641 H, 27976 V) = (40.70% H, 38.69% V) = (3.309e+05um H, 3.021e+05um V)
[05/06 22:03:38    373s] (I)      eGR overflow: 4.81% H + 12.33% V
[05/06 22:03:38    373s] 
[05/06 22:03:38    373s] [NR-eGR] Overflow after Early Global Route 3.08% H + 7.61% V
[05/06 22:03:38    373s] Finished Early Global Route rough congestion estimation: mem = 2186.1M
[05/06 22:03:38    373s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.260, REAL:0.251, MEM:2186.1M, EPOCH TIME: 1715047418.233164
[05/06 22:03:38    373s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/06 22:03:38    373s] OPERPROF: Starting CDPad at level 1, MEM:2186.1M, EPOCH TIME: 1715047418.234647
[05/06 22:03:38    373s] CDPadU 0.560 -> 0.661. R=0.339, N=10435, GS=10.800
[05/06 22:03:38    373s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.119, MEM:2186.1M, EPOCH TIME: 1715047418.353435
[05/06 22:03:38    373s] OPERPROF: Starting npMain at level 1, MEM:2186.1M, EPOCH TIME: 1715047418.358622
[05/06 22:03:38    373s] OPERPROF:   Starting npPlace at level 2, MEM:2186.1M, EPOCH TIME: 1715047418.513241
[05/06 22:03:38    373s] AB param 77.6% (8097/10435).
[05/06 22:03:38    373s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.088, MEM:2189.9M, EPOCH TIME: 1715047418.600969
[05/06 22:03:38    373s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.285, MEM:2189.9M, EPOCH TIME: 1715047418.643433
[05/06 22:03:38    373s] Global placement CDP is working on the selected area.
[05/06 22:03:38    373s] OPERPROF: Starting npMain at level 1, MEM:2189.9M, EPOCH TIME: 1715047418.649034
[05/06 22:03:38    374s] OPERPROF:   Starting npPlace at level 2, MEM:2189.9M, EPOCH TIME: 1715047418.791026
[05/06 22:03:50    386s] OPERPROF:   Finished npPlace at level 2, CPU:12.150, REAL:12.145, MEM:2189.9M, EPOCH TIME: 1715047430.935903
[05/06 22:03:50    386s] OPERPROF: Finished npMain at level 1, CPU:12.330, REAL:12.326, MEM:2189.9M, EPOCH TIME: 1715047430.975275
[05/06 22:03:50    386s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2189.9M, EPOCH TIME: 1715047430.979539
[05/06 22:03:50    386s] *Info(CAP): clkGateAware moves 86 insts, mean move: 46.72 um, max move: 307.86 um
[05/06 22:03:50    386s] *Info(CAP): max move on inst (u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate): (719.05, 332.58) --> (505.02, 426.41)
[05/06 22:03:50    386s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2189.9M, EPOCH TIME: 1715047430.985468
[05/06 22:03:50    386s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2189.9M, EPOCH TIME: 1715047430.987012
[05/06 22:03:50    386s] Starting Early Global Route rough congestion estimation: mem = 2189.9M
[05/06 22:03:50    386s] (I)      ==================== Layers =====================
[05/06 22:03:50    386s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:50    386s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:03:50    386s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:50    386s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:03:50    386s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:03:50    386s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:03:50    386s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:03:50    386s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:03:50    386s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:03:50    386s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:03:50    386s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:03:50    386s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:50    386s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:03:50    386s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:03:50    386s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:03:50    386s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:50    386s] (I)      Started Import and model ( Curr Mem: 2189.90 MB )
[05/06 22:03:50    386s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:03:51    386s] (I)      == Non-default Options ==
[05/06 22:03:51    386s] (I)      Print mode                                         : 2
[05/06 22:03:51    386s] (I)      Stop if highly congested                           : false
[05/06 22:03:51    386s] (I)      Maximum routing layer                              : 3
[05/06 22:03:51    386s] (I)      Assign partition pins                              : false
[05/06 22:03:51    386s] (I)      Support large GCell                                : true
[05/06 22:03:51    386s] (I)      Number of threads                                  : 1
[05/06 22:03:51    386s] (I)      Number of rows per GCell                           : 3
[05/06 22:03:51    386s] (I)      Max num rows per GCell                             : 32
[05/06 22:03:51    386s] (I)      Method to set GCell size                           : row
[05/06 22:03:51    386s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:03:51    386s] (I)      Use row-based GCell size
[05/06 22:03:51    386s] (I)      Use row-based GCell align
[05/06 22:03:51    386s] (I)      layer 0 area = 89000
[05/06 22:03:51    386s] (I)      layer 1 area = 120000
[05/06 22:03:51    386s] (I)      layer 2 area = 120000
[05/06 22:03:51    386s] (I)      GCell unit size   : 3600
[05/06 22:03:51    386s] (I)      GCell multiplier  : 3
[05/06 22:03:51    386s] (I)      GCell row height  : 3600
[05/06 22:03:51    386s] (I)      Actual row height : 3600
[05/06 22:03:51    386s] (I)      GCell align ref   : 8400 8400
[05/06 22:03:51    386s] [NR-eGR] Track table information for default rule: 
[05/06 22:03:51    386s] [NR-eGR] M1 has single uniform track structure
[05/06 22:03:51    386s] [NR-eGR] M2 has single uniform track structure
[05/06 22:03:51    386s] [NR-eGR] M3 has single uniform track structure
[05/06 22:03:51    386s] [NR-eGR] MQ has single uniform track structure
[05/06 22:03:51    386s] [NR-eGR] MG has single uniform track structure
[05/06 22:03:51    386s] [NR-eGR] LY has single uniform track structure
[05/06 22:03:51    386s] [NR-eGR] E1 has single uniform track structure
[05/06 22:03:51    386s] [NR-eGR] MA has single uniform track structure
[05/06 22:03:51    386s] (I)      ============== Default via ===============
[05/06 22:03:51    386s] (I)      +---+------------------+-----------------+
[05/06 22:03:51    386s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:03:51    386s] (I)      +---+------------------+-----------------+
[05/06 22:03:51    386s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:03:51    386s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:03:51    386s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:03:51    386s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:03:51    386s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:03:51    386s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:03:51    386s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:03:51    386s] (I)      +---+------------------+-----------------+
[05/06 22:03:51    386s] [NR-eGR] Read 76335 PG shapes
[05/06 22:03:51    386s] [NR-eGR] Read 0 clock shapes
[05/06 22:03:51    386s] [NR-eGR] Read 0 other shapes
[05/06 22:03:51    386s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:03:51    386s] [NR-eGR] #Instance Blockages : 0
[05/06 22:03:51    386s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:03:51    386s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:03:51    386s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:03:51    386s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:03:51    386s] [NR-eGR] #Other Blockages    : 0
[05/06 22:03:51    386s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:03:51    386s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:03:51    386s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:03:51    386s] (I)      early_global_route_priority property id does not exist.
[05/06 22:03:51    386s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:03:51    386s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:03:51    386s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:03:51    386s] (I)      Number of ignored nets                =      0
[05/06 22:03:51    386s] (I)      Number of connected nets              =      0
[05/06 22:03:51    386s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:03:51    386s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:03:51    386s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:03:51    386s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:03:51    386s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:03:51    386s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:03:51    386s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:03:51    386s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:03:51    386s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:03:51    386s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:03:51    386s] (I)      Ndr track 0 does not exist
[05/06 22:03:51    386s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:03:51    386s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:03:51    386s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:03:51    386s] (I)      Site width          :   400  (dbu)
[05/06 22:03:51    386s] (I)      Row height          :  3600  (dbu)
[05/06 22:03:51    386s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:03:51    386s] (I)      GCell width         : 10800  (dbu)
[05/06 22:03:51    386s] (I)      GCell height        : 10800  (dbu)
[05/06 22:03:51    386s] (I)      Grid                :    70    52     3
[05/06 22:03:51    386s] (I)      Layer numbers       :     1     2     3
[05/06 22:03:51    386s] (I)      Vertical capacity   :     0 10800     0
[05/06 22:03:51    386s] (I)      Horizontal capacity :     0     0 10800
[05/06 22:03:51    386s] (I)      Default wire width  :   160   200   200
[05/06 22:03:51    386s] (I)      Default wire space  :   160   200   200
[05/06 22:03:51    386s] (I)      Default wire pitch  :   320   400   400
[05/06 22:03:51    386s] (I)      Default pitch size  :   320   400   400
[05/06 22:03:51    386s] (I)      First track coord   :   200   200   200
[05/06 22:03:51    386s] (I)      Num tracks per GCell: 33.75 27.00 27.00
[05/06 22:03:51    386s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:03:51    386s] (I)      Num of masks        :     1     1     1
[05/06 22:03:51    386s] (I)      Num of trim masks   :     0     0     0
[05/06 22:03:51    386s] (I)      --------------------------------------------------------
[05/06 22:03:51    386s] 
[05/06 22:03:51    386s] [NR-eGR] ============ Routing rule table ============
[05/06 22:03:51    386s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:03:51    386s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:03:51    386s] (I)                    Layer    2    3 
[05/06 22:03:51    386s] (I)                    Pitch  400  400 
[05/06 22:03:51    386s] (I)             #Used tracks    1    1 
[05/06 22:03:51    386s] (I)       #Fully used tracks    1    1 
[05/06 22:03:51    386s] [NR-eGR] ========================================
[05/06 22:03:51    386s] [NR-eGR] 
[05/06 22:03:51    386s] (I)      =============== Blocked Tracks ===============
[05/06 22:03:51    386s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:51    386s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:03:51    386s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:51    386s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:03:51    386s] (I)      |     2 |   98124 |    83428 |        85.02% |
[05/06 22:03:51    386s] (I)      |     3 |   97440 |    24748 |        25.40% |
[05/06 22:03:51    386s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:51    386s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2189.90 MB )
[05/06 22:03:51    386s] (I)      Reset routing kernel
[05/06 22:03:51    386s] (I)      numLocalWires=18347  numGlobalNetBranches=6112  numLocalNetBranches=3150
[05/06 22:03:51    386s] (I)      totalPins=40695  totalGlobalPin=28890 (70.99%)
[05/06 22:03:51    386s] (I)      total 2D Cap : 147588 = (75288 H, 72300 V)
[05/06 22:03:51    386s] (I)      
[05/06 22:03:51    386s] (I)      ============  Phase 1a Route ============
[05/06 22:03:51    386s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:03:51    386s] (I)      Usage: 64929 = (33880 H, 31049 V) = (45.00% H, 42.94% V) = (3.659e+05um H, 3.353e+05um V)
[05/06 22:03:51    386s] (I)      
[05/06 22:03:51    386s] (I)      ============  Phase 1b Route ============
[05/06 22:03:51    386s] (I)      Usage: 65002 = (33911 H, 31091 V) = (45.04% H, 43.00% V) = (3.662e+05um H, 3.358e+05um V)
[05/06 22:03:51    386s] (I)      eGR overflow: 0.36% H + 3.89% V
[05/06 22:03:51    386s] 
[05/06 22:03:51    386s] [NR-eGR] Overflow after Early Global Route 0.27% H + 2.42% V
[05/06 22:03:51    386s] Finished Early Global Route rough congestion estimation: mem = 2189.9M
[05/06 22:03:51    386s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.260, REAL:0.255, MEM:2189.9M, EPOCH TIME: 1715047431.242306
[05/06 22:03:51    386s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/06 22:03:51    386s] OPERPROF: Starting CDPad at level 1, MEM:2189.9M, EPOCH TIME: 1715047431.243820
[05/06 22:03:51    386s] CDPadU 0.661 -> 0.728. R=0.339, N=10435, GS=10.800
[05/06 22:03:51    386s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.121, MEM:2189.9M, EPOCH TIME: 1715047431.365033
[05/06 22:03:51    386s] OPERPROF: Starting npMain at level 1, MEM:2189.9M, EPOCH TIME: 1715047431.370311
[05/06 22:03:51    386s] OPERPROF:   Starting npPlace at level 2, MEM:2189.9M, EPOCH TIME: 1715047431.522816
[05/06 22:03:51    386s] AB param 74.5% (7775/10435).
[05/06 22:03:51    386s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.092, MEM:2189.9M, EPOCH TIME: 1715047431.614403
[05/06 22:03:51    386s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.287, MEM:2189.9M, EPOCH TIME: 1715047431.656882
[05/06 22:03:51    386s] Global placement CDP is working on the selected area.
[05/06 22:03:51    386s] OPERPROF: Starting npMain at level 1, MEM:2189.9M, EPOCH TIME: 1715047431.662552
[05/06 22:03:51    387s] OPERPROF:   Starting npPlace at level 2, MEM:2189.9M, EPOCH TIME: 1715047431.804489
[05/06 22:03:59    394s] OPERPROF:   Finished npPlace at level 2, CPU:7.550, REAL:7.510, MEM:2189.9M, EPOCH TIME: 1715047439.314227
[05/06 22:03:59    394s] OPERPROF: Finished npMain at level 1, CPU:7.730, REAL:7.692, MEM:2189.9M, EPOCH TIME: 1715047439.354472
[05/06 22:03:59    394s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2189.9M, EPOCH TIME: 1715047439.358804
[05/06 22:03:59    394s] *Info(CAP): clkGateAware moves 84 insts, mean move: 37.02 um, max move: 251.85 um
[05/06 22:03:59    394s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (174.33, 295.38) --> (419.29, 288.50)
[05/06 22:03:59    394s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.006, MEM:2189.9M, EPOCH TIME: 1715047439.364703
[05/06 22:03:59    394s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2189.9M, EPOCH TIME: 1715047439.366343
[05/06 22:03:59    394s] Starting Early Global Route rough congestion estimation: mem = 2189.9M
[05/06 22:03:59    394s] (I)      ==================== Layers =====================
[05/06 22:03:59    394s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:59    394s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:03:59    394s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:59    394s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:03:59    394s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:03:59    394s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:03:59    394s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:03:59    394s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:03:59    394s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:03:59    394s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:03:59    394s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:03:59    394s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:59    394s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:03:59    394s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:03:59    394s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:03:59    394s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:03:59    394s] (I)      Started Import and model ( Curr Mem: 2189.90 MB )
[05/06 22:03:59    394s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:03:59    394s] (I)      == Non-default Options ==
[05/06 22:03:59    394s] (I)      Print mode                                         : 2
[05/06 22:03:59    394s] (I)      Stop if highly congested                           : false
[05/06 22:03:59    394s] (I)      Maximum routing layer                              : 3
[05/06 22:03:59    394s] (I)      Assign partition pins                              : false
[05/06 22:03:59    394s] (I)      Support large GCell                                : true
[05/06 22:03:59    394s] (I)      Number of threads                                  : 1
[05/06 22:03:59    394s] (I)      Number of rows per GCell                           : 3
[05/06 22:03:59    394s] (I)      Max num rows per GCell                             : 32
[05/06 22:03:59    394s] (I)      Method to set GCell size                           : row
[05/06 22:03:59    394s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:03:59    394s] (I)      Use row-based GCell size
[05/06 22:03:59    394s] (I)      Use row-based GCell align
[05/06 22:03:59    394s] (I)      layer 0 area = 89000
[05/06 22:03:59    394s] (I)      layer 1 area = 120000
[05/06 22:03:59    394s] (I)      layer 2 area = 120000
[05/06 22:03:59    394s] (I)      GCell unit size   : 3600
[05/06 22:03:59    394s] (I)      GCell multiplier  : 3
[05/06 22:03:59    394s] (I)      GCell row height  : 3600
[05/06 22:03:59    394s] (I)      Actual row height : 3600
[05/06 22:03:59    394s] (I)      GCell align ref   : 8400 8400
[05/06 22:03:59    394s] [NR-eGR] Track table information for default rule: 
[05/06 22:03:59    394s] [NR-eGR] M1 has single uniform track structure
[05/06 22:03:59    394s] [NR-eGR] M2 has single uniform track structure
[05/06 22:03:59    394s] [NR-eGR] M3 has single uniform track structure
[05/06 22:03:59    394s] [NR-eGR] MQ has single uniform track structure
[05/06 22:03:59    394s] [NR-eGR] MG has single uniform track structure
[05/06 22:03:59    394s] [NR-eGR] LY has single uniform track structure
[05/06 22:03:59    394s] [NR-eGR] E1 has single uniform track structure
[05/06 22:03:59    394s] [NR-eGR] MA has single uniform track structure
[05/06 22:03:59    394s] (I)      ============== Default via ===============
[05/06 22:03:59    394s] (I)      +---+------------------+-----------------+
[05/06 22:03:59    394s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:03:59    394s] (I)      +---+------------------+-----------------+
[05/06 22:03:59    394s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:03:59    394s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:03:59    394s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:03:59    394s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:03:59    394s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:03:59    394s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:03:59    394s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:03:59    394s] (I)      +---+------------------+-----------------+
[05/06 22:03:59    394s] [NR-eGR] Read 76335 PG shapes
[05/06 22:03:59    394s] [NR-eGR] Read 0 clock shapes
[05/06 22:03:59    394s] [NR-eGR] Read 0 other shapes
[05/06 22:03:59    394s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:03:59    394s] [NR-eGR] #Instance Blockages : 0
[05/06 22:03:59    394s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:03:59    394s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:03:59    394s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:03:59    394s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:03:59    394s] [NR-eGR] #Other Blockages    : 0
[05/06 22:03:59    394s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:03:59    394s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:03:59    394s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:03:59    394s] (I)      early_global_route_priority property id does not exist.
[05/06 22:03:59    394s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:03:59    394s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:03:59    394s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:03:59    394s] (I)      Number of ignored nets                =      0
[05/06 22:03:59    394s] (I)      Number of connected nets              =      0
[05/06 22:03:59    394s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:03:59    394s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:03:59    394s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:03:59    394s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:03:59    394s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:03:59    394s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:03:59    394s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:03:59    394s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:03:59    394s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:03:59    394s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:03:59    394s] (I)      Ndr track 0 does not exist
[05/06 22:03:59    394s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:03:59    394s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:03:59    394s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:03:59    394s] (I)      Site width          :   400  (dbu)
[05/06 22:03:59    394s] (I)      Row height          :  3600  (dbu)
[05/06 22:03:59    394s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:03:59    394s] (I)      GCell width         : 10800  (dbu)
[05/06 22:03:59    394s] (I)      GCell height        : 10800  (dbu)
[05/06 22:03:59    394s] (I)      Grid                :    70    52     3
[05/06 22:03:59    394s] (I)      Layer numbers       :     1     2     3
[05/06 22:03:59    394s] (I)      Vertical capacity   :     0 10800     0
[05/06 22:03:59    394s] (I)      Horizontal capacity :     0     0 10800
[05/06 22:03:59    394s] (I)      Default wire width  :   160   200   200
[05/06 22:03:59    394s] (I)      Default wire space  :   160   200   200
[05/06 22:03:59    394s] (I)      Default wire pitch  :   320   400   400
[05/06 22:03:59    394s] (I)      Default pitch size  :   320   400   400
[05/06 22:03:59    394s] (I)      First track coord   :   200   200   200
[05/06 22:03:59    394s] (I)      Num tracks per GCell: 33.75 27.00 27.00
[05/06 22:03:59    394s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:03:59    394s] (I)      Num of masks        :     1     1     1
[05/06 22:03:59    394s] (I)      Num of trim masks   :     0     0     0
[05/06 22:03:59    394s] (I)      --------------------------------------------------------
[05/06 22:03:59    394s] 
[05/06 22:03:59    394s] [NR-eGR] ============ Routing rule table ============
[05/06 22:03:59    394s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:03:59    394s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:03:59    394s] (I)                    Layer    2    3 
[05/06 22:03:59    394s] (I)                    Pitch  400  400 
[05/06 22:03:59    394s] (I)             #Used tracks    1    1 
[05/06 22:03:59    394s] (I)       #Fully used tracks    1    1 
[05/06 22:03:59    394s] [NR-eGR] ========================================
[05/06 22:03:59    394s] [NR-eGR] 
[05/06 22:03:59    394s] (I)      =============== Blocked Tracks ===============
[05/06 22:03:59    394s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:59    394s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:03:59    394s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:59    394s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:03:59    394s] (I)      |     2 |   98124 |    83428 |        85.02% |
[05/06 22:03:59    394s] (I)      |     3 |   97440 |    24748 |        25.40% |
[05/06 22:03:59    394s] (I)      +-------+---------+----------+---------------+
[05/06 22:03:59    394s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2189.90 MB )
[05/06 22:03:59    394s] (I)      Reset routing kernel
[05/06 22:03:59    394s] (I)      numLocalWires=18271  numGlobalNetBranches=6040  numLocalNetBranches=3172
[05/06 22:03:59    394s] (I)      totalPins=40695  totalGlobalPin=28911 (71.04%)
[05/06 22:03:59    394s] (I)      total 2D Cap : 147588 = (75288 H, 72300 V)
[05/06 22:03:59    394s] (I)      
[05/06 22:03:59    394s] (I)      ============  Phase 1a Route ============
[05/06 22:03:59    394s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:03:59    394s] (I)      Usage: 67160 = (34670 H, 32490 V) = (46.05% H, 44.94% V) = (3.744e+05um H, 3.509e+05um V)
[05/06 22:03:59    394s] (I)      
[05/06 22:03:59    394s] (I)      ============  Phase 1b Route ============
[05/06 22:03:59    394s] (I)      Usage: 67192 = (34693 H, 32499 V) = (46.08% H, 44.95% V) = (3.747e+05um H, 3.510e+05um V)
[05/06 22:03:59    394s] (I)      eGR overflow: 0.53% H + 2.09% V
[05/06 22:03:59    394s] 
[05/06 22:03:59    394s] [NR-eGR] Overflow after Early Global Route 0.38% H + 1.43% V
[05/06 22:03:59    394s] Finished Early Global Route rough congestion estimation: mem = 2189.9M
[05/06 22:03:59    394s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.260, REAL:0.260, MEM:2189.9M, EPOCH TIME: 1715047439.626559
[05/06 22:03:59    394s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/06 22:03:59    394s] OPERPROF: Starting CDPad at level 1, MEM:2189.9M, EPOCH TIME: 1715047439.628052
[05/06 22:03:59    395s] CDPadU 0.728 -> 0.765. R=0.339, N=10435, GS=10.800
[05/06 22:03:59    395s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.121, MEM:2189.9M, EPOCH TIME: 1715047439.748597
[05/06 22:03:59    395s] OPERPROF: Starting npMain at level 1, MEM:2189.9M, EPOCH TIME: 1715047439.753879
[05/06 22:03:59    395s] OPERPROF:   Starting npPlace at level 2, MEM:2189.9M, EPOCH TIME: 1715047439.906876
[05/06 22:04:00    395s] AB param 69.1% (7211/10435).
[05/06 22:04:00    395s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.101, MEM:2193.7M, EPOCH TIME: 1715047440.007519
[05/06 22:04:00    395s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.296, MEM:2193.7M, EPOCH TIME: 1715047440.050218
[05/06 22:04:00    395s] Global placement CDP is working on the selected area.
[05/06 22:04:00    395s] OPERPROF: Starting npMain at level 1, MEM:2193.7M, EPOCH TIME: 1715047440.055904
[05/06 22:04:00    395s] OPERPROF:   Starting npPlace at level 2, MEM:2193.7M, EPOCH TIME: 1715047440.189777
[05/06 22:04:05    401s] OPERPROF:   Finished npPlace at level 2, CPU:5.740, REAL:5.738, MEM:2193.7M, EPOCH TIME: 1715047445.928080
[05/06 22:04:05    401s] OPERPROF: Finished npMain at level 1, CPU:5.920, REAL:5.910, MEM:2193.7M, EPOCH TIME: 1715047445.965483
[05/06 22:04:05    401s] Iteration  9: Total net bbox = 6.483e+05 (3.43e+05 3.05e+05)
[05/06 22:04:05    401s]               Est.  stn bbox = 7.821e+05 (4.09e+05 3.73e+05)
[05/06 22:04:05    401s]               cpu = 0:00:33.7 real = 0:00:33.0 mem = 2193.7M
[05/06 22:04:10    406s] nrCritNet: 5.00% ( 543 / 10868 ) cutoffSlk: 94.5ps stdDelay: 55.8ps
[05/06 22:04:14    410s] nrCritNet: 0.00% ( 0 / 10868 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/06 22:04:14    410s] Iteration 10: Total net bbox = 6.521e+05 (3.45e+05 3.07e+05)
[05/06 22:04:14    410s]               Est.  stn bbox = 7.861e+05 (4.11e+05 3.75e+05)
[05/06 22:04:14    410s]               cpu = 0:00:08.9 real = 0:00:09.0 mem = 2193.7M
[05/06 22:04:14    410s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2193.7M, EPOCH TIME: 1715047454.895492
[05/06 22:04:14    410s] *Info(CAP): clkGateAware moves 66 insts, mean move: 35.04 um, max move: 137.21 um
[05/06 22:04:14    410s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (288.21, 294.96) --> (419.03, 288.57)
[05/06 22:04:14    410s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.006, MEM:2193.7M, EPOCH TIME: 1715047454.901824
[05/06 22:04:14    410s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 22:04:14    410s] No instances found in the vector
[05/06 22:04:14    410s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2193.7M, DRC: 0)
[05/06 22:04:14    410s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:04:14    410s] OPERPROF: Starting npMain at level 1, MEM:2193.7M, EPOCH TIME: 1715047454.906875
[05/06 22:04:15    410s] OPERPROF:   Starting npPlace at level 2, MEM:2193.7M, EPOCH TIME: 1715047455.061937
[05/06 22:04:31    426s] GP RA stats: MHOnly 0 nrInst 10435 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 22:04:34    430s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2211.7M, EPOCH TIME: 1715047474.834750
[05/06 22:04:34    430s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2211.7M, EPOCH TIME: 1715047474.834949
[05/06 22:04:34    430s] OPERPROF:   Finished npPlace at level 2, CPU:19.830, REAL:19.777, MEM:2211.7M, EPOCH TIME: 1715047474.838986
[05/06 22:04:34    430s] OPERPROF: Finished npMain at level 1, CPU:20.030, REAL:19.975, MEM:2195.7M, EPOCH TIME: 1715047474.881897
[05/06 22:04:34    430s] Iteration 11: Total net bbox = 6.581e+05 (3.44e+05 3.15e+05)
[05/06 22:04:34    430s]               Est.  stn bbox = 7.902e+05 (4.07e+05 3.83e+05)
[05/06 22:04:34    430s]               cpu = 0:00:20.1 real = 0:00:20.0 mem = 2195.7M
[05/06 22:04:34    430s] [adp] clock
[05/06 22:04:34    430s] [adp] weight, nr nets, wire length
[05/06 22:04:34    430s] [adp]      0       90  18003.387000
[05/06 22:04:34    430s] [adp] data
[05/06 22:04:34    430s] [adp] weight, nr nets, wire length
[05/06 22:04:34    430s] [adp]      0    10778  640053.547000
[05/06 22:04:34    430s] [adp] 0.000000|0.000000|0.000000
[05/06 22:04:34    430s] Iteration 12: Total net bbox = 6.581e+05 (3.44e+05 3.15e+05)
[05/06 22:04:34    430s]               Est.  stn bbox = 7.902e+05 (4.07e+05 3.83e+05)
[05/06 22:04:34    430s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2195.7M
[05/06 22:04:34    430s] *** cost = 6.581e+05 (3.44e+05 3.15e+05) (cpu for global=0:01:13) real=0:01:12***
[05/06 22:04:34    430s] Info: 89 clock gating cells identified, 89 (on average) moved 445/5
[05/06 22:04:35    430s] Saved padding area to DB
[05/06 22:04:35    430s] All LLGs are deleted
[05/06 22:04:35    430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:35    430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:35    430s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2195.7M, EPOCH TIME: 1715047475.055005
[05/06 22:04:35    430s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2195.7M, EPOCH TIME: 1715047475.055266
[05/06 22:04:35    430s] Solver runtime cpu: 0:00:49.4 real: 0:00:49.4
[05/06 22:04:35    430s] Core Placement runtime cpu: 0:00:52.5 real: 0:00:51.0
[05/06 22:04:35    430s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/06 22:04:35    430s] Type 'man IMPSP-9025' for more detail.
[05/06 22:04:35    430s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2195.7M, EPOCH TIME: 1715047475.058879
[05/06 22:04:35    430s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2195.7M, EPOCH TIME: 1715047475.059109
[05/06 22:04:35    430s] Processing tracks to init pin-track alignment.
[05/06 22:04:35    430s] z: 2, totalTracks: 1
[05/06 22:04:35    430s] z: 4, totalTracks: 1
[05/06 22:04:35    430s] z: 6, totalTracks: 1
[05/06 22:04:35    430s] z: 8, totalTracks: 1
[05/06 22:04:35    430s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:04:35    430s] All LLGs are deleted
[05/06 22:04:35    430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:35    430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:35    430s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2195.7M, EPOCH TIME: 1715047475.079184
[05/06 22:04:35    430s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2195.7M, EPOCH TIME: 1715047475.079443
[05/06 22:04:35    430s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2195.7M, EPOCH TIME: 1715047475.085773
[05/06 22:04:35    430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:35    430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:35    430s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2195.7M, EPOCH TIME: 1715047475.087721
[05/06 22:04:35    430s] Max number of tech site patterns supported in site array is 256.
[05/06 22:04:35    430s] Core basic site is IBM13SITE
[05/06 22:04:35    430s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2195.7M, EPOCH TIME: 1715047475.118971
[05/06 22:04:35    430s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:04:35    430s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:04:35    430s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.021, MEM:2195.7M, EPOCH TIME: 1715047475.139753
[05/06 22:04:35    430s] Fast DP-INIT is on for default
[05/06 22:04:35    430s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:04:35    430s] Atter site array init, number of instance map data is 0.
[05/06 22:04:35    430s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.065, MEM:2195.7M, EPOCH TIME: 1715047475.152827
[05/06 22:04:35    430s] 
[05/06 22:04:35    430s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:04:35    430s] OPERPROF:       Starting CMU at level 4, MEM:2195.7M, EPOCH TIME: 1715047475.160788
[05/06 22:04:35    430s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.009, MEM:2195.7M, EPOCH TIME: 1715047475.169960
[05/06 22:04:35    430s] 
[05/06 22:04:35    430s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:04:35    430s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.090, MEM:2195.7M, EPOCH TIME: 1715047475.175581
[05/06 22:04:35    430s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2195.7M, EPOCH TIME: 1715047475.175726
[05/06 22:04:35    430s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2195.7M, EPOCH TIME: 1715047475.175940
[05/06 22:04:35    430s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2195.7MB).
[05/06 22:04:35    430s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.137, MEM:2195.7M, EPOCH TIME: 1715047475.196278
[05/06 22:04:35    430s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.137, MEM:2195.7M, EPOCH TIME: 1715047475.196331
[05/06 22:04:35    430s] TDRefine: refinePlace mode is spiral
[05/06 22:04:35    430s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.2
[05/06 22:04:35    430s] OPERPROF: Starting RefinePlace at level 1, MEM:2195.7M, EPOCH TIME: 1715047475.196392
[05/06 22:04:35    430s] *** Starting refinePlace (0:07:11 mem=2195.7M) ***
[05/06 22:04:35    430s] Total net bbox length = 6.581e+05 (3.436e+05 3.145e+05) (ext = 6.893e+04)
[05/06 22:04:35    430s] 
[05/06 22:04:35    430s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:04:35    430s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:04:35    430s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:04:35    430s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:04:35    430s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2195.7M, EPOCH TIME: 1715047475.249417
[05/06 22:04:35    430s] Starting refinePlace ...
[05/06 22:04:35    430s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:04:35    430s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:04:35    430s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2195.7M, EPOCH TIME: 1715047475.317814
[05/06 22:04:35    430s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:04:35    430s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2195.7M, EPOCH TIME: 1715047475.317972
[05/06 22:04:35    430s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2195.7M, EPOCH TIME: 1715047475.318295
[05/06 22:04:35    430s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2195.7M, EPOCH TIME: 1715047475.318347
[05/06 22:04:35    430s] DDP markSite nrRow 150 nrJob 150
[05/06 22:04:35    430s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.003, MEM:2195.7M, EPOCH TIME: 1715047475.321374
[05/06 22:04:35    430s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.004, MEM:2195.7M, EPOCH TIME: 1715047475.321536
[05/06 22:04:35    430s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2195.7M, EPOCH TIME: 1715047475.331338
[05/06 22:04:35    430s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2195.7M, EPOCH TIME: 1715047475.331469
[05/06 22:04:35    430s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.008, MEM:2195.7M, EPOCH TIME: 1715047475.339719
[05/06 22:04:35    430s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:04:35    430s]  ** Cut row section real time 0:00:00.0.
[05/06 22:04:35    430s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.009, MEM:2195.7M, EPOCH TIME: 1715047475.339952
[05/06 22:04:35    431s]   Spread Effort: high, standalone mode, useDDP on.
[05/06 22:04:35    431s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2195.7MB) @(0:07:11 - 0:07:11).
[05/06 22:04:35    431s] Move report: preRPlace moves 10435 insts, mean move: 0.61 um, max move: 5.86 um 
[05/06 22:04:35    431s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/U1619): (723.35, 143.88) --> (722.40, 148.80)
[05/06 22:04:35    431s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/06 22:04:35    431s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 22:04:35    431s] Placement tweakage begins.
[05/06 22:04:35    431s] wire length = 7.749e+05
[05/06 22:04:37    432s] wire length = 7.592e+05
[05/06 22:04:37    432s] Placement tweakage ends.
[05/06 22:04:37    432s] Move report: tweak moves 1840 insts, mean move: 7.62 um, max move: 48.00 um 
[05/06 22:04:37    432s] 	Max move on inst (u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rdata_q_reg/main_gate): (420.80, 188.40) --> (380.00, 181.20)
[05/06 22:04:37    432s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:02.0, mem=2195.7MB) @(0:07:11 - 0:07:12).
[05/06 22:04:37    432s] 
[05/06 22:04:37    432s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:04:38    433s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:04:38    433s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:04:38    433s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:04:38    433s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[05/06 22:04:38    433s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:04:38    433s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2163.7MB) @(0:07:12 - 0:07:14).
[05/06 22:04:38    433s] Move report: Detail placement moves 10435 insts, mean move: 1.86 um, max move: 48.24 um 
[05/06 22:04:38    433s] 	Max move on inst (u_ibex_core/id_stage_i/U62): (534.75, 389.31) --> (501.60, 404.40)
[05/06 22:04:38    433s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2163.7MB
[05/06 22:04:38    433s] Statistics of distance of Instance movement in refine placement:
[05/06 22:04:38    433s]   maximum (X+Y) =        48.24 um
[05/06 22:04:38    433s]   inst (u_ibex_core/id_stage_i/U62) with max move: (534.748, 389.306) -> (501.6, 404.4)
[05/06 22:04:38    433s]   mean    (X+Y) =         1.86 um
[05/06 22:04:38    433s] Summary Report:
[05/06 22:04:38    433s] Instances move: 10435 (out of 10435 movable)
[05/06 22:04:38    433s] Instances flipped: 0
[05/06 22:04:38    433s] Mean displacement: 1.86 um
[05/06 22:04:38    433s] Max displacement: 48.24 um (Instance: u_ibex_core/id_stage_i/U62) (534.748, 389.306) -> (501.6, 404.4)
[05/06 22:04:38    433s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 22:04:38    433s] Total instances moved : 10435
[05/06 22:04:38    433s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.050, REAL:3.057, MEM:2163.7M, EPOCH TIME: 1715047478.306745
[05/06 22:04:38    433s] Total net bbox length = 6.460e+05 (3.315e+05 3.145e+05) (ext = 6.867e+04)
[05/06 22:04:38    433s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2163.7MB
[05/06 22:04:38    433s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=2163.7MB) @(0:07:11 - 0:07:14).
[05/06 22:04:38    433s] *** Finished refinePlace (0:07:14 mem=2163.7M) ***
[05/06 22:04:38    433s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.2
[05/06 22:04:38    433s] OPERPROF: Finished RefinePlace at level 1, CPU:3.130, REAL:3.123, MEM:2163.7M, EPOCH TIME: 1715047478.318981
[05/06 22:04:38    433s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2163.7M, EPOCH TIME: 1715047478.319052
[05/06 22:04:38    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10435).
[05/06 22:04:38    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] All LLGs are deleted
[05/06 22:04:38    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2163.7M, EPOCH TIME: 1715047478.344264
[05/06 22:04:38    433s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2163.7M, EPOCH TIME: 1715047478.344529
[05/06 22:04:38    433s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:2152.7M, EPOCH TIME: 1715047478.351820
[05/06 22:04:38    433s] *** End of Placement (cpu=0:01:30, real=0:01:30, mem=2152.7M) ***
[05/06 22:04:38    433s] Processing tracks to init pin-track alignment.
[05/06 22:04:38    433s] z: 2, totalTracks: 1
[05/06 22:04:38    433s] z: 4, totalTracks: 1
[05/06 22:04:38    433s] z: 6, totalTracks: 1
[05/06 22:04:38    433s] z: 8, totalTracks: 1
[05/06 22:04:38    433s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:04:38    433s] All LLGs are deleted
[05/06 22:04:38    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.7M, EPOCH TIME: 1715047478.374478
[05/06 22:04:38    433s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.7M, EPOCH TIME: 1715047478.374714
[05/06 22:04:38    433s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.7M, EPOCH TIME: 1715047478.379509
[05/06 22:04:38    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2152.7M, EPOCH TIME: 1715047478.379879
[05/06 22:04:38    433s] Max number of tech site patterns supported in site array is 256.
[05/06 22:04:38    433s] Core basic site is IBM13SITE
[05/06 22:04:38    433s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2152.7M, EPOCH TIME: 1715047478.410964
[05/06 22:04:38    433s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:04:38    433s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:04:38    433s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.021, MEM:2152.7M, EPOCH TIME: 1715047478.431888
[05/06 22:04:38    433s] Fast DP-INIT is on for default
[05/06 22:04:38    433s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:04:38    433s] Atter site array init, number of instance map data is 0.
[05/06 22:04:38    433s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2152.7M, EPOCH TIME: 1715047478.445313
[05/06 22:04:38    433s] 
[05/06 22:04:38    433s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:04:38    433s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.077, MEM:2152.7M, EPOCH TIME: 1715047478.456544
[05/06 22:04:38    433s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2152.7M, EPOCH TIME: 1715047478.467786
[05/06 22:04:38    433s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2152.7M, EPOCH TIME: 1715047478.474625
[05/06 22:04:38    433s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.008, MEM:2168.7M, EPOCH TIME: 1715047478.482265
[05/06 22:04:38    433s] default core: bins with density > 0.750 =  2.86 % ( 9 / 315 )
[05/06 22:04:38    433s] Density distribution unevenness ratio = 25.833%
[05/06 22:04:38    433s] Density distribution unevenness ratio (U70) = 0.916%
[05/06 22:04:38    433s] Density distribution unevenness ratio (U80) = 0.000%
[05/06 22:04:38    433s] Density distribution unevenness ratio (U90) = 0.000%
[05/06 22:04:38    433s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.015, MEM:2168.7M, EPOCH TIME: 1715047478.482512
[05/06 22:04:38    433s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2168.7M, EPOCH TIME: 1715047478.482586
[05/06 22:04:38    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] All LLGs are deleted
[05/06 22:04:38    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:04:38    433s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2168.7M, EPOCH TIME: 1715047478.503506
[05/06 22:04:38    433s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2168.7M, EPOCH TIME: 1715047478.503750
[05/06 22:04:38    433s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.024, MEM:2168.7M, EPOCH TIME: 1715047478.507075
[05/06 22:04:38    433s] *** Free Virtual Timing Model ...(mem=2168.7M)
[05/06 22:04:38    434s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 22:04:38    434s] Set Using Default Delay Limit as 101.
[05/06 22:04:38    434s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 22:04:38    434s] Set Default Net Delay as 0 ps.
[05/06 22:04:38    434s] Set Default Net Load as 0 pF. 
[05/06 22:04:38    434s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 22:04:39    435s] Effort level <high> specified for reg2reg_tmp.13976 path_group
[05/06 22:04:40    435s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:04:40    435s] #################################################################################
[05/06 22:04:40    435s] # Design Stage: PreRoute
[05/06 22:04:40    435s] # Design Name: ibex_top
[05/06 22:04:40    435s] # Design Mode: 130nm
[05/06 22:04:40    435s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:04:40    435s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:04:40    435s] # Signoff Settings: SI Off 
[05/06 22:04:40    435s] #################################################################################
[05/06 22:04:40    435s] Calculate delays in Single mode...
[05/06 22:04:40    435s] Topological Sorting (REAL = 0:00:00.0, MEM = 2162.5M, InitMEM = 2162.5M)
[05/06 22:04:40    435s] Start delay calculation (fullDC) (1 T). (MEM=2162.48)
[05/06 22:04:40    435s] End AAE Lib Interpolated Model. (MEM=2162.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:04:42    438s] Total number of fetched objects 12622
[05/06 22:04:42    438s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:04:42    438s] End delay calculation. (MEM=2221.25 CPU=0:00:02.2 REAL=0:00:02.0)
[05/06 22:04:42    438s] End delay calculation (fullDC). (MEM=2221.25 CPU=0:00:02.6 REAL=0:00:02.0)
[05/06 22:04:42    438s] *** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 2221.3M) ***
[05/06 22:04:44    440s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 22:04:44    440s] Set Using Default Delay Limit as 1000.
[05/06 22:04:44    440s] Set Default Net Delay as 1000 ps.
[05/06 22:04:44    440s] Set Default Net Load as 0.5 pF. 
[05/06 22:04:44    440s] Info: Disable timing driven in postCTS congRepair.
[05/06 22:04:44    440s] 
[05/06 22:04:44    440s] Starting congRepair ...
[05/06 22:04:44    440s] User Input Parameters:
[05/06 22:04:44    440s] - Congestion Driven    : On
[05/06 22:04:44    440s] - Timing Driven        : Off
[05/06 22:04:44    440s] - Area-Violation Based : On
[05/06 22:04:44    440s] - Start Rollback Level : -5
[05/06 22:04:44    440s] - Legalized            : On
[05/06 22:04:44    440s] - Window Based         : Off
[05/06 22:04:44    440s] - eDen incr mode       : Off
[05/06 22:04:44    440s] - Small incr mode      : Off
[05/06 22:04:44    440s] 
[05/06 22:04:44    440s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2211.7M, EPOCH TIME: 1715047484.903179
[05/06 22:04:44    440s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:2211.7M, EPOCH TIME: 1715047484.915891
[05/06 22:04:44    440s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2211.7M, EPOCH TIME: 1715047484.916057
[05/06 22:04:44    440s] Starting Early Global Route congestion estimation: mem = 2211.7M
[05/06 22:04:44    440s] (I)      ==================== Layers =====================
[05/06 22:04:44    440s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:04:44    440s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:04:44    440s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:04:44    440s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:04:44    440s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:04:44    440s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:04:44    440s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:04:44    440s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:04:44    440s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:04:44    440s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:04:44    440s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:04:44    440s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:04:44    440s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:04:44    440s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:04:44    440s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:04:44    440s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:04:44    440s] (I)      Started Import and model ( Curr Mem: 2211.74 MB )
[05/06 22:04:44    440s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:04:44    440s] (I)      == Non-default Options ==
[05/06 22:04:44    440s] (I)      Maximum routing layer                              : 3
[05/06 22:04:44    440s] (I)      Number of threads                                  : 1
[05/06 22:04:44    440s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:04:44    440s] (I)      Method to set GCell size                           : row
[05/06 22:04:44    440s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:04:44    440s] (I)      Use row-based GCell size
[05/06 22:04:44    440s] (I)      Use row-based GCell align
[05/06 22:04:44    440s] (I)      layer 0 area = 89000
[05/06 22:04:44    440s] (I)      layer 1 area = 120000
[05/06 22:04:44    440s] (I)      layer 2 area = 120000
[05/06 22:04:44    440s] (I)      GCell unit size   : 3600
[05/06 22:04:44    440s] (I)      GCell multiplier  : 1
[05/06 22:04:44    440s] (I)      GCell row height  : 3600
[05/06 22:04:44    440s] (I)      Actual row height : 3600
[05/06 22:04:44    440s] (I)      GCell align ref   : 8400 8400
[05/06 22:04:44    440s] [NR-eGR] Track table information for default rule: 
[05/06 22:04:44    440s] [NR-eGR] M1 has single uniform track structure
[05/06 22:04:44    440s] [NR-eGR] M2 has single uniform track structure
[05/06 22:04:44    440s] [NR-eGR] M3 has single uniform track structure
[05/06 22:04:44    440s] [NR-eGR] MQ has single uniform track structure
[05/06 22:04:44    440s] [NR-eGR] MG has single uniform track structure
[05/06 22:04:44    440s] [NR-eGR] LY has single uniform track structure
[05/06 22:04:44    440s] [NR-eGR] E1 has single uniform track structure
[05/06 22:04:44    440s] [NR-eGR] MA has single uniform track structure
[05/06 22:04:44    440s] (I)      ============== Default via ===============
[05/06 22:04:44    440s] (I)      +---+------------------+-----------------+
[05/06 22:04:44    440s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:04:44    440s] (I)      +---+------------------+-----------------+
[05/06 22:04:44    440s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:04:45    440s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:04:45    440s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:04:45    440s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:04:45    440s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:04:45    440s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:04:45    440s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:04:45    440s] (I)      +---+------------------+-----------------+
[05/06 22:04:45    440s] [NR-eGR] Read 76335 PG shapes
[05/06 22:04:45    440s] [NR-eGR] Read 0 clock shapes
[05/06 22:04:45    440s] [NR-eGR] Read 0 other shapes
[05/06 22:04:45    440s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:04:45    440s] [NR-eGR] #Instance Blockages : 0
[05/06 22:04:45    440s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:04:45    440s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:04:45    440s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:04:45    440s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:04:45    440s] [NR-eGR] #Other Blockages    : 0
[05/06 22:04:45    440s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:04:45    440s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:04:45    440s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:04:45    440s] (I)      early_global_route_priority property id does not exist.
[05/06 22:04:45    440s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:04:45    440s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:04:45    440s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:04:45    440s] (I)      Number of ignored nets                =      0
[05/06 22:04:45    440s] (I)      Number of connected nets              =      0
[05/06 22:04:45    440s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:04:45    440s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:04:45    440s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:04:45    440s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:04:45    440s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:04:45    440s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:04:45    440s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:04:45    440s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:04:45    440s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:04:45    440s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:04:45    440s] (I)      Ndr track 0 does not exist
[05/06 22:04:45    440s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:04:45    440s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:04:45    440s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:04:45    440s] (I)      Site width          :   400  (dbu)
[05/06 22:04:45    440s] (I)      Row height          :  3600  (dbu)
[05/06 22:04:45    440s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:04:45    440s] (I)      GCell width         :  3600  (dbu)
[05/06 22:04:45    440s] (I)      GCell height        :  3600  (dbu)
[05/06 22:04:45    440s] (I)      Grid                :   210   155     3
[05/06 22:04:45    440s] (I)      Layer numbers       :     1     2     3
[05/06 22:04:45    440s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:04:45    440s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:04:45    440s] (I)      Default wire width  :   160   200   200
[05/06 22:04:45    440s] (I)      Default wire space  :   160   200   200
[05/06 22:04:45    440s] (I)      Default wire pitch  :   320   400   400
[05/06 22:04:45    440s] (I)      Default pitch size  :   320   400   400
[05/06 22:04:45    440s] (I)      First track coord   :   200   200   200
[05/06 22:04:45    440s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:04:45    440s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:04:45    440s] (I)      Num of masks        :     1     1     1
[05/06 22:04:45    440s] (I)      Num of trim masks   :     0     0     0
[05/06 22:04:45    440s] (I)      --------------------------------------------------------
[05/06 22:04:45    440s] 
[05/06 22:04:45    440s] [NR-eGR] ============ Routing rule table ============
[05/06 22:04:45    440s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:04:45    440s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:04:45    440s] (I)                    Layer    2    3 
[05/06 22:04:45    440s] (I)                    Pitch  400  400 
[05/06 22:04:45    440s] (I)             #Used tracks    1    1 
[05/06 22:04:45    440s] (I)       #Fully used tracks    1    1 
[05/06 22:04:45    440s] [NR-eGR] ========================================
[05/06 22:04:45    440s] [NR-eGR] 
[05/06 22:04:45    440s] (I)      =============== Blocked Tracks ===============
[05/06 22:04:45    440s] (I)      +-------+---------+----------+---------------+
[05/06 22:04:45    440s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:04:45    440s] (I)      +-------+---------+----------+---------------+
[05/06 22:04:45    440s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:04:45    440s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:04:45    440s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:04:45    440s] (I)      +-------+---------+----------+---------------+
[05/06 22:04:45    440s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2211.74 MB )
[05/06 22:04:45    440s] (I)      Reset routing kernel
[05/06 22:04:45    440s] (I)      Started Global Routing ( Curr Mem: 2211.74 MB )
[05/06 22:04:45    440s] (I)      totalPins=40695  totalGlobalPin=39929 (98.12%)
[05/06 22:04:45    440s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:04:45    440s] [NR-eGR] Layer group 1: route 10868 net(s) in layer range [2, 3]
[05/06 22:04:45    440s] (I)      
[05/06 22:04:45    440s] (I)      ============  Phase 1a Route ============
[05/06 22:04:45    440s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:04:45    440s] (I)      Usage: 205892 = (104473 H, 101419 V) = (45.91% H, 52.23% V) = (3.761e+05um H, 3.651e+05um V)
[05/06 22:04:45    440s] (I)      
[05/06 22:04:45    440s] (I)      ============  Phase 1b Route ============
[05/06 22:04:45    440s] (I)      Usage: 206535 = (104819 H, 101716 V) = (46.06% H, 52.38% V) = (3.773e+05um H, 3.662e+05um V)
[05/06 22:04:45    440s] (I)      Overflow of layer group 1: 1.83% H + 7.29% V. EstWL: 7.435260e+05um
[05/06 22:04:45    440s] (I)      Congestion metric : 1.83%H 7.29%V, 9.13%HV
[05/06 22:04:45    440s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:04:45    440s] (I)      
[05/06 22:04:45    440s] (I)      ============  Phase 1c Route ============
[05/06 22:04:45    440s] (I)      Level2 Grid: 42 x 31
[05/06 22:04:45    440s] (I)      Usage: 206547 = (104819 H, 101728 V) = (46.06% H, 52.39% V) = (3.773e+05um H, 3.662e+05um V)
[05/06 22:04:45    440s] (I)      
[05/06 22:04:45    440s] (I)      ============  Phase 1d Route ============
[05/06 22:04:45    441s] (I)      Usage: 207537 = (105374 H, 102163 V) = (46.30% H, 52.61% V) = (3.793e+05um H, 3.678e+05um V)
[05/06 22:04:45    441s] (I)      
[05/06 22:04:45    441s] (I)      ============  Phase 1e Route ============
[05/06 22:04:45    441s] (I)      Usage: 207537 = (105374 H, 102163 V) = (46.30% H, 52.61% V) = (3.793e+05um H, 3.678e+05um V)
[05/06 22:04:45    441s] [NR-eGR] Early Global Route overflow of layer group 1: 1.66% H + 6.89% V. EstWL: 7.471332e+05um
[05/06 22:04:45    441s] (I)      
[05/06 22:04:45    441s] (I)      ============  Phase 1l Route ============
[05/06 22:04:45    441s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:04:45    441s] (I)      Layer  2:     203429    116010      2419           0      291060    ( 0.00%) 
[05/06 22:04:45    441s] (I)      Layer  3:     238570    105286       436           0      291555    ( 0.00%) 
[05/06 22:04:45    441s] (I)      Total:        441999    221296      2855           0      582615    ( 0.00%) 
[05/06 22:04:45    441s] (I)      
[05/06 22:04:45    441s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:04:45    441s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/06 22:04:45    441s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:04:45    441s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/06 22:04:45    441s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:04:45    441s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:04:45    441s] [NR-eGR]      M2 ( 2)      1668( 5.16%)        94( 0.29%)         6( 0.02%)   ( 5.47%) 
[05/06 22:04:45    441s] [NR-eGR]      M3 ( 3)       321( 0.99%)        19( 0.06%)         0( 0.00%)   ( 1.05%) 
[05/06 22:04:45    441s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:04:45    441s] [NR-eGR]        Total      1989( 3.07%)       113( 0.17%)         6( 0.01%)   ( 3.26%) 
[05/06 22:04:45    441s] [NR-eGR] 
[05/06 22:04:45    441s] (I)      Finished Global Routing ( CPU: 0.83 sec, Real: 0.84 sec, Curr Mem: 2219.74 MB )
[05/06 22:04:45    441s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:04:45    441s] [NR-eGR] Overflow after Early Global Route 1.04% H + 5.43% V
[05/06 22:04:45    441s] Early Global Route congestion estimation runtime: 1.02 seconds, mem = 2219.7M
[05/06 22:04:45    441s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.010, REAL:1.018, MEM:2219.7M, EPOCH TIME: 1715047485.934505
[05/06 22:04:45    441s] OPERPROF: Starting HotSpotCal at level 1, MEM:2219.7M, EPOCH TIME: 1715047485.934570
[05/06 22:04:45    441s] [hotspot] +------------+---------------+---------------+
[05/06 22:04:45    441s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:04:45    441s] [hotspot] +------------+---------------+---------------+
[05/06 22:04:45    441s] [hotspot] | normalized |          7.56 |         38.22 |
[05/06 22:04:45    441s] [hotspot] +------------+---------------+---------------+
[05/06 22:04:45    441s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.56, normalized total congestion hotspot area = 38.22 (area is in unit of 4 std-cell row bins)
[05/06 22:04:45    441s] [hotspot] max/total 7.56/38.22, big hotspot (>10) total 0.00
[05/06 22:04:45    441s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:04:45    441s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:04:45    441s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:04:45    441s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:04:45    441s] [hotspot] |  1  |   188.40   260.40   217.20   318.00 |        7.11   |
[05/06 22:04:45    441s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:04:45    441s] [hotspot] |  2  |    87.60   447.60   130.80   476.40 |        5.11   |
[05/06 22:04:45    441s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:04:45    441s] [hotspot] |  3  |   678.00    73.20   706.80   116.40 |        4.67   |
[05/06 22:04:45    441s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:04:45    441s] [hotspot] |  4  |   130.80    15.60   159.60    44.40 |        3.11   |
[05/06 22:04:45    441s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:04:45    441s] [hotspot] |  5  |   274.80   145.20   303.60   174.00 |        0.89   |
[05/06 22:04:45    441s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:04:45    441s] Top 5 hotspots total area: 20.89
[05/06 22:04:45    441s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:2235.7M, EPOCH TIME: 1715047485.946225
[05/06 22:04:45    441s] Skipped repairing congestion.
[05/06 22:04:45    441s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2235.7M, EPOCH TIME: 1715047485.946436
[05/06 22:04:45    441s] Starting Early Global Route wiring: mem = 2235.7M
[05/06 22:04:45    441s] (I)      ============= Track Assignment ============
[05/06 22:04:45    441s] (I)      Started Track Assignment (1T) ( Curr Mem: 2235.75 MB )
[05/06 22:04:45    441s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/06 22:04:45    441s] (I)      Run Multi-thread track assignment
[05/06 22:04:46    441s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2235.75 MB )
[05/06 22:04:46    441s] (I)      Started Export ( Curr Mem: 2235.75 MB )
[05/06 22:04:46    441s] [NR-eGR]             Length (um)    Vias 
[05/06 22:04:46    441s] [NR-eGR] --------------------------------
[05/06 22:04:46    441s] [NR-eGR]  M1  (1H)             0   40270 
[05/06 22:04:46    441s] [NR-eGR]  M2  (2V)        379250   77345 
[05/06 22:04:46    441s] [NR-eGR]  M3  (3H)        397335       0 
[05/06 22:04:46    441s] [NR-eGR]  MQ  (4V)             0       0 
[05/06 22:04:46    441s] [NR-eGR]  MG  (5H)             0       0 
[05/06 22:04:46    441s] [NR-eGR]  LY  (6V)             0       0 
[05/06 22:04:46    441s] [NR-eGR]  E1  (7H)             0       0 
[05/06 22:04:46    441s] [NR-eGR]  MA  (8V)             0       0 
[05/06 22:04:46    441s] [NR-eGR] --------------------------------
[05/06 22:04:46    441s] [NR-eGR]      Total       776585  117615 
[05/06 22:04:46    441s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:04:46    441s] [NR-eGR] Total half perimeter of net bounding box: 645959um
[05/06 22:04:46    441s] [NR-eGR] Total length: 776585um, number of vias: 117615
[05/06 22:04:46    441s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:04:46    441s] [NR-eGR] Total eGR-routed clock nets wire length: 32492um, number of vias: 6913
[05/06 22:04:46    441s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:04:46    441s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2235.75 MB )
[05/06 22:04:46    441s] Early Global Route wiring runtime: 0.44 seconds, mem = 2235.7M
[05/06 22:04:46    441s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.450, REAL:0.441, MEM:2235.7M, EPOCH TIME: 1715047486.387668
[05/06 22:04:46    441s] Tdgp not successfully inited but do clear! skip clearing
[05/06 22:04:46    441s] End of congRepair (cpu=0:00:01.5, real=0:00:02.0)
[05/06 22:04:46    441s] *** Finishing placeDesign concurrent flow ***
[05/06 22:04:46    441s] **placeDesign ... cpu = 0: 1:57, real = 0: 1:56, mem = 2158.7M **
[05/06 22:04:46    441s] Tdgp not successfully inited but do clear! skip clearing
[05/06 22:04:46    442s] 
[05/06 22:04:46    442s] *** Summary of all messages that are not suppressed in this session:
[05/06 22:04:46    442s] Severity  ID               Count  Summary                                  
[05/06 22:04:46    442s] WARNING   IMPSYT-13030         1  -prePlaceOpt is disabled when -increment...
[05/06 22:04:46    442s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[05/06 22:04:46    442s] WARNING   IMPSP-9516           1  -prePlaceOpt is disabled when -increment...
[05/06 22:04:46    442s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/06 22:04:46    442s] *** Message Summary: 7 warning(s), 0 error(s)
[05/06 22:04:46    442s] 
[05/06 22:04:46    442s] *** placeDesign #2 [finish] : cpu/real = 0:01:56.7/0:01:56.6 (1.0), totSession cpu/real = 0:07:22.1/0:17:17.3 (0.4), mem = 2158.7M
[05/06 22:04:46    442s] 
[05/06 22:04:46    442s] =============================================================================================
[05/06 22:04:46    442s]  Final TAT Report : placeDesign #2                                              21.16-s078_1
[05/06 22:04:46    442s] =============================================================================================
[05/06 22:04:46    442s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:04:46    442s] ---------------------------------------------------------------------------------------------
[05/06 22:04:46    442s] [ TimingUpdate           ]     18   0:00:08.8  (   7.5 % )     0:00:08.8 /  0:00:08.8    1.0
[05/06 22:04:46    442s] [ FullDelayCalc          ]     10   0:00:25.6  (  22.0 % )     0:00:25.6 /  0:00:25.7    1.0
[05/06 22:04:46    442s] [ MISC                   ]          0:01:22.2  (  70.5 % )     0:01:22.2 /  0:01:22.2    1.0
[05/06 22:04:46    442s] ---------------------------------------------------------------------------------------------
[05/06 22:04:46    442s]  placeDesign #2 TOTAL               0:01:56.6  ( 100.0 % )     0:01:56.6 /  0:01:56.7    1.0
[05/06 22:04:46    442s] ---------------------------------------------------------------------------------------------
[05/06 22:04:46    442s] 
[05/06 22:05:00    443s] <CMD> verify_drc
[05/06 22:05:00    443s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 22:05:00    443s]  *** Starting Verify DRC (MEM: 2162.8) ***
[05/06 22:05:00    443s] 
[05/06 22:05:00    443s]   VERIFY DRC ...... Starting Verification
[05/06 22:05:00    443s]   VERIFY DRC ...... Initializing
[05/06 22:05:00    443s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 22:05:00    443s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 22:05:00    443s]   VERIFY DRC ...... Using new threading
[05/06 22:05:00    443s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 22:05:00    443s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[05/06 22:05:00    443s] 
[05/06 22:05:00    443s]   Verification Complete : 1000 Viols.
[05/06 22:05:00    443s] 
[05/06 22:05:00    443s]  Violation Summary By Layer and Type:
[05/06 22:05:00    443s] 
[05/06 22:05:00    443s] 	            Mar   Totals
[05/06 22:05:00    443s] 	M2         1000     1000
[05/06 22:05:00    443s] 	Totals     1000     1000
[05/06 22:05:00    443s] 
[05/06 22:05:00    443s]  *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[05/06 22:05:00    443s] 
[05/06 22:05:16    445s] ###########################
[05/06 22:05:16    445s] ###
[05/06 22:05:16    445s] ### PreCTS Optimization ...
[05/06 22:05:16    445s] ###
[05/06 22:05:16    445s] ###########################
[05/06 22:05:16    445s] <CMD> optDesign -preCTS
[05/06 22:05:16    445s] Executing: place_opt_design -opt
[05/06 22:05:16    445s] **INFO: User settings:
[05/06 22:05:16    445s] setDesignMode -flowEffort               standard
[05/06 22:05:16    445s] setDesignMode -process                  130
[05/06 22:05:16    445s] setDesignMode -topRoutingLayer          M3
[05/06 22:05:16    445s] setExtractRCMode -coupling_c_th         0.4
[05/06 22:05:16    445s] setExtractRCMode -engine                preRoute
[05/06 22:05:16    445s] setExtractRCMode -relative_c_th         1
[05/06 22:05:16    445s] setExtractRCMode -total_c_th            0
[05/06 22:05:16    445s] setDelayCalMode -engine                 aae
[05/06 22:05:16    445s] setDelayCalMode -ignoreNetLoad          false
[05/06 22:05:16    445s] setOptMode -effort                      high
[05/06 22:05:16    445s] setOptMode -fixFanoutLoad               true
[05/06 22:05:16    445s] setOptMode -moveInst                    true
[05/06 22:05:16    445s] setOptMode -reclaimArea                 true
[05/06 22:05:16    445s] setPlaceMode -place_global_cong_effort  high
[05/06 22:05:16    445s] setPlaceMode -timingDriven              true
[05/06 22:05:16    445s] setAnalysisMode -analysisType           single
[05/06 22:05:16    445s] setAnalysisMode -clkSrcPath             true
[05/06 22:05:16    445s] setAnalysisMode -clockPropagation       sdcControl
[05/06 22:05:16    445s] setAnalysisMode -virtualIPO             false
[05/06 22:05:16    445s] setRouteMode -earlyGlobalMaxRouteLayer  3
[05/06 22:05:16    445s] 
[05/06 22:05:16    445s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:07:25.3/0:17:47.5 (0.4), mem = 2418.9M
[05/06 22:05:16    445s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/06 22:05:16    445s] *** Starting GigaPlace ***
[05/06 22:05:16    445s] #optDebug: fT-E <X 2 3 1 0>
[05/06 22:05:16    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:2418.9M, EPOCH TIME: 1715047516.838795
[05/06 22:05:16    445s] Processing tracks to init pin-track alignment.
[05/06 22:05:16    445s] z: 2, totalTracks: 1
[05/06 22:05:16    445s] z: 4, totalTracks: 1
[05/06 22:05:16    445s] z: 6, totalTracks: 1
[05/06 22:05:16    445s] z: 8, totalTracks: 1
[05/06 22:05:16    445s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:16    445s] All LLGs are deleted
[05/06 22:05:16    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:16    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:16    445s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2418.9M, EPOCH TIME: 1715047516.860159
[05/06 22:05:16    445s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2417.4M, EPOCH TIME: 1715047516.860607
[05/06 22:05:16    445s] # Building ibex_top llgBox search-tree.
[05/06 22:05:16    445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2417.4M, EPOCH TIME: 1715047516.867466
[05/06 22:05:16    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:16    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:16    445s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2417.4M, EPOCH TIME: 1715047516.870745
[05/06 22:05:16    445s] Max number of tech site patterns supported in site array is 256.
[05/06 22:05:16    445s] Core basic site is IBM13SITE
[05/06 22:05:16    445s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2417.4M, EPOCH TIME: 1715047516.901420
[05/06 22:05:16    445s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:05:16    445s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/06 22:05:16    445s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:2417.4M, EPOCH TIME: 1715047516.923808
[05/06 22:05:16    445s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/06 22:05:16    445s] SiteArray: use 1,536,000 bytes
[05/06 22:05:16    445s] SiteArray: current memory after site array memory allocation 2418.9M
[05/06 22:05:16    445s] SiteArray: FP blocked sites are writable
[05/06 22:05:16    445s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:05:16    445s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2418.9M, EPOCH TIME: 1715047516.936404
[05/06 22:05:17    445s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.200, REAL:0.199, MEM:2418.9M, EPOCH TIME: 1715047517.135396
[05/06 22:05:17    445s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/06 22:05:17    445s] Atter site array init, number of instance map data is 0.
[05/06 22:05:17    445s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.270, REAL:0.270, MEM:2418.9M, EPOCH TIME: 1715047517.140653
[05/06 22:05:17    445s] 
[05/06 22:05:17    445s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:17    445s] OPERPROF:     Starting CMU at level 3, MEM:2418.9M, EPOCH TIME: 1715047517.148656
[05/06 22:05:17    445s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:2418.9M, EPOCH TIME: 1715047517.158291
[05/06 22:05:17    445s] 
[05/06 22:05:17    445s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:17    445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.300, REAL:0.297, MEM:2418.9M, EPOCH TIME: 1715047517.163981
[05/06 22:05:17    445s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2418.9M, EPOCH TIME: 1715047517.164145
[05/06 22:05:17    445s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2418.9M, EPOCH TIME: 1715047517.164382
[05/06 22:05:17    445s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2418.9MB).
[05/06 22:05:17    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.350, REAL:0.346, MEM:2418.9M, EPOCH TIME: 1715047517.184973
[05/06 22:05:17    445s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2418.9M, EPOCH TIME: 1715047517.185048
[05/06 22:05:17    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] All LLGs are deleted
[05/06 22:05:17    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2418.9M, EPOCH TIME: 1715047517.237725
[05/06 22:05:17    445s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2418.9M, EPOCH TIME: 1715047517.237988
[05/06 22:05:17    445s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.057, MEM:2158.9M, EPOCH TIME: 1715047517.241940
[05/06 22:05:17    445s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:25.7/0:17:47.9 (0.4), mem = 2158.9M
[05/06 22:05:17    445s] VSMManager cleared!
[05/06 22:05:17    445s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:25.7/0:17:47.9 (0.4), mem = 2158.9M
[05/06 22:05:17    445s] 
[05/06 22:05:17    445s] =============================================================================================
[05/06 22:05:17    445s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.16-s078_1
[05/06 22:05:17    445s] =============================================================================================
[05/06 22:05:17    445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:05:17    445s] ---------------------------------------------------------------------------------------------
[05/06 22:05:17    445s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:17    445s] ---------------------------------------------------------------------------------------------
[05/06 22:05:17    445s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:17    445s] ---------------------------------------------------------------------------------------------
[05/06 22:05:17    445s] 
[05/06 22:05:17    445s] Enable CTE adjustment.
[05/06 22:05:17    445s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1596.2M, totSessionCpu=0:07:26 **
[05/06 22:05:17    445s] Info: 1 threads available for lower-level modules during optimization.
[05/06 22:05:17    445s] GigaOpt running with 1 threads.
[05/06 22:05:17    445s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:25.7/0:17:48.0 (0.4), mem = 2158.9M
[05/06 22:05:17    445s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/06 22:05:17    445s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:05:17    445s] Type 'man IMPECO-560' for more detail.
[05/06 22:05:17    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:2158.9M, EPOCH TIME: 1715047517.296896
[05/06 22:05:17    445s] Processing tracks to init pin-track alignment.
[05/06 22:05:17    445s] z: 2, totalTracks: 1
[05/06 22:05:17    445s] z: 4, totalTracks: 1
[05/06 22:05:17    445s] z: 6, totalTracks: 1
[05/06 22:05:17    445s] z: 8, totalTracks: 1
[05/06 22:05:17    445s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:17    445s] All LLGs are deleted
[05/06 22:05:17    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2158.9M, EPOCH TIME: 1715047517.320028
[05/06 22:05:17    445s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2158.9M, EPOCH TIME: 1715047517.320294
[05/06 22:05:17    445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2158.9M, EPOCH TIME: 1715047517.326722
[05/06 22:05:17    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2158.9M, EPOCH TIME: 1715047517.328594
[05/06 22:05:17    445s] Max number of tech site patterns supported in site array is 256.
[05/06 22:05:17    445s] Core basic site is IBM13SITE
[05/06 22:05:17    445s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2158.9M, EPOCH TIME: 1715047517.361697
[05/06 22:05:17    445s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:05:17    445s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:05:17    445s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:2158.9M, EPOCH TIME: 1715047517.383001
[05/06 22:05:17    445s] Fast DP-INIT is on for default
[05/06 22:05:17    445s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:05:17    445s] Atter site array init, number of instance map data is 0.
[05/06 22:05:17    445s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.068, MEM:2158.9M, EPOCH TIME: 1715047517.396375
[05/06 22:05:17    445s] 
[05/06 22:05:17    445s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:17    445s] OPERPROF:     Starting CMU at level 3, MEM:2158.9M, EPOCH TIME: 1715047517.404645
[05/06 22:05:17    445s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2158.9M, EPOCH TIME: 1715047517.407361
[05/06 22:05:17    445s] 
[05/06 22:05:17    445s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:17    445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:2158.9M, EPOCH TIME: 1715047517.413251
[05/06 22:05:17    445s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2158.9M, EPOCH TIME: 1715047517.413407
[05/06 22:05:17    445s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2158.9M, EPOCH TIME: 1715047517.413672
[05/06 22:05:17    445s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2158.9MB).
[05/06 22:05:17    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.138, MEM:2158.9M, EPOCH TIME: 1715047517.434669
[05/06 22:05:17    445s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2158.9M, EPOCH TIME: 1715047517.434894
[05/06 22:05:17    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:17    445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:2158.9M, EPOCH TIME: 1715047517.491751
[05/06 22:05:17    445s] 
[05/06 22:05:17    445s] Trim Metal Layers:
[05/06 22:05:17    445s] LayerId::1 widthSet size::1
[05/06 22:05:17    445s] LayerId::2 widthSet size::1
[05/06 22:05:17    445s] LayerId::3 widthSet size::1
[05/06 22:05:17    445s] LayerId::4 widthSet size::1
[05/06 22:05:17    445s] LayerId::5 widthSet size::1
[05/06 22:05:17    445s] LayerId::6 widthSet size::1
[05/06 22:05:17    445s] LayerId::7 widthSet size::1
[05/06 22:05:17    445s] LayerId::8 widthSet size::1
[05/06 22:05:17    445s] Updating RC grid for preRoute extraction ...
[05/06 22:05:17    445s] eee: pegSigSF::1.070000
[05/06 22:05:17    445s] Initializing multi-corner resistance tables ...
[05/06 22:05:17    445s] eee: l::1 avDens::0.105146 usedTrk::3179.624635 availTrk::30240.000000 sigTrk::3179.624635
[05/06 22:05:17    445s] eee: l::2 avDens::0.363553 usedTrk::10764.800966 availTrk::29610.000000 sigTrk::10764.800966
[05/06 22:05:17    445s] eee: l::3 avDens::0.379662 usedTrk::11412.630559 availTrk::30060.000000 sigTrk::11412.630559
[05/06 22:05:17    445s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:05:17    445s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:05:17    445s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:05:17    445s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:05:17    445s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:05:17    445s] {RT typical_rc 0 3 3 0}
[05/06 22:05:17    446s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:05:17    446s] 
[05/06 22:05:17    446s] Creating Lib Analyzer ...
[05/06 22:05:17    446s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:05:17    446s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/06 22:05:17    446s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:05:17    446s] 
[05/06 22:05:17    446s] {RT typical_rc 0 3 3 0}
[05/06 22:05:18    447s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:27 mem=2164.9M
[05/06 22:05:18    447s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:27 mem=2164.9M
[05/06 22:05:18    447s] Creating Lib Analyzer, finished. 
[05/06 22:05:18    447s] AAE DB initialization (MEM=2164.93 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/06 22:05:18    447s] #optDebug: fT-S <1 2 3 1 0>
[05/06 22:05:18    447s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/06 22:05:18    447s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/06 22:05:18    447s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1593.0M, totSessionCpu=0:07:27 **
[05/06 22:05:18    447s] *** optDesign -preCTS ***
[05/06 22:05:18    447s] DRC Margin: user margin 0.0; extra margin 0.2
[05/06 22:05:18    447s] Setup Target Slack: user slack 0; extra slack 0.0
[05/06 22:05:18    447s] Hold Target Slack: user slack 0
[05/06 22:05:19    447s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/06 22:05:19    447s] Type 'man IMPOPT-3195' for more detail.
[05/06 22:05:19    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2164.9M, EPOCH TIME: 1715047519.036126
[05/06 22:05:19    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:19    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:19    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:2164.9M, EPOCH TIME: 1715047519.091045
[05/06 22:05:19    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:19    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Deleting Cell Server Begin ...
[05/06 22:05:19    447s] Deleting Lib Analyzer.
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Deleting Cell Server End ...
[05/06 22:05:19    447s] Multi-VT timing optimization disabled based on library information.
[05/06 22:05:19    447s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 22:05:19    447s] Summary for sequential cells identification: 
[05/06 22:05:19    447s]   Identified SBFF number: 120
[05/06 22:05:19    447s]   Identified MBFF number: 0
[05/06 22:05:19    447s]   Identified SB Latch number: 0
[05/06 22:05:19    447s]   Identified MB Latch number: 0
[05/06 22:05:19    447s]   Not identified SBFF number: 0
[05/06 22:05:19    447s]   Not identified MBFF number: 0
[05/06 22:05:19    447s]   Not identified SB Latch number: 0
[05/06 22:05:19    447s]   Not identified MB Latch number: 0
[05/06 22:05:19    447s]   Number of sequential cells which are not FFs: 34
[05/06 22:05:19    447s]  Visiting view : typical
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:05:19    447s]  Visiting view : typical
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:05:19    447s] TLC MultiMap info (StdDelay):
[05/06 22:05:19    447s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 22:05:19    447s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 22:05:19    447s]  Setting StdDelay to: 55.8ps
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Deleting Cell Server Begin ...
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Deleting Cell Server End ...
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] Creating Lib Analyzer ...
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 22:05:19    447s] Summary for sequential cells identification: 
[05/06 22:05:19    447s]   Identified SBFF number: 120
[05/06 22:05:19    447s]   Identified MBFF number: 0
[05/06 22:05:19    447s]   Identified SB Latch number: 0
[05/06 22:05:19    447s]   Identified MB Latch number: 0
[05/06 22:05:19    447s]   Not identified SBFF number: 0
[05/06 22:05:19    447s]   Not identified MBFF number: 0
[05/06 22:05:19    447s]   Not identified SB Latch number: 0
[05/06 22:05:19    447s]   Not identified MB Latch number: 0
[05/06 22:05:19    447s]   Number of sequential cells which are not FFs: 34
[05/06 22:05:19    447s]  Visiting view : typical
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:05:19    447s]  Visiting view : typical
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:05:19    447s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:05:19    447s] TLC MultiMap info (StdDelay):
[05/06 22:05:19    447s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 22:05:19    447s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 22:05:19    447s]  Setting StdDelay to: 55.8ps
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 22:05:19    447s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:05:19    447s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:05:19    447s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:05:19    447s] 
[05/06 22:05:19    447s] {RT typical_rc 0 3 3 0}
[05/06 22:05:20    448s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:29 mem=2166.9M
[05/06 22:05:20    448s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:29 mem=2166.9M
[05/06 22:05:20    448s] Creating Lib Analyzer, finished. 
[05/06 22:05:20    448s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2166.9M, EPOCH TIME: 1715047520.244327
[05/06 22:05:20    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:20    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:20    448s] All LLGs are deleted
[05/06 22:05:20    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:20    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:20    448s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2166.9M, EPOCH TIME: 1715047520.244467
[05/06 22:05:20    448s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1715047520.244543
[05/06 22:05:20    448s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2164.9M, EPOCH TIME: 1715047520.244740
[05/06 22:05:20    448s] {MMLU 0 0 10967}
[05/06 22:05:20    448s] ### Creating LA Mngr. totSessionCpu=0:07:29 mem=2164.9M
[05/06 22:05:20    448s] ### Creating LA Mngr, finished. totSessionCpu=0:07:29 mem=2164.9M
[05/06 22:05:20    448s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2164.93 MB )
[05/06 22:05:20    448s] (I)      ==================== Layers =====================
[05/06 22:05:20    448s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:05:20    448s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:05:20    448s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:05:20    448s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:05:20    448s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:05:20    448s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:05:20    448s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:05:20    448s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:05:20    448s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:05:20    448s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:05:20    448s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:05:20    448s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:05:20    448s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:05:20    448s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:05:20    448s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:05:20    448s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:05:20    448s] (I)      Started Import and model ( Curr Mem: 2164.93 MB )
[05/06 22:05:20    448s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:05:20    448s] (I)      Number of ignored instance 0
[05/06 22:05:20    448s] (I)      Number of inbound cells 0
[05/06 22:05:20    448s] (I)      Number of opened ILM blockages 0
[05/06 22:05:20    448s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/06 22:05:20    448s] (I)      numMoveCells=10435, numMacros=0  numPads=655  numMultiRowHeightInsts=0
[05/06 22:05:20    448s] (I)      cell height: 3600, count: 10435
[05/06 22:05:20    448s] (I)      Number of nets = 10868 ( 99 ignored )
[05/06 22:05:20    448s] (I)      Read rows... (mem=2169.1M)
[05/06 22:05:20    448s] (I)      Done Read rows (cpu=0.000s, mem=2169.1M)
[05/06 22:05:20    448s] (I)      Identified Clock instances: Flop 2052, Clock buffer/inverter 0, Gate 0, Logic 89
[05/06 22:05:20    448s] (I)      Read module constraints... (mem=2169.1M)
[05/06 22:05:20    448s] (I)      Done Read module constraints (cpu=0.000s, mem=2169.1M)
[05/06 22:05:20    448s] (I)      == Non-default Options ==
[05/06 22:05:20    448s] (I)      Maximum routing layer                              : 3
[05/06 22:05:20    448s] (I)      Buffering-aware routing                            : true
[05/06 22:05:20    448s] (I)      Spread congestion away from blockages              : true
[05/06 22:05:20    448s] (I)      Number of threads                                  : 1
[05/06 22:05:20    448s] (I)      Overflow penalty cost                              : 10
[05/06 22:05:20    448s] (I)      Source-to-sink ratio                               : 0.300000
[05/06 22:05:20    448s] (I)      Method to set GCell size                           : row
[05/06 22:05:20    448s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:05:20    448s] (I)      Use row-based GCell size
[05/06 22:05:20    448s] (I)      Use row-based GCell align
[05/06 22:05:20    448s] (I)      layer 0 area = 89000
[05/06 22:05:20    448s] (I)      layer 1 area = 120000
[05/06 22:05:20    448s] (I)      layer 2 area = 120000
[05/06 22:05:20    448s] (I)      GCell unit size   : 3600
[05/06 22:05:20    448s] (I)      GCell multiplier  : 1
[05/06 22:05:20    448s] (I)      GCell row height  : 3600
[05/06 22:05:20    448s] (I)      Actual row height : 3600
[05/06 22:05:20    448s] (I)      GCell align ref   : 8400 8400
[05/06 22:05:20    448s] [NR-eGR] Track table information for default rule: 
[05/06 22:05:20    448s] [NR-eGR] M1 has single uniform track structure
[05/06 22:05:20    448s] [NR-eGR] M2 has single uniform track structure
[05/06 22:05:20    448s] [NR-eGR] M3 has single uniform track structure
[05/06 22:05:20    448s] [NR-eGR] MQ has single uniform track structure
[05/06 22:05:20    448s] [NR-eGR] MG has single uniform track structure
[05/06 22:05:20    448s] [NR-eGR] LY has single uniform track structure
[05/06 22:05:20    448s] [NR-eGR] E1 has single uniform track structure
[05/06 22:05:20    448s] [NR-eGR] MA has single uniform track structure
[05/06 22:05:20    448s] (I)      ============== Default via ===============
[05/06 22:05:20    448s] (I)      +---+------------------+-----------------+
[05/06 22:05:20    448s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:05:20    448s] (I)      +---+------------------+-----------------+
[05/06 22:05:20    448s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:05:20    448s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:05:20    448s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:05:20    448s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:05:20    448s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:05:20    448s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:05:20    448s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:05:20    448s] (I)      +---+------------------+-----------------+
[05/06 22:05:20    448s] [NR-eGR] Read 76335 PG shapes
[05/06 22:05:20    448s] [NR-eGR] Read 0 clock shapes
[05/06 22:05:20    448s] [NR-eGR] Read 0 other shapes
[05/06 22:05:20    448s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:05:20    448s] [NR-eGR] #Instance Blockages : 0
[05/06 22:05:20    448s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:05:20    448s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:05:20    448s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:05:20    448s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:05:20    448s] [NR-eGR] #Other Blockages    : 0
[05/06 22:05:20    448s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:05:20    448s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:05:20    448s] [NR-eGR] Read 10868 nets ( ignored 0 )
[05/06 22:05:20    448s] (I)      early_global_route_priority property id does not exist.
[05/06 22:05:20    448s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:05:20    448s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:05:20    448s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:05:20    448s] (I)      Number of ignored nets                =      0
[05/06 22:05:20    448s] (I)      Number of connected nets              =      0
[05/06 22:05:20    448s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:05:20    448s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:05:20    448s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:05:20    448s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:05:20    448s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:05:20    448s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:05:20    448s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:05:20    448s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:05:20    448s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:05:20    448s] (I)      Constructing bin map
[05/06 22:05:20    448s] (I)      Initialize bin information with width=7200 height=7200
[05/06 22:05:20    448s] (I)      Done constructing bin map
[05/06 22:05:20    448s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:05:20    448s] (I)      Ndr track 0 does not exist
[05/06 22:05:20    448s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:05:20    448s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:05:20    448s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:05:20    448s] (I)      Site width          :   400  (dbu)
[05/06 22:05:20    448s] (I)      Row height          :  3600  (dbu)
[05/06 22:05:20    448s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:05:20    448s] (I)      GCell width         :  3600  (dbu)
[05/06 22:05:20    448s] (I)      GCell height        :  3600  (dbu)
[05/06 22:05:20    448s] (I)      Grid                :   210   155     3
[05/06 22:05:20    448s] (I)      Layer numbers       :     1     2     3
[05/06 22:05:20    448s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:05:20    448s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:05:20    448s] (I)      Default wire width  :   160   200   200
[05/06 22:05:20    448s] (I)      Default wire space  :   160   200   200
[05/06 22:05:20    448s] (I)      Default wire pitch  :   320   400   400
[05/06 22:05:20    448s] (I)      Default pitch size  :   320   400   400
[05/06 22:05:20    448s] (I)      First track coord   :   200   200   200
[05/06 22:05:20    448s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:05:20    448s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:05:20    448s] (I)      Num of masks        :     1     1     1
[05/06 22:05:20    448s] (I)      Num of trim masks   :     0     0     0
[05/06 22:05:20    448s] (I)      --------------------------------------------------------
[05/06 22:05:20    448s] 
[05/06 22:05:20    448s] [NR-eGR] ============ Routing rule table ============
[05/06 22:05:20    448s] [NR-eGR] Rule id: 0  Nets: 10868
[05/06 22:05:20    448s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:05:20    448s] (I)                    Layer    2    3 
[05/06 22:05:20    448s] (I)                    Pitch  400  400 
[05/06 22:05:20    448s] (I)             #Used tracks    1    1 
[05/06 22:05:20    448s] (I)       #Fully used tracks    1    1 
[05/06 22:05:20    448s] [NR-eGR] ========================================
[05/06 22:05:20    448s] [NR-eGR] 
[05/06 22:05:20    448s] (I)      =============== Blocked Tracks ===============
[05/06 22:05:20    448s] (I)      +-------+---------+----------+---------------+
[05/06 22:05:20    448s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:05:20    448s] (I)      +-------+---------+----------+---------------+
[05/06 22:05:20    448s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:05:20    448s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:05:20    448s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:05:20    448s] (I)      +-------+---------+----------+---------------+
[05/06 22:05:20    448s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2171.71 MB )
[05/06 22:05:20    448s] (I)      Reset routing kernel
[05/06 22:05:20    448s] (I)      Started Global Routing ( Curr Mem: 2171.71 MB )
[05/06 22:05:20    448s] (I)      totalPins=40695  totalGlobalPin=39929 (98.12%)
[05/06 22:05:20    448s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:05:20    448s] (I)      #blocked areas for congestion spreading : 0
[05/06 22:05:20    448s] [NR-eGR] Layer group 1: route 10868 net(s) in layer range [2, 3]
[05/06 22:05:20    448s] (I)      
[05/06 22:05:20    448s] (I)      ============  Phase 1a Route ============
[05/06 22:05:20    448s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:05:20    448s] (I)      Usage: 207639 = (105818 H, 101821 V) = (46.50% H, 52.44% V) = (3.809e+05um H, 3.666e+05um V)
[05/06 22:05:20    448s] (I)      
[05/06 22:05:20    448s] (I)      ============  Phase 1b Route ============
[05/06 22:05:20    449s] (I)      Usage: 208454 = (106332 H, 102122 V) = (46.72% H, 52.59% V) = (3.828e+05um H, 3.676e+05um V)
[05/06 22:05:20    449s] (I)      Overflow of layer group 1: 1.82% H + 7.03% V. EstWL: 7.504344e+05um
[05/06 22:05:20    449s] (I)      Congestion metric : 1.82%H 7.03%V, 8.86%HV
[05/06 22:05:20    449s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:05:20    449s] (I)      
[05/06 22:05:20    449s] (I)      ============  Phase 1c Route ============
[05/06 22:05:20    449s] (I)      Level2 Grid: 42 x 31
[05/06 22:05:20    449s] (I)      Usage: 208474 = (106332 H, 102142 V) = (46.72% H, 52.60% V) = (3.828e+05um H, 3.677e+05um V)
[05/06 22:05:20    449s] (I)      
[05/06 22:05:20    449s] (I)      ============  Phase 1d Route ============
[05/06 22:05:21    449s] (I)      Usage: 209282 = (107049 H, 102233 V) = (47.04% H, 52.65% V) = (3.854e+05um H, 3.680e+05um V)
[05/06 22:05:21    449s] (I)      
[05/06 22:05:21    449s] (I)      ============  Phase 1e Route ============
[05/06 22:05:21    449s] (I)      Usage: 209282 = (107049 H, 102233 V) = (47.04% H, 52.65% V) = (3.854e+05um H, 3.680e+05um V)
[05/06 22:05:21    449s] [NR-eGR] Early Global Route overflow of layer group 1: 1.41% H + 6.55% V. EstWL: 7.534152e+05um
[05/06 22:05:21    449s] (I)      
[05/06 22:05:21    449s] (I)      ============  Phase 1l Route ============
[05/06 22:05:21    449s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:05:21    449s] (I)      Layer  2:     203429    116083      2262           0      291060    ( 0.00%) 
[05/06 22:05:21    449s] (I)      Layer  3:     238570    106966       347           0      291555    ( 0.00%) 
[05/06 22:05:21    449s] (I)      Total:        441999    223049      2609           0      582615    ( 0.00%) 
[05/06 22:05:21    449s] (I)      
[05/06 22:05:21    449s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:05:21    449s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/06 22:05:21    449s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:05:21    449s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/06 22:05:21    449s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:05:21    449s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:05:21    449s] [NR-eGR]      M2 ( 2)      1617( 5.00%)        88( 0.27%)         2( 0.01%)   ( 5.28%) 
[05/06 22:05:21    449s] [NR-eGR]      M3 ( 3)       261( 0.81%)        13( 0.04%)         0( 0.00%)   ( 0.85%) 
[05/06 22:05:21    449s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:05:21    449s] [NR-eGR]        Total      1878( 2.90%)       101( 0.16%)         2( 0.00%)   ( 3.06%) 
[05/06 22:05:21    449s] [NR-eGR] 
[05/06 22:05:21    449s] (I)      Finished Global Routing ( CPU: 0.85 sec, Real: 0.84 sec, Curr Mem: 2174.71 MB )
[05/06 22:05:21    449s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:05:21    449s] [NR-eGR] Overflow after Early Global Route 0.84% H + 5.24% V
[05/06 22:05:21    449s] (I)      ============= Track Assignment ============
[05/06 22:05:21    449s] (I)      Started Track Assignment (1T) ( Curr Mem: 2174.71 MB )
[05/06 22:05:21    449s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/06 22:05:21    449s] (I)      Run Multi-thread track assignment
[05/06 22:05:21    449s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2174.71 MB )
[05/06 22:05:21    449s] (I)      Started Export ( Curr Mem: 2174.71 MB )
[05/06 22:05:21    450s] [NR-eGR]             Length (um)    Vias 
[05/06 22:05:21    450s] [NR-eGR] --------------------------------
[05/06 22:05:21    450s] [NR-eGR]  M1  (1H)             0   40270 
[05/06 22:05:21    450s] [NR-eGR]  M2  (2V)        379723   77187 
[05/06 22:05:21    450s] [NR-eGR]  M3  (3H)        402934       0 
[05/06 22:05:21    450s] [NR-eGR]  MQ  (4V)             0       0 
[05/06 22:05:21    450s] [NR-eGR]  MG  (5H)             0       0 
[05/06 22:05:21    450s] [NR-eGR]  LY  (6V)             0       0 
[05/06 22:05:21    450s] [NR-eGR]  E1  (7H)             0       0 
[05/06 22:05:21    450s] [NR-eGR]  MA  (8V)             0       0 
[05/06 22:05:21    450s] [NR-eGR] --------------------------------
[05/06 22:05:21    450s] [NR-eGR]      Total       782657  117457 
[05/06 22:05:21    450s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:05:21    450s] [NR-eGR] Total half perimeter of net bounding box: 645959um
[05/06 22:05:21    450s] [NR-eGR] Total length: 782657um, number of vias: 117457
[05/06 22:05:21    450s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:05:21    450s] [NR-eGR] Total eGR-routed clock nets wire length: 33476um, number of vias: 6943
[05/06 22:05:21    450s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:05:21    450s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 2174.71 MB )
[05/06 22:05:21    450s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.50 sec, Real: 1.50 sec, Curr Mem: 2174.71 MB )
[05/06 22:05:21    450s] (I)      =========================================== Runtime Summary ============================================
[05/06 22:05:21    450s] (I)       Step                                                     %       Start      Finish      Real       CPU 
[05/06 22:05:21    450s] (I)      --------------------------------------------------------------------------------------------------------
[05/06 22:05:21    450s] (I)       Early Global Route kernel                          100.00%  303.46 sec  304.97 sec  1.50 sec  1.50 sec 
[05/06 22:05:21    450s] (I)       +-Import and model                                  12.75%  303.47 sec  303.66 sec  0.19 sec  0.19 sec 
[05/06 22:05:21    450s] (I)       | +-Create place DB                                  5.92%  303.47 sec  303.56 sec  0.09 sec  0.08 sec 
[05/06 22:05:21    450s] (I)       | | +-Import place data                              5.91%  303.47 sec  303.56 sec  0.09 sec  0.08 sec 
[05/06 22:05:21    450s] (I)       | | | +-Read instances and placement                 1.47%  303.47 sec  303.49 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | +-Read nets                                    3.63%  303.49 sec  303.55 sec  0.05 sec  0.05 sec 
[05/06 22:05:21    450s] (I)       | +-Create route DB                                  5.81%  303.56 sec  303.64 sec  0.09 sec  0.10 sec 
[05/06 22:05:21    450s] (I)       | | +-Import route data (1T)                         5.77%  303.56 sec  303.64 sec  0.09 sec  0.10 sec 
[05/06 22:05:21    450s] (I)       | | | +-Read blockages ( Layer 2-3 )                 2.09%  303.57 sec  303.60 sec  0.03 sec  0.03 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Read routing blockages                     0.00%  303.57 sec  303.57 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Read instance blockages                    0.46%  303.57 sec  303.58 sec  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Read PG blockages                          1.48%  303.58 sec  303.60 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Read clock blockages                       0.00%  303.60 sec  303.60 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Read other blockages                       0.00%  303.60 sec  303.60 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Read halo blockages                        0.07%  303.60 sec  303.60 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Read boundary cut boxes                    0.00%  303.60 sec  303.60 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | +-Read blackboxes                              0.00%  303.60 sec  303.60 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | +-Read prerouted                               0.18%  303.60 sec  303.60 sec  0.00 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       | | | +-Read unlegalized nets                        0.34%  303.60 sec  303.61 sec  0.01 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | +-Read nets                                    0.58%  303.61 sec  303.62 sec  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       | | | +-Set up via pillars                           0.01%  303.62 sec  303.62 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | +-Initialize 3D grid graph                     0.03%  303.62 sec  303.62 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | +-Model blockage capacity                      1.18%  303.62 sec  303.64 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Initialize 3D capacity                     1.07%  303.62 sec  303.64 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | +-Read aux data                                    0.32%  303.64 sec  303.65 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | +-Others data preparation                          0.21%  303.65 sec  303.65 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | +-Create route kernel                              0.26%  303.65 sec  303.66 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       +-Global Routing                                    56.17%  303.66 sec  304.50 sec  0.84 sec  0.85 sec 
[05/06 22:05:21    450s] (I)       | +-Initialization                                   0.82%  303.66 sec  303.67 sec  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       | +-Net group 1                                     54.89%  303.67 sec  304.50 sec  0.83 sec  0.83 sec 
[05/06 22:05:21    450s] (I)       | | +-Generate topology                              1.63%  303.67 sec  303.70 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | +-Phase 1a                                       7.11%  303.72 sec  303.83 sec  0.11 sec  0.10 sec 
[05/06 22:05:21    450s] (I)       | | | +-Pattern routing (1T)                         5.21%  303.72 sec  303.80 sec  0.08 sec  0.07 sec 
[05/06 22:05:21    450s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.09%  303.80 sec  303.81 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | +-Add via demand to 2D                         0.74%  303.81 sec  303.83 sec  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       | | +-Phase 1b                                       8.37%  303.83 sec  303.95 sec  0.13 sec  0.13 sec 
[05/06 22:05:21    450s] (I)       | | | +-Monotonic routing (1T)                       8.32%  303.83 sec  303.95 sec  0.13 sec  0.13 sec 
[05/06 22:05:21    450s] (I)       | | +-Phase 1c                                       1.43%  303.95 sec  303.97 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | +-Two level Routing                            1.42%  303.95 sec  303.97 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Two Level Routing (Regular)                1.10%  303.95 sec  303.97 sec  0.02 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Two Level Routing (Strong)                 0.14%  303.97 sec  303.97 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.11%  303.97 sec  303.97 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | +-Phase 1d                                      25.50%  303.97 sec  304.36 sec  0.38 sec  0.38 sec 
[05/06 22:05:21    450s] (I)       | | | +-Detoured routing (1T)                       25.48%  303.97 sec  304.36 sec  0.38 sec  0.38 sec 
[05/06 22:05:21    450s] (I)       | | +-Phase 1e                                       1.03%  304.36 sec  304.37 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | +-Route legalization                           0.97%  304.36 sec  304.37 sec  0.01 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Legalize Blockage Violations               0.85%  304.36 sec  304.37 sec  0.01 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | | | | +-Legalize Reach Aware Violations            0.10%  304.37 sec  304.37 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | | +-Phase 1l                                       8.39%  304.37 sec  304.50 sec  0.13 sec  0.13 sec 
[05/06 22:05:21    450s] (I)       | | | +-Layer assignment (1T)                        8.10%  304.38 sec  304.50 sec  0.12 sec  0.13 sec 
[05/06 22:05:21    450s] (I)       | +-Clean cong LA                                    0.00%  304.50 sec  304.50 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       +-Export 3D cong map                                 0.48%  304.50 sec  304.51 sec  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       | +-Export 2D cong map                               0.14%  304.51 sec  304.51 sec  0.00 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       +-Extract Global 3D Wires                            0.79%  304.51 sec  304.53 sec  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)       +-Track Assignment (1T)                             15.87%  304.53 sec  304.76 sec  0.24 sec  0.23 sec 
[05/06 22:05:21    450s] (I)       | +-Initialization                                   0.05%  304.53 sec  304.53 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       | +-Track Assignment Kernel                         15.54%  304.53 sec  304.76 sec  0.23 sec  0.23 sec 
[05/06 22:05:21    450s] (I)       | +-Free Memory                                      0.00%  304.76 sec  304.76 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       +-Export                                            13.15%  304.77 sec  304.96 sec  0.20 sec  0.21 sec 
[05/06 22:05:21    450s] (I)       | +-Export DB wires                                  6.83%  304.77 sec  304.87 sec  0.10 sec  0.10 sec 
[05/06 22:05:21    450s] (I)       | | +-Export all nets                                4.83%  304.77 sec  304.84 sec  0.07 sec  0.07 sec 
[05/06 22:05:21    450s] (I)       | | +-Set wire vias                                  1.57%  304.84 sec  304.87 sec  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)       | +-Report wirelength                                3.33%  304.87 sec  304.92 sec  0.05 sec  0.06 sec 
[05/06 22:05:21    450s] (I)       | +-Update net boxes                                 2.95%  304.92 sec  304.96 sec  0.04 sec  0.05 sec 
[05/06 22:05:21    450s] (I)       | +-Update timing                                    0.00%  304.96 sec  304.96 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)       +-Postprocess design                                 0.01%  304.96 sec  304.96 sec  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)      ========================== Summary by functions ==========================
[05/06 22:05:21    450s] (I)       Lv  Step                                           %      Real       CPU 
[05/06 22:05:21    450s] (I)      --------------------------------------------------------------------------
[05/06 22:05:21    450s] (I)        0  Early Global Route kernel                100.00%  1.50 sec  1.50 sec 
[05/06 22:05:21    450s] (I)        1  Global Routing                            56.17%  0.84 sec  0.85 sec 
[05/06 22:05:21    450s] (I)        1  Track Assignment (1T)                     15.87%  0.24 sec  0.23 sec 
[05/06 22:05:21    450s] (I)        1  Export                                    13.15%  0.20 sec  0.21 sec 
[05/06 22:05:21    450s] (I)        1  Import and model                          12.75%  0.19 sec  0.19 sec 
[05/06 22:05:21    450s] (I)        1  Extract Global 3D Wires                    0.79%  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        1  Export 3D cong map                         0.48%  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        1  Postprocess design                         0.01%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        2  Net group 1                               54.89%  0.83 sec  0.83 sec 
[05/06 22:05:21    450s] (I)        2  Track Assignment Kernel                   15.54%  0.23 sec  0.23 sec 
[05/06 22:05:21    450s] (I)        2  Export DB wires                            6.83%  0.10 sec  0.10 sec 
[05/06 22:05:21    450s] (I)        2  Create place DB                            5.92%  0.09 sec  0.08 sec 
[05/06 22:05:21    450s] (I)        2  Create route DB                            5.81%  0.09 sec  0.10 sec 
[05/06 22:05:21    450s] (I)        2  Report wirelength                          3.33%  0.05 sec  0.06 sec 
[05/06 22:05:21    450s] (I)        2  Update net boxes                           2.95%  0.04 sec  0.05 sec 
[05/06 22:05:21    450s] (I)        2  Initialization                             0.87%  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        2  Read aux data                              0.32%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        2  Create route kernel                        0.26%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        2  Others data preparation                    0.21%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        2  Export 2D cong map                         0.14%  0.00 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        3  Phase 1d                                  25.50%  0.38 sec  0.38 sec 
[05/06 22:05:21    450s] (I)        3  Phase 1l                                   8.39%  0.13 sec  0.13 sec 
[05/06 22:05:21    450s] (I)        3  Phase 1b                                   8.37%  0.13 sec  0.13 sec 
[05/06 22:05:21    450s] (I)        3  Phase 1a                                   7.11%  0.11 sec  0.10 sec 
[05/06 22:05:21    450s] (I)        3  Import place data                          5.91%  0.09 sec  0.08 sec 
[05/06 22:05:21    450s] (I)        3  Import route data (1T)                     5.77%  0.09 sec  0.10 sec 
[05/06 22:05:21    450s] (I)        3  Export all nets                            4.83%  0.07 sec  0.07 sec 
[05/06 22:05:21    450s] (I)        3  Generate topology                          1.63%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        3  Set wire vias                              1.57%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        3  Phase 1c                                   1.43%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        3  Phase 1e                                   1.03%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        4  Detoured routing (1T)                     25.48%  0.38 sec  0.38 sec 
[05/06 22:05:21    450s] (I)        4  Monotonic routing (1T)                     8.32%  0.13 sec  0.13 sec 
[05/06 22:05:21    450s] (I)        4  Layer assignment (1T)                      8.10%  0.12 sec  0.13 sec 
[05/06 22:05:21    450s] (I)        4  Pattern routing (1T)                       5.21%  0.08 sec  0.07 sec 
[05/06 22:05:21    450s] (I)        4  Read nets                                  4.21%  0.06 sec  0.06 sec 
[05/06 22:05:21    450s] (I)        4  Read blockages ( Layer 2-3 )               2.09%  0.03 sec  0.03 sec 
[05/06 22:05:21    450s] (I)        4  Read instances and placement               1.47%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        4  Two level Routing                          1.42%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        4  Model blockage capacity                    1.18%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        4  Pattern Routing Avoiding Blockages         1.09%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        4  Route legalization                         0.97%  0.01 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        4  Add via demand to 2D                       0.74%  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        4  Read unlegalized nets                      0.34%  0.01 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        4  Read prerouted                             0.18%  0.00 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        4  Initialize 3D grid graph                   0.03%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Read PG blockages                          1.48%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        5  Two Level Routing (Regular)                1.10%  0.02 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        5  Initialize 3D capacity                     1.07%  0.02 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        5  Legalize Blockage Violations               0.85%  0.01 sec  0.02 sec 
[05/06 22:05:21    450s] (I)        5  Read instance blockages                    0.46%  0.01 sec  0.01 sec 
[05/06 22:05:21    450s] (I)        5  Two Level Routing (Strong)                 0.14%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.11%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Legalize Reach Aware Violations            0.10%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Read halo blockages                        0.07%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[05/06 22:05:21    450s] Extraction called for design 'ibex_top' of instances=10435 and nets=12989 using extraction engine 'preRoute' .
[05/06 22:05:21    450s] PreRoute RC Extraction called for design ibex_top.
[05/06 22:05:21    450s] RC Extraction called in multi-corner(1) mode.
[05/06 22:05:21    450s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:05:21    450s] Type 'man IMPEXT-6197' for more detail.
[05/06 22:05:21    450s] RCMode: PreRoute
[05/06 22:05:21    450s]       RC Corner Indexes            0   
[05/06 22:05:21    450s] Capacitance Scaling Factor   : 1.00000 
[05/06 22:05:21    450s] Resistance Scaling Factor    : 1.00000 
[05/06 22:05:21    450s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 22:05:21    450s] Clock Res. Scaling Factor    : 1.00000 
[05/06 22:05:21    450s] Shrink Factor                : 1.00000
[05/06 22:05:21    450s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/06 22:05:21    450s] 
[05/06 22:05:21    450s] Trim Metal Layers:
[05/06 22:05:21    450s] LayerId::1 widthSet size::1
[05/06 22:05:21    450s] LayerId::2 widthSet size::1
[05/06 22:05:21    450s] LayerId::3 widthSet size::1
[05/06 22:05:21    450s] LayerId::4 widthSet size::1
[05/06 22:05:21    450s] LayerId::5 widthSet size::1
[05/06 22:05:21    450s] LayerId::6 widthSet size::1
[05/06 22:05:21    450s] LayerId::7 widthSet size::1
[05/06 22:05:21    450s] LayerId::8 widthSet size::1
[05/06 22:05:21    450s] Updating RC grid for preRoute extraction ...
[05/06 22:05:21    450s] eee: pegSigSF::1.070000
[05/06 22:05:21    450s] Initializing multi-corner resistance tables ...
[05/06 22:05:21    450s] eee: l::1 avDens::0.105146 usedTrk::3179.624635 availTrk::30240.000000 sigTrk::3179.624635
[05/06 22:05:21    450s] eee: l::2 avDens::0.359551 usedTrk::10775.750976 availTrk::29970.000000 sigTrk::10775.750976
[05/06 22:05:21    450s] eee: l::3 avDens::0.383439 usedTrk::11595.187406 availTrk::30240.000000 sigTrk::11595.187406
[05/06 22:05:21    450s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:05:21    450s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:05:21    450s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:05:21    450s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:05:21    450s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:05:21    450s] {RT typical_rc 0 3 3 0}
[05/06 22:05:21    450s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:05:21    450s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2174.715M)
[05/06 22:05:22    450s] All LLGs are deleted
[05/06 22:05:22    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:22    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:22    450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2174.7M, EPOCH TIME: 1715047522.015255
[05/06 22:05:22    450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2174.7M, EPOCH TIME: 1715047522.015499
[05/06 22:05:22    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2174.7M, EPOCH TIME: 1715047522.022159
[05/06 22:05:22    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:22    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:22    450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2174.7M, EPOCH TIME: 1715047522.023952
[05/06 22:05:22    450s] Max number of tech site patterns supported in site array is 256.
[05/06 22:05:22    450s] Core basic site is IBM13SITE
[05/06 22:05:22    450s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2174.7M, EPOCH TIME: 1715047522.054048
[05/06 22:05:22    450s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:05:22    450s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:05:22    450s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.021, MEM:2174.7M, EPOCH TIME: 1715047522.074846
[05/06 22:05:22    450s] Fast DP-INIT is on for default
[05/06 22:05:22    450s] Atter site array init, number of instance map data is 0.
[05/06 22:05:22    450s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2174.7M, EPOCH TIME: 1715047522.088063
[05/06 22:05:22    450s] 
[05/06 22:05:22    450s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:22    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:2174.7M, EPOCH TIME: 1715047522.101697
[05/06 22:05:22    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:22    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:22    450s] Starting delay calculation for Setup views
[05/06 22:05:22    450s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:05:22    450s] #################################################################################
[05/06 22:05:22    450s] # Design Stage: PreRoute
[05/06 22:05:22    450s] # Design Name: ibex_top
[05/06 22:05:22    450s] # Design Mode: 130nm
[05/06 22:05:22    450s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:05:22    450s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:05:22    450s] # Signoff Settings: SI Off 
[05/06 22:05:22    450s] #################################################################################
[05/06 22:05:23    451s] Calculate delays in Single mode...
[05/06 22:05:23    451s] Topological Sorting (REAL = 0:00:00.0, MEM = 2184.2M, InitMEM = 2184.2M)
[05/06 22:05:23    451s] Start delay calculation (fullDC) (1 T). (MEM=2184.23)
[05/06 22:05:23    451s] siFlow : Timing analysis mode is single, using late cdB files
[05/06 22:05:23    451s] Start AAE Lib Loading. (MEM=2184.23)
[05/06 22:05:23    451s] End AAE Lib Loading. (MEM=2203.31 CPU=0:00:00.0 Real=0:00:00.0)
[05/06 22:05:23    451s] End AAE Lib Interpolated Model. (MEM=2203.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:05:26    455s] Total number of fetched objects 12622
[05/06 22:05:26    455s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:05:26    455s] End delay calculation. (MEM=2252.54 CPU=0:00:02.9 REAL=0:00:03.0)
[05/06 22:05:26    455s] End delay calculation (fullDC). (MEM=2215.92 CPU=0:00:03.5 REAL=0:00:03.0)
[05/06 22:05:26    455s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 2215.9M) ***
[05/06 22:05:27    456s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:05.0 totSessionCpu=0:07:36 mem=2215.9M)
[05/06 22:05:28    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:05:28    456s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:05:28    456s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -35.512 |
|           TNS (ns):|-43908.8 |
|    Violating Paths:|  1890   |
|          All Paths:|  4090   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    664 (664)     |   -9.728   |    670 (670)     |
|   max_tran     |   2194 (12455)   |  -20.333   |   2194 (12468)   |
|   max_fanout   |    714 (714)     |   -1686    |    784 (784)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2231.9M, EPOCH TIME: 1715047528.378375
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] 
[05/06 22:05:28    456s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:28    456s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:2231.9M, EPOCH TIME: 1715047528.432413
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] Density: 33.639%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1632.1M, totSessionCpu=0:07:37 **
[05/06 22:05:28    456s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.9/0:00:11.2 (1.0), totSession cpu/real = 0:07:36.6/0:17:59.2 (0.4), mem = 2188.9M
[05/06 22:05:28    456s] 
[05/06 22:05:28    456s] =============================================================================================
[05/06 22:05:28    456s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.16-s078_1
[05/06 22:05:28    456s] =============================================================================================
[05/06 22:05:28    456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:05:28    456s] ---------------------------------------------------------------------------------------------
[05/06 22:05:28    456s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:28    456s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.2 % )     0:00:06.5 /  0:00:06.3    1.0
[05/06 22:05:28    456s] [ DrvReport              ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:05:28    456s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/06 22:05:28    456s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  17.8 % )     0:00:02.0 /  0:00:02.0    1.0
[05/06 22:05:28    456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:28    456s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:28    456s] [ EarlyGlobalRoute       ]      1   0:00:01.5  (  13.5 % )     0:00:01.5 /  0:00:01.5    1.0
[05/06 22:05:28    456s] [ ExtractRC              ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:05:28    456s] [ TimingUpdate           ]      1   0:00:01.4  (  12.3 % )     0:00:05.8 /  0:00:05.6    1.0
[05/06 22:05:28    456s] [ FullDelayCalc          ]      1   0:00:04.4  (  39.4 % )     0:00:04.4 /  0:00:04.3    1.0
[05/06 22:05:28    456s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.7
[05/06 22:05:28    456s] [ MISC                   ]          0:00:01.0  (   8.9 % )     0:00:01.0 /  0:00:00.9    0.9
[05/06 22:05:28    456s] ---------------------------------------------------------------------------------------------
[05/06 22:05:28    456s]  InitOpt #1 TOTAL                   0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:10.9    1.0
[05/06 22:05:28    456s] ---------------------------------------------------------------------------------------------
[05/06 22:05:28    456s] 
[05/06 22:05:28    456s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/06 22:05:28    456s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:05:28    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=2188.9M
[05/06 22:05:28    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:2188.9M, EPOCH TIME: 1715047528.466902
[05/06 22:05:28    456s] Processing tracks to init pin-track alignment.
[05/06 22:05:28    456s] z: 2, totalTracks: 1
[05/06 22:05:28    456s] z: 4, totalTracks: 1
[05/06 22:05:28    456s] z: 6, totalTracks: 1
[05/06 22:05:28    456s] z: 8, totalTracks: 1
[05/06 22:05:28    456s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:28    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2188.9M, EPOCH TIME: 1715047528.494065
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] 
[05/06 22:05:28    456s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:28    456s] OPERPROF:     Starting CMU at level 3, MEM:2188.9M, EPOCH TIME: 1715047528.541776
[05/06 22:05:28    456s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2188.9M, EPOCH TIME: 1715047528.544495
[05/06 22:05:28    456s] 
[05/06 22:05:28    456s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:28    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:2188.9M, EPOCH TIME: 1715047528.550116
[05/06 22:05:28    456s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2188.9M, EPOCH TIME: 1715047528.550277
[05/06 22:05:28    456s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1715047528.550514
[05/06 22:05:28    456s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2188.9MB).
[05/06 22:05:28    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:2188.9M, EPOCH TIME: 1715047528.557122
[05/06 22:05:28    456s] TotalInstCnt at PhyDesignMc Initialization: 10435
[05/06 22:05:28    456s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=2188.9M
[05/06 22:05:28    456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2188.9M, EPOCH TIME: 1715047528.588758
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.056, MEM:2188.9M, EPOCH TIME: 1715047528.644522
[05/06 22:05:28    456s] TotalInstCnt at PhyDesignMc Destruction: 10435
[05/06 22:05:28    456s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:05:28    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=2188.9M
[05/06 22:05:28    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:2188.9M, EPOCH TIME: 1715047528.645260
[05/06 22:05:28    456s] Processing tracks to init pin-track alignment.
[05/06 22:05:28    456s] z: 2, totalTracks: 1
[05/06 22:05:28    456s] z: 4, totalTracks: 1
[05/06 22:05:28    456s] z: 6, totalTracks: 1
[05/06 22:05:28    456s] z: 8, totalTracks: 1
[05/06 22:05:28    456s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:28    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2188.9M, EPOCH TIME: 1715047528.671310
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] 
[05/06 22:05:28    456s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:28    456s] OPERPROF:     Starting CMU at level 3, MEM:2188.9M, EPOCH TIME: 1715047528.717548
[05/06 22:05:28    456s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2188.9M, EPOCH TIME: 1715047528.720219
[05/06 22:05:28    456s] 
[05/06 22:05:28    456s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:28    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:2188.9M, EPOCH TIME: 1715047528.725812
[05/06 22:05:28    456s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2188.9M, EPOCH TIME: 1715047528.725970
[05/06 22:05:28    456s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1715047528.726206
[05/06 22:05:28    456s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2188.9MB).
[05/06 22:05:28    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.088, MEM:2188.9M, EPOCH TIME: 1715047528.732781
[05/06 22:05:28    456s] TotalInstCnt at PhyDesignMc Initialization: 10435
[05/06 22:05:28    456s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=2188.9M
[05/06 22:05:28    456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2188.9M, EPOCH TIME: 1715047528.764309
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:28    456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:2188.9M, EPOCH TIME: 1715047528.819980
[05/06 22:05:28    456s] TotalInstCnt at PhyDesignMc Destruction: 10435
[05/06 22:05:28    456s] *** Starting optimizing excluded clock nets MEM= 2188.9M) ***
[05/06 22:05:28    456s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2188.9M) ***
[05/06 22:05:28    456s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/06 22:05:28    456s] Begin: GigaOpt Route Type Constraints Refinement
[05/06 22:05:28    456s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:37.0/0:17:59.5 (0.4), mem = 2188.9M
[05/06 22:05:28    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.1
[05/06 22:05:28    456s] ### Creating RouteCongInterface, started
[05/06 22:05:28    456s] ### Creating TopoMgr, started
[05/06 22:05:28    456s] ### Creating TopoMgr, finished
[05/06 22:05:28    456s] #optDebug: Start CG creation (mem=2188.9M)
[05/06 22:05:28    456s]  ...initializing CG  maxDriveDist 2675.148000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 267.514000 
[05/06 22:05:29    457s] (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s]  ...processing cgPrt (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s]  ...processing cgEgp (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s]  ...processing cgPbk (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s]  ...processing cgNrb(cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s]  ...processing cgObs (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s]  ...processing cgCon (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s]  ...processing cgPdm (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:29    457s] 
[05/06 22:05:29    457s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:05:29    457s] 
[05/06 22:05:29    457s] #optDebug: {0, 1.000}
[05/06 22:05:29    457s] ### Creating RouteCongInterface, finished
[05/06 22:05:29    457s] Updated routing constraints on 0 nets.
[05/06 22:05:29    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.1
[05/06 22:05:29    457s] Bottom Preferred Layer:
[05/06 22:05:29    457s]     None
[05/06 22:05:29    457s] Via Pillar Rule:
[05/06 22:05:29    457s]     None
[05/06 22:05:29    457s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:37.2/0:17:59.8 (0.4), mem = 2248.3M
[05/06 22:05:29    457s] 
[05/06 22:05:29    457s] =============================================================================================
[05/06 22:05:29    457s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.16-s078_1
[05/06 22:05:29    457s] =============================================================================================
[05/06 22:05:29    457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:05:29    457s] ---------------------------------------------------------------------------------------------
[05/06 22:05:29    457s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  90.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:05:29    457s] [ MISC                   ]          0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.0    0.7
[05/06 22:05:29    457s] ---------------------------------------------------------------------------------------------
[05/06 22:05:29    457s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:05:29    457s] ---------------------------------------------------------------------------------------------
[05/06 22:05:29    457s] 
[05/06 22:05:29    457s] End: GigaOpt Route Type Constraints Refinement
[05/06 22:05:29    457s] **INFO : Setting latch borrow mode to budget during optimization
[05/06 22:05:30    458s] The useful skew maximum allowed delay is: 0.3
[05/06 22:05:30    458s] Deleting Lib Analyzer.
[05/06 22:05:30    458s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:38.5/0:18:01.1 (0.4), mem = 2248.3M
[05/06 22:05:30    458s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:05:30    458s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:05:30    458s] Type 'man IMPECO-560' for more detail.
[05/06 22:05:30    458s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:05:30    458s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:05:30    458s] *Info: 10 ununiquified hinsts
[05/06 22:05:30    458s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:05:30    458s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:05:30    458s] ### Creating LA Mngr. totSessionCpu=0:07:39 mem=2248.3M
[05/06 22:05:30    458s] ### Creating LA Mngr, finished. totSessionCpu=0:07:39 mem=2248.3M
[05/06 22:05:30    458s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/06 22:05:30    458s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.2
[05/06 22:05:30    458s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:05:30    458s] ### Creating PhyDesignMc. totSessionCpu=0:07:39 mem=2248.3M
[05/06 22:05:30    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:2248.3M, EPOCH TIME: 1715047530.523227
[05/06 22:05:30    458s] Processing tracks to init pin-track alignment.
[05/06 22:05:30    458s] z: 2, totalTracks: 1
[05/06 22:05:30    458s] z: 4, totalTracks: 1
[05/06 22:05:30    458s] z: 6, totalTracks: 1
[05/06 22:05:30    458s] z: 8, totalTracks: 1
[05/06 22:05:30    458s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:30    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2248.3M, EPOCH TIME: 1715047530.549605
[05/06 22:05:30    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:30    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:30    458s] 
[05/06 22:05:30    458s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:30    458s] OPERPROF:     Starting CMU at level 3, MEM:2248.3M, EPOCH TIME: 1715047530.596163
[05/06 22:05:30    458s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2248.3M, EPOCH TIME: 1715047530.598788
[05/06 22:05:30    458s] 
[05/06 22:05:30    458s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:30    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:2248.3M, EPOCH TIME: 1715047530.604420
[05/06 22:05:30    458s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2248.3M, EPOCH TIME: 1715047530.604566
[05/06 22:05:30    458s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2248.3M, EPOCH TIME: 1715047530.604808
[05/06 22:05:30    458s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2248.3MB).
[05/06 22:05:30    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.088, MEM:2248.3M, EPOCH TIME: 1715047530.611385
[05/06 22:05:30    458s] TotalInstCnt at PhyDesignMc Initialization: 10435
[05/06 22:05:30    458s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:39 mem=2248.3M
[05/06 22:05:30    458s] 
[05/06 22:05:30    458s] Footprint cell information for calculating maxBufDist
[05/06 22:05:30    458s] *info: There are 16 candidate Buffer cells
[05/06 22:05:30    458s] *info: There are 17 candidate Inverter cells
[05/06 22:05:30    458s] 
[05/06 22:05:30    459s] #optDebug: Start CG creation (mem=2248.3M)
[05/06 22:05:30    459s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[05/06 22:05:31    459s] (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s]  ...processing cgPrt (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s]  ...processing cgEgp (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s]  ...processing cgPbk (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s]  ...processing cgNrb(cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s]  ...processing cgObs (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s]  ...processing cgCon (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s]  ...processing cgPdm (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2248.3M)
[05/06 22:05:31    459s] ### Creating RouteCongInterface, started
[05/06 22:05:31    459s] 
[05/06 22:05:31    459s] Creating Lib Analyzer ...
[05/06 22:05:31    459s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:05:31    459s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:05:31    459s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:05:31    459s] 
[05/06 22:05:31    459s] {RT typical_rc 0 3 3 0}
[05/06 22:05:32    460s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:40 mem=2248.3M
[05/06 22:05:32    460s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:40 mem=2248.3M
[05/06 22:05:32    460s] Creating Lib Analyzer, finished. 
[05/06 22:05:32    460s] 
[05/06 22:05:32    460s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:05:32    460s] 
[05/06 22:05:32    460s] #optDebug: {0, 1.000}
[05/06 22:05:32    460s] ### Creating RouteCongInterface, finished
[05/06 22:05:32    460s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2286.5M, EPOCH TIME: 1715047532.468149
[05/06 22:05:32    460s] Found 0 hard placement blockage before merging.
[05/06 22:05:32    460s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2286.5M, EPOCH TIME: 1715047532.469344
[05/06 22:05:32    460s] 
[05/06 22:05:32    460s] Netlist preparation processing... 
[05/06 22:05:32    460s] *** Checked 4 GNC rules.
[05/06 22:05:32    460s] *** Applying global-net connections...
[05/06 22:05:32    460s] 10435 new pwr-pin connections were made to global net 'VDD'.
[05/06 22:05:32    460s] 10435 new gnd-pin connections were made to global net 'VSS'.
[05/06 22:05:32    460s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/06 22:05:32    460s] Removed 58 instances
[05/06 22:05:32    460s] 
[05/06 22:05:32    460s] =======================================================================
[05/06 22:05:32    460s]                 Simplify Netlist Deleted Flops Summary
[05/06 22:05:32    460s] =======================================================================
[05/06 22:05:32    460s] *summary: 1 instances (flops) removed.
[05/06 22:05:32    460s] *info: detailed reasons for deleted flops and flop pins are generated in files below
[05/06 22:05:32    460s] 
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: fetch_enable_buf[0] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[31] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[30] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[29] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[28] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[27] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[26] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[25] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[24] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[23] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[22] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[21] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[20] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[19] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[18] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[17] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[16] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[15] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[14] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[13] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[12] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[11] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[10] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[9] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[8] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[7] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[6] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[5] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[4] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[3] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[2] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[1] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_a_ecc_buf[0] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[31] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[30] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[29] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[28] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[27] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[26] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[25] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[24] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[23] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[22] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[21] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[20] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[19] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[18] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[17] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[16] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[15] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[14] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[13] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[12] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[11] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[10] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[9] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[8] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[7] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[6] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[5] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[4] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[3] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[2] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[1] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] **WARN: (IMPOPT-7098):	WARNING: rf_rdata_b_ecc_buf[0] is an undriven net with 2 fanouts.
[05/06 22:05:32    460s] *info: Marking 0 isolation instances dont touch
[05/06 22:05:32    460s] *info: Marking 0 level shifter instances dont touch
[05/06 22:05:33    461s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:05:33    461s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2321.5M, EPOCH TIME: 1715047533.026059
[05/06 22:05:33    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10435).
[05/06 22:05:33    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:33    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:33    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:33    461s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2237.5M, EPOCH TIME: 1715047533.085731
[05/06 22:05:33    461s] TotalInstCnt at PhyDesignMc Destruction: 10377
[05/06 22:05:33    461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.2
[05/06 22:05:33    461s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:07:41.2/0:18:03.8 (0.4), mem = 2237.5M
[05/06 22:05:33    461s] 
[05/06 22:05:33    461s] =============================================================================================
[05/06 22:05:33    461s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.16-s078_1
[05/06 22:05:33    461s] =============================================================================================
[05/06 22:05:33    461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:05:33    461s] ---------------------------------------------------------------------------------------------
[05/06 22:05:33    461s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  35.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:05:33    461s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:33    461s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:05:33    461s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    0.9
[05/06 22:05:33    461s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:01.1 /  0:00:01.0    1.0
[05/06 22:05:33    461s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  13.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 22:05:33    461s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 22:05:33    461s] [ IncrDelayCalc          ]      9   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:05:33    461s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:33    461s] [ MISC                   ]          0:00:00.7  (  24.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/06 22:05:33    461s] ---------------------------------------------------------------------------------------------
[05/06 22:05:33    461s]  SimplifyNetlist #1 TOTAL           0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[05/06 22:05:33    461s] ---------------------------------------------------------------------------------------------
[05/06 22:05:33    461s] 
[05/06 22:05:33    461s] Deleting Lib Analyzer.
[05/06 22:05:33    461s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/06 22:05:33    461s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:05:33    461s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:05:33    461s] Type 'man IMPECO-560' for more detail.
[05/06 22:05:33    461s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:05:33    461s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:05:33    461s] *Info: 10 ununiquified hinsts
[05/06 22:05:33    461s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:05:33    461s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:05:33    461s] ### Creating LA Mngr. totSessionCpu=0:07:41 mem=2237.5M
[05/06 22:05:33    461s] ### Creating LA Mngr, finished. totSessionCpu=0:07:41 mem=2237.5M
[05/06 22:05:33    461s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/06 22:05:33    461s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:05:33    461s] ### Creating PhyDesignMc. totSessionCpu=0:07:42 mem=2294.8M
[05/06 22:05:33    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:2294.8M, EPOCH TIME: 1715047533.417904
[05/06 22:05:33    461s] Processing tracks to init pin-track alignment.
[05/06 22:05:33    461s] z: 2, totalTracks: 1
[05/06 22:05:33    461s] z: 4, totalTracks: 1
[05/06 22:05:33    461s] z: 6, totalTracks: 1
[05/06 22:05:33    461s] z: 8, totalTracks: 1
[05/06 22:05:33    461s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:33    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2294.8M, EPOCH TIME: 1715047533.443866
[05/06 22:05:33    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:33    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:33    461s] 
[05/06 22:05:33    461s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:33    461s] OPERPROF:     Starting CMU at level 3, MEM:2294.8M, EPOCH TIME: 1715047533.489973
[05/06 22:05:33    461s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2294.8M, EPOCH TIME: 1715047533.492582
[05/06 22:05:33    461s] 
[05/06 22:05:33    461s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:33    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2294.8M, EPOCH TIME: 1715047533.498301
[05/06 22:05:33    461s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2294.8M, EPOCH TIME: 1715047533.498481
[05/06 22:05:33    461s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2294.8M, EPOCH TIME: 1715047533.498726
[05/06 22:05:33    461s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2294.8MB).
[05/06 22:05:33    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.087, MEM:2294.8M, EPOCH TIME: 1715047533.505295
[05/06 22:05:33    461s] TotalInstCnt at PhyDesignMc Initialization: 10377
[05/06 22:05:33    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:42 mem=2294.8M
[05/06 22:05:33    461s] Begin: Area Reclaim Optimization
[05/06 22:05:33    461s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:41.8/0:18:04.3 (0.4), mem = 2294.8M
[05/06 22:05:33    461s] 
[05/06 22:05:33    461s] Creating Lib Analyzer ...
[05/06 22:05:33    461s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:05:33    461s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:05:33    461s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:05:33    461s] 
[05/06 22:05:33    461s] {RT typical_rc 0 3 3 0}
[05/06 22:05:34    462s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:43 mem=2294.8M
[05/06 22:05:34    462s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:43 mem=2294.8M
[05/06 22:05:34    462s] Creating Lib Analyzer, finished. 
[05/06 22:05:34    462s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.3
[05/06 22:05:34    462s] ### Creating RouteCongInterface, started
[05/06 22:05:34    462s] 
[05/06 22:05:34    462s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:05:34    462s] 
[05/06 22:05:34    462s] #optDebug: {0, 1.000}
[05/06 22:05:34    462s] ### Creating RouteCongInterface, finished
[05/06 22:05:34    463s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2294.8M, EPOCH TIME: 1715047534.978103
[05/06 22:05:34    463s] Found 0 hard placement blockage before merging.
[05/06 22:05:34    463s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2294.8M, EPOCH TIME: 1715047534.979301
[05/06 22:05:35    463s] Reclaim Optimization WNS Slack -35.512  TNS Slack -43867.938 Density 33.55
[05/06 22:05:35    463s] +---------+---------+--------+----------+------------+--------+
[05/06 22:05:35    463s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/06 22:05:35    463s] +---------+---------+--------+----------+------------+--------+
[05/06 22:05:35    463s] |   33.55%|        -| -35.512|-43867.938|   0:00:00.0| 2294.8M|
[05/06 22:05:37    465s] |   33.55%|        3| -35.512|-43856.703|   0:00:02.0| 2330.4M|
[05/06 22:05:38    466s] |   33.54%|        3| -35.512|-43856.543|   0:00:01.0| 2330.4M|
[05/06 22:05:39    467s] |   33.54%|        2| -35.512|-43856.375|   0:00:01.0| 2330.4M|
[05/06 22:05:39    468s] |   33.54%|        2| -35.512|-43856.289|   0:00:00.0| 2330.4M|
[05/06 22:05:40    468s] |   33.54%|        0| -35.512|-43856.289|   0:00:01.0| 2330.4M|
[05/06 22:05:40    468s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:05:40    468s] |   33.54%|        3| -35.512|-43855.781|   0:00:00.0| 2330.4M|
[05/06 22:05:46    474s] |   33.48%|       85| -35.512|-43844.391|   0:00:06.0| 2330.4M|
[05/06 22:05:46    474s] |   33.48%|        2| -35.512|-43844.391|   0:00:00.0| 2330.4M|
[05/06 22:05:46    474s] |   33.48%|        0| -35.512|-43844.391|   0:00:00.0| 2330.4M|
[05/06 22:05:46    474s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:05:46    474s] +---------+---------+--------+----------+------------+--------+
[05/06 22:05:46    474s] Reclaim Optimization End WNS Slack -35.512  TNS Slack -43844.390 Density 33.48
[05/06 22:05:46    474s] 
[05/06 22:05:46    474s] ** Summary: Restruct = 10 Buffer Deletion = 0 Declone = 3 Resize = 70 **
[05/06 22:05:46    474s] --------------------------------------------------------------
[05/06 22:05:46    474s] |                                   | Total     | Sequential |
[05/06 22:05:46    474s] --------------------------------------------------------------
[05/06 22:05:46    474s] | Num insts resized                 |      69  |       5    |
[05/06 22:05:46    474s] | Num insts undone                  |      17  |       0    |
[05/06 22:05:46    474s] | Num insts Downsized               |      69  |       5    |
[05/06 22:05:46    474s] | Num insts Samesized               |       0  |       0    |
[05/06 22:05:46    474s] | Num insts Upsized                 |       0  |       0    |
[05/06 22:05:46    474s] | Num multiple commits+uncommits    |       1  |       -    |
[05/06 22:05:46    474s] --------------------------------------------------------------
[05/06 22:05:46    474s] 
[05/06 22:05:46    474s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/06 22:05:46    474s] End: Core Area Reclaim Optimization (cpu = 0:00:12.9) (real = 0:00:13.0) **
[05/06 22:05:46    474s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:05:46    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.3
[05/06 22:05:46    474s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:12.9/0:00:13.0 (1.0), totSession cpu/real = 0:07:54.7/0:18:17.3 (0.4), mem = 2330.4M
[05/06 22:05:46    474s] 
[05/06 22:05:46    474s] =============================================================================================
[05/06 22:05:46    474s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.16-s078_1
[05/06 22:05:46    474s] =============================================================================================
[05/06 22:05:46    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:05:46    474s] ---------------------------------------------------------------------------------------------
[05/06 22:05:46    474s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:05:46    474s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   7.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:05:46    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:46    474s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:05:46    474s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:05:46    474s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:46    474s] [ OptimizationStep       ]      1   0:00:00.6  (   4.4 % )     0:00:11.4 /  0:00:11.4    1.0
[05/06 22:05:46    474s] [ OptSingleIteration     ]      9   0:00:00.2  (   1.8 % )     0:00:10.8 /  0:00:10.8    1.0
[05/06 22:05:46    474s] [ OptGetWeight           ]    657   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[05/06 22:05:46    474s] [ OptEval                ]    657   0:00:04.1  (  31.9 % )     0:00:04.1 /  0:00:04.1    1.0
[05/06 22:05:46    474s] [ OptCommit              ]    657   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.9
[05/06 22:05:46    474s] [ PostCommitDelayUpdate  ]    671   0:00:00.2  (   1.2 % )     0:00:04.9 /  0:00:04.9    1.0
[05/06 22:05:46    474s] [ IncrDelayCalc          ]    273   0:00:04.8  (  36.8 % )     0:00:04.8 /  0:00:04.8    1.0
[05/06 22:05:46    474s] [ IncrTimingUpdate       ]     64   0:00:01.4  (  11.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/06 22:05:46    474s] [ MISC                   ]          0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:05:46    474s] ---------------------------------------------------------------------------------------------
[05/06 22:05:46    474s]  AreaOpt #1 TOTAL                   0:00:13.0  ( 100.0 % )     0:00:13.0 /  0:00:12.9    1.0
[05/06 22:05:46    474s] ---------------------------------------------------------------------------------------------
[05/06 22:05:46    474s] 
[05/06 22:05:46    474s] Executing incremental physical updates
[05/06 22:05:46    474s] Executing incremental physical updates
[05/06 22:05:46    474s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2311.3M, EPOCH TIME: 1715047546.592268
[05/06 22:05:46    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10373).
[05/06 22:05:46    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:46    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:46    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:46    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.059, MEM:2247.3M, EPOCH TIME: 1715047546.651515
[05/06 22:05:46    474s] TotalInstCnt at PhyDesignMc Destruction: 10373
[05/06 22:05:46    474s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2247.30M, totSessionCpu=0:07:55).
[05/06 22:05:46    475s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:05:46    475s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:05:47    475s] Deleting Lib Analyzer.
[05/06 22:05:47    475s] Begin: GigaOpt high fanout net optimization
[05/06 22:05:47    475s] GigaOpt HFN: use maxLocalDensity 1.2
[05/06 22:05:47    475s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/06 22:05:47    475s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:55.1/0:18:17.7 (0.4), mem = 2247.3M
[05/06 22:05:47    475s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:05:47    475s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:05:47    475s] Type 'man IMPECO-560' for more detail.
[05/06 22:05:47    475s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:05:47    475s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:05:47    475s] *Info: 10 ununiquified hinsts
[05/06 22:05:47    475s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:05:47    475s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:05:47    475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.4
[05/06 22:05:47    475s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:05:47    475s] ### Creating PhyDesignMc. totSessionCpu=0:07:55 mem=2247.3M
[05/06 22:05:47    475s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:05:47    475s] OPERPROF: Starting DPlace-Init at level 1, MEM:2247.3M, EPOCH TIME: 1715047547.109297
[05/06 22:05:47    475s] Processing tracks to init pin-track alignment.
[05/06 22:05:47    475s] z: 2, totalTracks: 1
[05/06 22:05:47    475s] z: 4, totalTracks: 1
[05/06 22:05:47    475s] z: 6, totalTracks: 1
[05/06 22:05:47    475s] z: 8, totalTracks: 1
[05/06 22:05:47    475s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:47    475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2247.3M, EPOCH TIME: 1715047547.136054
[05/06 22:05:47    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:47    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:47    475s] 
[05/06 22:05:47    475s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:47    475s] OPERPROF:     Starting CMU at level 3, MEM:2247.3M, EPOCH TIME: 1715047547.182888
[05/06 22:05:47    475s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2247.3M, EPOCH TIME: 1715047547.185844
[05/06 22:05:47    475s] 
[05/06 22:05:47    475s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:47    475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2247.3M, EPOCH TIME: 1715047547.191571
[05/06 22:05:47    475s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2247.3M, EPOCH TIME: 1715047547.191706
[05/06 22:05:47    475s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2247.3M, EPOCH TIME: 1715047547.191921
[05/06 22:05:47    475s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2247.3MB).
[05/06 22:05:47    475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.089, MEM:2247.3M, EPOCH TIME: 1715047547.198600
[05/06 22:05:47    475s] TotalInstCnt at PhyDesignMc Initialization: 10373
[05/06 22:05:47    475s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:55 mem=2247.3M
[05/06 22:05:47    475s] ### Creating RouteCongInterface, started
[05/06 22:05:47    475s] 
[05/06 22:05:47    475s] Creating Lib Analyzer ...
[05/06 22:05:47    475s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:05:47    475s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:05:47    475s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:05:47    475s] 
[05/06 22:05:47    475s] {RT typical_rc 0 3 3 0}
[05/06 22:05:48    476s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:56 mem=2247.3M
[05/06 22:05:48    476s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:56 mem=2247.3M
[05/06 22:05:48    476s] Creating Lib Analyzer, finished. 
[05/06 22:05:48    476s] 
[05/06 22:05:48    476s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/06 22:05:48    476s] 
[05/06 22:05:48    476s] #optDebug: {0, 1.000}
[05/06 22:05:48    476s] ### Creating RouteCongInterface, finished
[05/06 22:05:48    477s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[05/06 22:05:48    477s] [GPS-DRV] Optimizer parameters ============================= 
[05/06 22:05:48    477s] [GPS-DRV] maxDensity (design): 0.95
[05/06 22:05:48    477s] [GPS-DRV] maxLocalDensity: 1.2
[05/06 22:05:48    477s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/06 22:05:48    477s] [GPS-DRV] All active and enabled setup views
[05/06 22:05:48    477s] [GPS-DRV]     typical
[05/06 22:05:48    477s] [GPS-DRV] maxTran off
[05/06 22:05:48    477s] [GPS-DRV] maxCap off
[05/06 22:05:48    477s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/06 22:05:48    477s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/06 22:05:48    477s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/06 22:05:48    477s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2304.5M, EPOCH TIME: 1715047548.992766
[05/06 22:05:48    477s] Found 0 hard placement blockage before merging.
[05/06 22:05:48    477s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2304.5M, EPOCH TIME: 1715047548.993920
[05/06 22:05:49    477s] +---------+---------+--------+----------+------------+--------+
[05/06 22:05:49    477s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/06 22:05:49    477s] +---------+---------+--------+----------+------------+--------+
[05/06 22:05:49    477s] |   33.48%|        -| -35.512|-43844.390|   0:00:00.0| 2304.5M|
[05/06 22:05:49    477s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[05/06 22:05:50    478s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:05:50    478s] |   35.74%|      668| -35.512|-43844.390|   0:00:01.0| 2355.1M|
[05/06 22:05:50    478s] +---------+---------+--------+----------+------------+--------+
[05/06 22:05:50    478s] 
[05/06 22:05:50    478s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2355.1M) ***
[05/06 22:05:50    478s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:05:50    478s] Total-nets :: 11508, Stn-nets :: 769, ratio :: 6.68231 %, Total-len 782796, Stn-len 35133.2
[05/06 22:05:50    478s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2336.1M, EPOCH TIME: 1715047550.726693
[05/06 22:05:50    478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11041).
[05/06 22:05:50    478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:50    478s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:50    478s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:50    478s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.064, MEM:2275.1M, EPOCH TIME: 1715047550.790817
[05/06 22:05:50    478s] TotalInstCnt at PhyDesignMc Destruction: 11041
[05/06 22:05:50    478s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.4
[05/06 22:05:50    478s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:07:58.9/0:18:21.5 (0.4), mem = 2275.1M
[05/06 22:05:50    478s] 
[05/06 22:05:50    478s] =============================================================================================
[05/06 22:05:50    478s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.16-s078_1
[05/06 22:05:50    478s] =============================================================================================
[05/06 22:05:50    478s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:05:50    478s] ---------------------------------------------------------------------------------------------
[05/06 22:05:50    478s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:05:50    478s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  25.9 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:05:50    478s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:50    478s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:05:50    478s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:05:50    478s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:05:50    478s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:50    478s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:01.5    1.0
[05/06 22:05:50    478s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/06 22:05:50    478s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:05:50    478s] [ OptEval                ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:05:50    478s] [ OptCommit              ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:05:50    478s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/06 22:05:50    478s] [ IncrDelayCalc          ]     22   0:00:00.9  (  22.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/06 22:05:50    478s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/06 22:05:50    478s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:05:50    478s] [ MISC                   ]          0:00:00.8  (  20.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/06 22:05:50    478s] ---------------------------------------------------------------------------------------------
[05/06 22:05:50    478s]  DrvOpt #1 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[05/06 22:05:50    478s] ---------------------------------------------------------------------------------------------
[05/06 22:05:50    478s] 
[05/06 22:05:50    478s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/06 22:05:50    478s] End: GigaOpt high fanout net optimization
[05/06 22:05:50    478s] Begin: GigaOpt DRV Optimization
[05/06 22:05:50    478s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/06 22:05:50    478s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:58.9/0:18:21.5 (0.4), mem = 2275.1M
[05/06 22:05:50    478s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:05:50    478s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:05:50    478s] Type 'man IMPECO-560' for more detail.
[05/06 22:05:50    478s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:05:50    478s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:05:50    478s] *Info: 10 ununiquified hinsts
[05/06 22:05:50    478s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:05:50    478s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:05:50    478s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.5
[05/06 22:05:50    478s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:05:50    478s] ### Creating PhyDesignMc. totSessionCpu=0:07:59 mem=2275.1M
[05/06 22:05:50    478s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:05:50    478s] OPERPROF: Starting DPlace-Init at level 1, MEM:2275.1M, EPOCH TIME: 1715047550.875776
[05/06 22:05:50    478s] Processing tracks to init pin-track alignment.
[05/06 22:05:50    478s] z: 2, totalTracks: 1
[05/06 22:05:50    478s] z: 4, totalTracks: 1
[05/06 22:05:50    478s] z: 6, totalTracks: 1
[05/06 22:05:50    478s] z: 8, totalTracks: 1
[05/06 22:05:50    478s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:05:50    479s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2275.1M, EPOCH TIME: 1715047550.906448
[05/06 22:05:50    479s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:50    479s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:05:50    479s] 
[05/06 22:05:50    479s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:05:50    479s] OPERPROF:     Starting CMU at level 3, MEM:2275.1M, EPOCH TIME: 1715047550.955269
[05/06 22:05:50    479s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2275.1M, EPOCH TIME: 1715047550.958273
[05/06 22:05:50    479s] 
[05/06 22:05:50    479s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:05:50    479s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:2275.1M, EPOCH TIME: 1715047550.964364
[05/06 22:05:50    479s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2275.1M, EPOCH TIME: 1715047550.964520
[05/06 22:05:50    479s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2275.1M, EPOCH TIME: 1715047550.964738
[05/06 22:05:50    479s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2275.1MB).
[05/06 22:05:50    479s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.096, MEM:2275.1M, EPOCH TIME: 1715047550.971781
[05/06 22:05:51    479s] TotalInstCnt at PhyDesignMc Initialization: 11041
[05/06 22:05:51    479s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:59 mem=2275.1M
[05/06 22:05:51    479s] ### Creating RouteCongInterface, started
[05/06 22:05:51    479s] 
[05/06 22:05:51    479s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/06 22:05:51    479s] 
[05/06 22:05:51    479s] #optDebug: {0, 1.000}
[05/06 22:05:51    479s] ### Creating RouteCongInterface, finished
[05/06 22:05:51    479s] [GPS-DRV] Optimizer parameters ============================= 
[05/06 22:05:51    479s] [GPS-DRV] maxDensity (design): 0.95
[05/06 22:05:51    479s] [GPS-DRV] maxLocalDensity: 1.2
[05/06 22:05:51    479s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/06 22:05:51    479s] [GPS-DRV] All active and enabled setup views
[05/06 22:05:51    479s] [GPS-DRV]     typical
[05/06 22:05:51    479s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:05:51    479s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:05:51    479s] [GPS-DRV] maxFanoutLoad on
[05/06 22:05:51    479s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/06 22:05:51    479s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/06 22:05:51    479s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/06 22:05:51    479s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2332.3M, EPOCH TIME: 1715047551.791439
[05/06 22:05:51    479s] Found 0 hard placement blockage before merging.
[05/06 22:05:51    479s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2332.3M, EPOCH TIME: 1715047551.792621
[05/06 22:05:51    480s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:05:51    480s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/06 22:05:51    480s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:05:51    480s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/06 22:05:51    480s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:05:52    480s] Info: violation cost 57513.593750 (cap = 2368.228027, tran = 53151.351562, len = 0.000000, fanout load = 1993.000000, fanout count = 1.000000, glitch 0.000000)
[05/06 22:05:52    480s] |  2991| 14769|   -20.54|   838|   838|    -0.83|   713|   713|     0|     0|   -35.51|-43844.39|       0|       0|       0| 35.74%|          |         |
[05/06 22:06:13    501s] Info: violation cost 16.910507 (cap = 4.647516, tran = 7.512989, len = 0.000000, fanout load = 4.750000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:06:13    501s] |    17|    52|    -0.53|    43|    43|    -0.00|     9|     9|     0|     0|   -11.09|-11454.73|    3726|     185|     585| 41.64%| 0:00:21.0|  2357.9M|
[05/06 22:06:14    502s] Info: violation cost 9.832041 (cap = 0.819051, tran = 7.512989, len = 0.000000, fanout load = 1.500000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:06:14    502s] |    17|    52|    -0.53|     5|     5|    -0.00|     2|     2|     0|     0|   -11.09|-11454.02|      51|       0|       1| 41.72%| 0:00:01.0|  2357.9M|
[05/06 22:06:14    502s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] ###############################################################################
[05/06 22:06:14    502s] #
[05/06 22:06:14    502s] #  Large fanout net report:  
[05/06 22:06:14    502s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/06 22:06:14    502s] #     - current density: 41.72
[05/06 22:06:14    502s] #
[05/06 22:06:14    502s] #  List of high fanout nets:
[05/06 22:06:14    502s] #
[05/06 22:06:14    502s] ###############################################################################
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] =======================================================================
[05/06 22:06:14    502s]                 Reasons for remaining drv violations
[05/06 22:06:14    502s] =======================================================================
[05/06 22:06:14    502s] *info: Total 19 net(s) have violations which can't be fixed by DRV optimization.
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] *info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] *** Finish DRV Fixing (cpu=0:00:22.3 real=0:00:23.0 mem=2357.9M) ***
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:06:14    502s] Total-nets :: 15470, Stn-nets :: 977, ratio :: 6.31545 %, Total-len 783429, Stn-len 34135
[05/06 22:06:14    502s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2338.8M, EPOCH TIME: 1715047574.067762
[05/06 22:06:14    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15003).
[05/06 22:06:14    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:06:14    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:06:14    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:06:14    502s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:2277.8M, EPOCH TIME: 1715047574.144119
[05/06 22:06:14    502s] TotalInstCnt at PhyDesignMc Destruction: 15003
[05/06 22:06:14    502s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.5
[05/06 22:06:14    502s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:23.4/0:00:23.4 (1.0), totSession cpu/real = 0:08:22.3/0:18:44.8 (0.4), mem = 2277.8M
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] =============================================================================================
[05/06 22:06:14    502s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.16-s078_1
[05/06 22:06:14    502s] =============================================================================================
[05/06 22:06:14    502s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:06:14    502s] ---------------------------------------------------------------------------------------------
[05/06 22:06:14    502s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:06:14    502s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:06:14    502s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:06:14    502s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 22:06:14    502s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:06:14    502s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:06:14    502s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:22.1 /  0:00:22.1    1.0
[05/06 22:06:14    502s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:21.8 /  0:00:21.8    1.0
[05/06 22:06:14    502s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:06:14    502s] [ OptEval                ]     18   0:00:05.1  (  21.9 % )     0:00:05.1 /  0:00:05.1    1.0
[05/06 22:06:14    502s] [ OptCommit              ]     18   0:00:01.1  (   4.7 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:06:14    502s] [ PostCommitDelayUpdate  ]     17   0:00:00.5  (   2.4 % )     0:00:11.8 /  0:00:11.8    1.0
[05/06 22:06:14    502s] [ IncrDelayCalc          ]    279   0:00:11.2  (  48.1 % )     0:00:11.2 /  0:00:11.2    1.0
[05/06 22:06:14    502s] [ DrvFindVioNets         ]      3   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:06:14    502s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/06 22:06:14    502s] [ IncrTimingUpdate       ]     17   0:00:03.7  (  16.1 % )     0:00:03.7 /  0:00:03.8    1.0
[05/06 22:06:14    502s] [ MISC                   ]          0:00:00.8  (   3.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/06 22:06:14    502s] ---------------------------------------------------------------------------------------------
[05/06 22:06:14    502s]  DrvOpt #2 TOTAL                    0:00:23.4  ( 100.0 % )     0:00:23.4 /  0:00:23.4    1.0
[05/06 22:06:14    502s] ---------------------------------------------------------------------------------------------
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] End: GigaOpt DRV Optimization
[05/06 22:06:14    502s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/06 22:06:14    502s] **optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1707.9M, totSessionCpu=0:08:22 **
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] Active setup views:
[05/06 22:06:14    502s]  typical
[05/06 22:06:14    502s]   Dominating endpoints: 0
[05/06 22:06:14    502s]   Dominating TNS: -0.000
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:06:14    502s] Deleting Lib Analyzer.
[05/06 22:06:14    502s] Begin: GigaOpt Global Optimization
[05/06 22:06:14    502s] *info: use new DP (enabled)
[05/06 22:06:14    502s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/06 22:06:14    502s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:06:14    502s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:06:14    502s] Type 'man IMPECO-560' for more detail.
[05/06 22:06:14    502s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:06:14    502s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:06:14    502s] *Info: 10 ununiquified hinsts
[05/06 22:06:14    502s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:06:14    502s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:06:14    502s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:22.7/0:18:45.3 (0.4), mem = 2316.0M
[05/06 22:06:14    502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.6
[05/06 22:06:14    502s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:06:14    502s] ### Creating PhyDesignMc. totSessionCpu=0:08:23 mem=2316.0M
[05/06 22:06:14    502s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:06:14    502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2316.0M, EPOCH TIME: 1715047574.622235
[05/06 22:06:14    502s] Processing tracks to init pin-track alignment.
[05/06 22:06:14    502s] z: 2, totalTracks: 1
[05/06 22:06:14    502s] z: 4, totalTracks: 1
[05/06 22:06:14    502s] z: 6, totalTracks: 1
[05/06 22:06:14    502s] z: 8, totalTracks: 1
[05/06 22:06:14    502s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:06:14    502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2316.0M, EPOCH TIME: 1715047574.658836
[05/06 22:06:14    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:06:14    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:06:14    502s] OPERPROF:     Starting CMU at level 3, MEM:2316.0M, EPOCH TIME: 1715047574.709717
[05/06 22:06:14    502s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2316.0M, EPOCH TIME: 1715047574.714216
[05/06 22:06:14    502s] 
[05/06 22:06:14    502s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:06:14    502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2316.0M, EPOCH TIME: 1715047574.721673
[05/06 22:06:14    502s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2316.0M, EPOCH TIME: 1715047574.721836
[05/06 22:06:14    502s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2316.0M, EPOCH TIME: 1715047574.722108
[05/06 22:06:14    502s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2316.0MB).
[05/06 22:06:14    502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.109, MEM:2316.0M, EPOCH TIME: 1715047574.730913
[05/06 22:06:14    503s] TotalInstCnt at PhyDesignMc Initialization: 15003
[05/06 22:06:14    503s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:23 mem=2316.0M
[05/06 22:06:14    503s] ### Creating RouteCongInterface, started
[05/06 22:06:14    503s] 
[05/06 22:06:14    503s] Creating Lib Analyzer ...
[05/06 22:06:15    503s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:06:15    503s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:06:15    503s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:06:15    503s] 
[05/06 22:06:15    503s] {RT typical_rc 0 3 3 0}
[05/06 22:06:15    503s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:24 mem=2316.0M
[05/06 22:06:15    503s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:24 mem=2316.0M
[05/06 22:06:15    503s] Creating Lib Analyzer, finished. 
[05/06 22:06:15    504s] 
[05/06 22:06:15    504s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:06:15    504s] 
[05/06 22:06:15    504s] #optDebug: {0, 1.000}
[05/06 22:06:15    504s] ### Creating RouteCongInterface, finished
[05/06 22:06:16    504s] *info: 90 clock nets excluded
[05/06 22:06:16    504s] *info: 1 ideal net excluded from IPO operation.
[05/06 22:06:16    504s] *info: 1374 no-driver nets excluded.
[05/06 22:06:16    504s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:06:16    504s] Type 'man IMPECO-560' for more detail.
[05/06 22:06:16    504s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:06:16    504s] Type 'man IMPOPT-3213' for more detail.
[05/06 22:06:16    504s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:06:16    504s] Type 'man IMPECO-560' for more detail.
[05/06 22:06:16    504s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:06:16    504s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:06:16    504s] *Info: 10 ununiquified hinsts
[05/06 22:06:17    505s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2335.0M, EPOCH TIME: 1715047577.073445
[05/06 22:06:17    505s] Found 0 hard placement blockage before merging.
[05/06 22:06:17    505s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2335.0M, EPOCH TIME: 1715047577.075049
[05/06 22:06:17    505s] ** GigaOpt Global Opt WNS Slack -11.086  TNS Slack -11447.714 
[05/06 22:06:17    506s] +--------+----------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:06:17    506s] |  WNS   |   TNS    | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 22:06:17    506s] +--------+----------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:06:17    506s] | -11.086|-11447.714|   41.72%|   0:00:00.0| 2335.0M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:06:17    506s] |        |          |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:06:33    521s] | -10.017|-10718.952|   41.95%|   0:00:16.0| 2368.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:06:33    521s] |        |          |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:06:34    522s] |  -9.882|-10608.964|   41.99%|   0:00:01.0| 2374.2M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:06:34    522s] |        |          |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:06:35    523s] |  -9.882|-10608.964|   41.99%|   0:00:01.0| 2374.2M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:06:35    523s] |        |          |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:06:52    540s] |  -6.648| -5220.320|   43.17%|   0:00:17.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:06:52    540s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:09    557s] |  -6.349| -5024.159|   43.18%|   0:00:17.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:09    557s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:10    558s] |  -6.349| -4958.807|   43.19%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:10    558s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:11    559s] |  -6.349| -4958.807|   43.19%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:11    559s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:19    568s] |  -5.424| -3547.115|   43.95%|   0:00:08.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:19    568s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:32    580s] |  -5.424| -3458.368|   43.97%|   0:00:13.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:32    580s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:33    581s] |  -5.424| -3458.367|   43.97%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:33    581s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:33    581s] |  -5.424| -3458.367|   43.97%|   0:00:00.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:33    581s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:07:38    586s] |  -4.558| -2527.734|   44.43%|   0:00:05.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:38    586s] |        |          |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:07:49    597s] |  -4.557| -2519.706|   44.45%|   0:00:11.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:49    597s] |        |          |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:07:49    598s] |  -4.557| -2519.706|   44.45%|   0:00:00.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:49    598s] |        |          |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:07:50    598s] |  -4.557| -2519.706|   44.45%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:50    598s] |        |          |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:07:54    602s] |  -4.404| -2160.596|   44.80%|   0:00:04.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:07:54    602s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:03    612s] |  -4.404| -2162.689|   44.83%|   0:00:09.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:03    612s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:04    612s] |  -4.404| -2162.689|   44.83%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:04    612s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:05    613s] |  -4.404| -2162.689|   44.83%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:05    613s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:08    616s] |  -4.366| -2036.312|   45.09%|   0:00:03.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:08    616s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:16    625s] |  -4.366| -2018.363|   45.11%|   0:00:08.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:16    625s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:17    625s] |  -4.366| -2018.363|   45.12%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:17    625s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:18    626s] |  -4.366| -2018.363|   45.12%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:18    626s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:21    629s] |  -4.369| -1976.342|   45.36%|   0:00:03.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:21    629s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:29    637s] |  -4.304| -1904.519|   45.35%|   0:00:08.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:29    637s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:29    637s] |  -4.304| -1904.519|   45.36%|   0:00:00.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:29    637s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:30    638s] |  -4.304| -1904.519|   45.36%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:30    638s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:32    640s] |  -4.249| -1830.851|   45.49%|   0:00:02.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:32    640s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:39    647s] |  -4.249| -1830.848|   45.49%|   0:00:07.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:39    647s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:39    647s] |  -4.249| -1830.848|   45.49%|   0:00:00.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:39    647s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:40    648s] |  -4.249| -1830.848|   45.49%|   0:00:01.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:40    648s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:42    650s] |  -4.244| -1820.698|   45.59%|   0:00:02.0| 2379.7M|   typical|  default| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:08:42    650s] |        |          |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:08:42    650s] +--------+----------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:08:42    650s] 
[05/06 22:08:42    650s] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:24 real=0:02:25 mem=2379.7M) ***
[05/06 22:08:42    650s] 
[05/06 22:08:42    650s] *** Finish pre-CTS Setup Fixing (cpu=0:02:24 real=0:02:25 mem=2379.7M) ***
[05/06 22:08:42    650s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:08:42    650s] ** GigaOpt Global Opt End WNS Slack -4.244  TNS Slack -1820.698 
[05/06 22:08:42    650s] Total-nets :: 15543, Stn-nets :: 1314, ratio :: 8.45397 %, Total-len 786361, Stn-len 63193.6
[05/06 22:08:42    650s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2360.6M, EPOCH TIME: 1715047722.214427
[05/06 22:08:42    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15076).
[05/06 22:08:42    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:08:42    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:08:42    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:08:42    650s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.077, MEM:2289.6M, EPOCH TIME: 1715047722.291005
[05/06 22:08:42    650s] TotalInstCnt at PhyDesignMc Destruction: 15076
[05/06 22:08:42    650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.6
[05/06 22:08:42    650s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:02:27.7/0:02:27.7 (1.0), totSession cpu/real = 0:10:50.5/0:21:13.0 (0.5), mem = 2289.6M
[05/06 22:08:42    650s] 
[05/06 22:08:42    650s] =============================================================================================
[05/06 22:08:42    650s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.16-s078_1
[05/06 22:08:42    650s] =============================================================================================
[05/06 22:08:42    650s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:08:42    650s] ---------------------------------------------------------------------------------------------
[05/06 22:08:42    650s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:08:42    650s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:08:42    650s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:08:42    650s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:08:42    650s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 22:08:42    650s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:08:42    650s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:08:42    650s] [ BottleneckAnalyzerInit ]      8   0:00:10.9  (   7.4 % )     0:00:10.9 /  0:00:10.9    1.0
[05/06 22:08:42    650s] [ TransformInit          ]      1   0:00:01.1  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:08:42    650s] [ OptSingleIteration     ]     32   0:00:00.6  (   0.4 % )     0:02:12.3 /  0:02:12.3    1.0
[05/06 22:08:42    650s] [ OptGetWeight           ]     32   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 22:08:42    650s] [ OptEval                ]     32   0:01:27.6  (  59.3 % )     0:01:27.6 /  0:01:27.6    1.0
[05/06 22:08:42    650s] [ OptCommit              ]     32   0:00:01.2  (   0.8 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 22:08:42    650s] [ PostCommitDelayUpdate  ]     32   0:00:00.7  (   0.4 % )     0:00:14.5 /  0:00:14.6    1.0
[05/06 22:08:42    650s] [ IncrDelayCalc          ]    387   0:00:13.9  (   9.4 % )     0:00:13.9 /  0:00:13.9    1.0
[05/06 22:08:42    650s] [ SetupOptGetWorkingSet  ]     32   0:00:08.5  (   5.8 % )     0:00:08.5 /  0:00:08.5    1.0
[05/06 22:08:42    650s] [ SetupOptGetActiveNode  ]     32   0:00:02.6  (   1.8 % )     0:00:02.6 /  0:00:02.7    1.0
[05/06 22:08:42    650s] [ SetupOptSlackGraph     ]     32   0:00:12.3  (   8.3 % )     0:00:12.3 /  0:00:12.3    1.0
[05/06 22:08:42    650s] [ TimingUpdate           ]      7   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/06 22:08:42    650s] [ IncrTimingUpdate       ]     22   0:00:04.5  (   3.0 % )     0:00:04.5 /  0:00:04.5    1.0
[05/06 22:08:42    650s] [ MISC                   ]          0:00:01.1  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:08:42    650s] ---------------------------------------------------------------------------------------------
[05/06 22:08:42    650s]  GlobalOpt #1 TOTAL                 0:02:27.7  ( 100.0 % )     0:02:27.7 /  0:02:27.7    1.0
[05/06 22:08:42    650s] ---------------------------------------------------------------------------------------------
[05/06 22:08:42    650s] 
[05/06 22:08:42    650s] End: GigaOpt Global Optimization
[05/06 22:08:42    650s] *** Timing NOT met, worst failing slack is -4.244
[05/06 22:08:42    650s] *** Check timing (0:00:00.1)
[05/06 22:08:42    650s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:08:42    650s] Deleting Lib Analyzer.
[05/06 22:08:42    650s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/06 22:08:42    650s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:08:42    650s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:08:42    650s] Type 'man IMPECO-560' for more detail.
[05/06 22:08:42    650s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:08:42    650s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:08:42    650s] *Info: 10 ununiquified hinsts
[05/06 22:08:42    650s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:08:42    650s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:08:42    650s] ### Creating LA Mngr. totSessionCpu=0:10:51 mem=2289.6M
[05/06 22:08:42    650s] ### Creating LA Mngr, finished. totSessionCpu=0:10:51 mem=2289.6M
[05/06 22:08:42    650s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/06 22:08:42    650s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:08:42    650s] ### Creating PhyDesignMc. totSessionCpu=0:10:51 mem=2346.9M
[05/06 22:08:42    650s] OPERPROF: Starting DPlace-Init at level 1, MEM:2346.9M, EPOCH TIME: 1715047722.520750
[05/06 22:08:42    650s] Processing tracks to init pin-track alignment.
[05/06 22:08:42    650s] z: 2, totalTracks: 1
[05/06 22:08:42    650s] z: 4, totalTracks: 1
[05/06 22:08:42    650s] z: 6, totalTracks: 1
[05/06 22:08:42    650s] z: 8, totalTracks: 1
[05/06 22:08:42    650s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:08:42    650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2346.9M, EPOCH TIME: 1715047722.561163
[05/06 22:08:42    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:08:42    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:08:42    650s] 
[05/06 22:08:42    650s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:08:42    650s] OPERPROF:     Starting CMU at level 3, MEM:2346.9M, EPOCH TIME: 1715047722.612520
[05/06 22:08:42    650s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2346.9M, EPOCH TIME: 1715047722.618879
[05/06 22:08:42    650s] 
[05/06 22:08:42    650s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:08:42    650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:2346.9M, EPOCH TIME: 1715047722.626481
[05/06 22:08:42    650s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2346.9M, EPOCH TIME: 1715047722.626643
[05/06 22:08:42    650s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2346.9M, EPOCH TIME: 1715047722.626870
[05/06 22:08:42    650s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2346.9MB).
[05/06 22:08:42    650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.115, MEM:2346.9M, EPOCH TIME: 1715047722.635873
[05/06 22:08:42    651s] TotalInstCnt at PhyDesignMc Initialization: 15076
[05/06 22:08:42    651s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:51 mem=2346.9M
[05/06 22:08:42    651s] Begin: Area Reclaim Optimization
[05/06 22:08:42    651s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:51.0/0:21:13.5 (0.5), mem = 2346.9M
[05/06 22:08:42    651s] 
[05/06 22:08:42    651s] Creating Lib Analyzer ...
[05/06 22:08:42    651s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:08:42    651s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:08:42    651s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:08:42    651s] 
[05/06 22:08:42    651s] {RT typical_rc 0 3 3 0}
[05/06 22:08:43    652s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:52 mem=2348.9M
[05/06 22:08:43    652s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:52 mem=2348.9M
[05/06 22:08:43    652s] Creating Lib Analyzer, finished. 
[05/06 22:08:43    652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.7
[05/06 22:08:43    652s] ### Creating RouteCongInterface, started
[05/06 22:08:43    652s] 
[05/06 22:08:43    652s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:08:43    652s] 
[05/06 22:08:43    652s] #optDebug: {0, 1.000}
[05/06 22:08:43    652s] ### Creating RouteCongInterface, finished
[05/06 22:08:44    652s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2348.9M, EPOCH TIME: 1715047724.250015
[05/06 22:08:44    652s] Found 0 hard placement blockage before merging.
[05/06 22:08:44    652s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2348.9M, EPOCH TIME: 1715047724.251674
[05/06 22:08:44    652s] Reclaim Optimization WNS Slack -4.244  TNS Slack -1820.698 Density 45.59
[05/06 22:08:44    652s] +---------+---------+--------+---------+------------+--------+
[05/06 22:08:44    652s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[05/06 22:08:44    652s] +---------+---------+--------+---------+------------+--------+
[05/06 22:08:44    652s] |   45.59%|        -|  -4.244|-1820.698|   0:00:00.0| 2348.9M|
[05/06 22:08:45    653s] |   45.59%|        5|  -4.244|-1820.698|   0:00:01.0| 2372.5M|
[05/06 22:08:45    653s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:08:45    654s] |   45.59%|        0|  -4.244|-1820.698|   0:00:00.0| 2372.5M|
[05/06 22:08:55    663s] |   45.49%|       51|  -4.244|-1820.648|   0:00:10.0| 2372.5M|
[05/06 22:09:12    680s] |   43.81%|     1419|  -4.206|-1853.568|   0:00:17.0| 2372.5M|
[05/06 22:09:13    681s] |   43.80%|       19|  -4.206|-1850.121|   0:00:01.0| 2372.5M|
[05/06 22:09:13    681s] |   43.80%|        0|  -4.206|-1850.121|   0:00:00.0| 2372.5M|
[05/06 22:09:13    681s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:09:13    682s] |   43.80%|        0|  -4.206|-1850.121|   0:00:00.0| 2372.5M|
[05/06 22:09:13    682s] +---------+---------+--------+---------+------------+--------+
[05/06 22:09:13    682s] Reclaim Optimization End WNS Slack -4.206  TNS Slack -1850.121 Density 43.80
[05/06 22:09:13    682s] 
[05/06 22:09:13    682s] ** Summary: Restruct = 5 Buffer Deletion = 36 Declone = 16 Resize = 1226 **
[05/06 22:09:13    682s] --------------------------------------------------------------
[05/06 22:09:13    682s] |                                   | Total     | Sequential |
[05/06 22:09:13    682s] --------------------------------------------------------------
[05/06 22:09:13    682s] | Num insts resized                 |    1216  |      33    |
[05/06 22:09:13    682s] | Num insts undone                  |     211  |       0    |
[05/06 22:09:13    682s] | Num insts Downsized               |    1216  |      33    |
[05/06 22:09:13    682s] | Num insts Samesized               |       0  |       0    |
[05/06 22:09:13    682s] | Num insts Upsized                 |       0  |       0    |
[05/06 22:09:13    682s] | Num multiple commits+uncommits    |      12  |       -    |
[05/06 22:09:13    682s] --------------------------------------------------------------
[05/06 22:09:13    682s] 
[05/06 22:09:13    682s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/06 22:09:13    682s] End: Core Area Reclaim Optimization (cpu = 0:00:31.1) (real = 0:00:31.0) **
[05/06 22:09:13    682s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:09:13    682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.7
[05/06 22:09:13    682s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:31.1/0:00:31.1 (1.0), totSession cpu/real = 0:11:22.1/0:21:44.6 (0.5), mem = 2372.5M
[05/06 22:09:13    682s] 
[05/06 22:09:13    682s] =============================================================================================
[05/06 22:09:13    682s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.16-s078_1
[05/06 22:09:13    682s] =============================================================================================
[05/06 22:09:13    682s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:09:13    682s] ---------------------------------------------------------------------------------------------
[05/06 22:09:13    682s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:09:13    682s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   3.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:09:13    682s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:09:13    682s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:09:13    682s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:09:13    682s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:09:13    682s] [ OptimizationStep       ]      1   0:00:00.7  (   2.1 % )     0:00:29.4 /  0:00:29.5    1.0
[05/06 22:09:13    682s] [ OptSingleIteration     ]      7   0:00:00.3  (   1.0 % )     0:00:28.8 /  0:00:28.8    1.0
[05/06 22:09:13    682s] [ OptGetWeight           ]    484   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/06 22:09:13    682s] [ OptEval                ]    484   0:00:11.6  (  37.2 % )     0:00:11.6 /  0:00:11.5    1.0
[05/06 22:09:13    682s] [ OptCommit              ]    484   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[05/06 22:09:13    682s] [ PostCommitDelayUpdate  ]    545   0:00:00.4  (   1.4 % )     0:00:11.4 /  0:00:11.3    1.0
[05/06 22:09:13    682s] [ IncrDelayCalc          ]    628   0:00:11.0  (  35.2 % )     0:00:11.0 /  0:00:11.0    1.0
[05/06 22:09:13    682s] [ IncrTimingUpdate       ]    163   0:00:05.4  (  17.3 % )     0:00:05.4 /  0:00:05.5    1.0
[05/06 22:09:13    682s] [ MISC                   ]          0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:09:13    682s] ---------------------------------------------------------------------------------------------
[05/06 22:09:13    682s]  AreaOpt #2 TOTAL                   0:00:31.1  ( 100.0 % )     0:00:31.1 /  0:00:31.1    1.0
[05/06 22:09:13    682s] ---------------------------------------------------------------------------------------------
[05/06 22:09:13    682s] 
[05/06 22:09:13    682s] Executing incremental physical updates
[05/06 22:09:13    682s] Executing incremental physical updates
[05/06 22:09:13    682s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2353.4M, EPOCH TIME: 1715047753.911012
[05/06 22:09:13    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15024).
[05/06 22:09:13    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:13    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:13    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:13    682s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.077, MEM:2292.4M, EPOCH TIME: 1715047753.987620
[05/06 22:09:13    682s] TotalInstCnt at PhyDesignMc Destruction: 15024
[05/06 22:09:13    682s] End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2292.38M, totSessionCpu=0:11:22).
[05/06 22:09:14    682s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2292.4M, EPOCH TIME: 1715047754.380465
[05/06 22:09:14    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:14    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:14    682s] 
[05/06 22:09:14    682s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:09:14    682s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2292.4M, EPOCH TIME: 1715047754.440284
[05/06 22:09:14    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:14    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:14    682s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:22.7/0:21:45.2 (0.5), mem = 2292.4M
[05/06 22:09:14    682s] 
[05/06 22:09:14    682s] *** Start incrementalPlace ***
[05/06 22:09:14    682s] User Input Parameters:
[05/06 22:09:14    682s] - Congestion Driven    : On
[05/06 22:09:14    682s] - Timing Driven        : On
[05/06 22:09:14    682s] - Area-Violation Based : On
[05/06 22:09:14    682s] - Start Rollback Level : -5
[05/06 22:09:14    682s] - Legalized            : On
[05/06 22:09:14    682s] - Window Based         : Off
[05/06 22:09:14    682s] - eDen incr mode       : Off
[05/06 22:09:14    682s] - Small incr mode      : Off
[05/06 22:09:14    682s] 
[05/06 22:09:14    682s] no activity file in design. spp won't run.
[05/06 22:09:14    682s] Effort level <high> specified for reg2reg path_group
[05/06 22:09:15    683s] Effort level <high> specified for reg2cgate path_group
[05/06 22:09:15    683s] No Views given, use default active views for adaptive view pruning
[05/06 22:09:15    683s] SKP will enable view:
[05/06 22:09:15    683s]   typical
[05/06 22:09:15    683s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2294.4M, EPOCH TIME: 1715047755.242898
[05/06 22:09:15    683s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:2294.4M, EPOCH TIME: 1715047755.262977
[05/06 22:09:15    683s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2294.4M, EPOCH TIME: 1715047755.263165
[05/06 22:09:15    683s] Starting Early Global Route congestion estimation: mem = 2294.4M
[05/06 22:09:15    683s] (I)      ==================== Layers =====================
[05/06 22:09:15    683s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:15    683s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:09:15    683s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:15    683s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:09:15    683s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:09:15    683s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:09:15    683s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:09:15    683s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:09:15    683s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:09:15    683s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:09:15    683s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:09:15    683s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:15    683s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:09:15    683s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:09:15    683s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:09:15    683s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:15    683s] (I)      Started Import and model ( Curr Mem: 2294.38 MB )
[05/06 22:09:15    683s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:09:15    683s] (I)      == Non-default Options ==
[05/06 22:09:15    683s] (I)      Maximum routing layer                              : 3
[05/06 22:09:15    683s] (I)      Number of threads                                  : 1
[05/06 22:09:15    683s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:09:15    683s] (I)      Method to set GCell size                           : row
[05/06 22:09:15    683s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:09:15    683s] (I)      Use row-based GCell size
[05/06 22:09:15    683s] (I)      Use row-based GCell align
[05/06 22:09:15    683s] (I)      layer 0 area = 89000
[05/06 22:09:15    683s] (I)      layer 1 area = 120000
[05/06 22:09:15    683s] (I)      layer 2 area = 120000
[05/06 22:09:15    683s] (I)      GCell unit size   : 3600
[05/06 22:09:15    683s] (I)      GCell multiplier  : 1
[05/06 22:09:15    683s] (I)      GCell row height  : 3600
[05/06 22:09:15    683s] (I)      Actual row height : 3600
[05/06 22:09:15    683s] (I)      GCell align ref   : 8400 8400
[05/06 22:09:15    683s] [NR-eGR] Track table information for default rule: 
[05/06 22:09:15    683s] [NR-eGR] M1 has single uniform track structure
[05/06 22:09:15    683s] [NR-eGR] M2 has single uniform track structure
[05/06 22:09:15    683s] [NR-eGR] M3 has single uniform track structure
[05/06 22:09:15    683s] [NR-eGR] MQ has single uniform track structure
[05/06 22:09:15    683s] [NR-eGR] MG has single uniform track structure
[05/06 22:09:15    683s] [NR-eGR] LY has single uniform track structure
[05/06 22:09:15    683s] [NR-eGR] E1 has single uniform track structure
[05/06 22:09:15    683s] [NR-eGR] MA has single uniform track structure
[05/06 22:09:15    683s] (I)      ============== Default via ===============
[05/06 22:09:15    683s] (I)      +---+------------------+-----------------+
[05/06 22:09:15    683s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:09:15    683s] (I)      +---+------------------+-----------------+
[05/06 22:09:15    683s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:09:15    683s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:09:15    683s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:09:15    683s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:09:15    683s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:09:15    683s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:09:15    683s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:09:15    683s] (I)      +---+------------------+-----------------+
[05/06 22:09:15    683s] [NR-eGR] Read 76335 PG shapes
[05/06 22:09:15    683s] [NR-eGR] Read 0 clock shapes
[05/06 22:09:15    683s] [NR-eGR] Read 0 other shapes
[05/06 22:09:15    683s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:09:15    683s] [NR-eGR] #Instance Blockages : 0
[05/06 22:09:15    683s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:09:15    683s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:09:15    683s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:09:15    683s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:09:15    683s] [NR-eGR] #Other Blockages    : 0
[05/06 22:09:15    683s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:09:15    683s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:09:15    683s] [NR-eGR] Read 15491 nets ( ignored 0 )
[05/06 22:09:15    683s] (I)      early_global_route_priority property id does not exist.
[05/06 22:09:15    683s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:09:15    683s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:09:15    683s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:09:15    683s] (I)      Number of ignored nets                =      0
[05/06 22:09:15    683s] (I)      Number of connected nets              =      0
[05/06 22:09:15    683s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:09:15    683s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:09:15    683s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:09:15    683s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:09:15    683s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:09:15    683s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:09:15    683s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:09:15    683s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:09:15    683s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:09:15    683s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:09:15    683s] (I)      Ndr track 0 does not exist
[05/06 22:09:15    683s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:09:15    683s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:09:15    683s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:09:15    683s] (I)      Site width          :   400  (dbu)
[05/06 22:09:15    683s] (I)      Row height          :  3600  (dbu)
[05/06 22:09:15    683s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:09:15    683s] (I)      GCell width         :  3600  (dbu)
[05/06 22:09:15    683s] (I)      GCell height        :  3600  (dbu)
[05/06 22:09:15    683s] (I)      Grid                :   210   155     3
[05/06 22:09:15    683s] (I)      Layer numbers       :     1     2     3
[05/06 22:09:15    683s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:09:15    683s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:09:15    683s] (I)      Default wire width  :   160   200   200
[05/06 22:09:15    683s] (I)      Default wire space  :   160   200   200
[05/06 22:09:15    683s] (I)      Default wire pitch  :   320   400   400
[05/06 22:09:15    683s] (I)      Default pitch size  :   320   400   400
[05/06 22:09:15    683s] (I)      First track coord   :   200   200   200
[05/06 22:09:15    683s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:09:15    683s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:09:15    683s] (I)      Num of masks        :     1     1     1
[05/06 22:09:15    683s] (I)      Num of trim masks   :     0     0     0
[05/06 22:09:15    683s] (I)      --------------------------------------------------------
[05/06 22:09:15    683s] 
[05/06 22:09:15    683s] [NR-eGR] ============ Routing rule table ============
[05/06 22:09:15    683s] [NR-eGR] Rule id: 0  Nets: 15490
[05/06 22:09:15    683s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:09:15    683s] (I)                    Layer    2    3 
[05/06 22:09:15    683s] (I)                    Pitch  400  400 
[05/06 22:09:15    683s] (I)             #Used tracks    1    1 
[05/06 22:09:15    683s] (I)       #Fully used tracks    1    1 
[05/06 22:09:15    683s] [NR-eGR] ========================================
[05/06 22:09:15    683s] [NR-eGR] 
[05/06 22:09:15    683s] (I)      =============== Blocked Tracks ===============
[05/06 22:09:15    683s] (I)      +-------+---------+----------+---------------+
[05/06 22:09:15    683s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:09:15    683s] (I)      +-------+---------+----------+---------------+
[05/06 22:09:15    683s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:09:15    683s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:09:15    683s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:09:15    683s] (I)      +-------+---------+----------+---------------+
[05/06 22:09:15    683s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 2306.05 MB )
[05/06 22:09:15    683s] (I)      Reset routing kernel
[05/06 22:09:15    683s] (I)      Started Global Routing ( Curr Mem: 2306.05 MB )
[05/06 22:09:15    683s] (I)      totalPins=49855  totalGlobalPin=45904 (92.08%)
[05/06 22:09:15    683s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:09:15    683s] [NR-eGR] Layer group 1: route 15490 net(s) in layer range [2, 3]
[05/06 22:09:15    683s] (I)      
[05/06 22:09:15    683s] (I)      ============  Phase 1a Route ============
[05/06 22:09:15    683s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:09:15    683s] (I)      Usage: 209851 = (107020 H, 102831 V) = (47.03% H, 52.96% V) = (3.853e+05um H, 3.702e+05um V)
[05/06 22:09:15    683s] (I)      
[05/06 22:09:15    683s] (I)      ============  Phase 1b Route ============
[05/06 22:09:15    683s] (I)      Usage: 210409 = (107283 H, 103126 V) = (47.14% H, 53.11% V) = (3.862e+05um H, 3.713e+05um V)
[05/06 22:09:15    683s] (I)      Overflow of layer group 1: 2.14% H + 12.08% V. EstWL: 7.574724e+05um
[05/06 22:09:15    683s] (I)      Congestion metric : 2.14%H 12.08%V, 14.22%HV
[05/06 22:09:15    683s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:09:15    683s] (I)      
[05/06 22:09:15    683s] (I)      ============  Phase 1c Route ============
[05/06 22:09:15    683s] (I)      Level2 Grid: 42 x 31
[05/06 22:09:15    683s] (I)      Usage: 210429 = (107293 H, 103136 V) = (47.15% H, 53.12% V) = (3.863e+05um H, 3.713e+05um V)
[05/06 22:09:15    683s] (I)      
[05/06 22:09:15    683s] (I)      ============  Phase 1d Route ============
[05/06 22:09:16    684s] (I)      Usage: 211475 = (107894 H, 103581 V) = (47.41% H, 53.34% V) = (3.884e+05um H, 3.729e+05um V)
[05/06 22:09:16    684s] (I)      
[05/06 22:09:16    684s] (I)      ============  Phase 1e Route ============
[05/06 22:09:16    684s] (I)      Usage: 211475 = (107894 H, 103581 V) = (47.41% H, 53.34% V) = (3.884e+05um H, 3.729e+05um V)
[05/06 22:09:16    684s] [NR-eGR] Early Global Route overflow of layer group 1: 2.02% H + 11.15% V. EstWL: 7.613100e+05um
[05/06 22:09:16    684s] (I)      
[05/06 22:09:16    684s] (I)      ============  Phase 1l Route ============
[05/06 22:09:16    684s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:09:16    684s] (I)      Layer  2:     203429    123751      4102           0      291060    ( 0.00%) 
[05/06 22:09:16    684s] (I)      Layer  3:     238570    107820       561           0      291555    ( 0.00%) 
[05/06 22:09:16    684s] (I)      Total:        441999    231571      4663           0      582615    ( 0.00%) 
[05/06 22:09:16    684s] (I)      
[05/06 22:09:16    684s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:09:16    684s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/06 22:09:16    684s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:09:16    684s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[05/06 22:09:16    684s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:09:16    684s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:09:16    684s] [NR-eGR]      M2 ( 2)      2500( 7.73%)        45( 0.14%)         1( 0.00%)   ( 7.87%) 
[05/06 22:09:16    684s] [NR-eGR]      M3 ( 3)       406( 1.25%)         1( 0.00%)         0( 0.00%)   ( 1.26%) 
[05/06 22:09:16    684s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:09:16    684s] [NR-eGR]        Total      2906( 4.49%)        46( 0.07%)         1( 0.00%)   ( 4.56%) 
[05/06 22:09:16    684s] [NR-eGR] 
[05/06 22:09:16    684s] (I)      Finished Global Routing ( CPU: 0.82 sec, Real: 0.83 sec, Curr Mem: 2306.05 MB )
[05/06 22:09:16    684s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:09:16    684s] [NR-eGR] Overflow after Early Global Route 1.25% H + 7.82% V
[05/06 22:09:16    684s] Early Global Route congestion estimation runtime: 1.08 seconds, mem = 2306.0M
[05/06 22:09:16    684s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.080, REAL:1.082, MEM:2306.0M, EPOCH TIME: 1715047756.345397
[05/06 22:09:16    684s] OPERPROF: Starting HotSpotCal at level 1, MEM:2306.0M, EPOCH TIME: 1715047756.345457
[05/06 22:09:16    684s] [hotspot] +------------+---------------+---------------+
[05/06 22:09:16    684s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:09:16    684s] [hotspot] +------------+---------------+---------------+
[05/06 22:09:16    684s] [hotspot] | normalized |         13.22 |        103.22 |
[05/06 22:09:16    684s] [hotspot] +------------+---------------+---------------+
[05/06 22:09:16    684s] Local HotSpot Analysis: normalized max congestion hotspot area = 13.22, normalized total congestion hotspot area = 103.22 (area is in unit of 4 std-cell row bins)
[05/06 22:09:16    684s] [hotspot] max/total 13.22/103.22, big hotspot (>10) total 19.89
[05/06 22:09:16    684s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:09:16    684s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:09:16    684s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:09:16    684s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:09:16    684s] [hotspot] |  1  |    73.20   433.20   130.80   490.80 |       12.78   |
[05/06 22:09:16    684s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:09:16    684s] [hotspot] |  2  |   188.40   246.00   231.60   318.00 |        9.33   |
[05/06 22:09:16    684s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:09:16    684s] [hotspot] |  3  |   649.20    58.80   706.80    87.60 |        7.56   |
[05/06 22:09:16    684s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:09:16    684s] [hotspot] |  4  |   721.20   174.00   750.00   231.60 |        6.22   |
[05/06 22:09:16    684s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:09:16    684s] [hotspot] |  5  |   116.40   202.80   145.20   246.00 |        5.11   |
[05/06 22:09:16    684s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:09:16    684s] Top 5 hotspots total area: 41.00
[05/06 22:09:16    684s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:2306.0M, EPOCH TIME: 1715047756.358213
[05/06 22:09:16    684s] 
[05/06 22:09:16    684s] === incrementalPlace Internal Loop 1 ===
[05/06 22:09:16    684s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/06 22:09:16    684s] OPERPROF: Starting IPInitSPData at level 1, MEM:2306.0M, EPOCH TIME: 1715047756.359116
[05/06 22:09:16    684s] Processing tracks to init pin-track alignment.
[05/06 22:09:16    684s] z: 2, totalTracks: 1
[05/06 22:09:16    684s] z: 4, totalTracks: 1
[05/06 22:09:16    684s] z: 6, totalTracks: 1
[05/06 22:09:16    684s] z: 8, totalTracks: 1
[05/06 22:09:16    684s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:09:16    684s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2306.0M, EPOCH TIME: 1715047756.398381
[05/06 22:09:16    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:16    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:09:16    684s] 
[05/06 22:09:16    684s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:09:16    684s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:2306.0M, EPOCH TIME: 1715047756.452494
[05/06 22:09:16    684s] OPERPROF:   Starting post-place ADS at level 2, MEM:2306.0M, EPOCH TIME: 1715047756.452655
[05/06 22:09:16    684s] ADSU 0.438 -> 0.438. site 276750.000 -> 276750.000. GS 28.800
[05/06 22:09:16    684s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.100, REAL:0.101, MEM:2306.0M, EPOCH TIME: 1715047756.553510
[05/06 22:09:16    684s] OPERPROF:   Starting spMPad at level 2, MEM:2302.0M, EPOCH TIME: 1715047756.554940
[05/06 22:09:16    684s] OPERPROF:     Starting spContextMPad at level 3, MEM:2302.0M, EPOCH TIME: 1715047756.557734
[05/06 22:09:16    684s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1715047756.557883
[05/06 22:09:16    684s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.025, MEM:2302.0M, EPOCH TIME: 1715047756.580109
[05/06 22:09:16    684s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2302.0M, EPOCH TIME: 1715047756.601556
[05/06 22:09:16    684s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.006, MEM:2302.0M, EPOCH TIME: 1715047756.607352
[05/06 22:09:16    684s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2302.0M, EPOCH TIME: 1715047756.612788
[05/06 22:09:16    684s] no activity file in design. spp won't run.
[05/06 22:09:16    684s] [spp] 0
[05/06 22:09:16    684s] [adp] 0:1:1:3
[05/06 22:09:16    684s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.017, MEM:2302.0M, EPOCH TIME: 1715047756.629938
[05/06 22:09:16    684s] SP #FI/SF FL/PI 0/0 15024/0
[05/06 22:09:16    684s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.270, REAL:0.280, MEM:2302.0M, EPOCH TIME: 1715047756.638619
[05/06 22:09:16    684s] PP off. flexM 0
[05/06 22:09:16    684s] OPERPROF: Starting CDPad at level 1, MEM:2303.1M, EPOCH TIME: 1715047756.673039
[05/06 22:09:16    684s] 3DP is on.
[05/06 22:09:16    684s] 3DP (1, 3) DPT Adjust 0. 0.743, 0.778, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/06 22:09:17    685s] CDPadU 0.788 -> 0.892. R=0.438, N=15024, GS=3.600
[05/06 22:09:17    685s] OPERPROF: Finished CDPad at level 1, CPU:0.340, REAL:0.347, MEM:2308.2M, EPOCH TIME: 1715047757.019733
[05/06 22:09:17    685s] OPERPROF: Starting InitSKP at level 1, MEM:2308.2M, EPOCH TIME: 1715047757.019935
[05/06 22:09:17    685s] no activity file in design. spp won't run.
[05/06 22:09:18    686s] no activity file in design. spp won't run.
[05/06 22:09:20    688s] *** Finished SKP initialization (cpu=0:00:03.5, real=0:00:03.0)***
[05/06 22:09:20    688s] OPERPROF: Finished InitSKP at level 1, CPU:3.520, REAL:3.526, MEM:2316.7M, EPOCH TIME: 1715047760.545687
[05/06 22:09:20    688s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:09:20    688s] no activity file in design. spp won't run.
[05/06 22:09:20    688s] 
[05/06 22:09:20    688s] AB Est...
[05/06 22:09:20    688s] OPERPROF: Starting npPlace at level 1, MEM:2323.4M, EPOCH TIME: 1715047760.678078
[05/06 22:09:20    688s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.109, MEM:2333.9M, EPOCH TIME: 1715047760.787533
[05/06 22:09:20    688s] Iteration  4: Skipped, with CDP Off
[05/06 22:09:20    688s] 
[05/06 22:09:20    688s] AB Est...
[05/06 22:09:20    688s] OPERPROF: Starting npPlace at level 1, MEM:2333.9M, EPOCH TIME: 1715047760.856649
[05/06 22:09:20    689s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.100, MEM:2333.9M, EPOCH TIME: 1715047760.956600
[05/06 22:09:21    689s] Iteration  5: Skipped, with CDP Off
[05/06 22:09:21    689s] OPERPROF: Starting npPlace at level 1, MEM:2333.9M, EPOCH TIME: 1715047761.148224
[05/06 22:09:21    689s] Starting Early Global Route supply map. mem = 2355.9M
[05/06 22:09:21    689s] (I)      ==================== Layers =====================
[05/06 22:09:21    689s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:21    689s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:09:21    689s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:21    689s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:09:21    689s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:09:21    689s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:09:21    689s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:09:21    689s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:09:21    689s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:09:21    689s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:09:21    689s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:09:21    689s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:21    689s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:09:21    689s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:09:21    689s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:09:21    689s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:09:21    689s] Finished Early Global Route supply map. mem = 2355.9M
[05/06 22:10:06    734s] Iteration  6: Total net bbox = 7.096e+05 (3.57e+05 3.53e+05)
[05/06 22:10:06    734s]               Est.  stn bbox = 7.549e+05 (3.78e+05 3.77e+05)
[05/06 22:10:06    734s]               cpu = 0:00:45.0 real = 0:00:45.0 mem = 2400.2M
[05/06 22:10:06    734s] OPERPROF: Finished npPlace at level 1, CPU:45.020, REAL:44.936, MEM:2400.2M, EPOCH TIME: 1715047806.084213
[05/06 22:10:06    734s] no activity file in design. spp won't run.
[05/06 22:10:06    734s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:10:06    734s] no activity file in design. spp won't run.
[05/06 22:10:06    734s] OPERPROF: Starting npPlace at level 1, MEM:2384.2M, EPOCH TIME: 1715047806.432579
[05/06 22:11:13    801s] Iteration  7: Total net bbox = 7.273e+05 (3.65e+05 3.62e+05)
[05/06 22:11:13    801s]               Est.  stn bbox = 7.746e+05 (3.87e+05 3.88e+05)
[05/06 22:11:13    801s]               cpu = 0:01:07 real = 0:01:07 mem = 2370.2M
[05/06 22:11:13    801s] OPERPROF: Finished npPlace at level 1, CPU:67.370, REAL:67.296, MEM:2370.2M, EPOCH TIME: 1715047873.728113
[05/06 22:11:13    802s] Legalizing MH Cells... 0 / 0 (level 5)
[05/06 22:11:13    802s] No instances found in the vector
[05/06 22:11:13    802s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2370.2M, DRC: 0)
[05/06 22:11:13    802s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:11:13    802s] no activity file in design. spp won't run.
[05/06 22:11:13    802s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:11:13    802s] no activity file in design. spp won't run.
[05/06 22:11:14    802s] OPERPROF: Starting npPlace at level 1, MEM:2370.2M, EPOCH TIME: 1715047874.074199
[05/06 22:12:13    861s] Iteration  8: Total net bbox = 7.263e+05 (3.65e+05 3.62e+05)
[05/06 22:12:13    861s]               Est.  stn bbox = 7.738e+05 (3.87e+05 3.87e+05)
[05/06 22:12:13    861s]               cpu = 0:00:59.3 real = 0:00:59.0 mem = 2364.2M
[05/06 22:12:13    861s] OPERPROF: Finished npPlace at level 1, CPU:59.400, REAL:59.331, MEM:2364.2M, EPOCH TIME: 1715047933.405440
[05/06 22:12:13    861s] Legalizing MH Cells... 0 / 0 (level 6)
[05/06 22:12:13    861s] No instances found in the vector
[05/06 22:12:13    861s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2364.2M, DRC: 0)
[05/06 22:12:13    861s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:12:13    861s] no activity file in design. spp won't run.
[05/06 22:12:13    861s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:12:13    861s] no activity file in design. spp won't run.
[05/06 22:12:13    862s] OPERPROF: Starting npPlace at level 1, MEM:2364.2M, EPOCH TIME: 1715047933.748979
[05/06 22:13:46    955s] Iteration  9: Total net bbox = 7.406e+05 (3.71e+05 3.70e+05)
[05/06 22:13:47    955s]               Est.  stn bbox = 7.886e+05 (3.93e+05 3.96e+05)
[05/06 22:13:47    955s]               cpu = 0:01:33 real = 0:01:34 mem = 2387.4M
[05/06 22:13:47    955s] OPERPROF: Finished npPlace at level 1, CPU:93.370, REAL:93.266, MEM:2387.4M, EPOCH TIME: 1715048027.014756
[05/06 22:13:47    955s] Legalizing MH Cells... 0 / 0 (level 7)
[05/06 22:13:47    955s] No instances found in the vector
[05/06 22:13:47    955s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2387.4M, DRC: 0)
[05/06 22:13:47    955s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:13:47    955s] no activity file in design. spp won't run.
[05/06 22:13:47    955s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:13:47    955s] no activity file in design. spp won't run.
[05/06 22:13:47    955s] OPERPROF: Starting npPlace at level 1, MEM:2387.4M, EPOCH TIME: 1715048027.363626
[05/06 22:13:47    955s] GP RA stats: MHOnly 0 nrInst 15024 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 22:14:21    990s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2400.4M, EPOCH TIME: 1715048061.702540
[05/06 22:14:21    990s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2400.4M, EPOCH TIME: 1715048061.702736
[05/06 22:14:21    990s] Iteration 10: Total net bbox = 7.088e+05 (3.40e+05 3.69e+05)
[05/06 22:14:21    990s]               Est.  stn bbox = 7.540e+05 (3.59e+05 3.95e+05)
[05/06 22:14:21    990s]               cpu = 0:00:34.4 real = 0:00:34.0 mem = 2400.4M
[05/06 22:14:21    990s] OPERPROF: Finished npPlace at level 1, CPU:34.410, REAL:34.356, MEM:2400.4M, EPOCH TIME: 1715048061.720124
[05/06 22:14:21    990s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 22:14:21    990s] No instances found in the vector
[05/06 22:14:21    990s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2384.4M, DRC: 0)
[05/06 22:14:21    990s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:14:21    990s] Move report: Timing Driven Placement moves 15024 insts, mean move: 45.24 um, max move: 402.35 um 
[05/06 22:14:21    990s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/FE_OFC5169_prefetch_addr_27): (496.00, 307.20) --> (284.45, 497.99)
[05/06 22:14:21    990s] no activity file in design. spp won't run.
[05/06 22:14:21    990s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2384.4M, EPOCH TIME: 1715048061.815677
[05/06 22:14:21    990s] Saved padding area to DB
[05/06 22:14:21    990s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2384.4M, EPOCH TIME: 1715048061.820566
[05/06 22:14:21    990s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:2384.4M, EPOCH TIME: 1715048061.830816
[05/06 22:14:21    990s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2384.4M, EPOCH TIME: 1715048061.840282
[05/06 22:14:21    990s] *Info(CAP): clkGateAware moves 31 insts, mean move: 19.33 um, max move: 92.31 um
[05/06 22:14:21    990s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate): (375.86, 112.80) --> (465.98, 110.60)
[05/06 22:14:21    990s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.017, MEM:2384.4M, EPOCH TIME: 1715048061.857090
[05/06 22:14:21    990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:21    990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:21    990s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2384.4M, EPOCH TIME: 1715048061.865860
[05/06 22:14:21    990s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2384.4M, EPOCH TIME: 1715048061.866117
[05/06 22:14:21    990s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.054, MEM:2384.4M, EPOCH TIME: 1715048061.869526
[05/06 22:14:21    990s] 
[05/06 22:14:21    990s] Finished Incremental Placement (cpu=0:05:06, real=0:05:05, mem=2384.4M)
[05/06 22:14:21    990s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/06 22:14:21    990s] Type 'man IMPSP-9025' for more detail.
[05/06 22:14:21    990s] CongRepair sets shifter mode to gplace
[05/06 22:14:21    990s] TDRefine: refinePlace mode is spiral
[05/06 22:14:21    990s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2384.4M, EPOCH TIME: 1715048061.874781
[05/06 22:14:21    990s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2384.4M, EPOCH TIME: 1715048061.874910
[05/06 22:14:21    990s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2384.4M, EPOCH TIME: 1715048061.875020
[05/06 22:14:21    990s] Processing tracks to init pin-track alignment.
[05/06 22:14:21    990s] z: 2, totalTracks: 1
[05/06 22:14:21    990s] z: 4, totalTracks: 1
[05/06 22:14:21    990s] z: 6, totalTracks: 1
[05/06 22:14:21    990s] z: 8, totalTracks: 1
[05/06 22:14:21    990s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:14:21    990s] All LLGs are deleted
[05/06 22:14:21    990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:21    990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:21    990s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2384.4M, EPOCH TIME: 1715048061.902799
[05/06 22:14:21    990s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2384.4M, EPOCH TIME: 1715048061.903082
[05/06 22:14:21    990s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2384.4M, EPOCH TIME: 1715048061.913507
[05/06 22:14:21    990s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:21    990s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:21    990s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2384.4M, EPOCH TIME: 1715048061.915765
[05/06 22:14:21    990s] Max number of tech site patterns supported in site array is 256.
[05/06 22:14:21    990s] Core basic site is IBM13SITE
[05/06 22:14:21    990s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2384.4M, EPOCH TIME: 1715048061.948509
[05/06 22:14:21    990s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:14:21    990s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:14:21    990s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.021, MEM:2384.4M, EPOCH TIME: 1715048061.969900
[05/06 22:14:21    990s] Fast DP-INIT is on for default
[05/06 22:14:21    990s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:14:21    990s] Atter site array init, number of instance map data is 0.
[05/06 22:14:21    990s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.070, MEM:2384.4M, EPOCH TIME: 1715048061.985310
[05/06 22:14:21    990s] 
[05/06 22:14:21    990s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:14:21    990s] OPERPROF:         Starting CMU at level 5, MEM:2384.4M, EPOCH TIME: 1715048061.995516
[05/06 22:14:21    990s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:2384.4M, EPOCH TIME: 1715048061.999597
[05/06 22:14:21    990s] 
[05/06 22:14:21    990s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:14:22    990s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.094, MEM:2384.4M, EPOCH TIME: 1715048062.007026
[05/06 22:14:22    990s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2384.4M, EPOCH TIME: 1715048062.007173
[05/06 22:14:22    990s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2384.4M, EPOCH TIME: 1715048062.007410
[05/06 22:14:22    990s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2384.4MB).
[05/06 22:14:22    990s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.141, MEM:2384.4M, EPOCH TIME: 1715048062.016229
[05/06 22:14:22    990s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.141, MEM:2384.4M, EPOCH TIME: 1715048062.016289
[05/06 22:14:22    990s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.3
[05/06 22:14:22    990s] OPERPROF:   Starting RefinePlace at level 2, MEM:2384.4M, EPOCH TIME: 1715048062.016351
[05/06 22:14:22    990s] *** Starting refinePlace (0:16:30 mem=2384.4M) ***
[05/06 22:14:22    990s] Total net bbox length = 7.212e+05 (3.490e+05 3.721e+05) (ext = 4.554e+04)
[05/06 22:14:22    990s] 
[05/06 22:14:22    990s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:14:22    990s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:14:22    990s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:14:22    990s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:14:22    990s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2384.4M, EPOCH TIME: 1715048062.089148
[05/06 22:14:22    990s] Starting refinePlace ...
[05/06 22:14:22    990s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:14:22    990s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:14:22    990s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2384.4M, EPOCH TIME: 1715048062.187195
[05/06 22:14:22    990s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:14:22    990s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2384.4M, EPOCH TIME: 1715048062.187350
[05/06 22:14:22    990s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2384.4M, EPOCH TIME: 1715048062.187666
[05/06 22:14:22    990s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2384.4M, EPOCH TIME: 1715048062.187727
[05/06 22:14:22    990s] DDP markSite nrRow 150 nrJob 150
[05/06 22:14:22    990s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.003, MEM:2384.4M, EPOCH TIME: 1715048062.190763
[05/06 22:14:22    990s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.004, MEM:2384.4M, EPOCH TIME: 1715048062.190917
[05/06 22:14:22    990s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 22:14:22    990s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2384.4M, EPOCH TIME: 1715048062.224622
[05/06 22:14:22    990s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2384.4M, EPOCH TIME: 1715048062.224771
[05/06 22:14:22    990s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.008, MEM:2384.4M, EPOCH TIME: 1715048062.232955
[05/06 22:14:22    990s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:14:22    990s]  ** Cut row section real time 0:00:00.0.
[05/06 22:14:22    990s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.009, MEM:2384.4M, EPOCH TIME: 1715048062.233201
[05/06 22:14:22    991s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 22:14:22    991s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=2384.4MB) @(0:16:31 - 0:16:31).
[05/06 22:14:22    991s] Move report: preRPlace moves 15024 insts, mean move: 0.61 um, max move: 15.36 um 
[05/06 22:14:22    991s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/FE_OFC2163_n914): (646.78, 94.54) --> (658.80, 91.20)
[05/06 22:14:22    991s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 22:14:22    991s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 22:14:22    991s] Placement tweakage begins.
[05/06 22:14:22    991s] wire length = 7.734e+05
[05/06 22:14:23    992s] wire length = 7.510e+05
[05/06 22:14:23    992s] Placement tweakage ends.
[05/06 22:14:23    992s] Move report: tweak moves 2346 insts, mean move: 4.02 um, max move: 46.00 um 
[05/06 22:14:23    992s] 	Max move on inst (u_ibex_core/FE_OFC5062_n346): (283.20, 519.60) --> (329.20, 519.60)
[05/06 22:14:23    992s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=2384.4MB) @(0:16:31 - 0:16:32).
[05/06 22:14:23    992s] 
[05/06 22:14:23    992s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:14:25    993s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:14:25    993s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:14:25    993s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:14:25    993s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:01.0)
[05/06 22:14:25    993s] [CPU] RefinePlace/Commit (cpu=0:00:00.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.8, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:14:25    993s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2352.4MB) @(0:16:32 - 0:16:34).
[05/06 22:14:25    993s] Move report: Detail placement moves 15024 insts, mean move: 1.05 um, max move: 46.17 um 
[05/06 22:14:25    993s] 	Max move on inst (u_ibex_core/FE_OFC5062_n346): (283.05, 519.58) --> (329.20, 519.60)
[05/06 22:14:25    993s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2352.4MB
[05/06 22:14:25    994s] Statistics of distance of Instance movement in refine placement:
[05/06 22:14:25    994s]   maximum (X+Y) =        46.17 um
[05/06 22:14:25    994s]   inst (u_ibex_core/FE_OFC5062_n346) with max move: (283.045, 519.583) -> (329.2, 519.6)
[05/06 22:14:25    994s]   mean    (X+Y) =         1.05 um
[05/06 22:14:25    994s] Summary Report:
[05/06 22:14:25    994s] Instances move: 15024 (out of 15024 movable)
[05/06 22:14:25    994s] Instances flipped: 0
[05/06 22:14:25    994s] Mean displacement: 1.05 um
[05/06 22:14:25    994s] Max displacement: 46.17 um (Instance: u_ibex_core/FE_OFC5062_n346) (283.045, 519.583) -> (329.2, 519.6)
[05/06 22:14:25    994s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX4TS
[05/06 22:14:25    994s] Total instances moved : 15024
[05/06 22:14:25    994s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.490, REAL:3.442, MEM:2352.4M, EPOCH TIME: 1715048065.530683
[05/06 22:14:25    994s] Total net bbox length = 7.079e+05 (3.340e+05 3.739e+05) (ext = 4.536e+04)
[05/06 22:14:25    994s] Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 2352.4MB
[05/06 22:14:25    994s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:03.0, mem=2352.4MB) @(0:16:30 - 0:16:34).
[05/06 22:14:25    994s] *** Finished refinePlace (0:16:34 mem=2352.4M) ***
[05/06 22:14:25    994s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.3
[05/06 22:14:25    994s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.570, REAL:3.530, MEM:2352.4M, EPOCH TIME: 1715048065.546622
[05/06 22:14:25    994s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2352.4M, EPOCH TIME: 1715048065.546688
[05/06 22:14:25    994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15024).
[05/06 22:14:25    994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:25    994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:25    994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:25    994s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.080, MEM:2328.4M, EPOCH TIME: 1715048065.626872
[05/06 22:14:25    994s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.790, REAL:3.752, MEM:2328.4M, EPOCH TIME: 1715048065.627057
[05/06 22:14:25    994s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2328.4M, EPOCH TIME: 1715048065.627801
[05/06 22:14:25    994s] Starting Early Global Route congestion estimation: mem = 2328.4M
[05/06 22:14:25    994s] (I)      ==================== Layers =====================
[05/06 22:14:25    994s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:14:25    994s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:14:25    994s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:14:25    994s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:14:25    994s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:14:25    994s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:14:25    994s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:14:25    994s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:14:25    994s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:14:25    994s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:14:25    994s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:14:25    994s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:14:25    994s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:14:25    994s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:14:25    994s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:14:25    994s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:14:25    994s] (I)      Started Import and model ( Curr Mem: 2328.42 MB )
[05/06 22:14:25    994s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:14:25    994s] (I)      == Non-default Options ==
[05/06 22:14:25    994s] (I)      Maximum routing layer                              : 3
[05/06 22:14:25    994s] (I)      Number of threads                                  : 1
[05/06 22:14:25    994s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:14:25    994s] (I)      Method to set GCell size                           : row
[05/06 22:14:25    994s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:14:25    994s] (I)      Use row-based GCell size
[05/06 22:14:25    994s] (I)      Use row-based GCell align
[05/06 22:14:25    994s] (I)      layer 0 area = 89000
[05/06 22:14:25    994s] (I)      layer 1 area = 120000
[05/06 22:14:25    994s] (I)      layer 2 area = 120000
[05/06 22:14:25    994s] (I)      GCell unit size   : 3600
[05/06 22:14:25    994s] (I)      GCell multiplier  : 1
[05/06 22:14:25    994s] (I)      GCell row height  : 3600
[05/06 22:14:25    994s] (I)      Actual row height : 3600
[05/06 22:14:25    994s] (I)      GCell align ref   : 8400 8400
[05/06 22:14:25    994s] [NR-eGR] Track table information for default rule: 
[05/06 22:14:25    994s] [NR-eGR] M1 has single uniform track structure
[05/06 22:14:25    994s] [NR-eGR] M2 has single uniform track structure
[05/06 22:14:25    994s] [NR-eGR] M3 has single uniform track structure
[05/06 22:14:25    994s] [NR-eGR] MQ has single uniform track structure
[05/06 22:14:25    994s] [NR-eGR] MG has single uniform track structure
[05/06 22:14:25    994s] [NR-eGR] LY has single uniform track structure
[05/06 22:14:25    994s] [NR-eGR] E1 has single uniform track structure
[05/06 22:14:25    994s] [NR-eGR] MA has single uniform track structure
[05/06 22:14:25    994s] (I)      ============== Default via ===============
[05/06 22:14:25    994s] (I)      +---+------------------+-----------------+
[05/06 22:14:25    994s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:14:25    994s] (I)      +---+------------------+-----------------+
[05/06 22:14:25    994s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:14:25    994s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:14:25    994s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:14:25    994s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:14:25    994s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:14:25    994s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:14:25    994s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:14:25    994s] (I)      +---+------------------+-----------------+
[05/06 22:14:25    994s] [NR-eGR] Read 76335 PG shapes
[05/06 22:14:25    994s] [NR-eGR] Read 0 clock shapes
[05/06 22:14:25    994s] [NR-eGR] Read 0 other shapes
[05/06 22:14:25    994s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:14:25    994s] [NR-eGR] #Instance Blockages : 0
[05/06 22:14:25    994s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:14:25    994s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:14:25    994s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:14:25    994s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:14:25    994s] [NR-eGR] #Other Blockages    : 0
[05/06 22:14:25    994s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:14:25    994s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:14:25    994s] [NR-eGR] Read 15491 nets ( ignored 0 )
[05/06 22:14:25    994s] (I)      early_global_route_priority property id does not exist.
[05/06 22:14:25    994s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:14:25    994s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:14:25    994s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:14:25    994s] (I)      Number of ignored nets                =      0
[05/06 22:14:25    994s] (I)      Number of connected nets              =      0
[05/06 22:14:25    994s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:14:25    994s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:14:25    994s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:14:25    994s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:14:25    994s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:14:25    994s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:14:25    994s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:14:25    994s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:14:25    994s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:14:25    994s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:14:25    994s] (I)      Ndr track 0 does not exist
[05/06 22:14:25    994s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:14:25    994s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:14:25    994s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:14:25    994s] (I)      Site width          :   400  (dbu)
[05/06 22:14:25    994s] (I)      Row height          :  3600  (dbu)
[05/06 22:14:25    994s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:14:25    994s] (I)      GCell width         :  3600  (dbu)
[05/06 22:14:25    994s] (I)      GCell height        :  3600  (dbu)
[05/06 22:14:25    994s] (I)      Grid                :   210   155     3
[05/06 22:14:25    994s] (I)      Layer numbers       :     1     2     3
[05/06 22:14:25    994s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:14:25    994s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:14:25    994s] (I)      Default wire width  :   160   200   200
[05/06 22:14:25    994s] (I)      Default wire space  :   160   200   200
[05/06 22:14:25    994s] (I)      Default wire pitch  :   320   400   400
[05/06 22:14:25    994s] (I)      Default pitch size  :   320   400   400
[05/06 22:14:25    994s] (I)      First track coord   :   200   200   200
[05/06 22:14:25    994s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:14:25    994s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:14:25    994s] (I)      Num of masks        :     1     1     1
[05/06 22:14:25    994s] (I)      Num of trim masks   :     0     0     0
[05/06 22:14:25    994s] (I)      --------------------------------------------------------
[05/06 22:14:25    994s] 
[05/06 22:14:25    994s] [NR-eGR] ============ Routing rule table ============
[05/06 22:14:25    994s] [NR-eGR] Rule id: 0  Nets: 15491
[05/06 22:14:25    994s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:14:25    994s] (I)                    Layer    2    3 
[05/06 22:14:25    994s] (I)                    Pitch  400  400 
[05/06 22:14:25    994s] (I)             #Used tracks    1    1 
[05/06 22:14:25    994s] (I)       #Fully used tracks    1    1 
[05/06 22:14:25    994s] [NR-eGR] ========================================
[05/06 22:14:25    994s] [NR-eGR] 
[05/06 22:14:25    994s] (I)      =============== Blocked Tracks ===============
[05/06 22:14:25    994s] (I)      +-------+---------+----------+---------------+
[05/06 22:14:25    994s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:14:25    994s] (I)      +-------+---------+----------+---------------+
[05/06 22:14:25    994s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:14:25    994s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:14:25    994s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:14:25    994s] (I)      +-------+---------+----------+---------------+
[05/06 22:14:25    994s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2332.54 MB )
[05/06 22:14:25    994s] (I)      Reset routing kernel
[05/06 22:14:25    994s] (I)      Started Global Routing ( Curr Mem: 2332.54 MB )
[05/06 22:14:25    994s] (I)      totalPins=49857  totalGlobalPin=47896 (96.07%)
[05/06 22:14:25    994s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:14:25    994s] [NR-eGR] Layer group 1: route 15491 net(s) in layer range [2, 3]
[05/06 22:14:25    994s] (I)      
[05/06 22:14:25    994s] (I)      ============  Phase 1a Route ============
[05/06 22:14:26    994s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:14:26    994s] (I)      Usage: 203882 = (96510 H, 107372 V) = (42.41% H, 55.30% V) = (3.474e+05um H, 3.865e+05um V)
[05/06 22:14:26    994s] (I)      
[05/06 22:14:26    994s] (I)      ============  Phase 1b Route ============
[05/06 22:14:26    994s] (I)      Usage: 204421 = (96746 H, 107675 V) = (42.51% H, 55.45% V) = (3.483e+05um H, 3.876e+05um V)
[05/06 22:14:26    994s] (I)      Overflow of layer group 1: 0.81% H + 13.11% V. EstWL: 7.359156e+05um
[05/06 22:14:26    994s] (I)      Congestion metric : 0.81%H 13.11%V, 13.92%HV
[05/06 22:14:26    994s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:14:26    994s] (I)      
[05/06 22:14:26    994s] (I)      ============  Phase 1c Route ============
[05/06 22:14:26    994s] (I)      Level2 Grid: 42 x 31
[05/06 22:14:26    994s] (I)      Usage: 204421 = (96746 H, 107675 V) = (42.51% H, 55.45% V) = (3.483e+05um H, 3.876e+05um V)
[05/06 22:14:26    994s] (I)      
[05/06 22:14:26    994s] (I)      ============  Phase 1d Route ============
[05/06 22:14:26    994s] (I)      Usage: 205434 = (97418 H, 108016 V) = (42.81% H, 55.63% V) = (3.507e+05um H, 3.889e+05um V)
[05/06 22:14:26    994s] (I)      
[05/06 22:14:26    994s] (I)      ============  Phase 1e Route ============
[05/06 22:14:26    994s] (I)      Usage: 205434 = (97418 H, 108016 V) = (42.81% H, 55.63% V) = (3.507e+05um H, 3.889e+05um V)
[05/06 22:14:26    994s] [NR-eGR] Early Global Route overflow of layer group 1: 1.17% H + 11.92% V. EstWL: 7.395624e+05um
[05/06 22:14:26    994s] (I)      
[05/06 22:14:26    994s] (I)      ============  Phase 1l Route ============
[05/06 22:14:26    995s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:14:26    995s] (I)      Layer  2:     203429    125918      4648           0      291060    ( 0.00%) 
[05/06 22:14:26    995s] (I)      Layer  3:     238570     97352       309           0      291555    ( 0.00%) 
[05/06 22:14:26    995s] (I)      Total:        441999    223270      4957           0      582615    ( 0.00%) 
[05/06 22:14:26    995s] (I)      
[05/06 22:14:26    995s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:14:26    995s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/06 22:14:26    995s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:14:26    995s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[05/06 22:14:26    995s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:14:26    995s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:14:26    995s] [NR-eGR]      M2 ( 2)      2673( 8.27%)       325( 1.00%)        21( 0.06%)         2( 0.01%)   ( 9.34%) 
[05/06 22:14:26    995s] [NR-eGR]      M3 ( 3)       223( 0.69%)        14( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.73%) 
[05/06 22:14:26    995s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:14:26    995s] [NR-eGR]        Total      2896( 4.47%)       339( 0.52%)        21( 0.03%)         2( 0.00%)   ( 5.03%) 
[05/06 22:14:26    995s] [NR-eGR] 
[05/06 22:14:26    995s] (I)      Finished Global Routing ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 2346.55 MB )
[05/06 22:14:26    995s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:14:26    995s] [NR-eGR] Overflow after Early Global Route 0.73% H + 9.28% V
[05/06 22:14:26    995s] Early Global Route congestion estimation runtime: 1.03 seconds, mem = 2346.5M
[05/06 22:14:26    995s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.030, REAL:1.035, MEM:2346.5M, EPOCH TIME: 1715048066.662876
[05/06 22:14:26    995s] OPERPROF: Starting HotSpotCal at level 1, MEM:2346.5M, EPOCH TIME: 1715048066.662940
[05/06 22:14:26    995s] [hotspot] +------------+---------------+---------------+
[05/06 22:14:26    995s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:14:26    995s] [hotspot] +------------+---------------+---------------+
[05/06 22:14:26    995s] [hotspot] | normalized |         38.78 |        233.89 |
[05/06 22:14:26    995s] [hotspot] +------------+---------------+---------------+
[05/06 22:14:26    995s] Local HotSpot Analysis: normalized max congestion hotspot area = 38.78, normalized total congestion hotspot area = 233.89 (area is in unit of 4 std-cell row bins)
[05/06 22:14:26    995s] [hotspot] max/total 38.78/233.89, big hotspot (>10) total 150.33
[05/06 22:14:26    995s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:14:26    995s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:14:26    995s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:14:26    995s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:14:26    995s] [hotspot] |  1  |   188.40   404.40   332.40   490.80 |       40.11   |
[05/06 22:14:26    995s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:14:26    995s] [hotspot] |  2  |   606.00    30.00   692.40   174.00 |       33.11   |
[05/06 22:14:26    995s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:14:26    995s] [hotspot] |  3  |   246.00   289.20   332.40   404.40 |       31.33   |
[05/06 22:14:26    995s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:14:26    995s] [hotspot] |  4  |   318.00    44.40   418.80   130.80 |       23.22   |
[05/06 22:14:26    995s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:14:26    995s] [hotspot] |  5  |   346.80   231.60   418.80   332.40 |       22.11   |
[05/06 22:14:26    995s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:14:26    995s] Top 5 hotspots total area: 149.89
[05/06 22:14:26    995s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:2362.6M, EPOCH TIME: 1715048066.675909
[05/06 22:14:26    995s] 
[05/06 22:14:26    995s] === incrementalPlace Internal Loop 2 ===
[05/06 22:14:26    995s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/06 22:14:26    995s] OPERPROF: Starting IPInitSPData at level 1, MEM:2362.6M, EPOCH TIME: 1715048066.682190
[05/06 22:14:26    995s] Processing tracks to init pin-track alignment.
[05/06 22:14:26    995s] z: 2, totalTracks: 1
[05/06 22:14:26    995s] z: 4, totalTracks: 1
[05/06 22:14:26    995s] z: 6, totalTracks: 1
[05/06 22:14:26    995s] z: 8, totalTracks: 1
[05/06 22:14:26    995s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:14:26    995s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2362.6M, EPOCH TIME: 1715048066.721325
[05/06 22:14:26    995s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:26    995s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:14:26    995s] 
[05/06 22:14:26    995s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:14:26    995s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:2362.6M, EPOCH TIME: 1715048066.775931
[05/06 22:14:26    995s] OPERPROF:   Starting post-place ADS at level 2, MEM:2362.6M, EPOCH TIME: 1715048066.776110
[05/06 22:14:26    995s] ADSU 0.438 -> 0.438. site 276750.000 -> 276750.000. GS 28.800
[05/06 22:14:26    995s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.100, REAL:0.101, MEM:2362.6M, EPOCH TIME: 1715048066.876836
[05/06 22:14:26    995s] OPERPROF:   Starting spMPad at level 2, MEM:2355.6M, EPOCH TIME: 1715048066.879427
[05/06 22:14:26    995s] OPERPROF:     Starting spContextMPad at level 3, MEM:2355.6M, EPOCH TIME: 1715048066.882263
[05/06 22:14:26    995s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2355.6M, EPOCH TIME: 1715048066.882419
[05/06 22:14:26    995s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.025, MEM:2355.6M, EPOCH TIME: 1715048066.904465
[05/06 22:14:26    995s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2355.6M, EPOCH TIME: 1715048066.925668
[05/06 22:14:26    995s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.010, REAL:0.006, MEM:2355.6M, EPOCH TIME: 1715048066.931391
[05/06 22:14:26    995s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2355.6M, EPOCH TIME: 1715048066.936843
[05/06 22:14:26    995s] no activity file in design. spp won't run.
[05/06 22:14:26    995s] [spp] 0
[05/06 22:14:26    995s] [adp] 0:1:1:3
[05/06 22:14:26    995s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.017, MEM:2355.6M, EPOCH TIME: 1715048066.953898
[05/06 22:14:26    995s] SP #FI/SF FL/PI 0/0 15024/0
[05/06 22:14:26    995s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.280, REAL:0.280, MEM:2355.6M, EPOCH TIME: 1715048066.962509
[05/06 22:14:26    995s] OPERPROF: Starting CDPad at level 1, MEM:2355.6M, EPOCH TIME: 1715048066.989100
[05/06 22:14:26    995s] 3DP is on.
[05/06 22:14:27    995s] 3DP (1, 3) DPT Adjust 1. 0.835, 0.820, delta 0.015. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/06 22:14:27    995s] CDPadU 0.892 -> 0.994. R=0.438, N=15024, GS=3.600
[05/06 22:14:27    995s] OPERPROF: Finished CDPad at level 1, CPU:0.350, REAL:0.356, MEM:2355.6M, EPOCH TIME: 1715048067.344863
[05/06 22:14:27    995s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:14:27    995s] no activity file in design. spp won't run.
[05/06 22:14:27    995s] 
[05/06 22:14:27    995s] AB Est...
[05/06 22:14:27    995s] OPERPROF: Starting npPlace at level 1, MEM:2362.6M, EPOCH TIME: 1715048067.518207
[05/06 22:14:27    996s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.105, MEM:2376.6M, EPOCH TIME: 1715048067.623004
[05/06 22:14:27    996s] Iteration  4: Skipped, with CDP Off
[05/06 22:14:27    996s] 
[05/06 22:14:27    996s] AB Est...
[05/06 22:14:27    996s] OPERPROF: Starting npPlace at level 1, MEM:2376.6M, EPOCH TIME: 1715048067.692358
[05/06 22:14:27    996s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.101, MEM:2376.6M, EPOCH TIME: 1715048067.793173
[05/06 22:14:27    996s] Iteration  5: Skipped, with CDP Off
[05/06 22:14:27    996s] 
[05/06 22:14:27    996s] AB Est...
[05/06 22:14:27    996s] OPERPROF: Starting npPlace at level 1, MEM:2376.6M, EPOCH TIME: 1715048067.862781
[05/06 22:14:27    996s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.104, MEM:2376.6M, EPOCH TIME: 1715048067.966543
[05/06 22:14:28    996s] Iteration  6: Skipped, with CDP Off
[05/06 22:14:28    996s] 
[05/06 22:14:28    996s] AB Est...
[05/06 22:14:28    996s] OPERPROF: Starting npPlace at level 1, MEM:2376.6M, EPOCH TIME: 1715048068.036355
[05/06 22:14:28    996s] AB param 100.0% (15024/15024).
[05/06 22:14:28    996s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.098, MEM:2376.6M, EPOCH TIME: 1715048068.134129
[05/06 22:14:28    996s] AB WA 1.00. HSB #SP 0
[05/06 22:14:28    996s] AB Full.
[05/06 22:14:28    996s] OPERPROF: Starting npPlace at level 1, MEM:2376.6M, EPOCH TIME: 1715048068.335917
[05/06 22:15:33   1061s] Iteration  7: Total net bbox = 7.215e+05 (3.59e+05 3.63e+05)
[05/06 22:15:33   1061s]               Est.  stn bbox = 7.687e+05 (3.80e+05 3.89e+05)
[05/06 22:15:33   1061s]               cpu = 0:01:05 real = 0:01:05 mem = 2404.9M
[05/06 22:15:33   1061s] OPERPROF: Finished npPlace at level 1, CPU:64.900, REAL:64.827, MEM:2404.9M, EPOCH TIME: 1715048133.162554
[05/06 22:15:33   1061s] Legalizing MH Cells... 0 / 0 (level 5)
[05/06 22:15:33   1061s] No instances found in the vector
[05/06 22:15:33   1061s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2388.9M, DRC: 0)
[05/06 22:15:33   1061s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:15:33   1061s] no activity file in design. spp won't run.
[05/06 22:15:33   1061s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:15:33   1061s] no activity file in design. spp won't run.
[05/06 22:15:33   1062s] OPERPROF: Starting npPlace at level 1, MEM:2388.9M, EPOCH TIME: 1715048133.521084
[05/06 22:16:37   1125s] Iteration  8: Total net bbox = 7.267e+05 (3.63e+05 3.64e+05)
[05/06 22:16:37   1125s]               Est.  stn bbox = 7.745e+05 (3.85e+05 3.90e+05)
[05/06 22:16:37   1125s]               cpu = 0:01:04 real = 0:01:04 mem = 2381.9M
[05/06 22:16:37   1125s] OPERPROF: Finished npPlace at level 1, CPU:63.770, REAL:63.690, MEM:2381.9M, EPOCH TIME: 1715048197.211037
[05/06 22:16:37   1125s] Legalizing MH Cells... 0 / 0 (level 6)
[05/06 22:16:37   1125s] No instances found in the vector
[05/06 22:16:37   1125s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2381.9M, DRC: 0)
[05/06 22:16:37   1125s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:16:37   1125s] no activity file in design. spp won't run.
[05/06 22:16:37   1125s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:16:37   1126s] no activity file in design. spp won't run.
[05/06 22:16:37   1126s] OPERPROF: Starting npPlace at level 1, MEM:2381.9M, EPOCH TIME: 1715048197.564434
[05/06 22:18:35   1244s] Iteration  9: Total net bbox = 7.594e+05 (3.79e+05 3.80e+05)
[05/06 22:18:35   1244s]               Est.  stn bbox = 8.088e+05 (4.02e+05 4.07e+05)
[05/06 22:18:35   1244s]               cpu = 0:01:58 real = 0:01:58 mem = 2402.1M
[05/06 22:18:35   1244s] OPERPROF: Finished npPlace at level 1, CPU:118.040, REAL:117.887, MEM:2402.1M, EPOCH TIME: 1715048315.451353
[05/06 22:18:35   1244s] Legalizing MH Cells... 0 / 0 (level 7)
[05/06 22:18:35   1244s] No instances found in the vector
[05/06 22:18:35   1244s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2402.1M, DRC: 0)
[05/06 22:18:35   1244s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:18:35   1244s] no activity file in design. spp won't run.
[05/06 22:18:35   1244s] NP #FI/FS/SF FL/PI: 0/0/0 15024/0
[05/06 22:18:35   1244s] no activity file in design. spp won't run.
[05/06 22:18:35   1244s] OPERPROF: Starting npPlace at level 1, MEM:2402.1M, EPOCH TIME: 1715048315.805513
[05/06 22:18:35   1244s] GP RA stats: MHOnly 0 nrInst 15024 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 22:19:10   1279s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2418.1M, EPOCH TIME: 1715048350.347989
[05/06 22:19:10   1279s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2418.1M, EPOCH TIME: 1715048350.348176
[05/06 22:19:10   1279s] Iteration 10: Total net bbox = 7.213e+05 (3.44e+05 3.77e+05)
[05/06 22:19:10   1279s]               Est.  stn bbox = 7.676e+05 (3.64e+05 4.03e+05)
[05/06 22:19:10   1279s]               cpu = 0:00:34.6 real = 0:00:35.0 mem = 2418.1M
[05/06 22:19:10   1279s] OPERPROF: Finished npPlace at level 1, CPU:34.600, REAL:34.560, MEM:2418.1M, EPOCH TIME: 1715048350.365985
[05/06 22:19:10   1279s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 22:19:10   1279s] No instances found in the vector
[05/06 22:19:10   1279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2402.1M, DRC: 0)
[05/06 22:19:10   1279s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:19:10   1279s] Move report: Timing Driven Placement moves 15024 insts, mean move: 20.79 um, max move: 172.45 um 
[05/06 22:19:10   1279s] 	Max move on inst (u_ibex_core/ex_block_i/alu_i/U753): (424.80, 544.80) --> (503.64, 451.19)
[05/06 22:19:10   1279s] no activity file in design. spp won't run.
[05/06 22:19:10   1279s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2402.1M, EPOCH TIME: 1715048350.465509
[05/06 22:19:10   1279s] Saved padding area to DB
[05/06 22:19:10   1279s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2402.1M, EPOCH TIME: 1715048350.470676
[05/06 22:19:10   1279s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.011, MEM:2402.1M, EPOCH TIME: 1715048350.481184
[05/06 22:19:10   1279s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2402.1M, EPOCH TIME: 1715048350.490819
[05/06 22:19:10   1279s] *Info(CAP): clkGateAware moves 31 insts, mean move: 19.26 um, max move: 89.32 um
[05/06 22:19:10   1279s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate): (398.15, 109.22) --> (482.48, 114.20)
[05/06 22:19:10   1279s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.030, REAL:0.017, MEM:2402.1M, EPOCH TIME: 1715048350.507982
[05/06 22:19:10   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:10   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:10   1279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2402.1M, EPOCH TIME: 1715048350.517235
[05/06 22:19:10   1279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2402.1M, EPOCH TIME: 1715048350.517476
[05/06 22:19:10   1279s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.056, MEM:2402.1M, EPOCH TIME: 1715048350.521106
[05/06 22:19:10   1279s] 
[05/06 22:19:10   1279s] Finished Incremental Placement (cpu=0:04:44, real=0:04:44, mem=2402.1M)
[05/06 22:19:10   1279s] CongRepair sets shifter mode to gplace
[05/06 22:19:10   1279s] TDRefine: refinePlace mode is spiral
[05/06 22:19:10   1279s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2402.1M, EPOCH TIME: 1715048350.521364
[05/06 22:19:10   1279s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2402.1M, EPOCH TIME: 1715048350.521415
[05/06 22:19:10   1279s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2402.1M, EPOCH TIME: 1715048350.521490
[05/06 22:19:10   1279s] Processing tracks to init pin-track alignment.
[05/06 22:19:10   1279s] z: 2, totalTracks: 1
[05/06 22:19:10   1279s] z: 4, totalTracks: 1
[05/06 22:19:10   1279s] z: 6, totalTracks: 1
[05/06 22:19:10   1279s] z: 8, totalTracks: 1
[05/06 22:19:10   1279s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:19:10   1279s] All LLGs are deleted
[05/06 22:19:10   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:10   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:10   1279s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2402.1M, EPOCH TIME: 1715048350.550194
[05/06 22:19:10   1279s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2402.1M, EPOCH TIME: 1715048350.550561
[05/06 22:19:10   1279s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2402.1M, EPOCH TIME: 1715048350.561155
[05/06 22:19:10   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:10   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:10   1279s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2402.1M, EPOCH TIME: 1715048350.563436
[05/06 22:19:10   1279s] Max number of tech site patterns supported in site array is 256.
[05/06 22:19:10   1279s] Core basic site is IBM13SITE
[05/06 22:19:10   1279s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2402.1M, EPOCH TIME: 1715048350.596847
[05/06 22:19:10   1279s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:19:10   1279s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:19:10   1279s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.022, MEM:2402.1M, EPOCH TIME: 1715048350.618705
[05/06 22:19:10   1279s] Fast DP-INIT is on for default
[05/06 22:19:10   1279s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:19:10   1279s] Atter site array init, number of instance map data is 0.
[05/06 22:19:10   1279s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.071, MEM:2402.1M, EPOCH TIME: 1715048350.634576
[05/06 22:19:10   1279s] 
[05/06 22:19:10   1279s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:19:10   1279s] OPERPROF:         Starting CMU at level 5, MEM:2402.1M, EPOCH TIME: 1715048350.645132
[05/06 22:19:10   1279s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.004, MEM:2402.1M, EPOCH TIME: 1715048350.649122
[05/06 22:19:10   1279s] 
[05/06 22:19:10   1279s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:19:10   1279s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.096, MEM:2402.1M, EPOCH TIME: 1715048350.656804
[05/06 22:19:10   1279s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2402.1M, EPOCH TIME: 1715048350.656953
[05/06 22:19:10   1279s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2402.1M, EPOCH TIME: 1715048350.657208
[05/06 22:19:10   1279s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2402.1MB).
[05/06 22:19:10   1279s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.145, MEM:2402.1M, EPOCH TIME: 1715048350.666521
[05/06 22:19:10   1279s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.145, MEM:2402.1M, EPOCH TIME: 1715048350.666575
[05/06 22:19:10   1279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.4
[05/06 22:19:10   1279s] OPERPROF:   Starting RefinePlace at level 2, MEM:2402.1M, EPOCH TIME: 1715048350.666637
[05/06 22:19:10   1279s] *** Starting refinePlace (0:21:19 mem=2402.1M) ***
[05/06 22:19:10   1279s] Total net bbox length = 7.344e+05 (3.539e+05 3.805e+05) (ext = 4.182e+04)
[05/06 22:19:10   1279s] 
[05/06 22:19:10   1279s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:19:10   1279s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:19:10   1279s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:19:10   1279s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:19:10   1279s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2402.1M, EPOCH TIME: 1715048350.742580
[05/06 22:19:10   1279s] Starting refinePlace ...
[05/06 22:19:10   1279s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:19:10   1279s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:19:10   1279s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2402.1M, EPOCH TIME: 1715048350.841032
[05/06 22:19:10   1279s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:19:10   1279s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2402.1M, EPOCH TIME: 1715048350.841197
[05/06 22:19:10   1279s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2402.1M, EPOCH TIME: 1715048350.841545
[05/06 22:19:10   1279s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2402.1M, EPOCH TIME: 1715048350.841606
[05/06 22:19:10   1279s] DDP markSite nrRow 150 nrJob 150
[05/06 22:19:10   1279s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.003, MEM:2402.1M, EPOCH TIME: 1715048350.844650
[05/06 22:19:10   1279s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.004, MEM:2402.1M, EPOCH TIME: 1715048350.844801
[05/06 22:19:10   1279s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 22:19:10   1279s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2402.1M, EPOCH TIME: 1715048350.878573
[05/06 22:19:10   1279s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2402.1M, EPOCH TIME: 1715048350.878719
[05/06 22:19:10   1279s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.008, MEM:2402.1M, EPOCH TIME: 1715048350.886925
[05/06 22:19:10   1279s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:19:10   1279s]  ** Cut row section real time 0:00:00.0.
[05/06 22:19:10   1279s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.009, MEM:2402.1M, EPOCH TIME: 1715048350.887165
[05/06 22:19:11   1280s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 22:19:11   1280s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2402.1MB) @(0:21:20 - 0:21:20).
[05/06 22:19:11   1280s] Move report: preRPlace moves 15024 insts, mean move: 0.70 um, max move: 10.58 um 
[05/06 22:19:11   1280s] 	Max move on inst (u_ibex_core/cs_registers_i/minstret_counter_i/FE_OFC503_rst_ni): (391.82, 19.20) --> (395.20, 12.00)
[05/06 22:19:11   1280s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/06 22:19:11   1280s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 22:19:11   1280s] Placement tweakage begins.
[05/06 22:19:11   1280s] wire length = 7.887e+05
[05/06 22:19:12   1281s] wire length = 7.660e+05
[05/06 22:19:12   1281s] Placement tweakage ends.
[05/06 22:19:12   1281s] Move report: tweak moves 2464 insts, mean move: 4.02 um, max move: 39.20 um 
[05/06 22:19:12   1281s] 	Max move on inst (gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate): (123.20, 256.80) --> (162.40, 256.80)
[05/06 22:19:12   1281s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=2402.1MB) @(0:21:20 - 0:21:21).
[05/06 22:19:12   1281s] 
[05/06 22:19:12   1281s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:19:14   1282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:19:14   1282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:19:14   1282s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:19:14   1282s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[05/06 22:19:14   1282s] [CPU] RefinePlace/Commit (cpu=0:00:00.8, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.8, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:19:14   1282s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2370.1MB) @(0:21:21 - 0:21:23).
[05/06 22:19:14   1283s] Move report: Detail placement moves 15024 insts, mean move: 1.13 um, max move: 40.67 um 
[05/06 22:19:14   1283s] 	Max move on inst (gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate): (123.12, 258.19) --> (162.40, 256.80)
[05/06 22:19:14   1283s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 2370.1MB
[05/06 22:19:14   1283s] Statistics of distance of Instance movement in refine placement:
[05/06 22:19:14   1283s]   maximum (X+Y) =        40.67 um
[05/06 22:19:14   1283s]   inst (gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate) with max move: (123.122, 258.189) -> (162.4, 256.8)
[05/06 22:19:14   1283s]   mean    (X+Y) =         1.13 um
[05/06 22:19:14   1283s] Summary Report:
[05/06 22:19:14   1283s] Instances move: 15024 (out of 15024 movable)
[05/06 22:19:14   1283s] Instances flipped: 0
[05/06 22:19:14   1283s] Mean displacement: 1.13 um
[05/06 22:19:14   1283s] Max displacement: 40.67 um (Instance: gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate) (123.122, 258.189) -> (162.4, 256.8)
[05/06 22:19:14   1283s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X2TS
[05/06 22:19:14   1283s] Total instances moved : 15024
[05/06 22:19:14   1283s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.460, REAL:3.458, MEM:2370.1M, EPOCH TIME: 1715048354.200973
[05/06 22:19:14   1283s] Total net bbox length = 7.223e+05 (3.397e+05 3.826e+05) (ext = 4.167e+04)
[05/06 22:19:14   1283s] Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 2370.1MB
[05/06 22:19:14   1283s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:04.0, mem=2370.1MB) @(0:21:19 - 0:21:23).
[05/06 22:19:14   1283s] *** Finished refinePlace (0:21:23 mem=2370.1M) ***
[05/06 22:19:14   1283s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.4
[05/06 22:19:14   1283s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.560, REAL:3.550, MEM:2370.1M, EPOCH TIME: 1715048354.216411
[05/06 22:19:14   1283s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2370.1M, EPOCH TIME: 1715048354.216473
[05/06 22:19:14   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15024).
[05/06 22:19:14   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:14   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:14   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:14   1283s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.084, MEM:2353.1M, EPOCH TIME: 1715048354.300160
[05/06 22:19:14   1283s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.770, REAL:3.779, MEM:2353.1M, EPOCH TIME: 1715048354.300341
[05/06 22:19:14   1283s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2353.1M, EPOCH TIME: 1715048354.301056
[05/06 22:19:14   1283s] Starting Early Global Route congestion estimation: mem = 2353.1M
[05/06 22:19:14   1283s] (I)      ==================== Layers =====================
[05/06 22:19:14   1283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:19:14   1283s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:19:14   1283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:19:14   1283s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:19:14   1283s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:19:14   1283s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:19:14   1283s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:19:14   1283s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:19:14   1283s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:19:14   1283s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:19:14   1283s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:19:14   1283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:19:14   1283s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:19:14   1283s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:19:14   1283s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:19:14   1283s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:19:14   1283s] (I)      Started Import and model ( Curr Mem: 2353.11 MB )
[05/06 22:19:14   1283s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:19:14   1283s] (I)      == Non-default Options ==
[05/06 22:19:14   1283s] (I)      Maximum routing layer                              : 3
[05/06 22:19:14   1283s] (I)      Number of threads                                  : 1
[05/06 22:19:14   1283s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:19:14   1283s] (I)      Method to set GCell size                           : row
[05/06 22:19:14   1283s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:19:14   1283s] (I)      Use row-based GCell size
[05/06 22:19:14   1283s] (I)      Use row-based GCell align
[05/06 22:19:14   1283s] (I)      layer 0 area = 89000
[05/06 22:19:14   1283s] (I)      layer 1 area = 120000
[05/06 22:19:14   1283s] (I)      layer 2 area = 120000
[05/06 22:19:14   1283s] (I)      GCell unit size   : 3600
[05/06 22:19:14   1283s] (I)      GCell multiplier  : 1
[05/06 22:19:14   1283s] (I)      GCell row height  : 3600
[05/06 22:19:14   1283s] (I)      Actual row height : 3600
[05/06 22:19:14   1283s] (I)      GCell align ref   : 8400 8400
[05/06 22:19:14   1283s] [NR-eGR] Track table information for default rule: 
[05/06 22:19:14   1283s] [NR-eGR] M1 has single uniform track structure
[05/06 22:19:14   1283s] [NR-eGR] M2 has single uniform track structure
[05/06 22:19:14   1283s] [NR-eGR] M3 has single uniform track structure
[05/06 22:19:14   1283s] [NR-eGR] MQ has single uniform track structure
[05/06 22:19:14   1283s] [NR-eGR] MG has single uniform track structure
[05/06 22:19:14   1283s] [NR-eGR] LY has single uniform track structure
[05/06 22:19:14   1283s] [NR-eGR] E1 has single uniform track structure
[05/06 22:19:14   1283s] [NR-eGR] MA has single uniform track structure
[05/06 22:19:14   1283s] (I)      ============== Default via ===============
[05/06 22:19:14   1283s] (I)      +---+------------------+-----------------+
[05/06 22:19:14   1283s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:19:14   1283s] (I)      +---+------------------+-----------------+
[05/06 22:19:14   1283s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:19:14   1283s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:19:14   1283s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:19:14   1283s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:19:14   1283s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:19:14   1283s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:19:14   1283s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:19:14   1283s] (I)      +---+------------------+-----------------+
[05/06 22:19:14   1283s] [NR-eGR] Read 76335 PG shapes
[05/06 22:19:14   1283s] [NR-eGR] Read 0 clock shapes
[05/06 22:19:14   1283s] [NR-eGR] Read 0 other shapes
[05/06 22:19:14   1283s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:19:14   1283s] [NR-eGR] #Instance Blockages : 0
[05/06 22:19:14   1283s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:19:14   1283s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:19:14   1283s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:19:14   1283s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:19:14   1283s] [NR-eGR] #Other Blockages    : 0
[05/06 22:19:14   1283s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:19:14   1283s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:19:14   1283s] [NR-eGR] Read 15491 nets ( ignored 0 )
[05/06 22:19:14   1283s] (I)      early_global_route_priority property id does not exist.
[05/06 22:19:14   1283s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:19:14   1283s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:19:14   1283s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:19:14   1283s] (I)      Number of ignored nets                =      0
[05/06 22:19:14   1283s] (I)      Number of connected nets              =      0
[05/06 22:19:14   1283s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:19:14   1283s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:19:14   1283s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:19:14   1283s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:19:14   1283s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:19:14   1283s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:19:14   1283s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:19:14   1283s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:19:14   1283s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:19:14   1283s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:19:14   1283s] (I)      Ndr track 0 does not exist
[05/06 22:19:14   1283s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:19:14   1283s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:19:14   1283s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:19:14   1283s] (I)      Site width          :   400  (dbu)
[05/06 22:19:14   1283s] (I)      Row height          :  3600  (dbu)
[05/06 22:19:14   1283s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:19:14   1283s] (I)      GCell width         :  3600  (dbu)
[05/06 22:19:14   1283s] (I)      GCell height        :  3600  (dbu)
[05/06 22:19:14   1283s] (I)      Grid                :   210   155     3
[05/06 22:19:14   1283s] (I)      Layer numbers       :     1     2     3
[05/06 22:19:14   1283s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:19:14   1283s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:19:14   1283s] (I)      Default wire width  :   160   200   200
[05/06 22:19:14   1283s] (I)      Default wire space  :   160   200   200
[05/06 22:19:14   1283s] (I)      Default wire pitch  :   320   400   400
[05/06 22:19:14   1283s] (I)      Default pitch size  :   320   400   400
[05/06 22:19:14   1283s] (I)      First track coord   :   200   200   200
[05/06 22:19:14   1283s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:19:14   1283s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:19:14   1283s] (I)      Num of masks        :     1     1     1
[05/06 22:19:14   1283s] (I)      Num of trim masks   :     0     0     0
[05/06 22:19:14   1283s] (I)      --------------------------------------------------------
[05/06 22:19:14   1283s] 
[05/06 22:19:14   1283s] [NR-eGR] ============ Routing rule table ============
[05/06 22:19:14   1283s] [NR-eGR] Rule id: 0  Nets: 15491
[05/06 22:19:14   1283s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:19:14   1283s] (I)                    Layer    2    3 
[05/06 22:19:14   1283s] (I)                    Pitch  400  400 
[05/06 22:19:14   1283s] (I)             #Used tracks    1    1 
[05/06 22:19:14   1283s] (I)       #Fully used tracks    1    1 
[05/06 22:19:14   1283s] [NR-eGR] ========================================
[05/06 22:19:14   1283s] [NR-eGR] 
[05/06 22:19:14   1283s] (I)      =============== Blocked Tracks ===============
[05/06 22:19:14   1283s] (I)      +-------+---------+----------+---------------+
[05/06 22:19:14   1283s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:19:14   1283s] (I)      +-------+---------+----------+---------------+
[05/06 22:19:14   1283s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:19:14   1283s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:19:14   1283s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:19:14   1283s] (I)      +-------+---------+----------+---------------+
[05/06 22:19:14   1283s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2357.23 MB )
[05/06 22:19:14   1283s] (I)      Reset routing kernel
[05/06 22:19:14   1283s] (I)      Started Global Routing ( Curr Mem: 2357.23 MB )
[05/06 22:19:14   1283s] (I)      totalPins=49857  totalGlobalPin=47833 (95.94%)
[05/06 22:19:14   1283s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:19:14   1283s] [NR-eGR] Layer group 1: route 15491 net(s) in layer range [2, 3]
[05/06 22:19:14   1283s] (I)      
[05/06 22:19:14   1283s] (I)      ============  Phase 1a Route ============
[05/06 22:19:14   1283s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:19:14   1283s] (I)      Usage: 208241 = (98219 H, 110022 V) = (43.16% H, 56.66% V) = (3.536e+05um H, 3.961e+05um V)
[05/06 22:19:14   1283s] (I)      
[05/06 22:19:14   1283s] (I)      ============  Phase 1b Route ============
[05/06 22:19:14   1283s] (I)      Usage: 208850 = (98462 H, 110388 V) = (43.27% H, 56.85% V) = (3.545e+05um H, 3.974e+05um V)
[05/06 22:19:14   1283s] (I)      Overflow of layer group 1: 0.60% H + 12.03% V. EstWL: 7.518600e+05um
[05/06 22:19:14   1283s] (I)      Congestion metric : 0.60%H 12.03%V, 12.63%HV
[05/06 22:19:14   1283s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:19:14   1283s] (I)      
[05/06 22:19:14   1283s] (I)      ============  Phase 1c Route ============
[05/06 22:19:14   1283s] (I)      Level2 Grid: 42 x 31
[05/06 22:19:14   1283s] (I)      Usage: 208848 = (98462 H, 110386 V) = (43.27% H, 56.85% V) = (3.545e+05um H, 3.974e+05um V)
[05/06 22:19:14   1283s] (I)      
[05/06 22:19:14   1283s] (I)      ============  Phase 1d Route ============
[05/06 22:19:15   1283s] (I)      Usage: 209776 = (99063 H, 110713 V) = (43.53% H, 57.02% V) = (3.566e+05um H, 3.986e+05um V)
[05/06 22:19:15   1283s] (I)      
[05/06 22:19:15   1283s] (I)      ============  Phase 1e Route ============
[05/06 22:19:15   1284s] (I)      Usage: 209776 = (99063 H, 110713 V) = (43.53% H, 57.02% V) = (3.566e+05um H, 3.986e+05um V)
[05/06 22:19:15   1284s] [NR-eGR] Early Global Route overflow of layer group 1: 1.07% H + 10.46% V. EstWL: 7.551936e+05um
[05/06 22:19:15   1284s] (I)      
[05/06 22:19:15   1284s] (I)      ============  Phase 1l Route ============
[05/06 22:19:15   1284s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:19:15   1284s] (I)      Layer  2:     203429    128528      3850           0      291060    ( 0.00%) 
[05/06 22:19:15   1284s] (I)      Layer  3:     238570     98992       278           0      291555    ( 0.00%) 
[05/06 22:19:15   1284s] (I)      Total:        441999    227520      4128           0      582615    ( 0.00%) 
[05/06 22:19:15   1284s] (I)      
[05/06 22:19:15   1284s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:19:15   1284s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/06 22:19:15   1284s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:19:15   1284s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[05/06 22:19:15   1284s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:19:15   1284s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:19:15   1284s] [NR-eGR]      M2 ( 2)      2404( 7.43%)       240( 0.74%)         9( 0.03%)         1( 0.00%)   ( 8.21%) 
[05/06 22:19:15   1284s] [NR-eGR]      M3 ( 3)       208( 0.64%)        11( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.68%) 
[05/06 22:19:15   1284s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:19:15   1284s] [NR-eGR]        Total      2612( 4.03%)       251( 0.39%)         9( 0.01%)         1( 0.00%)   ( 4.44%) 
[05/06 22:19:15   1284s] [NR-eGR] 
[05/06 22:19:15   1284s] (I)      Finished Global Routing ( CPU: 0.79 sec, Real: 0.80 sec, Curr Mem: 2365.23 MB )
[05/06 22:19:15   1284s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:19:15   1284s] [NR-eGR] Overflow after Early Global Route 0.67% H + 8.15% V
[05/06 22:19:15   1284s] Early Global Route congestion estimation runtime: 1.05 seconds, mem = 2365.2M
[05/06 22:19:15   1284s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.050, REAL:1.049, MEM:2365.2M, EPOCH TIME: 1715048355.350485
[05/06 22:19:15   1284s] OPERPROF: Starting HotSpotCal at level 1, MEM:2365.2M, EPOCH TIME: 1715048355.350548
[05/06 22:19:15   1284s] [hotspot] +------------+---------------+---------------+
[05/06 22:19:15   1284s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:19:15   1284s] [hotspot] +------------+---------------+---------------+
[05/06 22:19:15   1284s] [hotspot] | normalized |          8.44 |         63.56 |
[05/06 22:19:15   1284s] [hotspot] +------------+---------------+---------------+
[05/06 22:19:15   1284s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.44, normalized total congestion hotspot area = 63.56 (area is in unit of 4 std-cell row bins)
[05/06 22:19:15   1284s] [hotspot] max/total 8.44/63.56, big hotspot (>10) total 12.22
[05/06 22:19:15   1284s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:19:15   1284s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:19:15   1284s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:19:15   1284s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:19:15   1284s] [hotspot] |  1  |   390.00   159.60   433.20   231.60 |        9.33   |
[05/06 22:19:15   1284s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:19:15   1284s] [hotspot] |  2  |   246.00   289.20   274.80   361.20 |        8.67   |
[05/06 22:19:15   1284s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:19:15   1284s] [hotspot] |  3  |    73.20   447.60   116.40   476.40 |        4.67   |
[05/06 22:19:15   1284s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:19:15   1284s] [hotspot] |  4  |   174.00   447.60   202.80   476.40 |        3.11   |
[05/06 22:19:15   1284s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:19:15   1284s] [hotspot] |  5  |   116.40    73.20   145.20   102.00 |        0.89   |
[05/06 22:19:15   1284s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:19:15   1284s] Top 5 hotspots total area: 26.67
[05/06 22:19:15   1284s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:2381.2M, EPOCH TIME: 1715048355.363770
[05/06 22:19:15   1284s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2381.2M, EPOCH TIME: 1715048355.363929
[05/06 22:19:15   1284s] Starting Early Global Route wiring: mem = 2381.2M
[05/06 22:19:15   1284s] (I)      ============= Track Assignment ============
[05/06 22:19:15   1284s] (I)      Started Track Assignment (1T) ( Curr Mem: 2381.24 MB )
[05/06 22:19:15   1284s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/06 22:19:15   1284s] (I)      Run Multi-thread track assignment
[05/06 22:19:15   1284s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2381.24 MB )
[05/06 22:19:15   1284s] (I)      Started Export ( Curr Mem: 2381.24 MB )
[05/06 22:19:15   1284s] [NR-eGR]             Length (um)    Vias 
[05/06 22:19:15   1284s] [NR-eGR] --------------------------------
[05/06 22:19:15   1284s] [NR-eGR]  M1  (1H)             0   49449 
[05/06 22:19:15   1284s] [NR-eGR]  M2  (2V)        412327   89248 
[05/06 22:19:15   1284s] [NR-eGR]  M3  (3H)        377797       0 
[05/06 22:19:15   1284s] [NR-eGR]  MQ  (4V)             0       0 
[05/06 22:19:15   1284s] [NR-eGR]  MG  (5H)             0       0 
[05/06 22:19:15   1284s] [NR-eGR]  LY  (6V)             0       0 
[05/06 22:19:15   1284s] [NR-eGR]  E1  (7H)             0       0 
[05/06 22:19:15   1284s] [NR-eGR]  MA  (8V)             0       0 
[05/06 22:19:15   1284s] [NR-eGR] --------------------------------
[05/06 22:19:15   1284s] [NR-eGR]      Total       790124  138697 
[05/06 22:19:15   1284s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:19:15   1284s] [NR-eGR] Total half perimeter of net bounding box: 722325um
[05/06 22:19:15   1284s] [NR-eGR] Total length: 790124um, number of vias: 138697
[05/06 22:19:15   1284s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:19:15   1284s] [NR-eGR] Total eGR-routed clock nets wire length: 31989um, number of vias: 6930
[05/06 22:19:15   1284s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:19:15   1284s] (I)      Finished Export ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2381.24 MB )
[05/06 22:19:15   1284s] Early Global Route wiring runtime: 0.56 seconds, mem = 2381.2M
[05/06 22:19:15   1284s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.560, REAL:0.563, MEM:2381.2M, EPOCH TIME: 1715048355.927114
[05/06 22:19:15   1284s] 0 delay mode for cte disabled.
[05/06 22:19:15   1284s] SKP cleared!
[05/06 22:19:15   1284s] 
[05/06 22:19:15   1284s] *** Finished incrementalPlace (cpu=0:10:02, real=0:10:01)***
[05/06 22:19:15   1284s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2381.2M, EPOCH TIME: 1715048355.966812
[05/06 22:19:15   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:15   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:15   1284s] All LLGs are deleted
[05/06 22:19:15   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:15   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:15   1284s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2381.2M, EPOCH TIME: 1715048355.966995
[05/06 22:19:15   1284s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2381.2M, EPOCH TIME: 1715048355.967084
[05/06 22:19:15   1284s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.008, MEM:2336.2M, EPOCH TIME: 1715048355.974374
[05/06 22:19:15   1284s] Start to check current routing status for nets...
[05/06 22:19:16   1284s] All nets are already routed correctly.
[05/06 22:19:16   1284s] End to check current routing status for nets (mem=2336.2M)
[05/06 22:19:16   1284s] Extraction called for design 'ibex_top' of instances=15024 and nets=17767 using extraction engine 'preRoute' .
[05/06 22:19:16   1284s] PreRoute RC Extraction called for design ibex_top.
[05/06 22:19:16   1284s] RC Extraction called in multi-corner(1) mode.
[05/06 22:19:16   1284s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:19:16   1284s] Type 'man IMPEXT-6197' for more detail.
[05/06 22:19:16   1284s] RCMode: PreRoute
[05/06 22:19:16   1284s]       RC Corner Indexes            0   
[05/06 22:19:16   1284s] Capacitance Scaling Factor   : 1.00000 
[05/06 22:19:16   1284s] Resistance Scaling Factor    : 1.00000 
[05/06 22:19:16   1284s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 22:19:16   1284s] Clock Res. Scaling Factor    : 1.00000 
[05/06 22:19:16   1284s] Shrink Factor                : 1.00000
[05/06 22:19:16   1284s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/06 22:19:16   1284s] 
[05/06 22:19:16   1284s] Trim Metal Layers:
[05/06 22:19:16   1285s] LayerId::1 widthSet size::1
[05/06 22:19:16   1285s] LayerId::2 widthSet size::1
[05/06 22:19:16   1285s] LayerId::3 widthSet size::1
[05/06 22:19:16   1285s] LayerId::4 widthSet size::1
[05/06 22:19:16   1285s] LayerId::5 widthSet size::1
[05/06 22:19:16   1285s] LayerId::6 widthSet size::1
[05/06 22:19:16   1285s] LayerId::7 widthSet size::1
[05/06 22:19:16   1285s] LayerId::8 widthSet size::1
[05/06 22:19:16   1285s] Updating RC grid for preRoute extraction ...
[05/06 22:19:16   1285s] eee: pegSigSF::1.070000
[05/06 22:19:16   1285s] Initializing multi-corner resistance tables ...
[05/06 22:19:16   1285s] eee: l::1 avDens::0.105146 usedTrk::3179.624635 availTrk::30240.000000 sigTrk::3179.624635
[05/06 22:19:16   1285s] eee: l::2 avDens::0.386703 usedTrk::11693.896513 availTrk::30240.000000 sigTrk::11693.896513
[05/06 22:19:16   1285s] eee: l::3 avDens::0.360698 usedTrk::10907.520269 availTrk::30240.000000 sigTrk::10907.520269
[05/06 22:19:16   1285s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:19:16   1285s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:19:16   1285s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:19:16   1285s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:19:16   1285s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:19:16   1285s] {RT typical_rc 0 3 3 0}
[05/06 22:19:16   1285s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:19:16   1285s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2336.238M)
[05/06 22:19:16   1285s] Compute RC Scale Done ...
[05/06 22:19:16   1285s] **INFO : Setting latch borrow mode to budget during optimization
[05/06 22:19:16   1285s] **optDesign ... cpu = 0:14:00, real = 0:13:59, mem = 1719.1M, totSessionCpu=0:21:26 **
[05/06 22:19:17   1286s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:19:17   1286s] #################################################################################
[05/06 22:19:17   1286s] # Design Stage: PreRoute
[05/06 22:19:17   1286s] # Design Name: ibex_top
[05/06 22:19:17   1286s] # Design Mode: 130nm
[05/06 22:19:17   1286s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:19:17   1286s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:19:17   1286s] # Signoff Settings: SI Off 
[05/06 22:19:17   1286s] #################################################################################
[05/06 22:19:18   1286s] Calculate delays in Single mode...
[05/06 22:19:18   1287s] Topological Sorting (REAL = 0:00:00.0, MEM = 2340.8M, InitMEM = 2340.8M)
[05/06 22:19:18   1287s] Start delay calculation (fullDC) (1 T). (MEM=2340.85)
[05/06 22:19:18   1287s] End AAE Lib Interpolated Model. (MEM=2340.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:19:21   1290s] Total number of fetched objects 17222
[05/06 22:19:22   1290s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/06 22:19:22   1290s] End delay calculation. (MEM=2356.53 CPU=0:00:03.1 REAL=0:00:04.0)
[05/06 22:19:22   1290s] End delay calculation (fullDC). (MEM=2356.53 CPU=0:00:03.8 REAL=0:00:04.0)
[05/06 22:19:22   1290s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 2356.5M) ***
[05/06 22:19:23   1292s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:10:09.5/0:10:08.9 (1.0), totSession cpu/real = 0:21:32.2/0:31:54.1 (0.7), mem = 2356.5M
[05/06 22:19:23   1292s] 
[05/06 22:19:23   1292s] =============================================================================================
[05/06 22:19:23   1292s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.16-s078_1
[05/06 22:19:23   1292s] =============================================================================================
[05/06 22:19:23   1292s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:19:23   1292s] ---------------------------------------------------------------------------------------------
[05/06 22:19:23   1292s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:19:23   1292s] [ ExtractRC              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:19:23   1292s] [ TimingUpdate           ]      4   0:00:02.3  (   0.4 % )     0:00:02.3 /  0:00:02.3    1.0
[05/06 22:19:23   1292s] [ FullDelayCalc          ]      1   0:00:04.7  (   0.8 % )     0:00:04.7 /  0:00:04.8    1.0
[05/06 22:19:23   1292s] [ MISC                   ]          0:10:01.6  (  98.8 % )     0:10:01.6 /  0:10:02.2    1.0
[05/06 22:19:23   1292s] ---------------------------------------------------------------------------------------------
[05/06 22:19:23   1292s]  IncrReplace #1 TOTAL               0:10:08.9  ( 100.0 % )     0:10:08.9 /  0:10:09.5    1.0
[05/06 22:19:23   1292s] ---------------------------------------------------------------------------------------------
[05/06 22:19:23   1292s] 
[05/06 22:19:23   1292s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:19:23   1292s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:19:23   1292s] Deleting Lib Analyzer.
[05/06 22:19:23   1292s] Begin: GigaOpt DRV Optimization
[05/06 22:19:23   1292s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/06 22:19:23   1292s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:21:32.6/0:31:54.4 (0.7), mem = 2356.5M
[05/06 22:19:23   1292s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:19:23   1292s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:19:23   1292s] Type 'man IMPECO-560' for more detail.
[05/06 22:19:23   1292s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:19:23   1292s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:19:23   1292s] *Info: 10 ununiquified hinsts
[05/06 22:19:23   1292s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:19:23   1292s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:19:23   1292s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.8
[05/06 22:19:23   1292s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:19:23   1292s] ### Creating PhyDesignMc. totSessionCpu=0:21:33 mem=2356.5M
[05/06 22:19:23   1292s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:19:23   1292s] OPERPROF: Starting DPlace-Init at level 1, MEM:2356.5M, EPOCH TIME: 1715048363.858201
[05/06 22:19:23   1292s] Processing tracks to init pin-track alignment.
[05/06 22:19:23   1292s] z: 2, totalTracks: 1
[05/06 22:19:23   1292s] z: 4, totalTracks: 1
[05/06 22:19:23   1292s] z: 6, totalTracks: 1
[05/06 22:19:23   1292s] z: 8, totalTracks: 1
[05/06 22:19:23   1292s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:19:23   1292s] All LLGs are deleted
[05/06 22:19:23   1292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:23   1292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:23   1292s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2356.5M, EPOCH TIME: 1715048363.888405
[05/06 22:19:23   1292s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2356.5M, EPOCH TIME: 1715048363.888643
[05/06 22:19:23   1292s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2356.5M, EPOCH TIME: 1715048363.899215
[05/06 22:19:23   1292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:23   1292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:23   1292s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2356.5M, EPOCH TIME: 1715048363.901808
[05/06 22:19:23   1292s] Max number of tech site patterns supported in site array is 256.
[05/06 22:19:23   1292s] Core basic site is IBM13SITE
[05/06 22:19:23   1292s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2356.5M, EPOCH TIME: 1715048363.934841
[05/06 22:19:23   1292s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:19:23   1292s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:19:23   1292s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.024, MEM:2356.5M, EPOCH TIME: 1715048363.958344
[05/06 22:19:23   1292s] Fast DP-INIT is on for default
[05/06 22:19:23   1292s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:19:23   1292s] Atter site array init, number of instance map data is 0.
[05/06 22:19:23   1292s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.072, MEM:2356.5M, EPOCH TIME: 1715048363.973889
[05/06 22:19:23   1292s] 
[05/06 22:19:23   1292s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:19:23   1292s] OPERPROF:     Starting CMU at level 3, MEM:2356.5M, EPOCH TIME: 1715048363.984204
[05/06 22:19:23   1292s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2356.5M, EPOCH TIME: 1715048363.988088
[05/06 22:19:23   1292s] 
[05/06 22:19:23   1292s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:19:23   1292s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.096, MEM:2356.5M, EPOCH TIME: 1715048363.995629
[05/06 22:19:23   1292s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2356.5M, EPOCH TIME: 1715048363.995783
[05/06 22:19:23   1292s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2372.5M, EPOCH TIME: 1715048363.996253
[05/06 22:19:24   1292s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2372.5MB).
[05/06 22:19:24   1292s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.147, MEM:2372.5M, EPOCH TIME: 1715048364.005156
[05/06 22:19:24   1293s] TotalInstCnt at PhyDesignMc Initialization: 15024
[05/06 22:19:24   1293s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:33 mem=2372.5M
[05/06 22:19:24   1293s] ### Creating RouteCongInterface, started
[05/06 22:19:24   1293s] 
[05/06 22:19:24   1293s] Creating Lib Analyzer ...
[05/06 22:19:24   1293s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:19:24   1293s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:19:24   1293s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:19:24   1293s] 
[05/06 22:19:24   1293s] {RT typical_rc 0 3 3 0}
[05/06 22:19:25   1294s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:34 mem=2372.5M
[05/06 22:19:25   1294s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:34 mem=2372.5M
[05/06 22:19:25   1294s] Creating Lib Analyzer, finished. 
[05/06 22:19:25   1294s] 
[05/06 22:19:25   1294s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/06 22:19:25   1294s] 
[05/06 22:19:25   1294s] #optDebug: {0, 1.000}
[05/06 22:19:25   1294s] ### Creating RouteCongInterface, finished
[05/06 22:19:25   1294s] ### Creating LA Mngr. totSessionCpu=0:21:34 mem=2372.5M
[05/06 22:19:25   1294s] ### Creating LA Mngr, finished. totSessionCpu=0:21:34 mem=2372.5M
[05/06 22:19:26   1294s] [GPS-DRV] Optimizer parameters ============================= 
[05/06 22:19:26   1294s] [GPS-DRV] maxDensity (design): 0.95
[05/06 22:19:26   1294s] [GPS-DRV] maxLocalDensity: 1.2
[05/06 22:19:26   1294s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/06 22:19:26   1294s] [GPS-DRV] All active and enabled setup views
[05/06 22:19:26   1294s] [GPS-DRV]     typical
[05/06 22:19:26   1294s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:19:26   1294s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:19:26   1294s] [GPS-DRV] maxFanoutLoad on
[05/06 22:19:26   1294s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/06 22:19:26   1294s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/06 22:19:26   1294s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/06 22:19:26   1294s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2391.6M, EPOCH TIME: 1715048366.094000
[05/06 22:19:26   1294s] Found 0 hard placement blockage before merging.
[05/06 22:19:26   1294s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2391.6M, EPOCH TIME: 1715048366.095671
[05/06 22:19:26   1295s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:19:26   1295s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/06 22:19:26   1295s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:19:26   1295s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/06 22:19:26   1295s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:19:26   1295s] Info: violation cost 88.139664 (cap = 39.192013, tran = 47.447643, len = 0.000000, fanout load = 1.500000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:19:26   1295s] |    53|   129|    -2.11|    52|    52|    -0.04|     2|     2|     0|     0|    -4.14| -1589.17|       0|       0|       0| 43.80%|          |         |
[05/06 22:19:27   1296s] Info: violation cost 0.110979 (cap = 0.110979, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:19:27   1296s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -4.14| -1551.51|      75|       0|      30| 43.93%| 0:00:01.0|  2434.7M|
[05/06 22:19:27   1296s] Info: violation cost 0.110979 (cap = 0.110979, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:19:27   1296s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -4.14| -1551.51|       0|       0|       0| 43.93%| 0:00:00.0|  2434.7M|
[05/06 22:19:27   1296s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] ###############################################################################
[05/06 22:19:27   1296s] #
[05/06 22:19:27   1296s] #  Large fanout net report:  
[05/06 22:19:27   1296s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/06 22:19:27   1296s] #     - current density: 43.93
[05/06 22:19:27   1296s] #
[05/06 22:19:27   1296s] #  List of high fanout nets:
[05/06 22:19:27   1296s] #
[05/06 22:19:27   1296s] ###############################################################################
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] =======================================================================
[05/06 22:19:27   1296s]                 Reasons for remaining drv violations
[05/06 22:19:27   1296s] =======================================================================
[05/06 22:19:27   1296s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] MultiBuffering failure reasons
[05/06 22:19:27   1296s] ------------------------------------------------
[05/06 22:19:27   1296s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2434.7M) ***
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:19:27   1296s] Total-nets :: 15566, Stn-nets :: 16, ratio :: 0.102788 %, Total-len 790141, Stn-len 462.8
[05/06 22:19:27   1296s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2415.6M, EPOCH TIME: 1715048367.671334
[05/06 22:19:27   1296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15099).
[05/06 22:19:27   1296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:27   1296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:27   1296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:27   1296s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.077, MEM:2349.6M, EPOCH TIME: 1715048367.748780
[05/06 22:19:27   1296s] TotalInstCnt at PhyDesignMc Destruction: 15099
[05/06 22:19:27   1296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.8
[05/06 22:19:27   1296s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:21:36.6/0:31:58.4 (0.7), mem = 2349.6M
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] =============================================================================================
[05/06 22:19:27   1296s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.16-s078_1
[05/06 22:19:27   1296s] =============================================================================================
[05/06 22:19:27   1296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:19:27   1296s] ---------------------------------------------------------------------------------------------
[05/06 22:19:27   1296s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:19:27   1296s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  26.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:19:27   1296s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:19:27   1296s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.4    1.1
[05/06 22:19:27   1296s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:19:27   1296s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.4 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 22:19:27   1296s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:19:27   1296s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[05/06 22:19:27   1296s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:19:27   1296s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:19:27   1296s] [ OptEval                ]      3   0:00:00.5  (  13.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/06 22:19:27   1296s] [ OptCommit              ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/06 22:19:27   1296s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:19:27   1296s] [ IncrDelayCalc          ]     11   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.1
[05/06 22:19:27   1296s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:19:27   1296s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/06 22:19:27   1296s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:19:27   1296s] [ MISC                   ]          0:00:01.0  (  23.9 % )     0:00:01.0 /  0:00:00.9    1.0
[05/06 22:19:27   1296s] ---------------------------------------------------------------------------------------------
[05/06 22:19:27   1296s]  DrvOpt #3 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[05/06 22:19:27   1296s] ---------------------------------------------------------------------------------------------
[05/06 22:19:27   1296s] 
[05/06 22:19:27   1296s] End: GigaOpt DRV Optimization
[05/06 22:19:27   1296s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/06 22:19:27   1296s] **optDesign ... cpu = 0:14:11, real = 0:14:10, mem = 1752.6M, totSessionCpu=0:21:37 **
[05/06 22:19:27   1296s] *** Timing NOT met, worst failing slack is -4.140
[05/06 22:19:27   1296s] *** Check timing (0:00:00.1)
[05/06 22:19:27   1296s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:19:27   1296s] Deleting Lib Analyzer.
[05/06 22:19:27   1296s] Begin: GigaOpt Optimization in TNS mode
[05/06 22:19:29   1298s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/06 22:19:29   1298s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:19:29   1298s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:19:29   1298s] Type 'man IMPECO-560' for more detail.
[05/06 22:19:29   1298s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:19:29   1298s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:19:29   1298s] *Info: 10 ununiquified hinsts
[05/06 22:19:29   1298s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:19:29   1298s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:19:29   1298s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:21:38.5/0:32:00.4 (0.7), mem = 2349.6M
[05/06 22:19:29   1298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.9
[05/06 22:19:29   1298s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:19:29   1298s] ### Creating PhyDesignMc. totSessionCpu=0:21:39 mem=2349.6M
[05/06 22:19:29   1298s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:19:29   1298s] OPERPROF: Starting DPlace-Init at level 1, MEM:2349.6M, EPOCH TIME: 1715048369.717610
[05/06 22:19:29   1298s] Processing tracks to init pin-track alignment.
[05/06 22:19:29   1298s] z: 2, totalTracks: 1
[05/06 22:19:29   1298s] z: 4, totalTracks: 1
[05/06 22:19:29   1298s] z: 6, totalTracks: 1
[05/06 22:19:29   1298s] z: 8, totalTracks: 1
[05/06 22:19:29   1298s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:19:29   1298s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2349.6M, EPOCH TIME: 1715048369.757041
[05/06 22:19:29   1298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:29   1298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:19:29   1298s] 
[05/06 22:19:29   1298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:19:29   1298s] OPERPROF:     Starting CMU at level 3, MEM:2349.6M, EPOCH TIME: 1715048369.808802
[05/06 22:19:29   1298s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2349.6M, EPOCH TIME: 1715048369.812911
[05/06 22:19:29   1298s] 
[05/06 22:19:29   1298s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:19:29   1298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2349.6M, EPOCH TIME: 1715048369.820584
[05/06 22:19:29   1298s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2349.6M, EPOCH TIME: 1715048369.820752
[05/06 22:19:29   1298s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2349.6M, EPOCH TIME: 1715048369.820985
[05/06 22:19:29   1298s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2349.6MB).
[05/06 22:19:29   1298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:2349.6M, EPOCH TIME: 1715048369.830058
[05/06 22:19:30   1298s] TotalInstCnt at PhyDesignMc Initialization: 15099
[05/06 22:19:30   1298s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:39 mem=2349.6M
[05/06 22:19:30   1298s] ### Creating RouteCongInterface, started
[05/06 22:19:30   1298s] 
[05/06 22:19:30   1298s] Creating Lib Analyzer ...
[05/06 22:19:30   1298s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:19:30   1298s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:19:30   1298s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:19:30   1298s] 
[05/06 22:19:30   1298s] {RT typical_rc 0 3 3 0}
[05/06 22:19:31   1299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:40 mem=2349.6M
[05/06 22:19:31   1299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:40 mem=2349.6M
[05/06 22:19:31   1299s] Creating Lib Analyzer, finished. 
[05/06 22:19:31   1299s] 
[05/06 22:19:31   1299s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:19:31   1299s] 
[05/06 22:19:31   1299s] #optDebug: {0, 1.000}
[05/06 22:19:31   1299s] ### Creating RouteCongInterface, finished
[05/06 22:19:31   1300s] ### Creating LA Mngr. totSessionCpu=0:21:40 mem=2349.6M
[05/06 22:19:31   1300s] ### Creating LA Mngr, finished. totSessionCpu=0:21:40 mem=2349.6M
[05/06 22:19:31   1300s] *info: 90 clock nets excluded
[05/06 22:19:31   1300s] *info: 1 ideal net excluded from IPO operation.
[05/06 22:19:31   1300s] *info: 1422 no-driver nets excluded.
[05/06 22:19:31   1300s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:19:31   1300s] Type 'man IMPECO-560' for more detail.
[05/06 22:19:31   1300s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:19:31   1300s] Type 'man IMPOPT-3213' for more detail.
[05/06 22:19:31   1300s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:19:31   1300s] Type 'man IMPECO-560' for more detail.
[05/06 22:19:31   1300s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:19:31   1300s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:19:31   1300s] *Info: 10 ununiquified hinsts
[05/06 22:19:32   1301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.13976.1
[05/06 22:19:32   1301s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/06 22:19:32   1301s] PathGroup :  reg2reg  TargetSlack : 0 
[05/06 22:19:32   1301s] ** GigaOpt Optimizer WNS Slack -4.139 TNS Slack -1551.455 Density 43.93
[05/06 22:19:32   1301s] Optimizer TNS Opt
[05/06 22:19:32   1301s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.743|   -1.492|
|reg2cgate |-1.011|  -17.522|
|reg2reg   |-4.139|-1533.933|
|HEPG      |-4.139|-1551.455|
|All Paths |-4.139|-1551.455|
+----------+------+---------+

[05/06 22:19:32   1301s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2406.9M, EPOCH TIME: 1715048372.508098
[05/06 22:19:32   1301s] Found 0 hard placement blockage before merging.
[05/06 22:19:32   1301s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2406.9M, EPOCH TIME: 1715048372.509769
[05/06 22:19:35   1303s] Active Path Group: reg2cgate reg2reg  
[05/06 22:19:35   1303s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:19:35   1303s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 22:19:35   1303s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:19:35   1303s] |  -4.139|   -4.139|-1551.455|-1551.455|   43.93%|   0:00:00.0| 2406.9M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:35   1303s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:35   1304s] |  -4.095|   -4.095|-1495.311|-1495.311|   43.93%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:35   1304s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:36   1304s] |  -4.030|   -4.030|-1478.354|-1478.354|   43.93%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:36   1304s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:36   1305s] |  -3.961|   -3.961|-1477.469|-1477.469|   43.94%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:36   1305s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:36   1305s] |  -3.870|   -3.870|-1473.772|-1473.772|   43.94%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:36   1305s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:36   1305s] |  -3.801|   -3.801|-1458.650|-1458.650|   43.94%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:36   1305s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:36   1305s] |  -3.742|   -3.742|-1444.794|-1444.794|   43.94%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:36   1305s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:37   1305s] |  -3.718|   -3.718|-1404.824|-1404.824|   43.94%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:37   1305s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:37   1306s] |  -3.702|   -3.702|-1390.863|-1390.863|   43.94%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:37   1306s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:37   1306s] |  -3.623|   -3.623|-1367.572|-1367.572|   43.95%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:37   1306s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:38   1306s] |  -3.541|   -3.541|-1348.123|-1348.123|   43.95%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:38   1306s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:38   1307s] |  -3.524|   -3.524|-1340.014|-1340.014|   43.95%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:38   1307s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:38   1307s] |  -3.481|   -3.481|-1334.279|-1334.279|   43.96%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:38   1307s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:38   1307s] |  -3.430|   -3.430|-1323.764|-1323.764|   43.96%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:38   1307s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:39   1307s] |  -3.408|   -3.408|-1307.236|-1307.236|   43.97%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:39   1307s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:39   1308s] |  -3.389|   -3.389|-1302.889|-1302.889|   43.97%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:39   1308s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:39   1308s] |  -3.356|   -3.356|-1280.291|-1280.291|   43.97%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:39   1308s] |        |         |         |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:19:40   1308s] |  -3.320|   -3.320|-1270.222|-1270.222|   43.97%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:40   1308s] |        |         |         |         |         |            |        |          |         | r_q_reg_24_/D                                      |
[05/06 22:19:40   1309s] |  -3.296|   -3.296|-1264.539|-1264.539|   43.98%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:40   1309s] |        |         |         |         |         |            |        |          |         | r_q_reg_24_/D                                      |
[05/06 22:19:40   1309s] |  -3.271|   -3.271|-1258.295|-1258.295|   43.98%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:40   1309s] |        |         |         |         |         |            |        |          |         | r_q_reg_24_/D                                      |
[05/06 22:19:40   1309s] |  -3.253|   -3.253|-1254.089|-1254.089|   43.98%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:40   1309s] |        |         |         |         |         |            |        |          |         | r_q_reg_24_/D                                      |
[05/06 22:19:40   1309s] |  -3.240|   -3.240|-1246.523|-1246.523|   43.98%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:40   1309s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:40   1309s] |  -3.211|   -3.211|-1239.919|-1239.919|   43.99%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:40   1309s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:41   1309s] |  -3.192|   -3.192|-1231.733|-1231.733|   43.99%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:41   1309s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:41   1310s] |  -3.167|   -3.167|-1225.811|-1225.811|   43.99%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:41   1310s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:41   1310s] |  -3.145|   -3.145|-1219.388|-1219.388|   44.00%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:41   1310s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:42   1310s] |  -3.136|   -3.136|-1216.903|-1216.903|   44.01%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:42   1310s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:42   1311s] |  -3.116|   -3.116|-1212.220|-1212.220|   44.01%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:42   1311s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:42   1311s] |  -3.099|   -3.099|-1208.161|-1208.161|   44.01%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:42   1311s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:42   1311s] |  -3.084|   -3.084|-1204.217|-1204.217|   44.02%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:42   1311s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:43   1311s] |  -3.063|   -3.063|-1197.124|-1197.124|   44.02%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:43   1311s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:43   1312s] |  -3.055|   -3.055|-1195.101|-1195.101|   44.03%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:43   1312s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:43   1312s] |  -3.033|   -3.033|-1186.997|-1186.997|   44.03%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:43   1312s] |        |         |         |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:19:44   1312s] |  -2.940|   -2.940|-1178.306|-1178.306|   44.04%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:44   1312s] |        |         |         |         |         |            |        |          |         | r_q_reg_57_/D                                      |
[05/06 22:19:44   1313s] |  -2.925|   -2.925|-1173.382|-1173.382|   44.05%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:44   1313s] |        |         |         |         |         |            |        |          |         | r_q_reg_57_/D                                      |
[05/06 22:19:45   1313s] |  -2.899|   -2.899|-1162.305|-1162.305|   44.05%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:45   1313s] |        |         |         |         |         |            |        |          |         | r_q_reg_57_/D                                      |
[05/06 22:19:45   1314s] |  -2.887|   -2.887|-1158.301|-1158.301|   44.06%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:45   1314s] |        |         |         |         |         |            |        |          |         | r_q_reg_57_/D                                      |
[05/06 22:19:46   1315s] |  -2.846|   -2.846|-1151.122|-1151.122|   44.07%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:46   1315s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:46   1315s] |  -2.817|   -2.817|-1143.749|-1143.749|   44.09%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:46   1315s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:47   1316s] |  -2.789|   -2.789|-1130.006|-1130.006|   44.10%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:47   1316s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:48   1317s] |  -2.782|   -2.782|-1128.105|-1128.105|   44.10%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:48   1317s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:48   1317s] |  -2.766|   -2.766|-1124.537|-1124.537|   44.11%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:48   1317s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:49   1317s] |  -2.766|   -2.766|-1124.498|-1124.498|   44.12%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:49   1317s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:49   1317s] |  -2.751|   -2.751|-1121.199|-1121.199|   44.12%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:49   1317s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:49   1318s] |  -2.743|   -2.743|-1118.549|-1118.549|   44.13%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:49   1318s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:50   1318s] |  -2.728|   -2.728|-1112.790|-1112.790|   44.13%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:50   1318s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:50   1319s] |  -2.718|   -2.718|-1107.893|-1107.893|   44.14%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:50   1319s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:51   1319s] |  -2.704|   -2.704|-1100.418|-1100.418|   44.13%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:51   1319s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:51   1320s] |  -2.678|   -2.678|-1090.856|-1090.856|   44.14%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:51   1320s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:51   1320s] |  -2.662|   -2.662|-1083.689|-1083.689|   44.13%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:51   1320s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:52   1321s] |  -2.645|   -2.645|-1086.216|-1086.216|   44.14%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:52   1321s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:52   1321s] |  -2.636|   -2.636|-1084.392|-1084.392|   44.14%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:52   1321s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:52   1321s] |  -2.619|   -2.619|-1081.091|-1081.091|   44.14%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:52   1321s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:52   1321s] |  -2.590|   -2.590|-1075.047|-1075.047|   44.13%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:52   1321s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:53   1321s] |  -2.571|   -2.571|-1071.182|-1071.182|   44.14%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:53   1321s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:53   1322s] |  -2.555|   -2.555|-1078.714|-1078.714|   44.13%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:53   1322s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:54   1323s] |  -2.539|   -2.539|-1074.636|-1074.636|   44.14%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:54   1323s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:54   1323s] |  -2.525|   -2.525|-1071.931|-1071.931|   44.14%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:54   1323s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:54   1323s] |  -2.511|   -2.511|-1069.296|-1069.296|   44.14%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:54   1323s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:55   1324s] |  -2.495|   -2.495|-1066.053|-1066.053|   44.14%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:55   1324s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:55   1324s] |  -2.480|   -2.480|-1078.858|-1078.858|   44.15%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:55   1324s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:56   1324s] |  -2.461|   -2.461|-1075.390|-1075.390|   44.15%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:56   1324s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:56   1325s] |  -2.445|   -2.445|-1067.254|-1067.254|   44.16%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:56   1325s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:57   1326s] |  -2.438|   -2.438|-1065.745|-1065.745|   44.16%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:57   1326s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:19:57   1326s] |  -2.439|   -2.439|-1065.588|-1065.588|   44.17%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:57   1326s] |        |         |         |         |         |            |        |          |         | r_q_reg_23_/D                                      |
[05/06 22:19:57   1326s] |  -2.439|   -2.439|-1065.513|-1065.513|   44.17%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:57   1326s] |        |         |         |         |         |            |        |          |         | r_q_reg_23_/D                                      |
[05/06 22:19:58   1327s] |  -2.439|   -2.439|-1037.143|-1037.143|   44.17%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:58   1327s] |        |         |         |         |         |            |        |          |         | r_q_reg_29_/D                                      |
[05/06 22:19:58   1327s] |  -2.440|   -2.440|-1005.939|-1005.939|   44.17%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:58   1327s] |        |         |         |         |         |            |        |          |         | r_q_reg_50_/D                                      |
[05/06 22:19:59   1328s] |  -2.440|   -2.440| -938.667| -938.667|   44.18%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:59   1328s] |        |         |         |         |         |            |        |          |         | r_q_reg_52_/D                                      |
[05/06 22:19:59   1328s] |  -2.440|   -2.440| -937.976| -937.976|   44.18%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:19:59   1328s] |        |         |         |         |         |            |        |          |         | r_q_reg_51_/D                                      |
[05/06 22:20:00   1329s] |  -2.440|   -2.440| -907.551| -907.551|   44.19%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:00   1329s] |        |         |         |         |         |            |        |          |         | ter_q_reg_25_/D                                    |
[05/06 22:20:00   1329s] |  -2.440|   -2.440| -901.725| -901.725|   44.19%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:00   1329s] |        |         |         |         |         |            |        |          |         | ter_q_reg_25_/D                                    |
[05/06 22:20:01   1329s] |  -2.440|   -2.440| -886.877| -886.877|   44.20%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:01   1329s] |        |         |         |         |         |            |        |          |         | r_q_reg_31_/D                                      |
[05/06 22:20:01   1330s] |  -2.440|   -2.440| -850.482| -850.482|   44.20%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:01   1330s] |        |         |         |         |         |            |        |          |         | r_q_reg_48_/D                                      |
[05/06 22:20:01   1330s] |  -2.440|   -2.440| -850.446| -850.446|   44.20%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:01   1330s] |        |         |         |         |         |            |        |          |         | r_q_reg_48_/D                                      |
[05/06 22:20:02   1331s] |  -2.440|   -2.440| -833.011| -833.011|   44.20%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:02   1331s] |        |         |         |         |         |            |        |          |         | r_q_reg_47_/D                                      |
[05/06 22:20:02   1331s] |  -2.440|   -2.440| -828.552| -828.552|   44.20%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:02   1331s] |        |         |         |         |         |            |        |          |         | r_q_reg_17_/D                                      |
[05/06 22:20:02   1331s] |  -2.440|   -2.440| -825.964| -825.964|   44.20%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:02   1331s] |        |         |         |         |         |            |        |          |         | r_q_reg_17_/D                                      |
[05/06 22:20:02   1331s] |  -2.440|   -2.440| -815.580| -815.580|   44.21%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:02   1331s] |        |         |         |         |         |            |        |          |         | ter_q_reg_22_/D                                    |
[05/06 22:20:03   1331s] |  -2.440|   -2.440| -811.868| -811.868|   44.21%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:03   1331s] |        |         |         |         |         |            |        |          |         | ter_q_reg_22_/D                                    |
[05/06 22:20:03   1332s] |  -2.441|   -2.441| -797.300| -797.300|   44.22%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:03   1332s] |        |         |         |         |         |            |        |          |         | ter_q_reg_23_/D                                    |
[05/06 22:20:03   1332s] |  -2.441|   -2.441| -783.920| -783.920|   44.22%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:03   1332s] |        |         |         |         |         |            |        |          |         | ter_q_reg_23_/D                                    |
[05/06 22:20:04   1333s] |  -2.441|   -2.441| -776.183| -776.183|   44.24%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:04   1333s] |        |         |         |         |         |            |        |          |         | r_q_reg_8_/D                                       |
[05/06 22:20:04   1333s] |  -2.441|   -2.441| -775.307| -775.307|   44.24%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:04   1333s] |        |         |         |         |         |            |        |          |         | r_q_reg_8_/D                                       |
[05/06 22:20:04   1333s] |  -2.441|   -2.441| -772.945| -772.945|   44.25%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:04   1333s] |        |         |         |         |         |            |        |          |         | r_q_reg_8_/D                                       |
[05/06 22:20:05   1334s] |  -2.441|   -2.441| -759.802| -759.802|   44.26%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:05   1334s] |        |         |         |         |         |            |        |          |         | ter_q_reg_17_/D                                    |
[05/06 22:20:05   1334s] |  -2.441|   -2.441| -750.178| -750.178|   44.27%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:05   1334s] |        |         |         |         |         |            |        |          |         | ter_q_reg_48_/D                                    |
[05/06 22:20:06   1334s] |  -2.441|   -2.441| -749.876| -749.876|   44.27%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:06   1334s] |        |         |         |         |         |            |        |          |         | ter_q_reg_48_/D                                    |
[05/06 22:20:06   1334s] |  -2.441|   -2.441| -743.507| -743.507|   44.27%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:06   1334s] |        |         |         |         |         |            |        |          |         | ter_q_reg_48_/D                                    |
[05/06 22:20:06   1335s] |  -2.441|   -2.441| -739.412| -739.412|   44.28%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:06   1335s] |        |         |         |         |         |            |        |          |         | ter_q_reg_19_/D                                    |
[05/06 22:20:06   1335s] |  -2.441|   -2.441| -739.337| -739.337|   44.28%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:06   1335s] |        |         |         |         |         |            |        |          |         | ter_q_reg_19_/D                                    |
[05/06 22:20:09   1338s] |  -2.441|   -2.441| -725.016| -725.016|   44.29%|   0:00:03.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:09   1338s] |        |         |         |         |         |            |        |          |         | ter_q_reg_31_/D                                    |
[05/06 22:20:09   1338s] |  -2.441|   -2.441| -721.939| -721.939|   44.30%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:09   1338s] |        |         |         |         |         |            |        |          |         | ter_q_reg_31_/D                                    |
[05/06 22:20:09   1338s] |  -2.441|   -2.441| -713.157| -713.157|   44.30%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:09   1338s] |        |         |         |         |         |            |        |          |         | ter_q_reg_31_/D                                    |
[05/06 22:20:10   1339s] |  -2.441|   -2.441| -690.693| -690.693|   44.31%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:10   1339s] |        |         |         |         |         |            |        |          |         | r_q_reg_13_/D                                      |
[05/06 22:20:10   1339s] |  -2.441|   -2.441| -690.671| -690.671|   44.31%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:10   1339s] |        |         |         |         |         |            |        |          |         | r_q_reg_13_/D                                      |
[05/06 22:20:10   1339s] |  -2.441|   -2.441| -681.815| -681.815|   44.31%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:10   1339s] |        |         |         |         |         |            |        |          |         | r_q_reg_13_/D                                      |
[05/06 22:20:11   1340s] |  -2.442|   -2.442| -662.226| -662.226|   44.33%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:11   1340s] |        |         |         |         |         |            |        |          |         | ter_q_reg_50_/D                                    |
[05/06 22:20:11   1340s] |  -2.442|   -2.442| -661.879| -661.879|   44.33%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:11   1340s] |        |         |         |         |         |            |        |          |         | ter_q_reg_50_/D                                    |
[05/06 22:20:12   1341s] |  -2.442|   -2.442| -652.246| -652.246|   44.36%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:12   1341s] |        |         |         |         |         |            |        |          |         | r_q_reg_43_/D                                      |
[05/06 22:20:13   1342s] |  -2.442|   -2.442| -641.042| -641.042|   44.37%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:13   1342s] |        |         |         |         |         |            |        |          |         | r_q_reg_11_/D                                      |
[05/06 22:20:13   1342s] |  -2.442|   -2.442| -631.061| -631.061|   44.39%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:13   1342s] |        |         |         |         |         |            |        |          |         | r_q_reg_11_/D                                      |
[05/06 22:20:13   1342s] |  -2.442|   -2.442| -626.427| -626.427|   44.39%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:13   1342s] |        |         |         |         |         |            |        |          |         | r_q_reg_11_/D                                      |
[05/06 22:20:14   1343s] |  -2.442|   -2.442| -616.008| -616.008|   44.39%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:14   1343s] |        |         |         |         |         |            |        |          |         | r_q_reg_0_/D                                       |
[05/06 22:20:14   1343s] |  -2.442|   -2.442| -610.124| -610.124|   44.40%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:14   1343s] |        |         |         |         |         |            |        |          |         | r_q_reg_0_/D                                       |
[05/06 22:20:17   1345s] |  -2.442|   -2.442| -601.324| -601.324|   44.41%|   0:00:03.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_4__rf_re |
[05/06 22:20:17   1345s] |        |         |         |         |         |            |        |          |         | g_q_reg_26_/D                                      |
[05/06 22:20:17   1346s] |  -2.442|   -2.442| -583.850| -583.850|   44.42%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:17   1346s] |        |         |         |         |         |            |        |          |         | ter_q_reg_35_/D                                    |
[05/06 22:20:17   1346s] |  -2.442|   -2.442| -575.509| -575.509|   44.44%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:17   1346s] |        |         |         |         |         |            |        |          |         | ter_q_reg_35_/D                                    |
[05/06 22:20:17   1346s] |  -2.442|   -2.442| -566.239| -566.239|   44.45%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:17   1346s] |        |         |         |         |         |            |        |          |         | ter_q_reg_35_/D                                    |
[05/06 22:20:18   1347s] |  -2.443|   -2.443| -549.317| -549.317|   44.47%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:18   1347s] |        |         |         |         |         |            |        |          |         | ter_q_reg_1_/D                                     |
[05/06 22:20:19   1347s] |  -2.443|   -2.443| -545.001| -545.001|   44.47%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:19   1347s] |        |         |         |         |         |            |        |          |         | ter_q_reg_1_/D                                     |
[05/06 22:20:19   1348s] |  -2.443|   -2.443| -537.516| -537.516|   44.49%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:19   1348s] |        |         |         |         |         |            |        |          |         | ter_q_reg_1_/D                                     |
[05/06 22:20:19   1348s] |  -2.443|   -2.443| -532.783| -532.783|   44.51%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:19   1348s] |        |         |         |         |         |            |        |          |         | ter_q_reg_1_/D                                     |
[05/06 22:20:20   1349s] |  -2.443|   -2.443| -523.038| -523.038|   44.52%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:20   1349s] |        |         |         |         |         |            |        |          |         | ter_q_reg_13_/D                                    |
[05/06 22:20:21   1349s] |  -2.443|   -2.443| -519.594| -519.594|   44.53%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:21   1349s] |        |         |         |         |         |            |        |          |         | ter_q_reg_13_/D                                    |
[05/06 22:20:21   1350s] |  -2.443|   -2.443| -515.831| -515.831|   44.54%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:21   1350s] |        |         |         |         |         |            |        |          |         | ter_q_reg_13_/D                                    |
[05/06 22:20:22   1351s] |  -2.443|   -2.443| -503.690| -503.690|   44.57%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:22   1351s] |        |         |         |         |         |            |        |          |         | ter_q_reg_6_/D                                     |
[05/06 22:20:22   1351s] |  -2.443|   -2.443| -502.237| -502.237|   44.57%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:22   1351s] |        |         |         |         |         |            |        |          |         | ter_q_reg_6_/D                                     |
[05/06 22:20:23   1351s] |  -2.443|   -2.443| -500.122| -500.122|   44.58%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:23   1351s] |        |         |         |         |         |            |        |          |         | ter_q_reg_6_/D                                     |
[05/06 22:20:23   1352s] |  -2.443|   -2.443| -498.493| -498.493|   44.59%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/coun |
[05/06 22:20:23   1352s] |        |         |         |         |         |            |        |          |         | ter_q_reg_6_/D                                     |
[05/06 22:20:24   1353s] |  -2.443|   -2.443| -484.918| -484.918|   44.61%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:24   1353s] |        |         |         |         |         |            |        |          |         | r_q_reg_2_/D                                       |
[05/06 22:20:24   1353s] |  -2.443|   -2.443| -484.764| -484.764|   44.62%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:24   1353s] |        |         |         |         |         |            |        |          |         | r_q_reg_2_/D                                       |
[05/06 22:20:24   1353s] |  -2.443|   -2.443| -482.594| -482.594|   44.62%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:24   1353s] |        |         |         |         |         |            |        |          |         | r_q_reg_2_/D                                       |
[05/06 22:20:26   1354s] |  -2.443|   -2.443| -466.142| -466.142|   44.64%|   0:00:02.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:26   1354s] |        |         |         |         |         |            |        |          |         | r_q_reg_3_/D                                       |
[05/06 22:20:26   1355s] |  -2.443|   -2.443| -463.697| -463.697|   44.65%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:26   1355s] |        |         |         |         |         |            |        |          |         | r_q_reg_3_/D                                       |
[05/06 22:20:26   1355s] |  -2.443|   -2.443| -463.647| -463.647|   44.66%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:26   1355s] |        |         |         |         |         |            |        |          |         | r_q_reg_3_/D                                       |
[05/06 22:20:28   1356s] |  -2.443|   -2.443| -440.490| -440.490|   44.73%|   0:00:02.0| 2430.5M|   typical|  reg2reg| u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_re |
[05/06 22:20:28   1356s] |        |         |         |         |         |            |        |          |         | g_0_/D                                             |
[05/06 22:20:28   1357s] |  -2.443|   -2.443| -436.016| -436.016|   44.75%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:28   1357s] |        |         |         |         |         |            |        |          |         | r_q_reg_37_/D                                      |
[05/06 22:20:29   1358s] |  -2.443|   -2.443| -435.938| -435.938|   44.76%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:29   1358s] |        |         |         |         |         |            |        |          |         | r_q_reg_37_/D                                      |
[05/06 22:20:29   1358s] |  -2.443|   -2.443| -435.924| -435.924|   44.76%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:29   1358s] |        |         |         |         |         |            |        |          |         | r_q_reg_37_/D                                      |
[05/06 22:20:29   1358s] |  -2.443|   -2.443| -435.841| -435.841|   44.76%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:29   1358s] |        |         |         |         |         |            |        |          |         | r_q_reg_37_/D                                      |
[05/06 22:20:30   1359s] |  -2.444|   -2.444| -424.239| -424.239|   44.77%|   0:00:01.0| 2430.5M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rda |
[05/06 22:20:30   1359s] |        |         |         |         |         |            |        |          |         | ta_q_reg/main_gate/A                               |
[05/06 22:20:30   1359s] |  -2.444|   -2.444| -418.530| -418.530|   44.78%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:30   1359s] |        |         |         |         |         |            |        |          |         | r_q_reg_36_/D                                      |
[05/06 22:20:31   1359s] |  -2.444|   -2.444| -418.207| -418.207|   44.78%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:31   1359s] |        |         |         |         |         |            |        |          |         | r_q_reg_36_/D                                      |
[05/06 22:20:32   1360s] |  -2.444|   -2.444| -406.559| -406.559|   44.80%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:20:32   1360s] |        |         |         |         |         |            |        |          |         | h_buffer_i/fifo_i/valid_q_reg_1_/D                 |
[05/06 22:20:33   1361s] |  -2.444|   -2.444| -399.228| -399.228|   44.82%|   0:00:01.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_4__rf_re |
[05/06 22:20:33   1361s] |        |         |         |         |         |            |        |          |         | g_q_reg_22_/D                                      |
[05/06 22:20:34   1363s] |  -2.444|   -2.444| -389.076| -389.076|   44.83%|   0:00:01.0| 2430.5M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rda |
[05/06 22:20:34   1363s] |        |         |         |         |         |            |        |          |         | ta_q_reg/main_gate/A                               |
[05/06 22:20:34   1363s] |  -2.444|   -2.444| -387.117| -387.117|   44.83%|   0:00:00.0| 2430.5M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rda |
[05/06 22:20:34   1363s] |        |         |         |         |         |            |        |          |         | ta_q_reg/main_gate/A                               |
[05/06 22:20:35   1364s] |  -2.444|   -2.444| -384.100| -384.100|   44.85%|   0:00:01.0| 2430.5M|   typical|reg2cgate| u_ibex_core/cs_registers_i/mcycle_counter_i/clk_ga |
[05/06 22:20:35   1364s] |        |         |         |         |         |            |        |          |         | te_counter_q_reg_0/main_gate/A                     |
[05/06 22:20:35   1364s] |  -2.444|   -2.444| -384.041| -384.041|   44.85%|   0:00:00.0| 2430.5M|   typical|reg2cgate| u_ibex_core/cs_registers_i/mcycle_counter_i/clk_ga |
[05/06 22:20:35   1364s] |        |         |         |         |         |            |        |          |         | te_counter_q_reg_0/main_gate/A                     |
[05/06 22:20:37   1365s] |  -2.444|   -2.444| -366.285| -366.285|   44.88%|   0:00:02.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:37   1365s] |        |         |         |         |         |            |        |          |         | r_q_reg_39_/D                                      |
[05/06 22:20:37   1365s] |  -2.444|   -2.444| -363.191| -363.191|   44.88%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:37   1365s] |        |         |         |         |         |            |        |          |         | r_q_reg_39_/D                                      |
[05/06 22:20:37   1366s] |  -2.444|   -2.444| -361.159| -361.159|   44.90%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:37   1366s] |        |         |         |         |         |            |        |          |         | r_q_reg_39_/D                                      |
[05/06 22:20:38   1366s] |  -2.444|   -2.444| -360.971| -360.971|   44.90%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:20:38   1366s] |        |         |         |         |         |            |        |          |         | r_q_reg_39_/D                                      |
[05/06 22:20:40   1369s] |  -2.444|   -2.444| -349.713| -349.713|   44.93%|   0:00:02.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_29__rf_r |
[05/06 22:20:40   1369s] |        |         |         |         |         |            |        |          |         | eg_q_reg_23_/D                                     |
[05/06 22:20:41   1370s] |  -2.444|   -2.444| -329.284| -329.284|   44.96%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rd |
[05/06 22:20:41   1370s] |        |         |         |         |         |            |        |          |         | ata_q_reg/latch/D                                  |
[05/06 22:20:44   1373s] |  -2.444|   -2.444| -318.155| -318.155|   44.99%|   0:00:03.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_19__rf_r |
[05/06 22:20:44   1373s] |        |         |         |         |         |            |        |          |         | eg_q_reg_0_/D                                      |
[05/06 22:20:49   1378s] |  -2.444|   -2.444| -309.283| -309.283|   45.02%|   0:00:05.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_19__rf_r |
[05/06 22:20:49   1378s] |        |         |         |         |         |            |        |          |         | eg_q_reg_0_/D                                      |
[05/06 22:20:50   1378s] |  -2.444|   -2.444| -306.079| -306.079|   45.04%|   0:00:01.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_19__rf_r |
[05/06 22:20:50   1378s] |        |         |         |         |         |            |        |          |         | eg_q_reg_0_/D                                      |
[05/06 22:20:57   1385s] |  -2.444|   -2.444| -292.999| -292.999|   45.10%|   0:00:07.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_5__rf_re |
[05/06 22:20:57   1385s] |        |         |         |         |         |            |        |          |         | g_q_reg_17_/D                                      |
[05/06 22:20:58   1387s] |  -2.444|   -2.444| -287.856| -287.856|   45.13%|   0:00:01.0| 2430.5M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_7__rf_re |
[05/06 22:20:58   1387s] |        |         |         |         |         |            |        |          |         | g_q_reg_29_/D                                      |
[05/06 22:21:00   1389s] |  -2.426|   -2.426| -270.727| -270.727|   45.13%|   0:00:02.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:21:00   1389s] |        |         |         |         |         |            |        |          |         | 5_/D                                               |
[05/06 22:21:01   1390s] |  -2.418|   -2.418| -264.441| -264.441|   45.15%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:21:01   1390s] |        |         |         |         |         |            |        |          |         | 5_/D                                               |
[05/06 22:21:05   1394s] |  -2.418|   -2.418| -263.888| -263.888|   45.17%|   0:00:04.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:21:05   1394s] |        |         |         |         |         |            |        |          |         | 5_/D                                               |
[05/06 22:21:06   1395s] |  -2.418|   -2.418| -262.356| -262.356|   45.17%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:21:06   1395s] |        |         |         |         |         |            |        |          |         | 5_/D                                               |
[05/06 22:21:08   1397s] |  -2.418|   -2.418| -258.240| -258.240|   45.20%|   0:00:02.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:21:08   1397s] |        |         |         |         |         |            |        |          |         | 3_/D                                               |
[05/06 22:21:10   1399s] |  -2.418|   -2.418| -255.925| -255.925|   45.22%|   0:00:02.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:21:10   1399s] |        |         |         |         |         |            |        |          |         | 3_/D                                               |
[05/06 22:21:11   1399s] |  -2.418|   -2.418| -254.303| -254.303|   45.22%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:21:11   1399s] |        |         |         |         |         |            |        |          |         | 3_/D                                               |
[05/06 22:21:13   1401s] |  -2.418|   -2.418| -250.151| -250.151|   45.24%|   0:00:02.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rd |
[05/06 22:21:13   1401s] |        |         |         |         |         |            |        |          |         | ata_q_reg/latch/D                                  |
[05/06 22:21:14   1403s] |  -2.418|   -2.418| -249.767| -249.767|   45.24%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rd |
[05/06 22:21:14   1403s] |        |         |         |         |         |            |        |          |         | ata_q_reg/latch/D                                  |
[05/06 22:21:14   1403s] |  -2.418|   -2.418| -249.728| -249.728|   45.24%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rd |
[05/06 22:21:14   1403s] |        |         |         |         |         |            |        |          |         | ata_q_reg/latch/D                                  |
[05/06 22:21:15   1403s] |  -2.418|   -2.418| -248.046| -248.046|   45.24%|   0:00:01.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/clk_ |
[05/06 22:21:15   1403s] |        |         |         |         |         |            |        |          |         | gate_counter_q_reg_0/latch/D                       |
[05/06 22:21:15   1404s] |  -2.417|   -2.417| -248.046| -248.046|   45.24%|   0:00:00.0| 2430.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:21:15   1404s] |        |         |         |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:21:15   1404s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:21:15   1404s] 
[05/06 22:21:15   1404s] *** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=2430.5M) ***
[05/06 22:21:17   1406s] 
[05/06 22:21:17   1406s] *** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:01:44 mem=2430.5M) ***
[05/06 22:21:17   1406s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:21:17   1406s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.121|  -0.121|
|reg2cgate |-0.359|  -4.075|
|reg2reg   |-2.417|-241.374|
|HEPG      |-2.417|-245.449|
|All Paths |-2.417|-245.449|
+----------+------+--------+

[05/06 22:21:17   1406s] Placement Snapshot: Density distribution:
[05/06 22:21:17   1406s] [1.00 -  +++]: 1 (0.32%)
[05/06 22:21:17   1406s] [0.95 - 1.00]: 7 (2.22%)
[05/06 22:21:17   1406s] [0.90 - 0.95]: 10 (3.17%)
[05/06 22:21:17   1406s] [0.85 - 0.90]: 22 (6.98%)
[05/06 22:21:17   1406s] [0.80 - 0.85]: 36 (11.43%)
[05/06 22:21:17   1406s] [0.75 - 0.80]: 37 (11.75%)
[05/06 22:21:17   1406s] [0.70 - 0.75]: 29 (9.21%)
[05/06 22:21:17   1406s] [0.65 - 0.70]: 15 (4.76%)
[05/06 22:21:17   1406s] [0.60 - 0.65]: 23 (7.30%)
[05/06 22:21:17   1406s] [0.55 - 0.60]: 20 (6.35%)
[05/06 22:21:17   1406s] [0.50 - 0.55]: 14 (4.44%)
[05/06 22:21:17   1406s] [0.45 - 0.50]: 19 (6.03%)
[05/06 22:21:17   1406s] [0.40 - 0.45]: 13 (4.13%)
[05/06 22:21:17   1406s] [0.35 - 0.40]: 14 (4.44%)
[05/06 22:21:17   1406s] [0.30 - 0.35]: 10 (3.17%)
[05/06 22:21:17   1406s] [0.25 - 0.30]: 7 (2.22%)
[05/06 22:21:17   1406s] [0.20 - 0.25]: 12 (3.81%)
[05/06 22:21:17   1406s] [0.15 - 0.20]: 11 (3.49%)
[05/06 22:21:17   1406s] [0.10 - 0.15]: 9 (2.86%)
[05/06 22:21:17   1406s] [0.05 - 0.10]: 3 (0.95%)
[05/06 22:21:17   1406s] [0.00 - 0.05]: 3 (0.95%)
[05/06 22:21:17   1406s] Begin: Area Reclaim Optimization
[05/06 22:21:17   1406s] *** AreaOpt #3 [begin] (TnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:23:26.1/0:33:48.1 (0.7), mem = 2430.5M
[05/06 22:21:17   1406s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2430.5M, EPOCH TIME: 1715048477.416451
[05/06 22:21:17   1406s] Found 0 hard placement blockage before merging.
[05/06 22:21:17   1406s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2430.5M, EPOCH TIME: 1715048477.418139
[05/06 22:21:17   1406s] Reclaim Optimization WNS Slack -2.417  TNS Slack -245.449 Density 45.24
[05/06 22:21:17   1406s] +---------+---------+--------+--------+------------+--------+
[05/06 22:21:17   1406s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/06 22:21:17   1406s] +---------+---------+--------+--------+------------+--------+
[05/06 22:21:17   1406s] |   45.24%|        -|  -2.417|-245.449|   0:00:00.0| 2430.5M|
[05/06 22:21:17   1406s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:21:28   1417s] |   45.02%|      128|  -2.418|-244.160|   0:00:11.0| 2430.5M|
[05/06 22:21:41   1430s] |   44.65%|      530|  -2.408|-281.287|   0:00:13.0| 2430.5M|
[05/06 22:21:42   1431s] |   44.65%|       13|  -2.408|-281.144|   0:00:01.0| 2430.5M|
[05/06 22:21:42   1431s] |   44.65%|        0|  -2.408|-281.144|   0:00:00.0| 2430.5M|
[05/06 22:21:42   1431s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:21:42   1431s] +---------+---------+--------+--------+------------+--------+
[05/06 22:21:42   1431s] Reclaim Optimization End WNS Slack -2.408  TNS Slack -281.144 Density 44.65
[05/06 22:21:42   1431s] 
[05/06 22:21:42   1431s] ** Summary: Restruct = 0 Buffer Deletion = 111 Declone = 17 Resize = 458 **
[05/06 22:21:42   1431s] --------------------------------------------------------------
[05/06 22:21:42   1431s] |                                   | Total     | Sequential |
[05/06 22:21:42   1431s] --------------------------------------------------------------
[05/06 22:21:42   1431s] | Num insts resized                 |     446  |      14    |
[05/06 22:21:42   1431s] | Num insts undone                  |      85  |       1    |
[05/06 22:21:42   1431s] | Num insts Downsized               |     446  |      14    |
[05/06 22:21:42   1431s] | Num insts Samesized               |       0  |       0    |
[05/06 22:21:42   1431s] | Num insts Upsized                 |       0  |       0    |
[05/06 22:21:42   1431s] | Num multiple commits+uncommits    |      12  |       -    |
[05/06 22:21:42   1431s] --------------------------------------------------------------
[05/06 22:21:42   1431s] 
[05/06 22:21:42   1431s] Number of times islegalLocAvaiable called = 1476 skipped = 0, called in commitmove = 543, skipped in commitmove = 0
[05/06 22:21:42   1431s] End: Core Area Reclaim Optimization (cpu = 0:00:25.5) (real = 0:00:25.0) **
[05/06 22:21:42   1431s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:21:42   1431s] *** AreaOpt #3 [finish] (TnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:25.5/0:00:25.5 (1.0), totSession cpu/real = 0:23:51.6/0:34:13.5 (0.7), mem = 2430.5M
[05/06 22:21:42   1431s] 
[05/06 22:21:42   1431s] =============================================================================================
[05/06 22:21:42   1431s]  Step TAT Report : AreaOpt #3 / TnsOpt #1 / place_opt_design #1                 21.16-s078_1
[05/06 22:21:42   1431s] =============================================================================================
[05/06 22:21:42   1431s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:21:42   1431s] ---------------------------------------------------------------------------------------------
[05/06 22:21:42   1431s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:21:42   1431s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:21:42   1431s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:21:42   1431s] [ OptimizationStep       ]      1   0:00:00.4  (   1.5 % )     0:00:25.2 /  0:00:25.2    1.0
[05/06 22:21:42   1431s] [ OptSingleIteration     ]      4   0:00:00.2  (   1.0 % )     0:00:24.8 /  0:00:24.8    1.0
[05/06 22:21:42   1431s] [ OptGetWeight           ]    448   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[05/06 22:21:42   1431s] [ OptEval                ]    448   0:00:10.9  (  42.9 % )     0:00:10.9 /  0:00:11.0    1.0
[05/06 22:21:42   1431s] [ OptCommit              ]    448   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:21:42   1431s] [ PostCommitDelayUpdate  ]    488   0:00:00.3  (   1.0 % )     0:00:09.1 /  0:00:09.1    1.0
[05/06 22:21:42   1431s] [ IncrDelayCalc          ]    595   0:00:08.9  (  34.8 % )     0:00:08.9 /  0:00:08.9    1.0
[05/06 22:21:42   1431s] [ IncrTimingUpdate       ]    168   0:00:04.3  (  16.9 % )     0:00:04.3 /  0:00:04.3    1.0
[05/06 22:21:42   1431s] [ MISC                   ]          0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:21:42   1431s] ---------------------------------------------------------------------------------------------
[05/06 22:21:42   1431s]  AreaOpt #3 TOTAL                   0:00:25.5  ( 100.0 % )     0:00:25.5 /  0:00:25.5    1.0
[05/06 22:21:42   1431s] ---------------------------------------------------------------------------------------------
[05/06 22:21:42   1431s] 
[05/06 22:21:42   1431s] End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2430.45M, totSessionCpu=0:23:52).
[05/06 22:21:42   1431s] Placement Snapshot: Density distribution:
[05/06 22:21:42   1431s] [1.00 -  +++]: 1 (0.32%)
[05/06 22:21:42   1431s] [0.95 - 1.00]: 7 (2.22%)
[05/06 22:21:42   1431s] [0.90 - 0.95]: 12 (3.81%)
[05/06 22:21:42   1431s] [0.85 - 0.90]: 21 (6.67%)
[05/06 22:21:42   1431s] [0.80 - 0.85]: 35 (11.11%)
[05/06 22:21:42   1431s] [0.75 - 0.80]: 41 (13.02%)
[05/06 22:21:42   1431s] [0.70 - 0.75]: 27 (8.57%)
[05/06 22:21:42   1431s] [0.65 - 0.70]: 18 (5.71%)
[05/06 22:21:42   1431s] [0.60 - 0.65]: 21 (6.67%)
[05/06 22:21:42   1431s] [0.55 - 0.60]: 18 (5.71%)
[05/06 22:21:42   1431s] [0.50 - 0.55]: 15 (4.76%)
[05/06 22:21:42   1431s] [0.45 - 0.50]: 18 (5.71%)
[05/06 22:21:42   1431s] [0.40 - 0.45]: 14 (4.44%)
[05/06 22:21:42   1431s] [0.35 - 0.40]: 15 (4.76%)
[05/06 22:21:42   1431s] [0.30 - 0.35]: 7 (2.22%)
[05/06 22:21:42   1431s] [0.25 - 0.30]: 7 (2.22%)
[05/06 22:21:42   1431s] [0.20 - 0.25]: 13 (4.13%)
[05/06 22:21:42   1431s] [0.15 - 0.20]: 11 (3.49%)
[05/06 22:21:42   1431s] [0.10 - 0.15]: 9 (2.86%)
[05/06 22:21:42   1431s] [0.05 - 0.10]: 4 (1.27%)
[05/06 22:21:42   1431s] [0.00 - 0.05]: 1 (0.32%)
[05/06 22:21:42   1431s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.13976.1
[05/06 22:21:42   1431s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.13976.1
[05/06 22:21:42   1431s] ** GigaOpt Optimizer WNS Slack -2.408 TNS Slack -281.144 Density 44.65
[05/06 22:21:42   1431s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.146|   0.000|
|reg2cgate |-0.359|  -4.075|
|reg2reg   |-2.408|-277.069|
|HEPG      |-2.408|-281.144|
|All Paths |-2.408|-281.144|
+----------+------+--------+

[05/06 22:21:42   1431s] 
[05/06 22:21:42   1431s] *** Finish pre-CTS Setup Fixing (cpu=0:02:11 real=0:02:10 mem=2430.5M) ***
[05/06 22:21:42   1431s] 
[05/06 22:21:42   1431s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.13976.1
[05/06 22:21:43   1431s] Total-nets :: 15682, Stn-nets :: 1143, ratio :: 7.28861 %, Total-len 792917, Stn-len 78522.2
[05/06 22:21:43   1431s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2411.4M, EPOCH TIME: 1715048503.015331
[05/06 22:21:43   1431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15216).
[05/06 22:21:43   1431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:43   1431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:43   1431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:43   1431s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.089, MEM:2348.4M, EPOCH TIME: 1715048503.103902
[05/06 22:21:43   1431s] TotalInstCnt at PhyDesignMc Destruction: 15216
[05/06 22:21:43   1431s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.9
[05/06 22:21:43   1431s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:02:13.3/0:02:13.4 (1.0), totSession cpu/real = 0:23:51.8/0:34:13.8 (0.7), mem = 2348.4M
[05/06 22:21:43   1431s] 
[05/06 22:21:43   1431s] =============================================================================================
[05/06 22:21:43   1431s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.16-s078_1
[05/06 22:21:43   1431s] =============================================================================================
[05/06 22:21:43   1431s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:21:43   1431s] ---------------------------------------------------------------------------------------------
[05/06 22:21:43   1431s] [ AreaOpt                ]      1   0:00:25.5  (  19.1 % )     0:00:25.5 /  0:00:25.5    1.0
[05/06 22:21:43   1431s] [ SlackTraversorInit     ]      4   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/06 22:21:43   1431s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.8 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:21:43   1431s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:21:43   1431s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:21:43   1431s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 22:21:43   1431s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 22:21:43   1431s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:21:43   1431s] [ TransformInit          ]      1   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 22:21:43   1431s] [ OptimizationStep       ]      1   0:00:00.2  (   0.1 % )     0:01:40.6 /  0:01:40.5    1.0
[05/06 22:21:43   1431s] [ OptSingleIteration     ]    251   0:00:00.6  (   0.4 % )     0:01:37.4 /  0:01:37.3    1.0
[05/06 22:21:43   1431s] [ OptGetWeight           ]    251   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.1    1.0
[05/06 22:21:43   1431s] [ OptEval                ]    251   0:01:02.8  (  47.1 % )     0:01:02.8 /  0:01:02.7    1.0
[05/06 22:21:43   1431s] [ OptCommit              ]    251   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.4    0.8
[05/06 22:21:43   1431s] [ PostCommitDelayUpdate  ]    251   0:00:00.3  (   0.3 % )     0:00:13.5 /  0:00:13.6    1.0
[05/06 22:21:43   1431s] [ IncrDelayCalc          ]    789   0:00:13.2  (   9.9 % )     0:00:13.2 /  0:00:13.2    1.0
[05/06 22:21:43   1431s] [ SetupOptGetWorkingSet  ]    531   0:00:02.1  (   1.6 % )     0:00:02.1 /  0:00:02.2    1.0
[05/06 22:21:43   1431s] [ SetupOptGetActiveNode  ]    531   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[05/06 22:21:43   1431s] [ SetupOptSlackGraph     ]    251   0:00:02.2  (   1.7 % )     0:00:02.2 /  0:00:02.3    1.0
[05/06 22:21:43   1431s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:21:43   1431s] [ TimingUpdate           ]      2   0:00:03.0  (   2.3 % )     0:00:03.0 /  0:00:03.0    1.0
[05/06 22:21:43   1431s] [ IncrTimingUpdate       ]    211   0:00:17.6  (  13.2 % )     0:00:17.6 /  0:00:17.6    1.0
[05/06 22:21:43   1431s] [ MISC                   ]          0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:00.9    1.0
[05/06 22:21:43   1431s] ---------------------------------------------------------------------------------------------
[05/06 22:21:43   1431s]  TnsOpt #1 TOTAL                    0:02:13.4  ( 100.0 % )     0:02:13.4 /  0:02:13.3    1.0
[05/06 22:21:43   1431s] ---------------------------------------------------------------------------------------------
[05/06 22:21:43   1431s] 
[05/06 22:21:43   1431s] End: GigaOpt Optimization in TNS mode
[05/06 22:21:43   1432s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2348.4M, EPOCH TIME: 1715048503.813601
[05/06 22:21:43   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:43   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:43   1432s] 
[05/06 22:21:43   1432s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:21:43   1432s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.067, MEM:2348.4M, EPOCH TIME: 1715048503.880409
[05/06 22:21:43   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:43   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:43   1432s] **INFO: Flow update: Design is easy to close.
[05/06 22:21:43   1432s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:23:52.6/0:34:14.6 (0.7), mem = 2348.4M
[05/06 22:21:43   1432s] 
[05/06 22:21:43   1432s] *** Start incrementalPlace ***
[05/06 22:21:43   1432s] User Input Parameters:
[05/06 22:21:43   1432s] - Congestion Driven    : On
[05/06 22:21:43   1432s] - Timing Driven        : On
[05/06 22:21:43   1432s] - Area-Violation Based : On
[05/06 22:21:43   1432s] - Start Rollback Level : -5
[05/06 22:21:43   1432s] - Legalized            : On
[05/06 22:21:43   1432s] - Window Based         : Off
[05/06 22:21:43   1432s] - eDen incr mode       : Off
[05/06 22:21:43   1432s] - Small incr mode      : Off
[05/06 22:21:43   1432s] 
[05/06 22:21:43   1432s] no activity file in design. spp won't run.
[05/06 22:21:44   1432s] No Views given, use default active views for adaptive view pruning
[05/06 22:21:44   1432s] SKP will enable view:
[05/06 22:21:44   1432s]   typical
[05/06 22:21:44   1432s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2348.4M, EPOCH TIME: 1715048504.282772
[05/06 22:21:44   1432s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.022, MEM:2348.4M, EPOCH TIME: 1715048504.304941
[05/06 22:21:44   1432s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2348.4M, EPOCH TIME: 1715048504.305127
[05/06 22:21:44   1432s] Starting Early Global Route congestion estimation: mem = 2348.4M
[05/06 22:21:44   1432s] (I)      ==================== Layers =====================
[05/06 22:21:44   1432s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:44   1432s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:21:44   1432s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:44   1432s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:21:44   1432s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:21:44   1432s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:21:44   1432s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:21:44   1432s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:21:44   1432s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:21:44   1432s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:21:44   1432s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:21:44   1432s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:44   1432s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:21:44   1432s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:21:44   1432s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:21:44   1432s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:44   1432s] (I)      Started Import and model ( Curr Mem: 2348.38 MB )
[05/06 22:21:44   1432s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:21:44   1432s] (I)      == Non-default Options ==
[05/06 22:21:44   1432s] (I)      Maximum routing layer                              : 3
[05/06 22:21:44   1432s] (I)      Number of threads                                  : 1
[05/06 22:21:44   1432s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:21:44   1432s] (I)      Method to set GCell size                           : row
[05/06 22:21:44   1432s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:21:44   1432s] (I)      Use row-based GCell size
[05/06 22:21:44   1432s] (I)      Use row-based GCell align
[05/06 22:21:44   1432s] (I)      layer 0 area = 89000
[05/06 22:21:44   1432s] (I)      layer 1 area = 120000
[05/06 22:21:44   1432s] (I)      layer 2 area = 120000
[05/06 22:21:44   1432s] (I)      GCell unit size   : 3600
[05/06 22:21:44   1432s] (I)      GCell multiplier  : 1
[05/06 22:21:44   1432s] (I)      GCell row height  : 3600
[05/06 22:21:44   1432s] (I)      Actual row height : 3600
[05/06 22:21:44   1432s] (I)      GCell align ref   : 8400 8400
[05/06 22:21:44   1432s] [NR-eGR] Track table information for default rule: 
[05/06 22:21:44   1432s] [NR-eGR] M1 has single uniform track structure
[05/06 22:21:44   1432s] [NR-eGR] M2 has single uniform track structure
[05/06 22:21:44   1432s] [NR-eGR] M3 has single uniform track structure
[05/06 22:21:44   1432s] [NR-eGR] MQ has single uniform track structure
[05/06 22:21:44   1432s] [NR-eGR] MG has single uniform track structure
[05/06 22:21:44   1432s] [NR-eGR] LY has single uniform track structure
[05/06 22:21:44   1432s] [NR-eGR] E1 has single uniform track structure
[05/06 22:21:44   1432s] [NR-eGR] MA has single uniform track structure
[05/06 22:21:44   1432s] (I)      ============== Default via ===============
[05/06 22:21:44   1432s] (I)      +---+------------------+-----------------+
[05/06 22:21:44   1432s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:21:44   1432s] (I)      +---+------------------+-----------------+
[05/06 22:21:44   1432s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:21:44   1432s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:21:44   1432s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:21:44   1432s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:21:44   1432s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:21:44   1432s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:21:44   1432s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:21:44   1432s] (I)      +---+------------------+-----------------+
[05/06 22:21:44   1432s] [NR-eGR] Read 76335 PG shapes
[05/06 22:21:44   1432s] [NR-eGR] Read 0 clock shapes
[05/06 22:21:44   1432s] [NR-eGR] Read 0 other shapes
[05/06 22:21:44   1432s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:21:44   1432s] [NR-eGR] #Instance Blockages : 0
[05/06 22:21:44   1432s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:21:44   1432s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:21:44   1432s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:21:44   1432s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:21:44   1432s] [NR-eGR] #Other Blockages    : 0
[05/06 22:21:44   1432s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:21:44   1432s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:21:44   1432s] [NR-eGR] Read 15682 nets ( ignored 0 )
[05/06 22:21:44   1432s] (I)      early_global_route_priority property id does not exist.
[05/06 22:21:44   1432s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:21:44   1432s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:21:44   1433s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:21:44   1433s] (I)      Number of ignored nets                =      0
[05/06 22:21:44   1433s] (I)      Number of connected nets              =      0
[05/06 22:21:44   1433s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:21:44   1433s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:21:44   1433s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:21:44   1433s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:21:44   1433s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:21:44   1433s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:21:44   1433s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:21:44   1433s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:21:44   1433s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:21:44   1433s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:21:44   1433s] (I)      Ndr track 0 does not exist
[05/06 22:21:44   1433s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:21:44   1433s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:21:44   1433s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:21:44   1433s] (I)      Site width          :   400  (dbu)
[05/06 22:21:44   1433s] (I)      Row height          :  3600  (dbu)
[05/06 22:21:44   1433s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:21:44   1433s] (I)      GCell width         :  3600  (dbu)
[05/06 22:21:44   1433s] (I)      GCell height        :  3600  (dbu)
[05/06 22:21:44   1433s] (I)      Grid                :   210   155     3
[05/06 22:21:44   1433s] (I)      Layer numbers       :     1     2     3
[05/06 22:21:44   1433s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:21:44   1433s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:21:44   1433s] (I)      Default wire width  :   160   200   200
[05/06 22:21:44   1433s] (I)      Default wire space  :   160   200   200
[05/06 22:21:44   1433s] (I)      Default wire pitch  :   320   400   400
[05/06 22:21:44   1433s] (I)      Default pitch size  :   320   400   400
[05/06 22:21:44   1433s] (I)      First track coord   :   200   200   200
[05/06 22:21:44   1433s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:21:44   1433s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:21:44   1433s] (I)      Num of masks        :     1     1     1
[05/06 22:21:44   1433s] (I)      Num of trim masks   :     0     0     0
[05/06 22:21:44   1433s] (I)      --------------------------------------------------------
[05/06 22:21:44   1433s] 
[05/06 22:21:44   1433s] [NR-eGR] ============ Routing rule table ============
[05/06 22:21:44   1433s] [NR-eGR] Rule id: 0  Nets: 15682
[05/06 22:21:44   1433s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:21:44   1433s] (I)                    Layer    2    3 
[05/06 22:21:44   1433s] (I)                    Pitch  400  400 
[05/06 22:21:44   1433s] (I)             #Used tracks    1    1 
[05/06 22:21:44   1433s] (I)       #Fully used tracks    1    1 
[05/06 22:21:44   1433s] [NR-eGR] ========================================
[05/06 22:21:44   1433s] [NR-eGR] 
[05/06 22:21:44   1433s] (I)      =============== Blocked Tracks ===============
[05/06 22:21:44   1433s] (I)      +-------+---------+----------+---------------+
[05/06 22:21:44   1433s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:21:44   1433s] (I)      +-------+---------+----------+---------------+
[05/06 22:21:44   1433s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:21:44   1433s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:21:44   1433s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:21:44   1433s] (I)      +-------+---------+----------+---------------+
[05/06 22:21:44   1433s] (I)      Finished Import and model ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2356.34 MB )
[05/06 22:21:44   1433s] (I)      Reset routing kernel
[05/06 22:21:44   1433s] (I)      Started Global Routing ( Curr Mem: 2356.34 MB )
[05/06 22:21:44   1433s] (I)      totalPins=50280  totalGlobalPin=47899 (95.26%)
[05/06 22:21:44   1433s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:21:44   1433s] [NR-eGR] Layer group 1: route 15682 net(s) in layer range [2, 3]
[05/06 22:21:44   1433s] (I)      
[05/06 22:21:44   1433s] (I)      ============  Phase 1a Route ============
[05/06 22:21:44   1433s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:21:44   1433s] (I)      Usage: 209827 = (98989 H, 110838 V) = (43.50% H, 57.08% V) = (3.564e+05um H, 3.990e+05um V)
[05/06 22:21:44   1433s] (I)      
[05/06 22:21:44   1433s] (I)      ============  Phase 1b Route ============
[05/06 22:21:44   1433s] (I)      Usage: 210457 = (99265 H, 111192 V) = (43.62% H, 57.26% V) = (3.574e+05um H, 4.003e+05um V)
[05/06 22:21:44   1433s] (I)      Overflow of layer group 1: 0.78% H + 13.00% V. EstWL: 7.576452e+05um
[05/06 22:21:44   1433s] (I)      Congestion metric : 0.78%H 13.00%V, 13.77%HV
[05/06 22:21:44   1433s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:21:44   1433s] (I)      
[05/06 22:21:44   1433s] (I)      ============  Phase 1c Route ============
[05/06 22:21:44   1433s] (I)      Level2 Grid: 42 x 31
[05/06 22:21:44   1433s] (I)      Usage: 210466 = (99273 H, 111193 V) = (43.62% H, 57.26% V) = (3.574e+05um H, 4.003e+05um V)
[05/06 22:21:44   1433s] (I)      
[05/06 22:21:44   1433s] (I)      ============  Phase 1d Route ============
[05/06 22:21:45   1433s] (I)      Usage: 211445 = (99915 H, 111530 V) = (43.91% H, 57.44% V) = (3.597e+05um H, 4.015e+05um V)
[05/06 22:21:45   1433s] (I)      
[05/06 22:21:45   1433s] (I)      ============  Phase 1e Route ============
[05/06 22:21:45   1433s] (I)      Usage: 211445 = (99915 H, 111530 V) = (43.91% H, 57.44% V) = (3.597e+05um H, 4.015e+05um V)
[05/06 22:21:45   1433s] [NR-eGR] Early Global Route overflow of layer group 1: 0.98% H + 11.34% V. EstWL: 7.612020e+05um
[05/06 22:21:45   1433s] (I)      
[05/06 22:21:45   1433s] (I)      ============  Phase 1l Route ============
[05/06 22:21:45   1433s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:21:45   1433s] (I)      Layer  2:     203429    129823      4346           0      291060    ( 0.00%) 
[05/06 22:21:45   1433s] (I)      Layer  3:     238570     99847       255           0      291555    ( 0.00%) 
[05/06 22:21:45   1433s] (I)      Total:        441999    229670      4601           0      582615    ( 0.00%) 
[05/06 22:21:45   1433s] (I)      
[05/06 22:21:45   1433s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:21:45   1433s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/06 22:21:45   1433s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:21:45   1433s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[05/06 22:21:45   1433s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:21:45   1433s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:21:45   1433s] [NR-eGR]      M2 ( 2)      2862( 8.85%)        33( 0.10%)         1( 0.00%)   ( 8.95%) 
[05/06 22:21:45   1433s] [NR-eGR]      M3 ( 3)       204( 0.63%)         0( 0.00%)         0( 0.00%)   ( 0.63%) 
[05/06 22:21:45   1433s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:21:45   1433s] [NR-eGR]        Total      3066( 4.74%)        33( 0.05%)         1( 0.00%)   ( 4.79%) 
[05/06 22:21:45   1433s] [NR-eGR] 
[05/06 22:21:45   1433s] (I)      Finished Global Routing ( CPU: 0.84 sec, Real: 0.88 sec, Curr Mem: 2359.34 MB )
[05/06 22:21:45   1433s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:21:45   1433s] [NR-eGR] Overflow after Early Global Route 0.63% H + 8.90% V
[05/06 22:21:45   1433s] Early Global Route congestion estimation runtime: 1.16 seconds, mem = 2359.3M
[05/06 22:21:45   1433s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.120, REAL:1.158, MEM:2359.3M, EPOCH TIME: 1715048505.463422
[05/06 22:21:45   1433s] OPERPROF: Starting HotSpotCal at level 1, MEM:2359.3M, EPOCH TIME: 1715048505.463483
[05/06 22:21:45   1433s] [hotspot] +------------+---------------+---------------+
[05/06 22:21:45   1433s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:21:45   1433s] [hotspot] +------------+---------------+---------------+
[05/06 22:21:45   1433s] [hotspot] | normalized |          8.44 |         88.89 |
[05/06 22:21:45   1433s] [hotspot] +------------+---------------+---------------+
[05/06 22:21:45   1433s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.44, normalized total congestion hotspot area = 88.89 (area is in unit of 4 std-cell row bins)
[05/06 22:21:45   1433s] [hotspot] max/total 8.44/88.89, big hotspot (>10) total 12.22
[05/06 22:21:45   1433s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:21:45   1433s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:21:45   1433s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:21:45   1433s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:21:45   1433s] [hotspot] |  1  |   174.00   418.80   231.60   476.40 |        9.33   |
[05/06 22:21:45   1433s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:21:45   1433s] [hotspot] |  2  |   260.40   274.80   289.20   346.80 |        7.33   |
[05/06 22:21:45   1433s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:21:45   1433s] [hotspot] |  3  |   577.20   174.00   606.00   217.20 |        5.11   |
[05/06 22:21:45   1433s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:21:45   1433s] [hotspot] |  4  |    73.20   447.60   116.40   476.40 |        5.11   |
[05/06 22:21:45   1433s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:21:45   1433s] [hotspot] |  5  |   649.20   145.20   692.40   174.00 |        4.22   |
[05/06 22:21:45   1433s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:21:45   1433s] Top 5 hotspots total area: 31.11
[05/06 22:21:45   1433s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:2359.3M, EPOCH TIME: 1715048505.476359
[05/06 22:21:45   1433s] 
[05/06 22:21:45   1433s] === incrementalPlace Internal Loop 1 ===
[05/06 22:21:45   1433s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/06 22:21:45   1433s] OPERPROF: Starting IPInitSPData at level 1, MEM:2359.3M, EPOCH TIME: 1715048505.477267
[05/06 22:21:45   1433s] Processing tracks to init pin-track alignment.
[05/06 22:21:45   1433s] z: 2, totalTracks: 1
[05/06 22:21:45   1433s] z: 4, totalTracks: 1
[05/06 22:21:45   1433s] z: 6, totalTracks: 1
[05/06 22:21:45   1433s] z: 8, totalTracks: 1
[05/06 22:21:45   1433s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:21:45   1433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2359.3M, EPOCH TIME: 1715048505.515903
[05/06 22:21:45   1433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:45   1433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:21:45   1433s] 
[05/06 22:21:45   1433s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:21:45   1433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2359.3M, EPOCH TIME: 1715048505.569541
[05/06 22:21:45   1433s] OPERPROF:   Starting post-place ADS at level 2, MEM:2359.3M, EPOCH TIME: 1715048505.569701
[05/06 22:21:45   1434s] ADSU 0.446 -> 0.446. site 276750.000 -> 276750.000. GS 28.800
[05/06 22:21:45   1434s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.100, REAL:0.104, MEM:2359.3M, EPOCH TIME: 1715048505.673754
[05/06 22:21:45   1434s] OPERPROF:   Starting spMPad at level 2, MEM:2355.3M, EPOCH TIME: 1715048505.675662
[05/06 22:21:45   1434s] OPERPROF:     Starting spContextMPad at level 3, MEM:2355.3M, EPOCH TIME: 1715048505.678599
[05/06 22:21:45   1434s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2355.3M, EPOCH TIME: 1715048505.678752
[05/06 22:21:45   1434s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.027, MEM:2355.3M, EPOCH TIME: 1715048505.702337
[05/06 22:21:45   1434s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2355.3M, EPOCH TIME: 1715048505.725676
[05/06 22:21:45   1434s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.010, REAL:0.006, MEM:2355.3M, EPOCH TIME: 1715048505.731709
[05/06 22:21:45   1434s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2355.3M, EPOCH TIME: 1715048505.737336
[05/06 22:21:45   1434s] no activity file in design. spp won't run.
[05/06 22:21:45   1434s] [spp] 0
[05/06 22:21:45   1434s] [adp] 0:1:1:3
[05/06 22:21:45   1434s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.018, MEM:2355.3M, EPOCH TIME: 1715048505.755004
[05/06 22:21:45   1434s] SP #FI/SF FL/PI 0/0 15216/0
[05/06 22:21:45   1434s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.290, REAL:0.287, MEM:2355.3M, EPOCH TIME: 1715048505.763851
[05/06 22:21:45   1434s] PP off. flexM 0
[05/06 22:21:45   1434s] OPERPROF: Starting CDPad at level 1, MEM:2355.3M, EPOCH TIME: 1715048505.800659
[05/06 22:21:45   1434s] 3DP is on.
[05/06 22:21:45   1434s] 3DP (1, 3) DPT Adjust 1. 0.809, 0.795, delta 0.013. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/06 22:21:46   1434s] CDPadU 0.796 -> 0.901. R=0.446, N=15216, GS=3.600
[05/06 22:21:46   1434s] OPERPROF: Finished CDPad at level 1, CPU:0.360, REAL:0.355, MEM:2358.4M, EPOCH TIME: 1715048506.155244
[05/06 22:21:46   1434s] OPERPROF: Starting InitSKP at level 1, MEM:2358.4M, EPOCH TIME: 1715048506.155466
[05/06 22:21:46   1434s] no activity file in design. spp won't run.
[05/06 22:21:47   1436s] no activity file in design. spp won't run.
[05/06 22:21:49   1438s] *** Finished SKP initialization (cpu=0:00:03.7, real=0:00:03.0)***
[05/06 22:21:49   1438s] OPERPROF: Finished InitSKP at level 1, CPU:3.740, REAL:3.743, MEM:2368.9M, EPOCH TIME: 1715048509.898579
[05/06 22:21:49   1438s] NP #FI/FS/SF FL/PI: 0/0/0 15216/0
[05/06 22:21:50   1438s] no activity file in design. spp won't run.
[05/06 22:21:50   1438s] 
[05/06 22:21:50   1438s] AB Est...
[05/06 22:21:50   1438s] OPERPROF: Starting npPlace at level 1, MEM:2373.8M, EPOCH TIME: 1715048510.030664
[05/06 22:21:50   1438s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.110, MEM:2381.5M, EPOCH TIME: 1715048510.140480
[05/06 22:21:50   1438s] Iteration  4: Skipped, with CDP Off
[05/06 22:21:50   1438s] 
[05/06 22:21:50   1438s] AB Est...
[05/06 22:21:50   1438s] OPERPROF: Starting npPlace at level 1, MEM:2381.5M, EPOCH TIME: 1715048510.211862
[05/06 22:21:50   1438s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.101, MEM:2381.5M, EPOCH TIME: 1715048510.313104
[05/06 22:21:50   1438s] Iteration  5: Skipped, with CDP Off
[05/06 22:21:50   1438s] OPERPROF: Starting npPlace at level 1, MEM:2381.5M, EPOCH TIME: 1715048510.516187
[05/06 22:21:50   1439s] Starting Early Global Route supply map. mem = 2403.8M
[05/06 22:21:50   1439s] (I)      ==================== Layers =====================
[05/06 22:21:50   1439s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:50   1439s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:21:50   1439s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:50   1439s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:21:50   1439s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:21:50   1439s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:21:50   1439s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:21:50   1439s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:21:50   1439s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:21:50   1439s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:21:50   1439s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:21:50   1439s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:50   1439s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:21:50   1439s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:21:50   1439s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:21:50   1439s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:21:50   1439s] Finished Early Global Route supply map. mem = 2403.8M
[05/06 22:22:31   1479s] Iteration  6: Total net bbox = 7.054e+05 (3.44e+05 3.62e+05)
[05/06 22:22:31   1479s]               Est.  stn bbox = 7.520e+05 (3.64e+05 3.88e+05)
[05/06 22:22:31   1479s]               cpu = 0:00:40.7 real = 0:00:41.0 mem = 2425.0M
[05/06 22:22:31   1479s] OPERPROF: Finished npPlace at level 1, CPU:40.770, REAL:40.710, MEM:2425.0M, EPOCH TIME: 1715048551.226457
[05/06 22:22:31   1479s] no activity file in design. spp won't run.
[05/06 22:22:31   1479s] NP #FI/FS/SF FL/PI: 0/0/0 15216/0
[05/06 22:22:31   1479s] no activity file in design. spp won't run.
[05/06 22:22:31   1480s] OPERPROF: Starting npPlace at level 1, MEM:2409.0M, EPOCH TIME: 1715048551.579036
[05/06 22:23:19   1528s] Iteration  7: Total net bbox = 7.194e+05 (3.54e+05 3.66e+05)
[05/06 22:23:19   1528s]               Est.  stn bbox = 7.674e+05 (3.75e+05 3.92e+05)
[05/06 22:23:19   1528s]               cpu = 0:00:48.2 real = 0:00:48.0 mem = 2395.0M
[05/06 22:23:19   1528s] OPERPROF: Finished npPlace at level 1, CPU:48.220, REAL:48.180, MEM:2395.0M, EPOCH TIME: 1715048599.759028
[05/06 22:23:19   1528s] Legalizing MH Cells... 0 / 0 (level 5)
[05/06 22:23:19   1528s] No instances found in the vector
[05/06 22:23:19   1528s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2395.0M, DRC: 0)
[05/06 22:23:19   1528s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:23:19   1528s] no activity file in design. spp won't run.
[05/06 22:23:19   1528s] NP #FI/FS/SF FL/PI: 0/0/0 15216/0
[05/06 22:23:19   1528s] no activity file in design. spp won't run.
[05/06 22:23:20   1528s] OPERPROF: Starting npPlace at level 1, MEM:2395.0M, EPOCH TIME: 1715048600.112235
[05/06 22:24:12   1581s] Iteration  8: Total net bbox = 7.202e+05 (3.56e+05 3.64e+05)
[05/06 22:24:12   1581s]               Est.  stn bbox = 7.682e+05 (3.78e+05 3.91e+05)
[05/06 22:24:12   1581s]               cpu = 0:00:52.4 real = 0:00:52.0 mem = 2389.0M
[05/06 22:24:12   1581s] OPERPROF: Finished npPlace at level 1, CPU:52.450, REAL:52.374, MEM:2389.0M, EPOCH TIME: 1715048652.486006
[05/06 22:24:12   1581s] Legalizing MH Cells... 0 / 0 (level 6)
[05/06 22:24:12   1581s] No instances found in the vector
[05/06 22:24:12   1581s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2389.0M, DRC: 0)
[05/06 22:24:12   1581s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:24:12   1581s] no activity file in design. spp won't run.
[05/06 22:24:12   1581s] NP #FI/FS/SF FL/PI: 0/0/0 15216/0
[05/06 22:24:12   1581s] no activity file in design. spp won't run.
[05/06 22:24:12   1581s] OPERPROF: Starting npPlace at level 1, MEM:2389.0M, EPOCH TIME: 1715048652.837297
[05/06 22:25:03   1632s] Iteration  9: Total net bbox = 7.329e+05 (3.62e+05 3.71e+05)
[05/06 22:25:03   1632s]               Est.  stn bbox = 7.812e+05 (3.84e+05 3.97e+05)
[05/06 22:25:03   1632s]               cpu = 0:00:51.1 real = 0:00:51.0 mem = 2401.2M
[05/06 22:25:03   1632s] OPERPROF: Finished npPlace at level 1, CPU:51.110, REAL:51.039, MEM:2401.2M, EPOCH TIME: 1715048703.876660
[05/06 22:25:03   1632s] Legalizing MH Cells... 0 / 0 (level 7)
[05/06 22:25:03   1632s] No instances found in the vector
[05/06 22:25:03   1632s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2401.2M, DRC: 0)
[05/06 22:25:03   1632s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:25:03   1632s] no activity file in design. spp won't run.
[05/06 22:25:03   1632s] NP #FI/FS/SF FL/PI: 0/0/0 15216/0
[05/06 22:25:04   1632s] no activity file in design. spp won't run.
[05/06 22:25:04   1632s] OPERPROF: Starting npPlace at level 1, MEM:2401.2M, EPOCH TIME: 1715048704.235409
[05/06 22:25:04   1632s] GP RA stats: MHOnly 0 nrInst 15216 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 22:25:31   1660s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2418.5M, EPOCH TIME: 1715048731.879554
[05/06 22:25:31   1660s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2418.5M, EPOCH TIME: 1715048731.879745
[05/06 22:25:31   1660s] Iteration 10: Total net bbox = 7.212e+05 (3.50e+05 3.72e+05)
[05/06 22:25:31   1660s]               Est.  stn bbox = 7.680e+05 (3.70e+05 3.98e+05)
[05/06 22:25:31   1660s]               cpu = 0:00:27.7 real = 0:00:27.0 mem = 2418.5M
[05/06 22:25:31   1660s] OPERPROF: Finished npPlace at level 1, CPU:27.710, REAL:27.662, MEM:2418.5M, EPOCH TIME: 1715048731.897679
[05/06 22:25:31   1660s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 22:25:31   1660s] No instances found in the vector
[05/06 22:25:31   1660s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2402.5M, DRC: 0)
[05/06 22:25:31   1660s] 0 (out of 0) MH cells were successfully legalized.
[05/06 22:25:31   1660s] Move report: Timing Driven Placement moves 15216 insts, mean move: 19.60 um, max move: 313.11 um 
[05/06 22:25:31   1660s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/FE_OFC5166_imd_val_q_ex_46): (574.40, 526.80) --> (585.11, 224.40)
[05/06 22:25:31   1660s] no activity file in design. spp won't run.
[05/06 22:25:31   1660s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2402.5M, EPOCH TIME: 1715048731.997167
[05/06 22:25:31   1660s] Saved padding area to DB
[05/06 22:25:32   1660s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2402.5M, EPOCH TIME: 1715048732.002182
[05/06 22:25:32   1660s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.011, MEM:2402.5M, EPOCH TIME: 1715048732.012688
[05/06 22:25:32   1660s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2402.5M, EPOCH TIME: 1715048732.022410
[05/06 22:25:32   1660s] *Info(CAP): clkGateAware moves 31 insts, mean move: 22.68 um, max move: 94.26 um
[05/06 22:25:32   1660s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate): (406.77, 94.80) --> (488.84, 107.00)
[05/06 22:25:32   1660s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.017, MEM:2402.5M, EPOCH TIME: 1715048732.039386
[05/06 22:25:32   1660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:32   1660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:32   1660s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2402.5M, EPOCH TIME: 1715048732.048348
[05/06 22:25:32   1660s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2402.5M, EPOCH TIME: 1715048732.048600
[05/06 22:25:32   1660s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.055, MEM:2402.5M, EPOCH TIME: 1715048732.052032
[05/06 22:25:32   1660s] 
[05/06 22:25:32   1660s] Finished Incremental Placement (cpu=0:03:47, real=0:03:47, mem=2402.5M)
[05/06 22:25:32   1660s] CongRepair sets shifter mode to gplace
[05/06 22:25:32   1660s] TDRefine: refinePlace mode is spiral
[05/06 22:25:32   1660s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2402.5M, EPOCH TIME: 1715048732.055130
[05/06 22:25:32   1660s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2402.5M, EPOCH TIME: 1715048732.055262
[05/06 22:25:32   1660s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2402.5M, EPOCH TIME: 1715048732.055343
[05/06 22:25:32   1660s] Processing tracks to init pin-track alignment.
[05/06 22:25:32   1660s] z: 2, totalTracks: 1
[05/06 22:25:32   1660s] z: 4, totalTracks: 1
[05/06 22:25:32   1660s] z: 6, totalTracks: 1
[05/06 22:25:32   1660s] z: 8, totalTracks: 1
[05/06 22:25:32   1660s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:25:32   1660s] All LLGs are deleted
[05/06 22:25:32   1660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:32   1660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:32   1660s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2402.5M, EPOCH TIME: 1715048732.083642
[05/06 22:25:32   1660s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2402.5M, EPOCH TIME: 1715048732.083922
[05/06 22:25:32   1660s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2402.5M, EPOCH TIME: 1715048732.094645
[05/06 22:25:32   1660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:32   1660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:32   1660s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2402.5M, EPOCH TIME: 1715048732.096950
[05/06 22:25:32   1660s] Max number of tech site patterns supported in site array is 256.
[05/06 22:25:32   1660s] Core basic site is IBM13SITE
[05/06 22:25:32   1660s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2402.5M, EPOCH TIME: 1715048732.129863
[05/06 22:25:32   1660s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:25:32   1660s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:25:32   1660s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.023, MEM:2402.5M, EPOCH TIME: 1715048732.153355
[05/06 22:25:32   1660s] Fast DP-INIT is on for default
[05/06 22:25:32   1660s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:25:32   1660s] Atter site array init, number of instance map data is 0.
[05/06 22:25:32   1660s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.072, MEM:2402.5M, EPOCH TIME: 1715048732.168975
[05/06 22:25:32   1660s] 
[05/06 22:25:32   1660s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:32   1660s] OPERPROF:         Starting CMU at level 5, MEM:2402.5M, EPOCH TIME: 1715048732.179330
[05/06 22:25:32   1660s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.005, MEM:2402.5M, EPOCH TIME: 1715048732.184305
[05/06 22:25:32   1660s] 
[05/06 22:25:32   1660s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:25:32   1660s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.097, MEM:2402.5M, EPOCH TIME: 1715048732.191882
[05/06 22:25:32   1660s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2402.5M, EPOCH TIME: 1715048732.192035
[05/06 22:25:32   1660s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2402.5M, EPOCH TIME: 1715048732.192283
[05/06 22:25:32   1660s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2402.5MB).
[05/06 22:25:32   1660s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.150, REAL:0.146, MEM:2402.5M, EPOCH TIME: 1715048732.201256
[05/06 22:25:32   1660s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.150, REAL:0.146, MEM:2402.5M, EPOCH TIME: 1715048732.201312
[05/06 22:25:32   1660s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.5
[05/06 22:25:32   1660s] OPERPROF:   Starting RefinePlace at level 2, MEM:2402.5M, EPOCH TIME: 1715048732.201367
[05/06 22:25:32   1660s] *** Starting refinePlace (0:27:41 mem=2402.5M) ***
[05/06 22:25:32   1660s] Total net bbox length = 7.320e+05 (3.572e+05 3.748e+05) (ext = 4.192e+04)
[05/06 22:25:32   1660s] 
[05/06 22:25:32   1660s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:32   1660s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:25:32   1660s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:32   1660s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:32   1660s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2402.5M, EPOCH TIME: 1715048732.279090
[05/06 22:25:32   1660s] Starting refinePlace ...
[05/06 22:25:32   1660s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:32   1661s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:32   1661s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2402.5M, EPOCH TIME: 1715048732.378645
[05/06 22:25:32   1661s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:25:32   1661s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2402.5M, EPOCH TIME: 1715048732.378796
[05/06 22:25:32   1661s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2402.5M, EPOCH TIME: 1715048732.379119
[05/06 22:25:32   1661s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2402.5M, EPOCH TIME: 1715048732.379180
[05/06 22:25:32   1661s] DDP markSite nrRow 150 nrJob 150
[05/06 22:25:32   1661s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.003, MEM:2402.5M, EPOCH TIME: 1715048732.382264
[05/06 22:25:32   1661s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.004, MEM:2402.5M, EPOCH TIME: 1715048732.382416
[05/06 22:25:32   1661s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 22:25:32   1661s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2402.5M, EPOCH TIME: 1715048732.416689
[05/06 22:25:32   1661s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2402.5M, EPOCH TIME: 1715048732.416830
[05/06 22:25:32   1661s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.008, MEM:2402.5M, EPOCH TIME: 1715048732.425106
[05/06 22:25:32   1661s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:25:32   1661s]  ** Cut row section real time 0:00:00.0.
[05/06 22:25:32   1661s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.009, MEM:2402.5M, EPOCH TIME: 1715048732.425351
[05/06 22:25:32   1661s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 22:25:32   1661s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=2402.5MB) @(0:27:41 - 0:27:42).
[05/06 22:25:32   1661s] Move report: preRPlace moves 15216 insts, mean move: 0.34 um, max move: 6.03 um 
[05/06 22:25:32   1661s] 	Max move on inst (u_ibex_core/cs_registers_i/u_mstack_csr/clk_gate_rdata_q_reg/main_gate): (319.48, 134.14) --> (316.80, 130.80)
[05/06 22:25:32   1661s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X2TS
[05/06 22:25:32   1661s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 22:25:32   1661s] Placement tweakage begins.
[05/06 22:25:33   1661s] wire length = 7.830e+05
[05/06 22:25:34   1662s] wire length = 7.620e+05
[05/06 22:25:34   1662s] Placement tweakage ends.
[05/06 22:25:34   1662s] Move report: tweak moves 2014 insts, mean move: 4.05 um, max move: 24.00 um 
[05/06 22:25:34   1662s] 	Max move on inst (u_ibex_core/if_stage_i/FE_OFC5369_n124): (390.80, 282.00) --> (366.80, 282.00)
[05/06 22:25:34   1662s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:02.0, mem=2408.6MB) @(0:27:42 - 0:27:43).
[05/06 22:25:34   1662s] 
[05/06 22:25:34   1662s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:25:35   1664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:25:35   1664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:25:35   1664s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:25:35   1664s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[05/06 22:25:35   1664s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:25:35   1664s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=2376.6MB) @(0:27:43 - 0:27:44).
[05/06 22:25:35   1664s] Move report: Detail placement moves 15216 insts, mean move: 0.78 um, max move: 24.15 um 
[05/06 22:25:35   1664s] 	Max move on inst (u_ibex_core/if_stage_i/FE_OFC5369_n124): (390.93, 282.01) --> (366.80, 282.00)
[05/06 22:25:35   1664s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2376.6MB
[05/06 22:25:35   1664s] Statistics of distance of Instance movement in refine placement:
[05/06 22:25:35   1664s]   maximum (X+Y) =        24.15 um
[05/06 22:25:35   1664s]   inst (u_ibex_core/if_stage_i/FE_OFC5369_n124) with max move: (390.933, 282.014) -> (366.8, 282)
[05/06 22:25:35   1664s]   mean    (X+Y) =         0.78 um
[05/06 22:25:35   1664s] Summary Report:
[05/06 22:25:35   1664s] Instances move: 15216 (out of 15216 movable)
[05/06 22:25:35   1664s] Instances flipped: 0
[05/06 22:25:35   1664s] Mean displacement: 0.78 um
[05/06 22:25:35   1664s] Max displacement: 24.15 um (Instance: u_ibex_core/if_stage_i/FE_OFC5369_n124) (390.933, 282.014) -> (366.8, 282)
[05/06 22:25:35   1664s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 22:25:35   1664s] Total instances moved : 15216
[05/06 22:25:35   1664s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.510, REAL:3.509, MEM:2376.6M, EPOCH TIME: 1715048735.788331
[05/06 22:25:35   1664s] Total net bbox length = 7.169e+05 (3.417e+05 3.752e+05) (ext = 4.173e+04)
[05/06 22:25:35   1664s] Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 2376.6MB
[05/06 22:25:35   1664s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:03.0, mem=2376.6MB) @(0:27:41 - 0:27:44).
[05/06 22:25:35   1664s] *** Finished refinePlace (0:27:45 mem=2376.6M) ***
[05/06 22:25:35   1664s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.5
[05/06 22:25:35   1664s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.600, REAL:3.603, MEM:2376.6M, EPOCH TIME: 1715048735.804184
[05/06 22:25:35   1664s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2376.6M, EPOCH TIME: 1715048735.804250
[05/06 22:25:35   1664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15216).
[05/06 22:25:35   1664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:35   1664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:35   1664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:35   1664s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.086, MEM:2350.6M, EPOCH TIME: 1715048735.889784
[05/06 22:25:35   1664s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.830, REAL:3.835, MEM:2350.6M, EPOCH TIME: 1715048735.889959
[05/06 22:25:35   1664s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2350.6M, EPOCH TIME: 1715048735.890669
[05/06 22:25:35   1664s] Starting Early Global Route congestion estimation: mem = 2350.6M
[05/06 22:25:35   1664s] (I)      ==================== Layers =====================
[05/06 22:25:35   1664s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:25:35   1664s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:25:35   1664s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:25:35   1664s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:25:35   1664s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:25:35   1664s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:25:35   1664s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:25:35   1664s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:25:35   1664s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:25:35   1664s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:25:35   1664s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:25:35   1664s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:25:35   1664s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:25:35   1664s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:25:35   1664s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:25:35   1664s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:25:35   1664s] (I)      Started Import and model ( Curr Mem: 2350.62 MB )
[05/06 22:25:35   1664s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:36   1664s] (I)      == Non-default Options ==
[05/06 22:25:36   1664s] (I)      Maximum routing layer                              : 3
[05/06 22:25:36   1664s] (I)      Number of threads                                  : 1
[05/06 22:25:36   1664s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:25:36   1664s] (I)      Method to set GCell size                           : row
[05/06 22:25:36   1664s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:25:36   1664s] (I)      Use row-based GCell size
[05/06 22:25:36   1664s] (I)      Use row-based GCell align
[05/06 22:25:36   1664s] (I)      layer 0 area = 89000
[05/06 22:25:36   1664s] (I)      layer 1 area = 120000
[05/06 22:25:36   1664s] (I)      layer 2 area = 120000
[05/06 22:25:36   1664s] (I)      GCell unit size   : 3600
[05/06 22:25:36   1664s] (I)      GCell multiplier  : 1
[05/06 22:25:36   1664s] (I)      GCell row height  : 3600
[05/06 22:25:36   1664s] (I)      Actual row height : 3600
[05/06 22:25:36   1664s] (I)      GCell align ref   : 8400 8400
[05/06 22:25:36   1664s] [NR-eGR] Track table information for default rule: 
[05/06 22:25:36   1664s] [NR-eGR] M1 has single uniform track structure
[05/06 22:25:36   1664s] [NR-eGR] M2 has single uniform track structure
[05/06 22:25:36   1664s] [NR-eGR] M3 has single uniform track structure
[05/06 22:25:36   1664s] [NR-eGR] MQ has single uniform track structure
[05/06 22:25:36   1664s] [NR-eGR] MG has single uniform track structure
[05/06 22:25:36   1664s] [NR-eGR] LY has single uniform track structure
[05/06 22:25:36   1664s] [NR-eGR] E1 has single uniform track structure
[05/06 22:25:36   1664s] [NR-eGR] MA has single uniform track structure
[05/06 22:25:36   1664s] (I)      ============== Default via ===============
[05/06 22:25:36   1664s] (I)      +---+------------------+-----------------+
[05/06 22:25:36   1664s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:25:36   1664s] (I)      +---+------------------+-----------------+
[05/06 22:25:36   1664s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:25:36   1664s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:25:36   1664s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:25:36   1664s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:25:36   1664s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:25:36   1664s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:25:36   1664s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:25:36   1664s] (I)      +---+------------------+-----------------+
[05/06 22:25:36   1664s] [NR-eGR] Read 76335 PG shapes
[05/06 22:25:36   1664s] [NR-eGR] Read 0 clock shapes
[05/06 22:25:36   1664s] [NR-eGR] Read 0 other shapes
[05/06 22:25:36   1664s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:25:36   1664s] [NR-eGR] #Instance Blockages : 0
[05/06 22:25:36   1664s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:25:36   1664s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:25:36   1664s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:25:36   1664s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:25:36   1664s] [NR-eGR] #Other Blockages    : 0
[05/06 22:25:36   1664s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:25:36   1664s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:25:36   1664s] [NR-eGR] Read 15682 nets ( ignored 0 )
[05/06 22:25:36   1664s] (I)      early_global_route_priority property id does not exist.
[05/06 22:25:36   1664s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:25:36   1664s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:25:36   1664s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:25:36   1664s] (I)      Number of ignored nets                =      0
[05/06 22:25:36   1664s] (I)      Number of connected nets              =      0
[05/06 22:25:36   1664s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:25:36   1664s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:25:36   1664s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:25:36   1664s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:25:36   1664s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:25:36   1664s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:25:36   1664s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:25:36   1664s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:25:36   1664s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:25:36   1664s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:25:36   1664s] (I)      Ndr track 0 does not exist
[05/06 22:25:36   1664s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:25:36   1664s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:25:36   1664s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:25:36   1664s] (I)      Site width          :   400  (dbu)
[05/06 22:25:36   1664s] (I)      Row height          :  3600  (dbu)
[05/06 22:25:36   1664s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:25:36   1664s] (I)      GCell width         :  3600  (dbu)
[05/06 22:25:36   1664s] (I)      GCell height        :  3600  (dbu)
[05/06 22:25:36   1664s] (I)      Grid                :   210   155     3
[05/06 22:25:36   1664s] (I)      Layer numbers       :     1     2     3
[05/06 22:25:36   1664s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:25:36   1664s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:25:36   1664s] (I)      Default wire width  :   160   200   200
[05/06 22:25:36   1664s] (I)      Default wire space  :   160   200   200
[05/06 22:25:36   1664s] (I)      Default wire pitch  :   320   400   400
[05/06 22:25:36   1664s] (I)      Default pitch size  :   320   400   400
[05/06 22:25:36   1664s] (I)      First track coord   :   200   200   200
[05/06 22:25:36   1664s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:25:36   1664s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:25:36   1664s] (I)      Num of masks        :     1     1     1
[05/06 22:25:36   1664s] (I)      Num of trim masks   :     0     0     0
[05/06 22:25:36   1664s] (I)      --------------------------------------------------------
[05/06 22:25:36   1664s] 
[05/06 22:25:36   1664s] [NR-eGR] ============ Routing rule table ============
[05/06 22:25:36   1664s] [NR-eGR] Rule id: 0  Nets: 15682
[05/06 22:25:36   1664s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:25:36   1664s] (I)                    Layer    2    3 
[05/06 22:25:36   1664s] (I)                    Pitch  400  400 
[05/06 22:25:36   1664s] (I)             #Used tracks    1    1 
[05/06 22:25:36   1664s] (I)       #Fully used tracks    1    1 
[05/06 22:25:36   1664s] [NR-eGR] ========================================
[05/06 22:25:36   1664s] [NR-eGR] 
[05/06 22:25:36   1664s] (I)      =============== Blocked Tracks ===============
[05/06 22:25:36   1664s] (I)      +-------+---------+----------+---------------+
[05/06 22:25:36   1664s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:25:36   1664s] (I)      +-------+---------+----------+---------------+
[05/06 22:25:36   1664s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:25:36   1664s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:25:36   1664s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:25:36   1664s] (I)      +-------+---------+----------+---------------+
[05/06 22:25:36   1664s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2354.74 MB )
[05/06 22:25:36   1664s] (I)      Reset routing kernel
[05/06 22:25:36   1664s] (I)      Started Global Routing ( Curr Mem: 2354.74 MB )
[05/06 22:25:36   1664s] (I)      totalPins=50280  totalGlobalPin=48668 (96.79%)
[05/06 22:25:36   1664s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:25:36   1664s] [NR-eGR] Layer group 1: route 15682 net(s) in layer range [2, 3]
[05/06 22:25:36   1664s] (I)      
[05/06 22:25:36   1664s] (I)      ============  Phase 1a Route ============
[05/06 22:25:36   1665s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:25:36   1665s] (I)      Usage: 206754 = (98871 H, 107883 V) = (43.45% H, 55.56% V) = (3.559e+05um H, 3.884e+05um V)
[05/06 22:25:36   1665s] (I)      
[05/06 22:25:36   1665s] (I)      ============  Phase 1b Route ============
[05/06 22:25:36   1665s] (I)      Usage: 207263 = (99118 H, 108145 V) = (43.55% H, 55.69% V) = (3.568e+05um H, 3.893e+05um V)
[05/06 22:25:36   1665s] (I)      Overflow of layer group 1: 0.62% H + 9.52% V. EstWL: 7.461468e+05um
[05/06 22:25:36   1665s] (I)      Congestion metric : 0.62%H 9.52%V, 10.14%HV
[05/06 22:25:36   1665s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:25:36   1665s] (I)      
[05/06 22:25:36   1665s] (I)      ============  Phase 1c Route ============
[05/06 22:25:36   1665s] (I)      Level2 Grid: 42 x 31
[05/06 22:25:36   1665s] (I)      Usage: 207268 = (99123 H, 108145 V) = (43.56% H, 55.69% V) = (3.568e+05um H, 3.893e+05um V)
[05/06 22:25:36   1665s] (I)      
[05/06 22:25:36   1665s] (I)      ============  Phase 1d Route ============
[05/06 22:25:36   1665s] (I)      Usage: 208142 = (99693 H, 108449 V) = (43.81% H, 55.85% V) = (3.589e+05um H, 3.904e+05um V)
[05/06 22:25:36   1665s] (I)      
[05/06 22:25:36   1665s] (I)      ============  Phase 1e Route ============
[05/06 22:25:36   1665s] (I)      Usage: 208142 = (99693 H, 108449 V) = (43.81% H, 55.85% V) = (3.589e+05um H, 3.904e+05um V)
[05/06 22:25:36   1665s] [NR-eGR] Early Global Route overflow of layer group 1: 0.84% H + 8.23% V. EstWL: 7.493112e+05um
[05/06 22:25:36   1665s] (I)      
[05/06 22:25:36   1665s] (I)      ============  Phase 1l Route ============
[05/06 22:25:36   1665s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:25:36   1665s] (I)      Layer  2:     203429    126742      2978           0      291060    ( 0.00%) 
[05/06 22:25:36   1665s] (I)      Layer  3:     238570     99628       234           0      291555    ( 0.00%) 
[05/06 22:25:36   1665s] (I)      Total:        441999    226370      3212           0      582615    ( 0.00%) 
[05/06 22:25:36   1665s] (I)      
[05/06 22:25:36   1665s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:25:36   1665s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/06 22:25:36   1665s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:25:36   1665s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/06 22:25:36   1665s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:25:36   1665s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:25:36   1665s] [NR-eGR]      M2 ( 2)      2037( 6.30%)       141( 0.44%)         3( 0.01%)   ( 6.74%) 
[05/06 22:25:36   1665s] [NR-eGR]      M3 ( 3)       158( 0.49%)        13( 0.04%)         0( 0.00%)   ( 0.53%) 
[05/06 22:25:36   1665s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:25:36   1665s] [NR-eGR]        Total      2195( 3.39%)       154( 0.24%)         3( 0.00%)   ( 3.63%) 
[05/06 22:25:36   1665s] [NR-eGR] 
[05/06 22:25:36   1665s] (I)      Finished Global Routing ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 2368.75 MB )
[05/06 22:25:36   1665s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:25:36   1665s] [NR-eGR] Overflow after Early Global Route 0.53% H + 6.70% V
[05/06 22:25:36   1665s] Early Global Route congestion estimation runtime: 1.04 seconds, mem = 2368.7M
[05/06 22:25:36   1665s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.040, REAL:1.038, MEM:2368.7M, EPOCH TIME: 1715048736.928375
[05/06 22:25:36   1665s] OPERPROF: Starting HotSpotCal at level 1, MEM:2368.7M, EPOCH TIME: 1715048736.928434
[05/06 22:25:36   1665s] [hotspot] +------------+---------------+---------------+
[05/06 22:25:36   1665s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:25:36   1665s] [hotspot] +------------+---------------+---------------+
[05/06 22:25:36   1665s] [hotspot] | normalized |          1.33 |         27.11 |
[05/06 22:25:36   1665s] [hotspot] +------------+---------------+---------------+
[05/06 22:25:36   1665s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 27.11 (area is in unit of 4 std-cell row bins)
[05/06 22:25:36   1665s] [hotspot] max/total 1.33/27.11, big hotspot (>10) total 0.00
[05/06 22:25:36   1665s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:25:36   1665s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:25:36   1665s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:25:36   1665s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:25:36   1665s] [hotspot] |  1  |    73.20    15.60   102.00    44.40 |        0.89   |
[05/06 22:25:36   1665s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:25:36   1665s] [hotspot] |  2  |   116.40    15.60   145.20    44.40 |        0.89   |
[05/06 22:25:36   1665s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:25:36   1665s] [hotspot] |  3  |   375.60   188.40   404.40   217.20 |        0.89   |
[05/06 22:25:36   1665s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:25:36   1665s] [hotspot] |  4  |   274.80   246.00   303.60   274.80 |        0.89   |
[05/06 22:25:36   1665s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:25:36   1665s] [hotspot] |  5  |   346.80   303.60   375.60   332.40 |        0.89   |
[05/06 22:25:36   1665s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:25:36   1665s] Top 5 hotspots total area: 4.44
[05/06 22:25:36   1665s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.013, MEM:2384.8M, EPOCH TIME: 1715048736.941497
[05/06 22:25:36   1665s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2384.8M, EPOCH TIME: 1715048736.947051
[05/06 22:25:36   1665s] Starting Early Global Route wiring: mem = 2384.8M
[05/06 22:25:36   1665s] (I)      ============= Track Assignment ============
[05/06 22:25:37   1665s] (I)      Started Track Assignment (1T) ( Curr Mem: 2384.75 MB )
[05/06 22:25:37   1665s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/06 22:25:37   1665s] (I)      Run Multi-thread track assignment
[05/06 22:25:37   1665s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2384.75 MB )
[05/06 22:25:37   1665s] (I)      Started Export ( Curr Mem: 2384.75 MB )
[05/06 22:25:37   1666s] [NR-eGR]             Length (um)    Vias 
[05/06 22:25:37   1666s] [NR-eGR] --------------------------------
[05/06 22:25:37   1666s] [NR-eGR]  M1  (1H)             0   49872 
[05/06 22:25:37   1666s] [NR-eGR]  M2  (2V)        404556   90264 
[05/06 22:25:37   1666s] [NR-eGR]  M3  (3H)        380340       0 
[05/06 22:25:37   1666s] [NR-eGR]  MQ  (4V)             0       0 
[05/06 22:25:37   1666s] [NR-eGR]  MG  (5H)             0       0 
[05/06 22:25:37   1666s] [NR-eGR]  LY  (6V)             0       0 
[05/06 22:25:37   1666s] [NR-eGR]  E1  (7H)             0       0 
[05/06 22:25:37   1666s] [NR-eGR]  MA  (8V)             0       0 
[05/06 22:25:37   1666s] [NR-eGR] --------------------------------
[05/06 22:25:37   1666s] [NR-eGR]      Total       784897  140136 
[05/06 22:25:37   1666s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:25:37   1666s] [NR-eGR] Total half perimeter of net bounding box: 716902um
[05/06 22:25:37   1666s] [NR-eGR] Total length: 784897um, number of vias: 140136
[05/06 22:25:37   1666s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:25:37   1666s] [NR-eGR] Total eGR-routed clock nets wire length: 32317um, number of vias: 6926
[05/06 22:25:37   1666s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:25:37   1666s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2384.75 MB )
[05/06 22:25:37   1666s] Early Global Route wiring runtime: 0.57 seconds, mem = 2384.8M
[05/06 22:25:37   1666s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.570, REAL:0.566, MEM:2384.8M, EPOCH TIME: 1715048737.512857
[05/06 22:25:37   1666s] 0 delay mode for cte disabled.
[05/06 22:25:37   1666s] SKP cleared!
[05/06 22:25:37   1666s] 
[05/06 22:25:37   1666s] *** Finished incrementalPlace (cpu=0:03:54, real=0:03:54)***
[05/06 22:25:37   1666s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2384.8M, EPOCH TIME: 1715048737.552055
[05/06 22:25:37   1666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:37   1666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:37   1666s] All LLGs are deleted
[05/06 22:25:37   1666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:37   1666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:37   1666s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2384.8M, EPOCH TIME: 1715048737.552235
[05/06 22:25:37   1666s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2384.8M, EPOCH TIME: 1715048737.552309
[05/06 22:25:37   1666s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:2344.8M, EPOCH TIME: 1715048737.559343
[05/06 22:25:37   1666s] Start to check current routing status for nets...
[05/06 22:25:37   1666s] All nets are already routed correctly.
[05/06 22:25:37   1666s] End to check current routing status for nets (mem=2344.8M)
[05/06 22:25:37   1666s] Extraction called for design 'ibex_top' of instances=15216 and nets=17966 using extraction engine 'preRoute' .
[05/06 22:25:37   1666s] PreRoute RC Extraction called for design ibex_top.
[05/06 22:25:37   1666s] RC Extraction called in multi-corner(1) mode.
[05/06 22:25:37   1666s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:25:37   1666s] Type 'man IMPEXT-6197' for more detail.
[05/06 22:25:37   1666s] RCMode: PreRoute
[05/06 22:25:37   1666s]       RC Corner Indexes            0   
[05/06 22:25:37   1666s] Capacitance Scaling Factor   : 1.00000 
[05/06 22:25:37   1666s] Resistance Scaling Factor    : 1.00000 
[05/06 22:25:37   1666s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 22:25:37   1666s] Clock Res. Scaling Factor    : 1.00000 
[05/06 22:25:37   1666s] Shrink Factor                : 1.00000
[05/06 22:25:37   1666s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/06 22:25:37   1666s] 
[05/06 22:25:37   1666s] Trim Metal Layers:
[05/06 22:25:37   1666s] LayerId::1 widthSet size::1
[05/06 22:25:37   1666s] LayerId::2 widthSet size::1
[05/06 22:25:37   1666s] LayerId::3 widthSet size::1
[05/06 22:25:37   1666s] LayerId::4 widthSet size::1
[05/06 22:25:37   1666s] LayerId::5 widthSet size::1
[05/06 22:25:37   1666s] LayerId::6 widthSet size::1
[05/06 22:25:37   1666s] LayerId::7 widthSet size::1
[05/06 22:25:37   1666s] LayerId::8 widthSet size::1
[05/06 22:25:37   1666s] Updating RC grid for preRoute extraction ...
[05/06 22:25:37   1666s] eee: pegSigSF::1.070000
[05/06 22:25:37   1666s] Initializing multi-corner resistance tables ...
[05/06 22:25:37   1666s] eee: l::1 avDens::0.105146 usedTrk::3179.624635 availTrk::30240.000000 sigTrk::3179.624635
[05/06 22:25:37   1666s] eee: l::2 avDens::0.379248 usedTrk::11468.467036 availTrk::30240.000000 sigTrk::11468.467036
[05/06 22:25:37   1666s] eee: l::3 avDens::0.361283 usedTrk::10925.199480 availTrk::30240.000000 sigTrk::10925.199480
[05/06 22:25:37   1666s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:25:37   1666s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:25:37   1666s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:25:37   1666s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:25:37   1666s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:25:37   1666s] {RT typical_rc 0 3 3 0}
[05/06 22:25:37   1666s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:25:37   1666s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2344.750M)
[05/06 22:25:38   1667s] Compute RC Scale Done ...
[05/06 22:25:38   1667s] **INFO : Setting latch borrow mode to budget during optimization
[05/06 22:25:38   1667s] **optDesign ... cpu = 0:20:21, real = 0:20:21, mem = 1735.7M, totSessionCpu=0:27:47 **
[05/06 22:25:38   1667s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:25:38   1667s] #################################################################################
[05/06 22:25:38   1667s] # Design Stage: PreRoute
[05/06 22:25:38   1667s] # Design Name: ibex_top
[05/06 22:25:38   1667s] # Design Mode: 130nm
[05/06 22:25:38   1667s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:25:38   1667s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:25:38   1667s] # Signoff Settings: SI Off 
[05/06 22:25:38   1667s] #################################################################################
[05/06 22:25:39   1668s] Calculate delays in Single mode...
[05/06 22:25:39   1668s] Topological Sorting (REAL = 0:00:00.0, MEM = 2350.4M, InitMEM = 2350.4M)
[05/06 22:25:39   1668s] Start delay calculation (fullDC) (1 T). (MEM=2350.36)
[05/06 22:25:40   1668s] End AAE Lib Interpolated Model. (MEM=2350.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:25:43   1672s] Total number of fetched objects 17408
[05/06 22:25:43   1672s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:25:43   1672s] End delay calculation. (MEM=2374.05 CPU=0:00:03.1 REAL=0:00:03.0)
[05/06 22:25:43   1672s] End delay calculation (fullDC). (MEM=2374.05 CPU=0:00:03.8 REAL=0:00:04.0)
[05/06 22:25:43   1672s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 2374.0M) ***
[05/06 22:25:45   1673s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:04:01.2/0:04:01.2 (1.0), totSession cpu/real = 0:27:53.8/0:38:15.8 (0.7), mem = 2374.0M
[05/06 22:25:45   1673s] 
[05/06 22:25:45   1673s] =============================================================================================
[05/06 22:25:45   1673s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         21.16-s078_1
[05/06 22:25:45   1673s] =============================================================================================
[05/06 22:25:45   1673s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:25:45   1673s] ---------------------------------------------------------------------------------------------
[05/06 22:25:45   1673s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:25:45   1673s] [ ExtractRC              ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:25:45   1673s] [ TimingUpdate           ]      4   0:00:02.5  (   1.0 % )     0:00:02.5 /  0:00:02.5    1.0
[05/06 22:25:45   1673s] [ FullDelayCalc          ]      1   0:00:04.8  (   2.0 % )     0:00:04.8 /  0:00:04.8    1.0
[05/06 22:25:45   1673s] [ MISC                   ]          0:03:53.7  (  96.9 % )     0:03:53.7 /  0:03:53.7    1.0
[05/06 22:25:45   1673s] ---------------------------------------------------------------------------------------------
[05/06 22:25:45   1673s]  IncrReplace #2 TOTAL               0:04:01.2  ( 100.0 % )     0:04:01.2 /  0:04:01.2    1.0
[05/06 22:25:45   1673s] ---------------------------------------------------------------------------------------------
[05/06 22:25:45   1673s] 
[05/06 22:25:45   1674s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:25:45   1674s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:25:45   1674s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:25:45   1674s] Deleting Lib Analyzer.
[05/06 22:25:45   1674s] Begin: GigaOpt DRV Optimization
[05/06 22:25:45   1674s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[05/06 22:25:45   1674s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:27:54.2/0:38:16.2 (0.7), mem = 2374.0M
[05/06 22:25:45   1674s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:25:45   1674s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:25:45   1674s] Type 'man IMPECO-560' for more detail.
[05/06 22:25:45   1674s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:25:45   1674s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:25:45   1674s] *Info: 10 ununiquified hinsts
[05/06 22:25:45   1674s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:25:45   1674s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:25:45   1674s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.10
[05/06 22:25:45   1674s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:25:45   1674s] ### Creating PhyDesignMc. totSessionCpu=0:27:54 mem=2374.0M
[05/06 22:25:45   1674s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:25:45   1674s] OPERPROF: Starting DPlace-Init at level 1, MEM:2374.0M, EPOCH TIME: 1715048745.585137
[05/06 22:25:45   1674s] Processing tracks to init pin-track alignment.
[05/06 22:25:45   1674s] z: 2, totalTracks: 1
[05/06 22:25:45   1674s] z: 4, totalTracks: 1
[05/06 22:25:45   1674s] z: 6, totalTracks: 1
[05/06 22:25:45   1674s] z: 8, totalTracks: 1
[05/06 22:25:45   1674s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:25:45   1674s] All LLGs are deleted
[05/06 22:25:45   1674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:45   1674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:45   1674s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2374.0M, EPOCH TIME: 1715048745.612404
[05/06 22:25:45   1674s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2374.0M, EPOCH TIME: 1715048745.612668
[05/06 22:25:45   1674s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2374.0M, EPOCH TIME: 1715048745.623363
[05/06 22:25:45   1674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:45   1674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:45   1674s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2374.0M, EPOCH TIME: 1715048745.625914
[05/06 22:25:45   1674s] Max number of tech site patterns supported in site array is 256.
[05/06 22:25:45   1674s] Core basic site is IBM13SITE
[05/06 22:25:45   1674s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2374.0M, EPOCH TIME: 1715048745.657793
[05/06 22:25:45   1674s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:25:45   1674s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:25:45   1674s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:2374.0M, EPOCH TIME: 1715048745.679951
[05/06 22:25:45   1674s] Fast DP-INIT is on for default
[05/06 22:25:45   1674s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:25:45   1674s] Atter site array init, number of instance map data is 0.
[05/06 22:25:45   1674s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:2374.0M, EPOCH TIME: 1715048745.695587
[05/06 22:25:45   1674s] 
[05/06 22:25:45   1674s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:45   1674s] OPERPROF:     Starting CMU at level 3, MEM:2374.0M, EPOCH TIME: 1715048745.705952
[05/06 22:25:45   1674s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2374.0M, EPOCH TIME: 1715048745.709870
[05/06 22:25:45   1674s] 
[05/06 22:25:45   1674s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:25:45   1674s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.094, MEM:2374.0M, EPOCH TIME: 1715048745.717414
[05/06 22:25:45   1674s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2374.0M, EPOCH TIME: 1715048745.717557
[05/06 22:25:45   1674s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2390.1M, EPOCH TIME: 1715048745.717995
[05/06 22:25:45   1674s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2390.1MB).
[05/06 22:25:45   1674s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:2390.1M, EPOCH TIME: 1715048745.726956
[05/06 22:25:45   1674s] TotalInstCnt at PhyDesignMc Initialization: 15216
[05/06 22:25:45   1674s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:55 mem=2390.1M
[05/06 22:25:45   1674s] ### Creating RouteCongInterface, started
[05/06 22:25:45   1674s] 
[05/06 22:25:45   1674s] Creating Lib Analyzer ...
[05/06 22:25:46   1674s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:25:46   1674s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:25:46   1674s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:25:46   1674s] 
[05/06 22:25:46   1674s] {RT typical_rc 0 3 3 0}
[05/06 22:25:46   1675s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:56 mem=2390.1M
[05/06 22:25:46   1675s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:56 mem=2390.1M
[05/06 22:25:46   1675s] Creating Lib Analyzer, finished. 
[05/06 22:25:47   1675s] 
[05/06 22:25:47   1675s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/06 22:25:47   1675s] 
[05/06 22:25:47   1675s] #optDebug: {0, 1.000}
[05/06 22:25:47   1675s] ### Creating RouteCongInterface, finished
[05/06 22:25:47   1675s] ### Creating LA Mngr. totSessionCpu=0:27:56 mem=2390.1M
[05/06 22:25:47   1675s] ### Creating LA Mngr, finished. totSessionCpu=0:27:56 mem=2390.1M
[05/06 22:25:47   1676s] [GPS-DRV] Optimizer parameters ============================= 
[05/06 22:25:47   1676s] [GPS-DRV] maxDensity (design): 0.95
[05/06 22:25:47   1676s] [GPS-DRV] maxLocalDensity: 1.2
[05/06 22:25:47   1676s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/06 22:25:47   1676s] [GPS-DRV] All active and enabled setup views
[05/06 22:25:47   1676s] [GPS-DRV]     typical
[05/06 22:25:47   1676s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:25:47   1676s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:25:47   1676s] [GPS-DRV] maxFanoutLoad on
[05/06 22:25:47   1676s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/06 22:25:47   1676s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/06 22:25:47   1676s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/06 22:25:47   1676s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2409.1M, EPOCH TIME: 1715048747.796743
[05/06 22:25:47   1676s] Found 0 hard placement blockage before merging.
[05/06 22:25:47   1676s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2409.1M, EPOCH TIME: 1715048747.798407
[05/06 22:25:48   1676s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:25:48   1676s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/06 22:25:48   1676s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:25:48   1676s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/06 22:25:48   1676s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:25:48   1676s] Info: violation cost 87.065948 (cap = 43.459435, tran = 36.606495, len = 0.000000, fanout load = 7.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:25:48   1676s] |    98|   260|    -0.66|    68|    68|    -0.01|    13|    13|     0|     0|    -2.79|  -672.04|       0|       0|       0| 44.65%|          |         |
[05/06 22:25:50   1679s] Info: violation cost 0.485632 (cap = 0.485632, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:25:50   1679s] |     0|     0|     0.00|     7|     7|    -0.00|     0|     0|     0|     0|    -2.68|  -608.82|     112|       0|      72| 44.85%| 0:00:02.0|  2452.2M|
[05/06 22:25:51   1679s] Info: violation cost 0.271755 (cap = 0.271755, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:25:51   1679s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|    -2.68|  -608.82|       2|       0|       0| 44.86%| 0:00:01.0|  2452.2M|
[05/06 22:25:51   1679s] Info: violation cost 0.271755 (cap = 0.271755, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:25:51   1679s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|    -2.68|  -608.82|       0|       0|       0| 44.86%| 0:00:00.0|  2452.2M|
[05/06 22:25:51   1679s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s] ###############################################################################
[05/06 22:25:51   1679s] #
[05/06 22:25:51   1679s] #  Large fanout net report:  
[05/06 22:25:51   1679s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/06 22:25:51   1679s] #     - current density: 44.86
[05/06 22:25:51   1679s] #
[05/06 22:25:51   1679s] #  List of high fanout nets:
[05/06 22:25:51   1679s] #
[05/06 22:25:51   1679s] ###############################################################################
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s] =======================================================================
[05/06 22:25:51   1679s]                 Reasons for remaining drv violations
[05/06 22:25:51   1679s] =======================================================================
[05/06 22:25:51   1679s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s] MultiBuffering failure reasons
[05/06 22:25:51   1679s] ------------------------------------------------
[05/06 22:25:51   1679s] *info:     5 net(s): Could not be fixed because the gain is not enough.
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s] *** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=2452.2M) ***
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2452.2M, EPOCH TIME: 1715048751.111622
[05/06 22:25:51   1679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15330).
[05/06 22:25:51   1679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:51   1679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:51   1679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:51   1679s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2452.2M, EPOCH TIME: 1715048751.189830
[05/06 22:25:51   1679s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2452.2M, EPOCH TIME: 1715048751.196443
[05/06 22:25:51   1679s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2452.2M, EPOCH TIME: 1715048751.196641
[05/06 22:25:51   1679s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2452.2M, EPOCH TIME: 1715048751.234398
[05/06 22:25:51   1679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:51   1679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:51   1679s] 
[05/06 22:25:51   1679s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:51   1679s] OPERPROF:       Starting CMU at level 4, MEM:2452.2M, EPOCH TIME: 1715048751.285294
[05/06 22:25:51   1679s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:2452.2M, EPOCH TIME: 1715048751.289260
[05/06 22:25:51   1679s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.062, MEM:2452.2M, EPOCH TIME: 1715048751.296820
[05/06 22:25:51   1679s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2452.2M, EPOCH TIME: 1715048751.296968
[05/06 22:25:51   1679s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2452.2M, EPOCH TIME: 1715048751.297227
[05/06 22:25:51   1679s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2452.2M, EPOCH TIME: 1715048751.306058
[05/06 22:25:51   1680s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.002, MEM:2452.2M, EPOCH TIME: 1715048751.307729
[05/06 22:25:51   1680s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.111, MEM:2452.2M, EPOCH TIME: 1715048751.307916
[05/06 22:25:51   1680s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.112, MEM:2452.2M, EPOCH TIME: 1715048751.307964
[05/06 22:25:51   1680s] TDRefine: refinePlace mode is spiral
[05/06 22:25:51   1680s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.6
[05/06 22:25:51   1680s] OPERPROF: Starting RefinePlace at level 1, MEM:2452.2M, EPOCH TIME: 1715048751.308041
[05/06 22:25:51   1680s] *** Starting refinePlace (0:28:00 mem=2452.2M) ***
[05/06 22:25:51   1680s] Total net bbox length = 7.172e+05 (3.418e+05 3.754e+05) (ext = 4.056e+04)
[05/06 22:25:51   1680s] 
[05/06 22:25:51   1680s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:51   1680s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:25:51   1680s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:51   1680s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:51   1680s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2452.2M, EPOCH TIME: 1715048751.371211
[05/06 22:25:51   1680s] Starting refinePlace ...
[05/06 22:25:51   1680s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:51   1680s] One DDP V2 for no tweak run.
[05/06 22:25:51   1680s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:25:51   1680s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2452.2M, EPOCH TIME: 1715048751.471124
[05/06 22:25:51   1680s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:25:51   1680s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2452.2M, EPOCH TIME: 1715048751.471305
[05/06 22:25:51   1680s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2452.2M, EPOCH TIME: 1715048751.471634
[05/06 22:25:51   1680s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2452.2M, EPOCH TIME: 1715048751.471701
[05/06 22:25:51   1680s] DDP markSite nrRow 150 nrJob 150
[05/06 22:25:51   1680s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.003, MEM:2452.2M, EPOCH TIME: 1715048751.474731
[05/06 22:25:51   1680s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.004, MEM:2452.2M, EPOCH TIME: 1715048751.474884
[05/06 22:25:51   1680s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 22:25:51   1680s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2454.3M, EPOCH TIME: 1715048751.512340
[05/06 22:25:51   1680s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2454.3M, EPOCH TIME: 1715048751.512502
[05/06 22:25:51   1680s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.008, MEM:2454.3M, EPOCH TIME: 1715048751.520650
[05/06 22:25:51   1680s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:25:51   1680s]  ** Cut row section real time 0:00:00.0.
[05/06 22:25:51   1680s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.009, MEM:2454.3M, EPOCH TIME: 1715048751.520931
[05/06 22:25:52   1680s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 22:25:52   1680s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2454.3MB) @(0:28:00 - 0:28:01).
[05/06 22:25:52   1680s] Move report: preRPlace moves 167 insts, mean move: 1.13 um, max move: 5.60 um 
[05/06 22:25:52   1680s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6440_instr_rdata_i_13): (86.40, 544.80) --> (88.40, 541.20)
[05/06 22:25:52   1680s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 22:25:52   1680s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 22:25:52   1680s] 
[05/06 22:25:52   1680s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:25:53   1682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:25:53   1682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:25:53   1682s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:25:53   1682s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[05/06 22:25:53   1682s] [CPU] RefinePlace/Commit (cpu=0:00:01.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:25:53   1682s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=2438.3MB) @(0:28:01 - 0:28:02).
[05/06 22:25:53   1682s] Move report: Detail placement moves 167 insts, mean move: 1.13 um, max move: 5.60 um 
[05/06 22:25:53   1682s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6440_instr_rdata_i_13): (86.40, 544.80) --> (88.40, 541.20)
[05/06 22:25:53   1682s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2438.3MB
[05/06 22:25:53   1682s] Statistics of distance of Instance movement in refine placement:
[05/06 22:25:53   1682s]   maximum (X+Y) =         5.60 um
[05/06 22:25:53   1682s]   inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6440_instr_rdata_i_13) with max move: (86.4, 544.8) -> (88.4, 541.2)
[05/06 22:25:53   1682s]   mean    (X+Y) =         1.13 um
[05/06 22:25:53   1682s] Summary Report:
[05/06 22:25:53   1682s] Instances move: 167 (out of 15330 movable)
[05/06 22:25:53   1682s] Instances flipped: 0
[05/06 22:25:53   1682s] Mean displacement: 1.13 um
[05/06 22:25:53   1682s] Max displacement: 5.60 um (Instance: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6440_instr_rdata_i_13) (86.4, 544.8) -> (88.4, 541.2)
[05/06 22:25:53   1682s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 22:25:53   1682s] Total instances moved : 167
[05/06 22:25:53   1682s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.440, REAL:2.440, MEM:2438.3M, EPOCH TIME: 1715048753.811695
[05/06 22:25:53   1682s] Total net bbox length = 7.173e+05 (3.419e+05 3.754e+05) (ext = 4.061e+04)
[05/06 22:25:53   1682s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2438.3MB
[05/06 22:25:53   1682s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2438.3MB) @(0:28:00 - 0:28:03).
[05/06 22:25:53   1682s] *** Finished refinePlace (0:28:03 mem=2438.3M) ***
[05/06 22:25:53   1682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.6
[05/06 22:25:53   1682s] OPERPROF: Finished RefinePlace at level 1, CPU:2.520, REAL:2.520, MEM:2438.3M, EPOCH TIME: 1715048753.827865
[05/06 22:25:53   1682s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2438.3M, EPOCH TIME: 1715048753.927548
[05/06 22:25:53   1682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15330).
[05/06 22:25:53   1682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1682s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.079, MEM:2436.3M, EPOCH TIME: 1715048754.007019
[05/06 22:25:54   1682s] *** maximum move = 5.60 um ***
[05/06 22:25:54   1682s] *** Finished re-routing un-routed nets (2436.3M) ***
[05/06 22:25:54   1682s] OPERPROF: Starting DPlace-Init at level 1, MEM:2436.3M, EPOCH TIME: 1715048754.184075
[05/06 22:25:54   1682s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2436.3M, EPOCH TIME: 1715048754.222852
[05/06 22:25:54   1682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1682s] 
[05/06 22:25:54   1682s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:54   1682s] OPERPROF:     Starting CMU at level 3, MEM:2436.3M, EPOCH TIME: 1715048754.275113
[05/06 22:25:54   1682s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2436.3M, EPOCH TIME: 1715048754.279175
[05/06 22:25:54   1682s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2436.3M, EPOCH TIME: 1715048754.286958
[05/06 22:25:54   1682s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2436.3M, EPOCH TIME: 1715048754.287121
[05/06 22:25:54   1682s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2452.3M, EPOCH TIME: 1715048754.287697
[05/06 22:25:54   1682s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2452.3M, EPOCH TIME: 1715048754.296836
[05/06 22:25:54   1682s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:2452.3M, EPOCH TIME: 1715048754.298556
[05/06 22:25:54   1682s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.115, MEM:2452.3M, EPOCH TIME: 1715048754.298735
[05/06 22:25:54   1683s] 
[05/06 22:25:54   1683s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2452.3M) ***
[05/06 22:25:54   1683s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:25:54   1683s] Total-nets :: 15796, Stn-nets :: 33, ratio :: 0.208914 %, Total-len 784890, Stn-len 539
[05/06 22:25:54   1683s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2433.2M, EPOCH TIME: 1715048754.670442
[05/06 22:25:54   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1683s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:2372.2M, EPOCH TIME: 1715048754.743502
[05/06 22:25:54   1683s] TotalInstCnt at PhyDesignMc Destruction: 15330
[05/06 22:25:54   1683s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.10
[05/06 22:25:54   1683s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:28:03.5/0:38:25.4 (0.7), mem = 2372.2M
[05/06 22:25:54   1683s] 
[05/06 22:25:54   1683s] =============================================================================================
[05/06 22:25:54   1683s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.16-s078_1
[05/06 22:25:54   1683s] =============================================================================================
[05/06 22:25:54   1683s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:25:54   1683s] ---------------------------------------------------------------------------------------------
[05/06 22:25:54   1683s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:25:54   1683s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  11.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:25:54   1683s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:25:54   1683s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:25:54   1683s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:25:54   1683s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:25:54   1683s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:25:54   1683s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:03.1 /  0:00:03.1    1.0
[05/06 22:25:54   1683s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:02.8 /  0:00:02.8    1.0
[05/06 22:25:54   1683s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:25:54   1683s] [ OptEval                ]      5   0:00:01.8  (  18.9 % )     0:00:01.8 /  0:00:01.8    1.0
[05/06 22:25:54   1683s] [ OptCommit              ]      5   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:25:54   1683s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/06 22:25:54   1683s] [ IncrDelayCalc          ]     25   0:00:00.6  (   6.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/06 22:25:54   1683s] [ DrvFindVioNets         ]      4   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:25:54   1683s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.9
[05/06 22:25:54   1683s] [ RefinePlace            ]      1   0:00:03.2  (  34.9 % )     0:00:03.4 /  0:00:03.4    1.0
[05/06 22:25:54   1683s] [ TimingUpdate           ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    1.0
[05/06 22:25:54   1683s] [ IncrTimingUpdate       ]      4   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 22:25:54   1683s] [ MISC                   ]          0:00:01.0  (  10.3 % )     0:00:01.0 /  0:00:00.9    1.0
[05/06 22:25:54   1683s] ---------------------------------------------------------------------------------------------
[05/06 22:25:54   1683s]  DrvOpt #4 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.3    1.0
[05/06 22:25:54   1683s] ---------------------------------------------------------------------------------------------
[05/06 22:25:54   1683s] 
[05/06 22:25:54   1683s] End: GigaOpt DRV Optimization
[05/06 22:25:54   1683s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/06 22:25:54   1683s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2372.2M, EPOCH TIME: 1715048754.787725
[05/06 22:25:54   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1683s] 
[05/06 22:25:54   1683s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:54   1683s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:2372.2M, EPOCH TIME: 1715048754.848257
[05/06 22:25:54   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:54   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:55   1684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:25:55   1684s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:25:55   1684s] 
------------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=2372.2M)
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.676  | -2.676  | -0.504  | -0.459  |
|           TNS (ns):|-608.753 |-601.823 | -6.931  | -0.667  |
|    Violating Paths:|  1051   |  1029   |   22    |    3    |
|          All Paths:|  4088   |  1994   |   89    |  3687   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     70 (70)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:25:55   1684s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2420.4M, EPOCH TIME: 1715048755.592154
[05/06 22:25:55   1684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:55   1684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:55   1684s] 
[05/06 22:25:55   1684s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:55   1684s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:2420.4M, EPOCH TIME: 1715048755.652975
[05/06 22:25:55   1684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:55   1684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:55   1684s] Density: 44.855%
Routing Overflow: 0.53% H and 6.70% V
------------------------------------------------------------------
**optDesign ... cpu = 0:20:39, real = 0:20:38, mem = 1763.9M, totSessionCpu=0:28:04 **
[05/06 22:25:55   1684s] *** Timing NOT met, worst failing slack is -2.676
[05/06 22:25:55   1684s] *** Check timing (0:00:00.0)
[05/06 22:25:55   1684s] Deleting Lib Analyzer.
[05/06 22:25:55   1684s] Begin: GigaOpt Optimization in WNS mode
[05/06 22:25:55   1684s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/06 22:25:55   1684s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:25:55   1684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:25:55   1684s] Type 'man IMPECO-560' for more detail.
[05/06 22:25:55   1684s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:25:55   1684s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:25:55   1684s] *Info: 10 ununiquified hinsts
[05/06 22:25:55   1684s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:25:55   1684s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:25:55   1684s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:28:04.6/0:38:26.5 (0.7), mem = 2372.4M
[05/06 22:25:55   1684s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.11
[05/06 22:25:55   1684s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:25:55   1684s] ### Creating PhyDesignMc. totSessionCpu=0:28:05 mem=2372.4M
[05/06 22:25:55   1684s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:25:55   1684s] OPERPROF: Starting DPlace-Init at level 1, MEM:2372.4M, EPOCH TIME: 1715048755.857385
[05/06 22:25:55   1684s] Processing tracks to init pin-track alignment.
[05/06 22:25:55   1684s] z: 2, totalTracks: 1
[05/06 22:25:55   1684s] z: 4, totalTracks: 1
[05/06 22:25:55   1684s] z: 6, totalTracks: 1
[05/06 22:25:55   1684s] z: 8, totalTracks: 1
[05/06 22:25:55   1684s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:25:55   1684s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2372.4M, EPOCH TIME: 1715048755.897894
[05/06 22:25:55   1684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:55   1684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:25:55   1684s] 
[05/06 22:25:55   1684s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:25:55   1684s] OPERPROF:     Starting CMU at level 3, MEM:2372.4M, EPOCH TIME: 1715048755.951606
[05/06 22:25:55   1684s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2372.4M, EPOCH TIME: 1715048755.955707
[05/06 22:25:55   1684s] 
[05/06 22:25:55   1684s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:25:55   1684s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:2372.4M, EPOCH TIME: 1715048755.963637
[05/06 22:25:55   1684s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2372.4M, EPOCH TIME: 1715048755.963806
[05/06 22:25:55   1684s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2372.4M, EPOCH TIME: 1715048755.964065
[05/06 22:25:55   1684s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2372.4MB).
[05/06 22:25:55   1684s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.116, MEM:2372.4M, EPOCH TIME: 1715048755.973431
[05/06 22:25:56   1684s] TotalInstCnt at PhyDesignMc Initialization: 15330
[05/06 22:25:56   1684s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:05 mem=2372.4M
[05/06 22:25:56   1684s] ### Creating RouteCongInterface, started
[05/06 22:25:56   1684s] 
[05/06 22:25:56   1684s] Creating Lib Analyzer ...
[05/06 22:25:56   1685s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:25:56   1685s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:25:56   1685s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:25:56   1685s] 
[05/06 22:25:56   1685s] {RT typical_rc 0 3 3 0}
[05/06 22:25:57   1685s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:06 mem=2372.4M
[05/06 22:25:57   1685s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:06 mem=2372.4M
[05/06 22:25:57   1685s] Creating Lib Analyzer, finished. 
[05/06 22:25:57   1686s] 
[05/06 22:25:57   1686s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:25:57   1686s] 
[05/06 22:25:57   1686s] #optDebug: {0, 1.000}
[05/06 22:25:57   1686s] ### Creating RouteCongInterface, finished
[05/06 22:25:57   1686s] ### Creating LA Mngr. totSessionCpu=0:28:06 mem=2372.4M
[05/06 22:25:57   1686s] ### Creating LA Mngr, finished. totSessionCpu=0:28:06 mem=2372.4M
[05/06 22:25:58   1686s] *info: 90 clock nets excluded
[05/06 22:25:58   1686s] *info: 1 ideal net excluded from IPO operation.
[05/06 22:25:58   1686s] *info: 1430 no-driver nets excluded.
[05/06 22:25:58   1686s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:25:58   1686s] Type 'man IMPECO-560' for more detail.
[05/06 22:25:58   1686s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:25:58   1686s] Type 'man IMPOPT-3213' for more detail.
[05/06 22:25:58   1686s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:25:58   1686s] Type 'man IMPECO-560' for more detail.
[05/06 22:25:58   1686s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:25:58   1686s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:25:58   1686s] *Info: 10 ununiquified hinsts
[05/06 22:25:58   1687s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.13976.2
[05/06 22:25:58   1687s] PathGroup :  reg2cgate  TargetSlack : 0.0558 
[05/06 22:25:58   1687s] PathGroup :  reg2reg  TargetSlack : 0.0558 
[05/06 22:25:58   1687s] ** GigaOpt Optimizer WNS Slack -2.676 TNS Slack -608.753 Density 44.86
[05/06 22:25:58   1687s] Optimizer WNS Pass 0
[05/06 22:25:58   1687s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.459|  -0.667|
|reg2cgate |-0.504|  -6.930|
|reg2reg   |-2.676|-601.822|
|HEPG      |-2.676|-608.753|
|All Paths |-2.676|-608.753|
+----------+------+--------+

[05/06 22:25:58   1687s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2429.6M, EPOCH TIME: 1715048758.637876
[05/06 22:25:58   1687s] Found 0 hard placement blockage before merging.
[05/06 22:25:58   1687s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2429.6M, EPOCH TIME: 1715048758.639706
[05/06 22:25:59   1688s] Active Path Group: reg2cgate reg2reg  
[05/06 22:25:59   1688s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:25:59   1688s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 22:25:59   1688s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:25:59   1688s] |  -2.676|   -2.676|-608.753| -608.753|   44.86%|   0:00:00.0| 2429.6M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:25:59   1688s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:25:59   1688s] |  -2.543|   -2.543|-581.331| -581.331|   44.86%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:25:59   1688s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:26:00   1689s] |  -2.489|   -2.489|-559.001| -559.001|   44.87%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:00   1689s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:26:01   1689s] |  -2.425|   -2.425|-546.273| -546.273|   44.89%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:01   1689s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:26:01   1690s] |  -2.391|   -2.391|-534.088| -534.088|   44.91%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:01   1690s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:26:02   1691s] |  -2.332|   -2.332|-521.268| -521.268|   44.93%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:02   1691s] |        |         |        |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:26:03   1692s] |  -2.300|   -2.300|-566.071| -566.071|   44.96%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:03   1692s] |        |         |        |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:26:04   1693s] |  -2.291|   -2.291|-565.190| -565.190|   44.98%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:04   1693s] |        |         |        |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:26:04   1693s] |  -2.284|   -2.284|-543.616| -543.616|   44.98%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:04   1693s] |        |         |        |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:26:05   1693s] |  -2.242|   -2.242|-532.316| -532.316|   45.00%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:05   1693s] |        |         |        |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:26:05   1694s] |  -2.204|   -2.204|-521.298| -521.298|   45.01%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:05   1694s] |        |         |        |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:26:06   1695s] |  -2.169|   -2.169|-505.170| -505.170|   45.04%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:06   1695s] |        |         |        |         |         |            |        |          |         | r_q_reg_26_/D                                      |
[05/06 22:26:06   1695s] |  -2.162|   -2.162|-504.846| -504.846|   45.04%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:06   1695s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:07   1695s] |  -2.130|   -2.130|-499.899| -499.899|   45.05%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:07   1695s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:07   1696s] |  -2.091|   -2.091|-494.520| -494.520|   45.07%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:07   1696s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:08   1697s] |  -2.073|   -2.073|-492.957| -492.957|   45.09%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:08   1697s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:09   1697s] |  -2.039|   -2.039|-491.414| -491.414|   45.10%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:09   1697s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:09   1698s] |  -1.997|   -1.997|-485.410| -485.410|   45.11%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:09   1698s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:10   1698s] |  -1.909|   -1.909|-474.791| -474.791|   45.12%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:10   1698s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:13   1701s] |  -1.873|   -1.873|-469.921| -469.921|   45.15%|   0:00:03.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:13   1701s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:13   1702s] |  -1.824|   -1.824|-474.003| -474.003|   45.16%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:13   1702s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:14   1703s] |  -1.791|   -1.791|-477.890| -477.890|   45.19%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:14   1703s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:14   1703s] |  -1.751|   -1.751|-472.727| -472.727|   45.21%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:14   1703s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:15   1704s] |  -1.722|   -1.722|-448.807| -448.807|   45.24%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:15   1704s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:16   1705s] |  -1.719|   -1.719|-446.687| -446.687|   45.27%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:16   1705s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:17   1705s] |  -1.688|   -1.688|-442.133| -442.133|   45.28%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:17   1705s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:17   1706s] |  -1.660|   -1.660|-435.924| -435.924|   45.31%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:17   1706s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:18   1707s] |  -1.644|   -1.644|-434.704| -434.704|   45.35%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:18   1707s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:19   1707s] |  -1.625|   -1.625|-431.934| -431.934|   45.37%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:19   1707s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:20   1709s] |  -1.549|   -1.549|-417.779| -417.779|   45.40%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:20   1709s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:20   1709s] |  -1.454|   -1.454|-407.066| -407.066|   45.40%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:20   1709s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:20   1709s] |  -1.440|   -1.440|-406.588| -406.588|   45.41%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:20   1709s] |        |         |        |         |         |            |        |          |         | r_q_reg_58_/D                                      |
[05/06 22:26:21   1709s] |  -1.308|   -1.308|-393.889| -393.889|   45.41%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:21   1709s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:24   1712s] |  -1.296|   -1.296|-339.042| -339.042|   45.44%|   0:00:03.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:24   1712s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:24   1713s] |  -1.256|   -1.256|-333.896| -333.896|   45.46%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:24   1713s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:25   1713s] |  -1.204|   -1.204|-332.570| -332.570|   45.47%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:25   1713s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:25   1714s] |  -1.171|   -1.171|-325.828| -325.828|   45.48%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:25   1714s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:25   1714s] |  -1.136|   -1.136|-323.486| -323.486|   45.48%|   0:00:00.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_2__rf_re |
[05/06 22:26:25   1714s] |        |         |        |         |         |            |        |          |         | g_q_reg_25_/D                                      |
[05/06 22:26:25   1714s] |  -1.119|   -1.119|-313.052| -313.052|   45.49%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:25   1714s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:26   1714s] |  -1.084|   -1.084|-307.563| -307.563|   45.49%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:26   1714s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:27   1716s] |  -1.066|   -1.066|-304.381| -304.381|   45.52%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:27   1716s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:28   1717s] |  -1.025|   -1.025|-284.177| -284.177|   45.54%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:28   1717s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:28   1717s] |  -0.965|   -0.965|-278.180| -278.180|   45.54%|   0:00:00.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_2__rf_re |
[05/06 22:26:28   1717s] |        |         |        |         |         |            |        |          |         | g_q_reg_25_/D                                      |
[05/06 22:26:30   1718s] |  -0.931|   -0.931|-277.419| -277.419|   45.56%|   0:00:02.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_2__rf_re |
[05/06 22:26:30   1718s] |        |         |        |         |         |            |        |          |         | g_q_reg_25_/D                                      |
[05/06 22:26:31   1720s] |  -0.914|   -0.914|-270.652| -270.652|   45.58%|   0:00:01.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_2__rf_re |
[05/06 22:26:31   1720s] |        |         |        |         |         |            |        |          |         | g_q_reg_25_/D                                      |
[05/06 22:26:32   1721s] |  -0.887|   -0.887|-251.486| -251.486|   45.61%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:32   1721s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:33   1722s] |  -0.875|   -0.875|-264.427| -264.427|   45.66%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:33   1722s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:34   1723s] |  -0.855|   -0.855|-263.581| -263.581|   45.68%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:34   1723s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:34   1723s] |  -0.827|   -0.827|-246.426| -246.426|   45.70%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:34   1723s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:36   1724s] |  -0.815|   -0.815|-231.841| -231.841|   45.76%|   0:00:02.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:36   1724s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:36   1725s] |  -0.780|   -0.780|-231.759| -231.759|   45.78%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:36   1725s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:38   1727s] |  -0.753|   -0.753|-224.072| -224.072|   45.83%|   0:00:02.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:38   1727s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:39   1728s] |  -0.728|   -0.728|-209.609| -209.609|   45.87%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:39   1728s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:40   1729s] |  -0.679|   -0.679|-198.855| -198.855|   45.89%|   0:00:01.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 22:26:40   1729s] |        |         |        |         |         |            |        |          |         | g_q_reg_19_/D                                      |
[05/06 22:26:42   1731s] |  -0.632|   -0.632|-184.560| -184.560|   45.91%|   0:00:02.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:42   1731s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:43   1732s] |  -0.612|   -0.612|-174.861| -174.861|   45.97%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:43   1732s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:45   1733s] |  -0.594|   -0.594|-172.851| -172.851|   46.01%|   0:00:02.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:45   1733s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:46   1735s] |  -0.571|   -0.571|-154.989| -154.989|   46.06%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:46   1735s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:48   1737s] |  -0.522|   -0.522|-133.158| -133.158|   46.12%|   0:00:02.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 22:26:48   1737s] |        |         |        |         |         |            |        |          |         | g_q_reg_19_/D                                      |
[05/06 22:26:49   1738s] |  -0.488|   -0.488|-117.151| -117.151|   46.17%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:49   1738s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:50   1739s] |  -0.455|   -0.455|-106.639| -106.639|   46.20%|   0:00:01.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_13__rf_r |
[05/06 22:26:50   1739s] |        |         |        |         |         |            |        |          |         | eg_q_reg_31_/D                                     |
[05/06 22:26:51   1740s] |  -0.422|   -0.422| -99.092|  -99.098|   46.25%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:26:51   1740s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_rdata_q_reg_0/main_gate |
[05/06 22:26:51   1740s] |        |         |        |         |         |            |        |          |         | /A                                                 |
[05/06 22:26:52   1740s] |  -0.422|   -0.422| -86.698|  -86.703|   46.29%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:26:52   1740s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_rdata_q_reg_0/main_gate |
[05/06 22:26:52   1740s] |        |         |        |         |         |            |        |          |         | /A                                                 |
[05/06 22:26:52   1740s] |  -0.405|   -0.405| -86.085|  -86.091|   46.29%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:52   1740s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:53   1741s] |  -0.395|   -0.395| -84.648|  -84.902|   46.30%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:53   1741s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:53   1742s] |  -0.371|   -0.371| -81.147|  -81.401|   46.32%|   0:00:00.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:26:53   1742s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:26:56   1744s] |  -0.360|   -0.360| -73.454|  -73.709|   46.36%|   0:00:03.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_ |
[05/06 22:26:56   1744s] |        |         |        |         |         |            |        |          |         | o_reg/main_gate/A                                  |
[05/06 22:26:57   1745s] |  -0.360|   -0.360| -65.821|  -66.076|   46.38%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_ |
[05/06 22:26:57   1745s] |        |         |        |         |         |            |        |          |         | o_reg/main_gate/A                                  |
[05/06 22:26:57   1745s] |  -0.360|   -0.360| -63.517|  -63.771|   46.38%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_ |
[05/06 22:26:57   1745s] |        |         |        |         |         |            |        |          |         | o_reg/main_gate/A                                  |
[05/06 22:26:57   1746s] |  -0.348|   -0.348| -61.510|  -61.764|   46.39%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:26:57   1746s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:26:57   1746s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:26:57   1746s] |  -0.344|   -0.344| -60.935|  -61.190|   46.41%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rda |
[05/06 22:26:57   1746s] |        |         |        |         |         |            |        |          |         | ta_q_reg/main_gate/A                               |
[05/06 22:26:57   1746s] |  -0.344|   -0.344| -60.231|  -60.485|   46.41%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rda |
[05/06 22:26:57   1746s] |        |         |        |         |         |            |        |          |         | ta_q_reg/main_gate/A                               |
[05/06 22:26:58   1746s] |  -0.341|   -0.341| -59.783|  -60.037|   46.41%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/minstret_counter_i/clk_ |
[05/06 22:26:58   1746s] |        |         |        |         |         |            |        |          |         | gate_counter_q_reg/main_gate/A                     |
[05/06 22:26:58   1747s] |  -0.337|   -0.337| -59.291|  -59.546|   46.42%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/minstret_counter_i/clk_ |
[05/06 22:26:58   1747s] |        |         |        |         |         |            |        |          |         | gate_counter_q_reg_0/main_gate/A                   |
[05/06 22:27:00   1749s] |  -0.322|   -0.330| -56.402|  -56.656|   46.46%|   0:00:02.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mcause_csr/clk_gate_r |
[05/06 22:27:00   1749s] |        |         |        |         |         |            |        |          |         | data_q_reg/main_gate/A                             |
[05/06 22:27:01   1749s] |  -0.322|   -0.330| -55.898|  -56.153|   46.46%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mcause_csr/clk_gate_r |
[05/06 22:27:01   1749s] |        |         |        |         |         |            |        |          |         | data_q_reg/main_gate/A                             |
[05/06 22:27:02   1750s] |  -0.300|   -0.330| -50.016|  -50.270|   46.50%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rda |
[05/06 22:27:02   1750s] |        |         |        |         |         |            |        |          |         | ta_q_reg/main_gate/A                               |
[05/06 22:27:02   1750s] |  -0.300|   -0.330| -49.083|  -49.338|   46.50%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rda |
[05/06 22:27:02   1750s] |        |         |        |         |         |            |        |          |         | ta_q_reg/main_gate/A                               |
[05/06 22:27:02   1751s] |  -0.292|   -0.330| -46.972|  -47.226|   46.53%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate |
[05/06 22:27:02   1751s] |        |         |        |         |         |            |        |          |         | _rdata_q_reg/main_gate/A                           |
[05/06 22:27:03   1752s] |  -0.277|   -0.330| -43.849|  -44.104|   46.56%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rd |
[05/06 22:27:03   1752s] |        |         |        |         |         |            |        |          |         | ata_q_reg/main_gate/A                              |
[05/06 22:27:04   1753s] |  -0.277|   -0.330| -38.884|  -39.139|   46.57%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rd |
[05/06 22:27:04   1753s] |        |         |        |         |         |            |        |          |         | ata_q_reg/main_gate/A                              |
[05/06 22:27:06   1755s] |  -0.263|   -0.263| -37.403|  -37.403|   46.61%|   0:00:02.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_dscratch1_csr/clk_gat |
[05/06 22:27:06   1755s] |        |         |        |         |         |            |        |          |         | e_rdata_q_reg/main_gate/A                          |
[05/06 22:27:07   1755s] |  -0.263|   -0.263| -34.186|  -34.186|   46.61%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_dscratch1_csr/clk_gat |
[05/06 22:27:07   1755s] |        |         |        |         |         |            |        |          |         | e_rdata_q_reg/main_gate/A                          |
[05/06 22:27:07   1756s] |  -0.259|   -0.259| -32.620|  -32.620|   46.62%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_dscratch0_csr/clk_gat |
[05/06 22:27:07   1756s] |        |         |        |         |         |            |        |          |         | e_rdata_q_reg/main_gate/A                          |
[05/06 22:27:08   1757s] |  -0.238|   -0.238| -30.659|  -30.659|   46.66%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/mcycle_counter_i/clk_ga |
[05/06 22:27:08   1757s] |        |         |        |         |         |            |        |          |         | te_counter_q_reg_0/main_gate/A                     |
[05/06 22:27:09   1758s] |  -0.238|   -0.238| -30.316|  -30.316|   46.67%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/mcycle_counter_i/clk_ga |
[05/06 22:27:09   1758s] |        |         |        |         |         |            |        |          |         | te_counter_q_reg_0/main_gate/A                     |
[05/06 22:27:10   1758s] |  -0.224|   -0.224| -28.583|  -28.583|   46.70%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:27:10   1758s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:27:12   1760s] |  -0.220|   -0.220| -27.596|  -27.596|   46.74%|   0:00:02.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/c |
[05/06 22:27:12   1760s] |        |         |        |         |         |            |        |          |         | lk_gate_rdata_q_reg/main_gate/A                    |
[05/06 22:27:12   1761s] |  -0.220|   -0.220| -26.116|  -26.116|   46.75%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/c |
[05/06 22:27:12   1761s] |        |         |        |         |         |            |        |          |         | lk_gate_rdata_q_reg/main_gate/A                    |
[05/06 22:27:16   1764s] |  -0.182|   -0.182| -19.193|  -19.193|   46.87%|   0:00:04.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdat |
[05/06 22:27:16   1764s] |        |         |        |         |         |            |        |          |         | a_q_reg/main_gate/A                                |
[05/06 22:27:17   1766s] |  -0.182|   -0.182| -17.330|  -17.330|   46.91%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdat |
[05/06 22:27:17   1766s] |        |         |        |         |         |            |        |          |         | a_q_reg/main_gate/A                                |
[05/06 22:27:17   1766s] |  -0.182|   -0.182| -16.990|  -16.990|   46.93%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdat |
[05/06 22:27:17   1766s] |        |         |        |         |         |            |        |          |         | a_q_reg/main_gate/A                                |
[05/06 22:27:20   1768s] |  -0.132|   -0.132| -12.097|  -12.097|   46.98%|   0:00:03.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 22:27:20   1768s] |        |         |        |         |         |            |        |          |         | g_q_reg_23_/D                                      |
[05/06 22:27:22   1771s] |  -0.114|   -0.114|  -8.587|   -8.587|   47.02%|   0:00:02.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:22   1771s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:27:22   1771s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:27:22   1771s] |  -0.114|   -0.114|  -8.226|   -8.226|   47.04%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:22   1771s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:27:22   1771s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:27:23   1772s] |  -0.114|   -0.114|  -7.597|   -7.597|   47.05%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:23   1772s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:27:23   1772s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:27:24   1773s] |  -0.092|   -0.092|  -4.728|   -4.728|   47.10%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/cs_registers_i/u_mstatus_csr/clk_gate_ |
[05/06 22:27:24   1773s] |        |         |        |         |         |            |        |          |         | rdata_q_reg/main_gate/A                            |
[05/06 22:27:25   1774s] |  -0.076|   -0.076|  -2.512|   -2.512|   47.13%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:25   1774s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_rdata_q_reg/main_gate/A |
[05/06 22:27:26   1775s] |  -0.033|   -0.033|  -1.172|   -1.172|   47.15%|   0:00:01.0| 2453.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:27:26   1775s] |        |         |        |         |         |            |        |          |         | r_q_reg_25_/D                                      |
[05/06 22:27:28   1776s] |  -0.016|   -0.016|  -0.133|   -0.133|   47.23%|   0:00:02.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:28   1776s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:27:28   1776s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:27:30   1778s] |  -0.016|   -0.016|  -0.016|   -0.016|   47.28%|   0:00:02.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:30   1778s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:27:30   1778s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:27:31   1779s] |   0.003|    0.003|   0.000|    0.000|   47.32%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:31   1779s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:27:31   1779s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:27:33   1782s] |   0.033|    0.033|   0.000|    0.000|   47.39%|   0:00:02.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 22:27:33   1782s] |        |         |        |         |         |            |        |          |         | g_q_reg_24_/D                                      |
[05/06 22:27:34   1783s] |   0.047|    0.047|   0.000|    0.000|   47.40%|   0:00:01.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_13__rf_r |
[05/06 22:27:34   1783s] |        |         |        |         |         |            |        |          |         | eg_q_reg_31_/D                                     |
[05/06 22:27:35   1783s] |   0.047|    0.047|   0.000|    0.000|   47.42%|   0:00:01.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:35   1783s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_g |
[05/06 22:27:35   1783s] |        |         |        |         |         |            |        |          |         | ate/A                                              |
[05/06 22:27:35   1784s] |   0.050|    0.050|   0.000|    0.000|   47.42%|   0:00:00.0| 2453.2M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:27:35   1784s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_rdata_q_reg/main_gate/A |
[05/06 22:27:35   1784s] |   0.070|    0.070|   0.000|    0.000|   47.42%|   0:00:00.0| 2453.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_2__rf_re |
[05/06 22:27:35   1784s] |        |         |        |         |         |            |        |          |         | g_q_reg_30_/D                                      |
[05/06 22:27:35   1784s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:27:35   1784s] 
[05/06 22:27:35   1784s] *** Finish Core Optimize Step (cpu=0:01:36 real=0:01:36 mem=2453.2M) ***
[05/06 22:27:35   1784s] 
[05/06 22:27:35   1784s] *** Finished Optimize Step Cumulative (cpu=0:01:36 real=0:01:36 mem=2453.2M) ***
[05/06 22:27:35   1784s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:27:35   1784s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.155|0.000|
|reg2cgate |0.108|0.000|
|reg2reg   |0.070|0.000|
|HEPG      |0.070|0.000|
|All Paths |0.070|0.000|
+----------+-----+-----+

[05/06 22:27:35   1784s] ** GigaOpt Optimizer WNS Slack 0.070 TNS Slack 0.000 Density 47.42
[05/06 22:27:35   1784s] Placement Snapshot: Density distribution:
[05/06 22:27:35   1784s] [1.00 -  +++]: 0 (0.00%)
[05/06 22:27:35   1784s] [0.95 - 1.00]: 5 (1.59%)
[05/06 22:27:35   1784s] [0.90 - 0.95]: 4 (1.27%)
[05/06 22:27:35   1784s] [0.85 - 0.90]: 19 (6.03%)
[05/06 22:27:35   1784s] [0.80 - 0.85]: 33 (10.48%)
[05/06 22:27:35   1784s] [0.75 - 0.80]: 36 (11.43%)
[05/06 22:27:35   1784s] [0.70 - 0.75]: 28 (8.89%)
[05/06 22:27:35   1784s] [0.65 - 0.70]: 22 (6.98%)
[05/06 22:27:35   1784s] [0.60 - 0.65]: 22 (6.98%)
[05/06 22:27:35   1784s] [0.55 - 0.60]: 13 (4.13%)
[05/06 22:27:35   1784s] [0.50 - 0.55]: 16 (5.08%)
[05/06 22:27:35   1784s] [0.45 - 0.50]: 20 (6.35%)
[05/06 22:27:35   1784s] [0.40 - 0.45]: 20 (6.35%)
[05/06 22:27:35   1784s] [0.35 - 0.40]: 12 (3.81%)
[05/06 22:27:35   1784s] [0.30 - 0.35]: 10 (3.17%)
[05/06 22:27:35   1784s] [0.25 - 0.30]: 19 (6.03%)
[05/06 22:27:35   1784s] [0.20 - 0.25]: 17 (5.40%)
[05/06 22:27:35   1784s] [0.15 - 0.20]: 16 (5.08%)
[05/06 22:27:35   1784s] [0.10 - 0.15]: 1 (0.32%)
[05/06 22:27:35   1784s] [0.05 - 0.10]: 1 (0.32%)
[05/06 22:27:35   1784s] [0.00 - 0.05]: 1 (0.32%)
[05/06 22:27:35   1784s] Begin: Area Reclaim Optimization
[05/06 22:27:35   1784s] *** AreaOpt #4 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:29:44.2/0:40:06.2 (0.7), mem = 2453.2M
[05/06 22:27:35   1784s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2453.2M, EPOCH TIME: 1715048855.586405
[05/06 22:27:35   1784s] Found 0 hard placement blockage before merging.
[05/06 22:27:35   1784s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2453.2M, EPOCH TIME: 1715048855.588118
[05/06 22:27:35   1784s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 47.42
[05/06 22:27:35   1784s] +---------+---------+--------+--------+------------+--------+
[05/06 22:27:35   1784s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/06 22:27:35   1784s] +---------+---------+--------+--------+------------+--------+
[05/06 22:27:35   1784s] |   47.42%|        -|   0.000|   0.000|   0:00:00.0| 2453.2M|
[05/06 22:27:35   1784s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:27:54   1803s] |   46.42%|      516|  -0.001|  -0.001|   0:00:19.0| 2453.2M|
[05/06 22:28:09   1817s] |   45.56%|      838|   0.000|   0.000|   0:00:15.0| 2453.2M|
[05/06 22:28:12   1821s] |   45.49%|       98|   0.000|   0.000|   0:00:03.0| 2453.2M|
[05/06 22:28:13   1822s] |   45.48%|       15|   0.000|   0.000|   0:00:01.0| 2453.2M|
[05/06 22:28:13   1822s] |   45.48%|        0|   0.000|   0.000|   0:00:00.0| 2453.2M|
[05/06 22:28:13   1822s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:28:14   1822s] +---------+---------+--------+--------+------------+--------+
[05/06 22:28:14   1822s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 45.48
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1822s] ** Summary: Restruct = 0 Buffer Deletion = 509 Declone = 43 Resize = 945 **
[05/06 22:28:14   1822s] --------------------------------------------------------------
[05/06 22:28:14   1822s] |                                   | Total     | Sequential |
[05/06 22:28:14   1822s] --------------------------------------------------------------
[05/06 22:28:14   1822s] | Num insts resized                 |     836  |      47    |
[05/06 22:28:14   1822s] | Num insts undone                  |       4  |       0    |
[05/06 22:28:14   1822s] | Num insts Downsized               |     836  |      47    |
[05/06 22:28:14   1822s] | Num insts Samesized               |       0  |       0    |
[05/06 22:28:14   1822s] | Num insts Upsized                 |       0  |       0    |
[05/06 22:28:14   1822s] | Num multiple commits+uncommits    |     113  |       -    |
[05/06 22:28:14   1822s] --------------------------------------------------------------
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1822s] Number of times islegalLocAvaiable called = 2540 skipped = 0, called in commitmove = 951, skipped in commitmove = 0
[05/06 22:28:14   1822s] End: Core Area Reclaim Optimization (cpu = 0:00:38.5) (real = 0:00:39.0) **
[05/06 22:28:14   1822s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:28:14   1822s] *** AreaOpt #4 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:38.5/0:00:38.5 (1.0), totSession cpu/real = 0:30:22.7/0:40:44.7 (0.7), mem = 2453.2M
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1822s] =============================================================================================
[05/06 22:28:14   1822s]  Step TAT Report : AreaOpt #4 / WnsOpt #1 / place_opt_design #1                 21.16-s078_1
[05/06 22:28:14   1822s] =============================================================================================
[05/06 22:28:14   1822s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:28:14   1822s] ---------------------------------------------------------------------------------------------
[05/06 22:28:14   1822s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:28:14   1822s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:28:14   1822s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:28:14   1822s] [ OptimizationStep       ]      1   0:00:00.5  (   1.2 % )     0:00:38.2 /  0:00:38.2    1.0
[05/06 22:28:14   1822s] [ OptSingleIteration     ]      5   0:00:00.4  (   1.0 % )     0:00:37.8 /  0:00:37.8    1.0
[05/06 22:28:14   1822s] [ OptGetWeight           ]    682   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/06 22:28:14   1822s] [ OptEval                ]    682   0:00:13.3  (  34.6 % )     0:00:13.3 /  0:00:13.4    1.0
[05/06 22:28:14   1822s] [ OptCommit              ]    682   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[05/06 22:28:14   1822s] [ PostCommitDelayUpdate  ]    687   0:00:00.4  (   1.0 % )     0:00:15.0 /  0:00:15.0    1.0
[05/06 22:28:14   1822s] [ IncrDelayCalc          ]    962   0:00:14.6  (  38.0 % )     0:00:14.6 /  0:00:14.7    1.0
[05/06 22:28:14   1822s] [ IncrTimingUpdate       ]    299   0:00:08.4  (  21.9 % )     0:00:08.4 /  0:00:08.5    1.0
[05/06 22:28:14   1822s] [ MISC                   ]          0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 22:28:14   1822s] ---------------------------------------------------------------------------------------------
[05/06 22:28:14   1822s]  AreaOpt #4 TOTAL                   0:00:38.5  ( 100.0 % )     0:00:38.5 /  0:00:38.5    1.0
[05/06 22:28:14   1822s] ---------------------------------------------------------------------------------------------
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1822s] End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2453.24M, totSessionCpu=0:30:23).
[05/06 22:28:14   1822s] Placement Snapshot: Density distribution:
[05/06 22:28:14   1822s] [1.00 -  +++]: 0 (0.00%)
[05/06 22:28:14   1822s] [0.95 - 1.00]: 5 (1.59%)
[05/06 22:28:14   1822s] [0.90 - 0.95]: 5 (1.59%)
[05/06 22:28:14   1822s] [0.85 - 0.90]: 19 (6.03%)
[05/06 22:28:14   1822s] [0.80 - 0.85]: 36 (11.43%)
[05/06 22:28:14   1822s] [0.75 - 0.80]: 41 (13.02%)
[05/06 22:28:14   1822s] [0.70 - 0.75]: 21 (6.67%)
[05/06 22:28:14   1822s] [0.65 - 0.70]: 25 (7.94%)
[05/06 22:28:14   1822s] [0.60 - 0.65]: 21 (6.67%)
[05/06 22:28:14   1822s] [0.55 - 0.60]: 19 (6.03%)
[05/06 22:28:14   1822s] [0.50 - 0.55]: 23 (7.30%)
[05/06 22:28:14   1822s] [0.45 - 0.50]: 18 (5.71%)
[05/06 22:28:14   1822s] [0.40 - 0.45]: 15 (4.76%)
[05/06 22:28:14   1822s] [0.35 - 0.40]: 12 (3.81%)
[05/06 22:28:14   1822s] [0.30 - 0.35]: 10 (3.17%)
[05/06 22:28:14   1822s] [0.25 - 0.30]: 18 (5.71%)
[05/06 22:28:14   1822s] [0.20 - 0.25]: 18 (5.71%)
[05/06 22:28:14   1822s] [0.15 - 0.20]: 8 (2.54%)
[05/06 22:28:14   1822s] [0.10 - 0.15]: 1 (0.32%)
[05/06 22:28:14   1822s] [0.05 - 0.10]: 0 (0.00%)
[05/06 22:28:14   1822s] [0.00 - 0.05]: 0 (0.00%)
[05/06 22:28:14   1822s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.13976.2
[05/06 22:28:14   1822s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2453.2M, EPOCH TIME: 1715048894.045778
[05/06 22:28:14   1822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15355).
[05/06 22:28:14   1822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:14   1822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:14   1822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:14   1822s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.079, MEM:2453.2M, EPOCH TIME: 1715048894.125044
[05/06 22:28:14   1822s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2453.2M, EPOCH TIME: 1715048894.130589
[05/06 22:28:14   1822s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2453.2M, EPOCH TIME: 1715048894.130788
[05/06 22:28:14   1822s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2453.2M, EPOCH TIME: 1715048894.168652
[05/06 22:28:14   1822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:14   1822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1822s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:28:14   1822s] OPERPROF:       Starting CMU at level 4, MEM:2453.2M, EPOCH TIME: 1715048894.220031
[05/06 22:28:14   1822s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2453.2M, EPOCH TIME: 1715048894.224618
[05/06 22:28:14   1822s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:2453.2M, EPOCH TIME: 1715048894.232240
[05/06 22:28:14   1822s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2453.2M, EPOCH TIME: 1715048894.232396
[05/06 22:28:14   1822s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2453.2M, EPOCH TIME: 1715048894.232635
[05/06 22:28:14   1822s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.111, MEM:2453.2M, EPOCH TIME: 1715048894.241641
[05/06 22:28:14   1822s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.111, MEM:2453.2M, EPOCH TIME: 1715048894.241711
[05/06 22:28:14   1822s] TDRefine: refinePlace mode is spiral
[05/06 22:28:14   1822s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.7
[05/06 22:28:14   1822s] OPERPROF: Starting RefinePlace at level 1, MEM:2453.2M, EPOCH TIME: 1715048894.241780
[05/06 22:28:14   1822s] *** Starting refinePlace (0:30:23 mem=2453.2M) ***
[05/06 22:28:14   1822s] Total net bbox length = 7.207e+05 (3.438e+05 3.769e+05) (ext = 4.125e+04)
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1822s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:28:14   1822s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:28:14   1822s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:14   1822s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1822s] Starting Small incrNP...
[05/06 22:28:14   1822s] User Input Parameters:
[05/06 22:28:14   1822s] - Congestion Driven    : Off
[05/06 22:28:14   1822s] - Timing Driven        : Off
[05/06 22:28:14   1822s] - Area-Violation Based : Off
[05/06 22:28:14   1822s] - Start Rollback Level : -5
[05/06 22:28:14   1822s] - Legalized            : On
[05/06 22:28:14   1822s] - Window Based         : Off
[05/06 22:28:14   1822s] - eDen incr mode       : Off
[05/06 22:28:14   1822s] - Small incr mode      : On
[05/06 22:28:14   1822s] 
[05/06 22:28:14   1823s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2453.2M, EPOCH TIME: 1715048894.318213
[05/06 22:28:14   1823s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2453.2M, EPOCH TIME: 1715048894.328209
[05/06 22:28:14   1823s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.010, MEM:2453.2M, EPOCH TIME: 1715048894.338130
[05/06 22:28:14   1823s] default core: bins with density > 0.750 = 14.60 % ( 46 / 315 )
[05/06 22:28:14   1823s] Density distribution unevenness ratio = 20.060%
[05/06 22:28:14   1823s] Density distribution unevenness ratio (U70) = 3.867%
[05/06 22:28:14   1823s] Density distribution unevenness ratio (U80) = 0.786%
[05/06 22:28:14   1823s] Density distribution unevenness ratio (U90) = 0.037%
[05/06 22:28:14   1823s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.020, MEM:2453.2M, EPOCH TIME: 1715048894.338338
[05/06 22:28:14   1823s] cost 0.951111, thresh 1.000000
[05/06 22:28:14   1823s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2453.2M)
[05/06 22:28:14   1823s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:28:14   1823s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2453.2M, EPOCH TIME: 1715048894.341046
[05/06 22:28:14   1823s] Starting refinePlace ...
[05/06 22:28:14   1823s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:14   1823s] One DDP V2 for no tweak run.
[05/06 22:28:14   1823s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:14   1823s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2453.2M, EPOCH TIME: 1715048894.444969
[05/06 22:28:14   1823s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:28:14   1823s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2453.2M, EPOCH TIME: 1715048894.445126
[05/06 22:28:14   1823s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2453.2M, EPOCH TIME: 1715048894.445466
[05/06 22:28:14   1823s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2453.2M, EPOCH TIME: 1715048894.445527
[05/06 22:28:14   1823s] DDP markSite nrRow 150 nrJob 150
[05/06 22:28:14   1823s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.003, MEM:2453.2M, EPOCH TIME: 1715048894.448575
[05/06 22:28:14   1823s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.004, MEM:2453.2M, EPOCH TIME: 1715048894.448722
[05/06 22:28:14   1823s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 22:28:14   1823s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2455.4M, EPOCH TIME: 1715048894.483368
[05/06 22:28:14   1823s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2455.4M, EPOCH TIME: 1715048894.483524
[05/06 22:28:14   1823s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.008, MEM:2455.4M, EPOCH TIME: 1715048894.491718
[05/06 22:28:14   1823s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:28:14   1823s]  ** Cut row section real time 0:00:00.0.
[05/06 22:28:14   1823s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.009, MEM:2455.4M, EPOCH TIME: 1715048894.491975
[05/06 22:28:15   1823s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 22:28:15   1823s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2455.4MB) @(0:30:23 - 0:30:24).
[05/06 22:28:15   1823s] Move report: preRPlace moves 1410 insts, mean move: 1.33 um, max move: 7.60 um 
[05/06 22:28:15   1823s] 	Max move on inst (gen_regfile_ff_register_file_i/FE_OFC4452_rf_wdata_wb_ecc_28): (182.80, 15.60) --> (178.80, 19.20)
[05/06 22:28:15   1823s] 	Length: 11 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX12TS
[05/06 22:28:15   1823s] wireLenOptFixPriorityInst 2049 inst fixed
[05/06 22:28:15   1823s] 
[05/06 22:28:15   1823s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:28:16   1825s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:28:16   1825s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:28:16   1825s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:28:16   1825s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[05/06 22:28:16   1825s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:28:16   1825s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=2439.3MB) @(0:30:24 - 0:30:25).
[05/06 22:28:16   1825s] Move report: Detail placement moves 1410 insts, mean move: 1.33 um, max move: 7.60 um 
[05/06 22:28:16   1825s] 	Max move on inst (gen_regfile_ff_register_file_i/FE_OFC4452_rf_wdata_wb_ecc_28): (182.80, 15.60) --> (178.80, 19.20)
[05/06 22:28:16   1825s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2439.3MB
[05/06 22:28:16   1825s] Statistics of distance of Instance movement in refine placement:
[05/06 22:28:16   1825s]   maximum (X+Y) =         7.60 um
[05/06 22:28:16   1825s]   inst (gen_regfile_ff_register_file_i/FE_OFC4452_rf_wdata_wb_ecc_28) with max move: (182.8, 15.6) -> (178.8, 19.2)
[05/06 22:28:16   1825s]   mean    (X+Y) =         1.33 um
[05/06 22:28:16   1825s] Summary Report:
[05/06 22:28:16   1825s] Instances move: 1410 (out of 15355 movable)
[05/06 22:28:16   1825s] Instances flipped: 0
[05/06 22:28:16   1825s] Mean displacement: 1.33 um
[05/06 22:28:16   1825s] Max displacement: 7.60 um (Instance: gen_regfile_ff_register_file_i/FE_OFC4452_rf_wdata_wb_ecc_28) (182.8, 15.6) -> (178.8, 19.2)
[05/06 22:28:16   1825s] 	Length: 11 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX12TS
[05/06 22:28:16   1825s] Total instances moved : 1410
[05/06 22:28:16   1825s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.450, REAL:2.455, MEM:2439.3M, EPOCH TIME: 1715048896.795774
[05/06 22:28:16   1825s] Total net bbox length = 7.219e+05 (3.447e+05 3.772e+05) (ext = 4.126e+04)
[05/06 22:28:16   1825s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2439.3MB
[05/06 22:28:16   1825s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=2439.3MB) @(0:30:23 - 0:30:25).
[05/06 22:28:16   1825s] *** Finished refinePlace (0:30:26 mem=2439.3M) ***
[05/06 22:28:16   1825s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.7
[05/06 22:28:16   1825s] OPERPROF: Finished RefinePlace at level 1, CPU:2.580, REAL:2.571, MEM:2439.3M, EPOCH TIME: 1715048896.812406
[05/06 22:28:16   1825s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2439.3M, EPOCH TIME: 1715048896.911706
[05/06 22:28:16   1825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15355).
[05/06 22:28:16   1825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:16   1825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:16   1825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:16   1825s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.079, MEM:2436.3M, EPOCH TIME: 1715048896.990393
[05/06 22:28:16   1825s] *** maximum move = 7.60 um ***
[05/06 22:28:17   1825s] *** Finished re-routing un-routed nets (2436.3M) ***
[05/06 22:28:17   1825s] OPERPROF: Starting DPlace-Init at level 1, MEM:2436.3M, EPOCH TIME: 1715048897.192657
[05/06 22:28:17   1825s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2436.3M, EPOCH TIME: 1715048897.230844
[05/06 22:28:17   1825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:17   1825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:17   1825s] 
[05/06 22:28:17   1825s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:28:17   1825s] OPERPROF:     Starting CMU at level 3, MEM:2436.3M, EPOCH TIME: 1715048897.282641
[05/06 22:28:17   1825s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2436.3M, EPOCH TIME: 1715048897.286673
[05/06 22:28:17   1825s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2436.3M, EPOCH TIME: 1715048897.294427
[05/06 22:28:17   1825s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2436.3M, EPOCH TIME: 1715048897.294589
[05/06 22:28:17   1825s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2452.4M, EPOCH TIME: 1715048897.295039
[05/06 22:28:17   1825s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:2452.4M, EPOCH TIME: 1715048897.304171
[05/06 22:28:17   1826s] 
[05/06 22:28:17   1826s] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=2452.4M) ***
[05/06 22:28:17   1826s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.13976.2
[05/06 22:28:17   1826s] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 45.48
[05/06 22:28:17   1826s] Skipped Place ECO bump recovery (WNS opt)
[05/06 22:28:17   1826s] Optimizer WNS Pass 1
[05/06 22:28:17   1826s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.021|0.000|
|reg2cgate |0.055|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[05/06 22:28:17   1826s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2452.4M, EPOCH TIME: 1715048897.674514
[05/06 22:28:17   1826s] Found 0 hard placement blockage before merging.
[05/06 22:28:17   1826s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2452.4M, EPOCH TIME: 1715048897.676272
[05/06 22:28:18   1827s] Active Path Group: reg2cgate reg2reg  
[05/06 22:28:18   1827s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:28:18   1827s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 22:28:18   1827s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:28:18   1827s] |   0.001|    0.001|   0.000|    0.000|   45.48%|   0:00:00.0| 2452.4M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_16__rf_r |
[05/06 22:28:18   1827s] |        |         |        |         |         |            |        |          |         | eg_q_reg_25_/D                                     |
[05/06 22:28:28   1837s] |   0.028|    0.021|   0.000|    0.000|   45.64%|   0:00:10.0| 2452.4M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_5__rf_re |
[05/06 22:28:28   1837s] |        |         |        |         |         |            |        |          |         | g_q_reg_28_/D                                      |
[05/06 22:28:33   1842s] |   0.041|    0.021|   0.000|    0.000|   45.71%|   0:00:05.0| 2452.4M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_13__rf_r |
[05/06 22:28:33   1842s] |        |         |        |         |         |            |        |          |         | eg_q_reg_31_/D                                     |
[05/06 22:28:35   1843s] |   0.055|    0.021|   0.000|    0.000|   45.75%|   0:00:02.0| 2452.4M|   typical|reg2cgate| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:28:35   1843s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_rdata_q_reg/main_gate/A |
[05/06 22:28:36   1844s] |   0.084|    0.021|   0.000|    0.000|   45.78%|   0:00:01.0| 2452.4M|   typical|       NA| NA                                                 |
[05/06 22:28:36   1844s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:28:36   1844s] 
[05/06 22:28:36   1844s] *** Finish Core Optimize Step (cpu=0:00:17.7 real=0:00:18.0 mem=2452.4M) ***
[05/06 22:28:36   1844s] Active Path Group: default 
[05/06 22:28:36   1844s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:28:36   1844s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 22:28:36   1844s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:28:36   1844s] |   0.021|    0.021|   0.000|    0.000|   45.78%|   0:00:00.0| 2452.4M|   typical|  default| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 22:28:36   1844s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fetch_addr_q_reg_31_/D                  |
[05/06 22:28:36   1844s] |   0.084|    0.084|   0.000|    0.000|   45.78%|   0:00:00.0| 2452.4M|        NA|       NA| NA                                                 |
[05/06 22:28:36   1844s] |   0.084|    0.084|   0.000|    0.000|   45.78%|   0:00:00.0| 2452.4M|   typical|       NA| NA                                                 |
[05/06 22:28:36   1844s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:28:36   1844s] 
[05/06 22:28:36   1844s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2452.4M) ***
[05/06 22:28:36   1844s] 
[05/06 22:28:36   1844s] *** Finished Optimize Step Cumulative (cpu=0:00:18.0 real=0:00:18.0 mem=2452.4M) ***
[05/06 22:28:36   1844s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:28:36   1844s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.153|0.000|
|reg2cgate |0.137|0.000|
|reg2reg   |0.084|0.000|
|HEPG      |0.084|0.000|
|All Paths |0.084|0.000|
+----------+-----+-----+

[05/06 22:28:36   1844s] ** GigaOpt Optimizer WNS Slack 0.084 TNS Slack 0.000 Density 45.78
[05/06 22:28:36   1845s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.13976.3
[05/06 22:28:36   1845s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2452.4M, EPOCH TIME: 1715048916.312378
[05/06 22:28:36   1845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15385).
[05/06 22:28:36   1845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:36   1845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:36   1845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:36   1845s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:2452.4M, EPOCH TIME: 1715048916.392963
[05/06 22:28:36   1845s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2452.4M, EPOCH TIME: 1715048916.398496
[05/06 22:28:36   1845s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2452.4M, EPOCH TIME: 1715048916.398699
[05/06 22:28:36   1845s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2452.4M, EPOCH TIME: 1715048916.436686
[05/06 22:28:36   1845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:36   1845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:36   1845s] 
[05/06 22:28:36   1845s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:28:36   1845s] OPERPROF:       Starting CMU at level 4, MEM:2452.4M, EPOCH TIME: 1715048916.487819
[05/06 22:28:36   1845s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2452.4M, EPOCH TIME: 1715048916.491980
[05/06 22:28:36   1845s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.063, MEM:2452.4M, EPOCH TIME: 1715048916.499628
[05/06 22:28:36   1845s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2452.4M, EPOCH TIME: 1715048916.499794
[05/06 22:28:36   1845s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2452.4M, EPOCH TIME: 1715048916.500060
[05/06 22:28:36   1845s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.110, MEM:2452.4M, EPOCH TIME: 1715048916.509047
[05/06 22:28:36   1845s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.111, MEM:2452.4M, EPOCH TIME: 1715048916.509119
[05/06 22:28:36   1845s] TDRefine: refinePlace mode is spiral
[05/06 22:28:36   1845s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.8
[05/06 22:28:36   1845s] OPERPROF: Starting RefinePlace at level 1, MEM:2452.4M, EPOCH TIME: 1715048916.509188
[05/06 22:28:36   1845s] *** Starting refinePlace (0:30:45 mem=2452.4M) ***
[05/06 22:28:36   1845s] Total net bbox length = 7.224e+05 (3.449e+05 3.775e+05) (ext = 4.125e+04)
[05/06 22:28:36   1845s] 
[05/06 22:28:36   1845s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:28:36   1845s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:28:36   1845s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:36   1845s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:36   1845s] 
[05/06 22:28:36   1845s] Starting Small incrNP...
[05/06 22:28:36   1845s] User Input Parameters:
[05/06 22:28:36   1845s] - Congestion Driven    : Off
[05/06 22:28:36   1845s] - Timing Driven        : Off
[05/06 22:28:36   1845s] - Area-Violation Based : Off
[05/06 22:28:36   1845s] - Start Rollback Level : -5
[05/06 22:28:36   1845s] - Legalized            : On
[05/06 22:28:36   1845s] - Window Based         : Off
[05/06 22:28:36   1845s] - eDen incr mode       : Off
[05/06 22:28:36   1845s] - Small incr mode      : On
[05/06 22:28:36   1845s] 
[05/06 22:28:36   1845s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2452.4M, EPOCH TIME: 1715048916.597542
[05/06 22:28:36   1845s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2452.4M, EPOCH TIME: 1715048916.607474
[05/06 22:28:36   1845s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.010, MEM:2452.4M, EPOCH TIME: 1715048916.617663
[05/06 22:28:36   1845s] default core: bins with density > 0.750 = 14.92 % ( 47 / 315 )
[05/06 22:28:36   1845s] Density distribution unevenness ratio = 20.034%
[05/06 22:28:36   1845s] Density distribution unevenness ratio (U70) = 3.974%
[05/06 22:28:36   1845s] Density distribution unevenness ratio (U80) = 0.815%
[05/06 22:28:36   1845s] Density distribution unevenness ratio (U90) = 0.018%
[05/06 22:28:36   1845s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.020, MEM:2452.4M, EPOCH TIME: 1715048916.617871
[05/06 22:28:36   1845s] cost 0.925556, thresh 1.000000
[05/06 22:28:36   1845s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2452.4M)
[05/06 22:28:36   1845s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:28:36   1845s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2452.4M, EPOCH TIME: 1715048916.620341
[05/06 22:28:36   1845s] Starting refinePlace ...
[05/06 22:28:36   1845s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:36   1845s] One DDP V2 for no tweak run.
[05/06 22:28:36   1845s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:28:36   1845s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2452.4M, EPOCH TIME: 1715048916.725211
[05/06 22:28:36   1845s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:28:36   1845s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2452.4M, EPOCH TIME: 1715048916.725373
[05/06 22:28:36   1845s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2452.4M, EPOCH TIME: 1715048916.725825
[05/06 22:28:36   1845s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2452.4M, EPOCH TIME: 1715048916.725891
[05/06 22:28:36   1845s] DDP markSite nrRow 150 nrJob 150
[05/06 22:28:36   1845s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.003, MEM:2452.4M, EPOCH TIME: 1715048916.728916
[05/06 22:28:36   1845s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.004, MEM:2452.4M, EPOCH TIME: 1715048916.729077
[05/06 22:28:36   1845s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 22:28:36   1845s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2454.5M, EPOCH TIME: 1715048916.764428
[05/06 22:28:36   1845s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2454.5M, EPOCH TIME: 1715048916.764592
[05/06 22:28:36   1845s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.008, MEM:2454.5M, EPOCH TIME: 1715048916.772788
[05/06 22:28:36   1845s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:28:36   1845s]  ** Cut row section real time 0:00:00.0.
[05/06 22:28:36   1845s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.009, MEM:2454.5M, EPOCH TIME: 1715048916.773039
[05/06 22:28:37   1845s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 22:28:37   1845s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2454.5MB) @(0:30:45 - 0:30:46).
[05/06 22:28:37   1845s] Move report: preRPlace moves 482 insts, mean move: 0.82 um, max move: 4.40 um 
[05/06 22:28:37   1845s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_RC_772_0): (292.00, 534.00) --> (291.20, 537.60)
[05/06 22:28:37   1845s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X12TS
[05/06 22:28:37   1846s] wireLenOptFixPriorityInst 2049 inst fixed
[05/06 22:28:37   1846s] 
[05/06 22:28:37   1846s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:28:39   1847s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:28:39   1847s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:28:39   1847s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:28:39   1847s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:01.0)
[05/06 22:28:39   1847s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:28:39   1847s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2438.5MB) @(0:30:46 - 0:30:48).
[05/06 22:28:39   1847s] Move report: Detail placement moves 482 insts, mean move: 0.82 um, max move: 4.40 um 
[05/06 22:28:39   1847s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_RC_772_0): (292.00, 534.00) --> (291.20, 537.60)
[05/06 22:28:39   1847s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2438.5MB
[05/06 22:28:39   1847s] Statistics of distance of Instance movement in refine placement:
[05/06 22:28:39   1847s]   maximum (X+Y) =         4.40 um
[05/06 22:28:39   1847s]   inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_RC_772_0) with max move: (292, 534) -> (291.2, 537.6)
[05/06 22:28:39   1847s]   mean    (X+Y) =         0.82 um
[05/06 22:28:39   1847s] Summary Report:
[05/06 22:28:39   1847s] Instances move: 482 (out of 15385 movable)
[05/06 22:28:39   1847s] Instances flipped: 0
[05/06 22:28:39   1847s] Mean displacement: 0.82 um
[05/06 22:28:39   1847s] Max displacement: 4.40 um (Instance: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_RC_772_0) (292, 534) -> (291.2, 537.6)
[05/06 22:28:39   1847s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X12TS
[05/06 22:28:39   1847s] Total instances moved : 482
[05/06 22:28:39   1847s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.440, REAL:2.436, MEM:2438.5M, EPOCH TIME: 1715048919.056731
[05/06 22:28:39   1847s] Total net bbox length = 7.226e+05 (3.451e+05 3.775e+05) (ext = 4.126e+04)
[05/06 22:28:39   1847s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2438.5MB
[05/06 22:28:39   1847s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=2438.5MB) @(0:30:45 - 0:30:48).
[05/06 22:28:39   1847s] *** Finished refinePlace (0:30:48 mem=2438.5M) ***
[05/06 22:28:39   1847s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.8
[05/06 22:28:39   1847s] OPERPROF: Finished RefinePlace at level 1, CPU:2.560, REAL:2.563, MEM:2438.5M, EPOCH TIME: 1715048919.072467
[05/06 22:28:39   1847s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2438.5M, EPOCH TIME: 1715048919.167613
[05/06 22:28:39   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15385).
[05/06 22:28:39   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1847s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.078, MEM:2436.5M, EPOCH TIME: 1715048919.245359
[05/06 22:28:39   1847s] *** maximum move = 4.40 um ***
[05/06 22:28:39   1847s] *** Finished re-routing un-routed nets (2436.5M) ***
[05/06 22:28:39   1848s] OPERPROF: Starting DPlace-Init at level 1, MEM:2436.5M, EPOCH TIME: 1715048919.413027
[05/06 22:28:39   1848s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2436.5M, EPOCH TIME: 1715048919.451136
[05/06 22:28:39   1848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1848s] 
[05/06 22:28:39   1848s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:28:39   1848s] OPERPROF:     Starting CMU at level 3, MEM:2436.5M, EPOCH TIME: 1715048919.502390
[05/06 22:28:39   1848s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2436.5M, EPOCH TIME: 1715048919.506354
[05/06 22:28:39   1848s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2436.5M, EPOCH TIME: 1715048919.513969
[05/06 22:28:39   1848s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2436.5M, EPOCH TIME: 1715048919.514130
[05/06 22:28:39   1848s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2452.5M, EPOCH TIME: 1715048919.514570
[05/06 22:28:39   1848s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:2452.5M, EPOCH TIME: 1715048919.523658
[05/06 22:28:39   1848s] 
[05/06 22:28:39   1848s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2452.5M) ***
[05/06 22:28:39   1848s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.13976.3
[05/06 22:28:39   1848s] ** GigaOpt Optimizer WNS Slack 0.084 TNS Slack 0.000 Density 45.78
[05/06 22:28:39   1848s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.153|0.000|
|reg2cgate |0.159|0.000|
|reg2reg   |0.084|0.000|
|HEPG      |0.084|0.000|
|All Paths |0.084|0.000|
+----------+-----+-----+

[05/06 22:28:39   1848s] 
[05/06 22:28:39   1848s] *** Finish pre-CTS Setup Fixing (cpu=0:02:41 real=0:02:41 mem=2452.5M) ***
[05/06 22:28:39   1848s] 
[05/06 22:28:39   1848s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.13976.2
[05/06 22:28:39   1848s] Total-nets :: 15849, Stn-nets :: 1571, ratio :: 9.9123 %, Total-len 784220, Stn-len 102167
[05/06 22:28:39   1848s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2433.4M, EPOCH TIME: 1715048919.918555
[05/06 22:28:39   1848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1848s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1848s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:39   1848s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.075, MEM:2370.4M, EPOCH TIME: 1715048919.993625
[05/06 22:28:39   1848s] TotalInstCnt at PhyDesignMc Destruction: 15385
[05/06 22:28:39   1848s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.11
[05/06 22:28:39   1848s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:02:44.1/0:02:44.1 (1.0), totSession cpu/real = 0:30:48.7/0:41:10.7 (0.7), mem = 2370.4M
[05/06 22:28:39   1848s] 
[05/06 22:28:39   1848s] =============================================================================================
[05/06 22:28:39   1848s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.16-s078_1
[05/06 22:28:39   1848s] =============================================================================================
[05/06 22:28:39   1848s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:28:39   1848s] ---------------------------------------------------------------------------------------------
[05/06 22:28:39   1848s] [ AreaOpt                ]      1   0:00:38.5  (  23.5 % )     0:00:38.5 /  0:00:38.5    1.0
[05/06 22:28:39   1848s] [ SlackTraversorInit     ]      3   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/06 22:28:39   1848s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:28:39   1848s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:28:39   1848s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:28:39   1848s] [ PlacerPlacementInit    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:28:39   1848s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:28:39   1848s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:28:39   1848s] [ TransformInit          ]      1   0:00:01.2  (   0.7 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 22:28:39   1848s] [ OptimizationStep       ]      3   0:00:00.4  (   0.3 % )     0:01:54.1 /  0:01:54.1    1.0
[05/06 22:28:39   1848s] [ OptSingleIteration     ]    142   0:00:00.4  (   0.3 % )     0:01:53.6 /  0:01:53.6    1.0
[05/06 22:28:39   1848s] [ OptGetWeight           ]    142   0:00:01.3  (   0.8 % )     0:00:01.3 /  0:00:01.2    0.9
[05/06 22:28:39   1848s] [ OptEval                ]    142   0:01:16.9  (  46.9 % )     0:01:16.9 /  0:01:17.0    1.0
[05/06 22:28:39   1848s] [ OptCommit              ]    142   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    0.9
[05/06 22:28:39   1848s] [ PostCommitDelayUpdate  ]    142   0:00:00.5  (   0.3 % )     0:00:15.0 /  0:00:15.0    1.0
[05/06 22:28:39   1848s] [ IncrDelayCalc          ]    812   0:00:14.5  (   8.9 % )     0:00:14.5 /  0:00:14.5    1.0
[05/06 22:28:39   1848s] [ SetupOptGetWorkingSet  ]    315   0:00:01.3  (   0.8 % )     0:00:01.3 /  0:00:01.5    1.1
[05/06 22:28:39   1848s] [ SetupOptGetActiveNode  ]    315   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.7
[05/06 22:28:39   1848s] [ SetupOptSlackGraph     ]    142   0:00:01.4  (   0.8 % )     0:00:01.4 /  0:00:01.3    1.0
[05/06 22:28:39   1848s] [ RefinePlace            ]      2   0:00:06.6  (   4.0 % )     0:00:06.9 /  0:00:06.9    1.0
[05/06 22:28:39   1848s] [ TimingUpdate           ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:28:39   1848s] [ IncrTimingUpdate       ]    152   0:00:16.6  (  10.1 % )     0:00:16.6 /  0:00:16.6    1.0
[05/06 22:28:39   1848s] [ MISC                   ]          0:00:01.4  (   0.9 % )     0:00:01.4 /  0:00:01.4    1.0
[05/06 22:28:39   1848s] ---------------------------------------------------------------------------------------------
[05/06 22:28:39   1848s]  WnsOpt #1 TOTAL                    0:02:44.1  ( 100.0 % )     0:02:44.1 /  0:02:44.1    1.0
[05/06 22:28:39   1848s] ---------------------------------------------------------------------------------------------
[05/06 22:28:39   1848s] 
[05/06 22:28:39   1848s] End: GigaOpt Optimization in WNS mode
[05/06 22:28:40   1848s] *** Timing Is met
[05/06 22:28:40   1848s] *** Check timing (0:00:00.0)
[05/06 22:28:40   1848s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/06 22:28:40   1848s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:28:40   1848s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:28:40   1848s] Type 'man IMPECO-560' for more detail.
[05/06 22:28:40   1848s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:28:40   1848s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:28:40   1848s] *Info: 10 ununiquified hinsts
[05/06 22:28:40   1848s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:28:40   1848s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:28:40   1848s] ### Creating LA Mngr. totSessionCpu=0:30:49 mem=2370.4M
[05/06 22:28:40   1848s] ### Creating LA Mngr, finished. totSessionCpu=0:30:49 mem=2370.4M
[05/06 22:28:40   1848s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/06 22:28:40   1848s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:28:40   1848s] ### Creating PhyDesignMc. totSessionCpu=0:30:49 mem=2427.6M
[05/06 22:28:40   1848s] OPERPROF: Starting DPlace-Init at level 1, MEM:2427.6M, EPOCH TIME: 1715048920.307359
[05/06 22:28:40   1848s] Processing tracks to init pin-track alignment.
[05/06 22:28:40   1848s] z: 2, totalTracks: 1
[05/06 22:28:40   1848s] z: 4, totalTracks: 1
[05/06 22:28:40   1848s] z: 6, totalTracks: 1
[05/06 22:28:40   1848s] z: 8, totalTracks: 1
[05/06 22:28:40   1849s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:28:40   1849s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2427.6M, EPOCH TIME: 1715048920.347764
[05/06 22:28:40   1849s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:40   1849s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:28:40   1849s] 
[05/06 22:28:40   1849s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:28:40   1849s] OPERPROF:     Starting CMU at level 3, MEM:2427.6M, EPOCH TIME: 1715048920.399507
[05/06 22:28:40   1849s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2427.6M, EPOCH TIME: 1715048920.403502
[05/06 22:28:40   1849s] 
[05/06 22:28:40   1849s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:28:40   1849s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2427.6M, EPOCH TIME: 1715048920.411103
[05/06 22:28:40   1849s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2427.6M, EPOCH TIME: 1715048920.411251
[05/06 22:28:40   1849s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2427.6M, EPOCH TIME: 1715048920.411469
[05/06 22:28:40   1849s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2427.6MB).
[05/06 22:28:40   1849s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.113, MEM:2427.6M, EPOCH TIME: 1715048920.420686
[05/06 22:28:40   1849s] TotalInstCnt at PhyDesignMc Initialization: 15385
[05/06 22:28:40   1849s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:49 mem=2427.6M
[05/06 22:28:40   1849s] Begin: Area Reclaim Optimization
[05/06 22:28:40   1849s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:30:49.3/0:41:11.3 (0.7), mem = 2427.6M
[05/06 22:28:40   1849s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.12
[05/06 22:28:40   1849s] ### Creating RouteCongInterface, started
[05/06 22:28:40   1849s] 
[05/06 22:28:40   1849s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:28:40   1849s] 
[05/06 22:28:40   1849s] #optDebug: {0, 1.000}
[05/06 22:28:40   1849s] ### Creating RouteCongInterface, finished
[05/06 22:28:40   1849s] ### Creating LA Mngr. totSessionCpu=0:30:49 mem=2427.6M
[05/06 22:28:40   1849s] ### Creating LA Mngr, finished. totSessionCpu=0:30:49 mem=2427.6M
[05/06 22:28:41   1849s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2427.6M, EPOCH TIME: 1715048921.031498
[05/06 22:28:41   1849s] Found 0 hard placement blockage before merging.
[05/06 22:28:41   1849s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2427.6M, EPOCH TIME: 1715048921.033215
[05/06 22:28:41   1849s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 45.78
[05/06 22:28:41   1849s] +---------+---------+--------+--------+------------+--------+
[05/06 22:28:41   1849s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/06 22:28:41   1849s] +---------+---------+--------+--------+------------+--------+
[05/06 22:28:41   1849s] |   45.78%|        -|   0.000|   0.000|   0:00:00.0| 2427.6M|
[05/06 22:28:41   1849s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:28:41   1850s] |   45.78%|        0|   0.000|   0.000|   0:00:00.0| 2427.6M|
[05/06 22:28:53   1861s] |   45.65%|       72|   0.000|   0.000|   0:00:12.0| 2451.2M|
[05/06 22:29:11   1880s] |   44.51%|     1330|  -0.006|  -0.024|   0:00:18.0| 2451.2M|
[05/06 22:29:15   1884s] |   44.41%|      124|   0.000|   0.000|   0:00:04.0| 2451.2M|
[05/06 22:29:17   1885s] |   44.40%|       16|  -0.000|  -0.001|   0:00:02.0| 2451.2M|
[05/06 22:29:17   1885s] |   44.40%|        0|  -0.000|  -0.001|   0:00:00.0| 2451.2M|
[05/06 22:29:17   1885s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:29:17   1885s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[05/06 22:29:17   1886s] |   44.40%|        0|  -0.000|  -0.001|   0:00:00.0| 2451.2M|
[05/06 22:29:17   1886s] +---------+---------+--------+--------+------------+--------+
[05/06 22:29:17   1886s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.001 Density 44.40
[05/06 22:29:17   1886s] 
[05/06 22:29:17   1886s] ** Summary: Restruct = 0 Buffer Deletion = 59 Declone = 13 Resize = 1464 **
[05/06 22:29:17   1886s] --------------------------------------------------------------
[05/06 22:29:17   1886s] |                                   | Total     | Sequential |
[05/06 22:29:17   1886s] --------------------------------------------------------------
[05/06 22:29:17   1886s] | Num insts resized                 |    1355  |     106    |
[05/06 22:29:17   1886s] | Num insts undone                  |       6  |       0    |
[05/06 22:29:17   1886s] | Num insts Downsized               |    1355  |     106    |
[05/06 22:29:17   1886s] | Num insts Samesized               |       0  |       0    |
[05/06 22:29:17   1886s] | Num insts Upsized                 |       0  |       0    |
[05/06 22:29:17   1886s] | Num multiple commits+uncommits    |     109  |       -    |
[05/06 22:29:17   1886s] --------------------------------------------------------------
[05/06 22:29:17   1886s] 
[05/06 22:29:17   1886s] Number of times islegalLocAvaiable called = 3479 skipped = 0, called in commitmove = 1470, skipped in commitmove = 0
[05/06 22:29:17   1886s] End: Core Area Reclaim Optimization (cpu = 0:00:36.8) (real = 0:00:37.0) **
[05/06 22:29:17   1886s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2451.2M, EPOCH TIME: 1715048957.383847
[05/06 22:29:17   1886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15313).
[05/06 22:29:17   1886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:17   1886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:17   1886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:17   1886s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2451.2M, EPOCH TIME: 1715048957.461809
[05/06 22:29:17   1886s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2451.2M, EPOCH TIME: 1715048957.469761
[05/06 22:29:17   1886s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2451.2M, EPOCH TIME: 1715048957.469961
[05/06 22:29:17   1886s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2451.2M, EPOCH TIME: 1715048957.507464
[05/06 22:29:17   1886s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:17   1886s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:17   1886s] 
[05/06 22:29:17   1886s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:17   1886s] OPERPROF:       Starting CMU at level 4, MEM:2451.2M, EPOCH TIME: 1715048957.558595
[05/06 22:29:17   1886s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:2451.2M, EPOCH TIME: 1715048957.562701
[05/06 22:29:17   1886s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.063, MEM:2451.2M, EPOCH TIME: 1715048957.570288
[05/06 22:29:17   1886s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2451.2M, EPOCH TIME: 1715048957.570465
[05/06 22:29:17   1886s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2451.2M, EPOCH TIME: 1715048957.570691
[05/06 22:29:17   1886s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2451.2M, EPOCH TIME: 1715048957.579548
[05/06 22:29:17   1886s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.002, MEM:2451.2M, EPOCH TIME: 1715048957.581257
[05/06 22:29:17   1886s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.111, MEM:2451.2M, EPOCH TIME: 1715048957.581453
[05/06 22:29:17   1886s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.112, MEM:2451.2M, EPOCH TIME: 1715048957.581497
[05/06 22:29:17   1886s] TDRefine: refinePlace mode is spiral
[05/06 22:29:17   1886s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.9
[05/06 22:29:17   1886s] OPERPROF: Starting RefinePlace at level 1, MEM:2451.2M, EPOCH TIME: 1715048957.581565
[05/06 22:29:17   1886s] *** Starting refinePlace (0:31:26 mem=2451.2M) ***
[05/06 22:29:17   1886s] Total net bbox length = 7.226e+05 (3.452e+05 3.774e+05) (ext = 4.124e+04)
[05/06 22:29:17   1886s] 
[05/06 22:29:17   1886s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:17   1886s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:29:17   1886s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:17   1886s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:17   1886s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2451.2M, EPOCH TIME: 1715048957.659162
[05/06 22:29:17   1886s] Starting refinePlace ...
[05/06 22:29:17   1886s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:17   1886s] One DDP V2 for no tweak run.
[05/06 22:29:17   1886s] 
[05/06 22:29:17   1886s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:29:19   1888s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:29:19   1888s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:29:19   1888s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:29:19   1888s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[05/06 22:29:19   1888s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:29:19   1888s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2435.2MB) @(0:31:26 - 0:31:28).
[05/06 22:29:19   1888s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:29:19   1888s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2435.2MB
[05/06 22:29:19   1888s] Statistics of distance of Instance movement in refine placement:
[05/06 22:29:19   1888s]   maximum (X+Y) =         0.00 um
[05/06 22:29:19   1888s]   mean    (X+Y) =         0.00 um
[05/06 22:29:19   1888s] Summary Report:
[05/06 22:29:19   1888s] Instances move: 0 (out of 15313 movable)
[05/06 22:29:19   1888s] Instances flipped: 0
[05/06 22:29:19   1888s] Mean displacement: 0.00 um
[05/06 22:29:19   1888s] Max displacement: 0.00 um 
[05/06 22:29:19   1888s] Total instances moved : 0
[05/06 22:29:19   1888s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.740, REAL:1.734, MEM:2435.2M, EPOCH TIME: 1715048959.393594
[05/06 22:29:19   1888s] Total net bbox length = 7.226e+05 (3.452e+05 3.774e+05) (ext = 4.124e+04)
[05/06 22:29:19   1888s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2435.2MB
[05/06 22:29:19   1888s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2435.2MB) @(0:31:26 - 0:31:28).
[05/06 22:29:19   1888s] *** Finished refinePlace (0:31:28 mem=2435.2M) ***
[05/06 22:29:19   1888s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.9
[05/06 22:29:19   1888s] OPERPROF: Finished RefinePlace at level 1, CPU:1.820, REAL:1.828, MEM:2435.2M, EPOCH TIME: 1715048959.409488
[05/06 22:29:19   1888s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2435.2M, EPOCH TIME: 1715048959.509518
[05/06 22:29:19   1888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15313).
[05/06 22:29:19   1888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:19   1888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:19   1888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:19   1888s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.079, MEM:2435.2M, EPOCH TIME: 1715048959.588296
[05/06 22:29:19   1888s] *** maximum move = 0.00 um ***
[05/06 22:29:19   1888s] *** Finished re-routing un-routed nets (2435.2M) ***
[05/06 22:29:19   1888s] OPERPROF: Starting DPlace-Init at level 1, MEM:2435.2M, EPOCH TIME: 1715048959.782551
[05/06 22:29:19   1888s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2435.2M, EPOCH TIME: 1715048959.821462
[05/06 22:29:19   1888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:19   1888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:19   1888s] 
[05/06 22:29:19   1888s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:19   1888s] OPERPROF:     Starting CMU at level 3, MEM:2435.2M, EPOCH TIME: 1715048959.875850
[05/06 22:29:19   1888s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2435.2M, EPOCH TIME: 1715048959.879872
[05/06 22:29:19   1888s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2435.2M, EPOCH TIME: 1715048959.887674
[05/06 22:29:19   1888s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2435.2M, EPOCH TIME: 1715048959.887827
[05/06 22:29:19   1888s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2451.2M, EPOCH TIME: 1715048959.888271
[05/06 22:29:19   1888s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2451.2M, EPOCH TIME: 1715048959.897337
[05/06 22:29:19   1888s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:2451.2M, EPOCH TIME: 1715048959.899060
[05/06 22:29:19   1888s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.117, MEM:2451.2M, EPOCH TIME: 1715048959.899254
[05/06 22:29:20   1888s] 
[05/06 22:29:20   1888s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2451.2M) ***
[05/06 22:29:20   1888s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:29:20   1888s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.12
[05/06 22:29:20   1888s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:39.5/0:00:39.5 (1.0), totSession cpu/real = 0:31:28.8/0:41:50.8 (0.8), mem = 2451.2M
[05/06 22:29:20   1888s] 
[05/06 22:29:20   1888s] =============================================================================================
[05/06 22:29:20   1888s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             21.16-s078_1
[05/06 22:29:20   1888s] =============================================================================================
[05/06 22:29:20   1888s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:29:20   1888s] ---------------------------------------------------------------------------------------------
[05/06 22:29:20   1888s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.0
[05/06 22:29:20   1888s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:20   1888s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 22:29:20   1888s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:29:20   1888s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:20   1888s] [ OptimizationStep       ]      1   0:00:00.7  (   1.7 % )     0:00:36.1 /  0:00:36.1    1.0
[05/06 22:29:20   1888s] [ OptSingleIteration     ]      7   0:00:00.4  (   0.9 % )     0:00:35.4 /  0:00:35.5    1.0
[05/06 22:29:20   1888s] [ OptGetWeight           ]    531   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.3
[05/06 22:29:20   1888s] [ OptEval                ]    531   0:00:15.0  (  38.0 % )     0:00:15.0 /  0:00:15.1    1.0
[05/06 22:29:20   1888s] [ OptCommit              ]    531   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.1
[05/06 22:29:20   1888s] [ PostCommitDelayUpdate  ]    534   0:00:00.4  (   1.0 % )     0:00:12.6 /  0:00:12.6    1.0
[05/06 22:29:20   1888s] [ IncrDelayCalc          ]    718   0:00:12.1  (  30.8 % )     0:00:12.1 /  0:00:12.2    1.0
[05/06 22:29:20   1888s] [ RefinePlace            ]      1   0:00:02.5  (   6.5 % )     0:00:02.7 /  0:00:02.7    1.0
[05/06 22:29:20   1888s] [ TimingUpdate           ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:29:20   1888s] [ IncrTimingUpdate       ]    199   0:00:07.1  (  17.9 % )     0:00:07.1 /  0:00:07.0    1.0
[05/06 22:29:20   1888s] [ MISC                   ]          0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:20   1888s] ---------------------------------------------------------------------------------------------
[05/06 22:29:20   1888s]  AreaOpt #5 TOTAL                   0:00:39.5  ( 100.0 % )     0:00:39.5 /  0:00:39.5    1.0
[05/06 22:29:20   1888s] ---------------------------------------------------------------------------------------------
[05/06 22:29:20   1888s] 
[05/06 22:29:20   1888s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2432.1M, EPOCH TIME: 1715048960.100452
[05/06 22:29:20   1888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:20   1888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:20   1888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:20   1888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:20   1888s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.075, MEM:2371.1M, EPOCH TIME: 1715048960.175631
[05/06 22:29:20   1888s] TotalInstCnt at PhyDesignMc Destruction: 15313
[05/06 22:29:20   1888s] End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:40, mem=2371.15M, totSessionCpu=0:31:29).
[05/06 22:29:20   1889s] OPTC: user 20.0
[05/06 22:29:20   1889s] Begin: GigaOpt postEco DRV Optimization
[05/06 22:29:20   1889s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[05/06 22:29:20   1889s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:31:29.1/0:41:51.1 (0.8), mem = 2371.1M
[05/06 22:29:20   1889s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:29:20   1889s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:20   1889s] Type 'man IMPECO-560' for more detail.
[05/06 22:29:20   1889s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:29:20   1889s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:29:20   1889s] *Info: 10 ununiquified hinsts
[05/06 22:29:20   1889s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:29:20   1889s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:29:20   1889s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.13
[05/06 22:29:20   1889s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:29:20   1889s] ### Creating PhyDesignMc. totSessionCpu=0:31:29 mem=2371.1M
[05/06 22:29:20   1889s] OPERPROF: Starting DPlace-Init at level 1, MEM:2371.1M, EPOCH TIME: 1715048960.489202
[05/06 22:29:20   1889s] Processing tracks to init pin-track alignment.
[05/06 22:29:20   1889s] z: 2, totalTracks: 1
[05/06 22:29:20   1889s] z: 4, totalTracks: 1
[05/06 22:29:20   1889s] z: 6, totalTracks: 1
[05/06 22:29:20   1889s] z: 8, totalTracks: 1
[05/06 22:29:20   1889s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:29:20   1889s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2371.1M, EPOCH TIME: 1715048960.530027
[05/06 22:29:20   1889s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:20   1889s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:20   1889s] 
[05/06 22:29:20   1889s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:20   1889s] OPERPROF:     Starting CMU at level 3, MEM:2371.1M, EPOCH TIME: 1715048960.581661
[05/06 22:29:20   1889s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2371.1M, EPOCH TIME: 1715048960.585699
[05/06 22:29:20   1889s] 
[05/06 22:29:20   1889s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:29:20   1889s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2371.1M, EPOCH TIME: 1715048960.593394
[05/06 22:29:20   1889s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2371.1M, EPOCH TIME: 1715048960.593554
[05/06 22:29:20   1889s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2371.1M, EPOCH TIME: 1715048960.593781
[05/06 22:29:20   1889s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2371.1MB).
[05/06 22:29:20   1889s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.114, MEM:2371.1M, EPOCH TIME: 1715048960.602920
[05/06 22:29:20   1889s] TotalInstCnt at PhyDesignMc Initialization: 15313
[05/06 22:29:20   1889s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:29 mem=2371.1M
[05/06 22:29:20   1889s] ### Creating RouteCongInterface, started
[05/06 22:29:20   1889s] 
[05/06 22:29:20   1889s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/06 22:29:20   1889s] 
[05/06 22:29:20   1889s] #optDebug: {0, 1.000}
[05/06 22:29:20   1889s] ### Creating RouteCongInterface, finished
[05/06 22:29:20   1889s] ### Creating LA Mngr. totSessionCpu=0:31:30 mem=2371.1M
[05/06 22:29:20   1889s] ### Creating LA Mngr, finished. totSessionCpu=0:31:30 mem=2371.1M
[05/06 22:29:21   1890s] [GPS-DRV] Optimizer parameters ============================= 
[05/06 22:29:21   1890s] [GPS-DRV] maxDensity (design): 0.95
[05/06 22:29:21   1890s] [GPS-DRV] maxLocalDensity: 0.98
[05/06 22:29:21   1890s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/06 22:29:21   1890s] [GPS-DRV] All active and enabled setup views
[05/06 22:29:21   1890s] [GPS-DRV]     typical
[05/06 22:29:21   1890s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:29:21   1890s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 22:29:21   1890s] [GPS-DRV] maxFanoutLoad on
[05/06 22:29:21   1890s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/06 22:29:21   1890s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/06 22:29:21   1890s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/06 22:29:21   1890s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2428.4M, EPOCH TIME: 1715048961.596899
[05/06 22:29:21   1890s] Found 0 hard placement blockage before merging.
[05/06 22:29:21   1890s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2428.4M, EPOCH TIME: 1715048961.598578
[05/06 22:29:21   1890s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:29:21   1890s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/06 22:29:21   1890s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:29:21   1890s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/06 22:29:21   1890s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:29:21   1890s] Info: violation cost 14.991714 (cap = 0.201396, tran = 0.040319, len = 0.000000, fanout load = 14.750000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:29:21   1890s] |     3|    10|    -0.01|     3|     3|    -0.00|    10|    10|     0|     0|    -0.00|    -0.00|       0|       0|       0| 44.40%|          |         |
[05/06 22:29:22   1891s] Info: violation cost 1.796324 (cap = 0.046324, tran = 0.000000, len = 0.000000, fanout load = 1.750000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:29:22   1891s] |     0|     0|     0.00|     1|     1|    -0.00|     5|     5|     0|     0|    -0.37|   -14.27|      24|       0|       4| 44.44%| 0:00:01.0|  2452.0M|
[05/06 22:29:23   1891s] Info: violation cost 0.046324 (cap = 0.046324, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:29:23   1891s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.81|   -16.26|       5|       0|       0| 44.45%| 0:00:01.0|  2452.0M|
[05/06 22:29:23   1891s] Info: violation cost 0.046324 (cap = 0.046324, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 22:29:23   1891s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.81|   -16.26|       0|       0|       0| 44.45%| 0:00:00.0|  2452.0M|
[05/06 22:29:23   1891s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] ###############################################################################
[05/06 22:29:23   1891s] #
[05/06 22:29:23   1891s] #  Large fanout net report:  
[05/06 22:29:23   1891s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/06 22:29:23   1891s] #     - current density: 44.45
[05/06 22:29:23   1891s] #
[05/06 22:29:23   1891s] #  List of high fanout nets:
[05/06 22:29:23   1891s] #
[05/06 22:29:23   1891s] ###############################################################################
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] =======================================================================
[05/06 22:29:23   1891s]                 Reasons for remaining drv violations
[05/06 22:29:23   1891s] =======================================================================
[05/06 22:29:23   1891s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] MultiBuffering failure reasons
[05/06 22:29:23   1891s] ------------------------------------------------
[05/06 22:29:23   1891s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2452.0M) ***
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:29:23   1891s] Total-nets :: 15806, Stn-nets :: 1565, ratio :: 9.9013 %, Total-len 784138, Stn-len 104191
[05/06 22:29:23   1891s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2432.9M, EPOCH TIME: 1715048963.179808
[05/06 22:29:23   1891s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15342).
[05/06 22:29:23   1891s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:23   1891s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:23   1891s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:23   1891s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.077, MEM:2370.9M, EPOCH TIME: 1715048963.256960
[05/06 22:29:23   1891s] TotalInstCnt at PhyDesignMc Destruction: 15342
[05/06 22:29:23   1891s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.13
[05/06 22:29:23   1891s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:31:32.0/0:41:53.9 (0.8), mem = 2370.9M
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] =============================================================================================
[05/06 22:29:23   1891s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              21.16-s078_1
[05/06 22:29:23   1891s] =============================================================================================
[05/06 22:29:23   1891s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:29:23   1891s] ---------------------------------------------------------------------------------------------
[05/06 22:29:23   1891s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.2    1.0
[05/06 22:29:23   1891s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:23   1891s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  10.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:23   1891s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:29:23   1891s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:29:23   1891s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:23   1891s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[05/06 22:29:23   1891s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:29:23   1891s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:23   1891s] [ OptEval                ]      5   0:00:00.5  (  15.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/06 22:29:23   1891s] [ OptCommit              ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[05/06 22:29:23   1891s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:23   1891s] [ IncrDelayCalc          ]     18   0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:23   1891s] [ DrvFindVioNets         ]      4   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:29:23   1891s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:29:23   1891s] [ IncrTimingUpdate       ]      4   0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:23   1891s] [ MISC                   ]          0:00:00.9  (  32.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/06 22:29:23   1891s] ---------------------------------------------------------------------------------------------
[05/06 22:29:23   1891s]  DrvOpt #5 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[05/06 22:29:23   1891s] ---------------------------------------------------------------------------------------------
[05/06 22:29:23   1891s] 
[05/06 22:29:23   1891s] End: GigaOpt postEco DRV Optimization
[05/06 22:29:23   1892s] GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.805 (bump = 0.805)
[05/06 22:29:23   1892s] Begin: GigaOpt nonLegal postEco optimization
[05/06 22:29:23   1892s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/06 22:29:23   1892s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:29:23   1892s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:23   1892s] Type 'man IMPECO-560' for more detail.
[05/06 22:29:23   1892s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:29:23   1892s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:29:23   1892s] *Info: 10 ununiquified hinsts
[05/06 22:29:23   1892s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:29:23   1892s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:29:23   1892s] *** WnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:31:32.5/0:41:54.5 (0.8), mem = 2370.9M
[05/06 22:29:23   1892s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.14
[05/06 22:29:23   1892s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:29:23   1892s] ### Creating PhyDesignMc. totSessionCpu=0:31:33 mem=2370.9M
[05/06 22:29:23   1892s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:29:23   1892s] OPERPROF: Starting DPlace-Init at level 1, MEM:2370.9M, EPOCH TIME: 1715048963.839469
[05/06 22:29:23   1892s] Processing tracks to init pin-track alignment.
[05/06 22:29:23   1892s] z: 2, totalTracks: 1
[05/06 22:29:23   1892s] z: 4, totalTracks: 1
[05/06 22:29:23   1892s] z: 6, totalTracks: 1
[05/06 22:29:23   1892s] z: 8, totalTracks: 1
[05/06 22:29:23   1892s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:29:23   1892s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2370.9M, EPOCH TIME: 1715048963.880478
[05/06 22:29:23   1892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:23   1892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:23   1892s] 
[05/06 22:29:23   1892s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:23   1892s] OPERPROF:     Starting CMU at level 3, MEM:2370.9M, EPOCH TIME: 1715048963.933698
[05/06 22:29:23   1892s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2370.9M, EPOCH TIME: 1715048963.937986
[05/06 22:29:23   1892s] 
[05/06 22:29:23   1892s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:29:23   1892s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2370.9M, EPOCH TIME: 1715048963.945915
[05/06 22:29:23   1892s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2370.9M, EPOCH TIME: 1715048963.946105
[05/06 22:29:23   1892s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2370.9M, EPOCH TIME: 1715048963.946333
[05/06 22:29:23   1892s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2370.9MB).
[05/06 22:29:23   1892s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.116, MEM:2370.9M, EPOCH TIME: 1715048963.955464
[05/06 22:29:24   1892s] TotalInstCnt at PhyDesignMc Initialization: 15342
[05/06 22:29:24   1892s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:33 mem=2370.9M
[05/06 22:29:24   1892s] ### Creating RouteCongInterface, started
[05/06 22:29:24   1892s] 
[05/06 22:29:24   1892s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:29:24   1892s] 
[05/06 22:29:24   1892s] #optDebug: {0, 1.000}
[05/06 22:29:24   1892s] ### Creating RouteCongInterface, finished
[05/06 22:29:24   1892s] ### Creating LA Mngr. totSessionCpu=0:31:33 mem=2370.9M
[05/06 22:29:24   1892s] ### Creating LA Mngr, finished. totSessionCpu=0:31:33 mem=2370.9M
[05/06 22:29:24   1893s] *info: 90 clock nets excluded
[05/06 22:29:24   1893s] *info: 1 ideal net excluded from IPO operation.
[05/06 22:29:25   1893s] *info: 1441 no-driver nets excluded.
[05/06 22:29:25   1893s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:25   1893s] Type 'man IMPECO-560' for more detail.
[05/06 22:29:25   1893s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:29:25   1893s] Type 'man IMPOPT-3213' for more detail.
[05/06 22:29:25   1893s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:25   1893s] Type 'man IMPECO-560' for more detail.
[05/06 22:29:25   1893s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:29:25   1893s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:29:25   1893s] *Info: 10 ununiquified hinsts
[05/06 22:29:25   1894s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.13976.3
[05/06 22:29:25   1894s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/06 22:29:25   1894s] PathGroup :  reg2reg  TargetSlack : 0 
[05/06 22:29:25   1894s] ** GigaOpt Optimizer WNS Slack -0.805 TNS Slack -16.098 Density 44.45
[05/06 22:29:25   1894s] Optimizer WNS Pass 0
[05/06 22:29:25   1894s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.013|  0.000|
|reg2cgate | 0.009|  0.000|
|reg2reg   |-0.805|-16.098|
|HEPG      |-0.805|-16.098|
|All Paths |-0.805|-16.098|
+----------+------+-------+

[05/06 22:29:25   1894s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2430.1M, EPOCH TIME: 1715048965.580787
[05/06 22:29:25   1894s] Found 0 hard placement blockage before merging.
[05/06 22:29:25   1894s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2430.1M, EPOCH TIME: 1715048965.582573
[05/06 22:29:26   1894s] Active Path Group: reg2cgate reg2reg  
[05/06 22:29:26   1895s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:29:26   1895s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 22:29:26   1895s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:29:26   1895s] |  -0.805|   -0.805| -16.098|  -16.098|   44.45%|   0:00:00.0| 2430.1M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:26   1895s] |        |         |        |         |         |            |        |          |         | r_q_reg_58_/D                                      |
[05/06 22:29:26   1895s] |  -0.694|   -0.694| -14.686|  -14.686|   44.45%|   0:00:00.0| 2449.2M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:26   1895s] |        |         |        |         |         |            |        |          |         | r_q_reg_58_/D                                      |
[05/06 22:29:26   1895s] |  -0.618|   -0.618|  -7.417|   -7.417|   44.45%|   0:00:00.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:26   1895s] |        |         |        |         |         |            |        |          |         | r_q_reg_58_/D                                      |
[05/06 22:29:26   1895s] |  -0.563|   -0.563|  -7.184|   -7.184|   44.45%|   0:00:00.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:26   1895s] |        |         |        |         |         |            |        |          |         | r_q_reg_58_/D                                      |
[05/06 22:29:27   1895s] |  -0.483|   -0.483|  -7.615|   -7.615|   44.45%|   0:00:01.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:27   1895s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:29:27   1896s] |  -0.381|   -0.381|  -3.497|   -3.497|   44.45%|   0:00:00.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:27   1896s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:29:27   1896s] |  -0.321|   -0.321|  -3.141|   -3.141|   44.45%|   0:00:00.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:27   1896s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:29:27   1896s] |  -0.237|   -0.237|  -2.822|   -2.822|   44.46%|   0:00:00.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:27   1896s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:29:27   1896s] |  -0.148|   -0.148|  -2.537|   -2.537|   44.46%|   0:00:00.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:27   1896s] |        |         |        |         |         |            |        |          |         | r_q_reg_59_/D                                      |
[05/06 22:29:28   1897s] |  -0.120|   -0.120|  -1.954|   -1.954|   44.47%|   0:00:01.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:28   1897s] |        |         |        |         |         |            |        |          |         | r_q_reg_56_/D                                      |
[05/06 22:29:29   1898s] |  -0.073|   -0.073|  -1.087|   -1.087|   44.48%|   0:00:01.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg_ |
[05/06 22:29:29   1898s] |        |         |        |         |         |            |        |          |         | 27_/D                                              |
[05/06 22:29:30   1899s] |  -0.038|   -0.038|  -1.662|   -1.662|   44.52%|   0:00:01.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:30   1899s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:29:31   1900s] |  -0.030|   -0.030|  -0.116|   -0.116|   44.56%|   0:00:01.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:31   1900s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:29:32   1900s] |  -0.015|   -0.015|  -0.031|   -0.031|   44.58%|   0:00:01.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:32   1900s] |        |         |        |         |         |            |        |          |         | r_q_reg_27_/D                                      |
[05/06 22:29:32   1900s] |  -0.003|   -0.003|  -0.004|   -0.004|   44.59%|   0:00:00.0| 2453.8M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 22:29:32   1900s] |        |         |        |         |         |            |        |          |         | r_q_reg_24_/D                                      |
[05/06 22:29:32   1901s] |   0.000|    0.001|   0.000|    0.000|   44.59%|   0:00:00.0| 2453.8M|        NA|       NA| NA                                                 |
[05/06 22:29:32   1901s] |   0.000|    0.001|   0.000|    0.000|   44.59%|   0:00:00.0| 2453.8M|   typical|       NA| NA                                                 |
[05/06 22:29:32   1901s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:29:32   1901s] 
[05/06 22:29:32   1901s] *** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:06.0 mem=2453.8M) ***
[05/06 22:29:32   1901s] 
[05/06 22:29:32   1901s] *** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=2453.8M) ***
[05/06 22:29:32   1901s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:29:32   1901s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.013|0.000|
|reg2cgate |0.009|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[05/06 22:29:32   1901s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 44.59
[05/06 22:29:32   1901s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.13976.4
[05/06 22:29:32   1901s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2453.8M, EPOCH TIME: 1715048972.431141
[05/06 22:29:32   1901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15346).
[05/06 22:29:32   1901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:32   1901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:32   1901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:32   1901s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:2453.8M, EPOCH TIME: 1715048972.512089
[05/06 22:29:32   1901s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2453.8M, EPOCH TIME: 1715048972.517688
[05/06 22:29:32   1901s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2453.8M, EPOCH TIME: 1715048972.517920
[05/06 22:29:32   1901s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2453.8M, EPOCH TIME: 1715048972.557302
[05/06 22:29:32   1901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:32   1901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:32   1901s] 
[05/06 22:29:32   1901s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:32   1901s] OPERPROF:       Starting CMU at level 4, MEM:2453.8M, EPOCH TIME: 1715048972.609243
[05/06 22:29:32   1901s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2453.8M, EPOCH TIME: 1715048972.613526
[05/06 22:29:32   1901s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.064, MEM:2453.8M, EPOCH TIME: 1715048972.621429
[05/06 22:29:32   1901s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2453.8M, EPOCH TIME: 1715048972.621613
[05/06 22:29:32   1901s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2453.8M, EPOCH TIME: 1715048972.621886
[05/06 22:29:32   1901s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.113, MEM:2453.8M, EPOCH TIME: 1715048972.631209
[05/06 22:29:32   1901s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.114, MEM:2453.8M, EPOCH TIME: 1715048972.631306
[05/06 22:29:32   1901s] TDRefine: refinePlace mode is spiral
[05/06 22:29:32   1901s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.10
[05/06 22:29:32   1901s] OPERPROF: Starting RefinePlace at level 1, MEM:2453.8M, EPOCH TIME: 1715048972.631386
[05/06 22:29:32   1901s] *** Starting refinePlace (0:31:41 mem=2453.8M) ***
[05/06 22:29:32   1901s] Total net bbox length = 7.228e+05 (3.452e+05 3.775e+05) (ext = 4.123e+04)
[05/06 22:29:32   1901s] 
[05/06 22:29:32   1901s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:32   1901s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 22:29:32   1901s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:32   1901s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:32   1901s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2453.8M, EPOCH TIME: 1715048972.711292
[05/06 22:29:32   1901s] Starting refinePlace ...
[05/06 22:29:32   1901s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:32   1901s] One DDP V2 for no tweak run.
[05/06 22:29:32   1901s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:32   1901s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2453.8M, EPOCH TIME: 1715048972.814487
[05/06 22:29:32   1901s] DDP initSite1 nrRow 150 nrJob 150
[05/06 22:29:32   1901s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2453.8M, EPOCH TIME: 1715048972.814650
[05/06 22:29:32   1901s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2453.8M, EPOCH TIME: 1715048972.814958
[05/06 22:29:32   1901s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2453.8M, EPOCH TIME: 1715048972.815024
[05/06 22:29:32   1901s] DDP markSite nrRow 150 nrJob 150
[05/06 22:29:32   1901s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.003, MEM:2453.8M, EPOCH TIME: 1715048972.818186
[05/06 22:29:32   1901s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.004, MEM:2453.8M, EPOCH TIME: 1715048972.818345
[05/06 22:29:32   1901s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 22:29:32   1901s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2455.9M, EPOCH TIME: 1715048972.856129
[05/06 22:29:32   1901s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2455.9M, EPOCH TIME: 1715048972.856288
[05/06 22:29:32   1901s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.008, MEM:2455.9M, EPOCH TIME: 1715048972.864620
[05/06 22:29:32   1901s] ** Cut row section cpu time 0:00:00.0.
[05/06 22:29:32   1901s]  ** Cut row section real time 0:00:00.0.
[05/06 22:29:32   1901s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.009, MEM:2455.9M, EPOCH TIME: 1715048972.864874
[05/06 22:29:33   1902s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 22:29:33   1902s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2455.9MB) @(0:31:41 - 0:31:42).
[05/06 22:29:33   1902s] Move report: preRPlace moves 241 insts, mean move: 0.88 um, max move: 6.80 um 
[05/06 22:29:33   1902s] 	Max move on inst (u_ibex_core/cs_registers_i/mcycle_counter_i/U267): (512.40, 12.00) --> (515.60, 8.40)
[05/06 22:29:33   1902s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/06 22:29:33   1902s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 22:29:33   1902s] 
[05/06 22:29:33   1902s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 22:29:35   1903s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 22:29:35   1903s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 22:29:35   1903s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 22:29:35   1903s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:01.0)
[05/06 22:29:35   1903s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 22:29:35   1903s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2439.9MB) @(0:31:42 - 0:31:44).
[05/06 22:29:35   1903s] Move report: Detail placement moves 241 insts, mean move: 0.88 um, max move: 6.80 um 
[05/06 22:29:35   1903s] 	Max move on inst (u_ibex_core/cs_registers_i/mcycle_counter_i/U267): (512.40, 12.00) --> (515.60, 8.40)
[05/06 22:29:35   1903s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2439.9MB
[05/06 22:29:35   1903s] Statistics of distance of Instance movement in refine placement:
[05/06 22:29:35   1903s]   maximum (X+Y) =         6.80 um
[05/06 22:29:35   1903s]   inst (u_ibex_core/cs_registers_i/mcycle_counter_i/U267) with max move: (512.4, 12) -> (515.6, 8.4)
[05/06 22:29:35   1903s]   mean    (X+Y) =         0.88 um
[05/06 22:29:35   1903s] Summary Report:
[05/06 22:29:35   1903s] Instances move: 241 (out of 15346 movable)
[05/06 22:29:35   1903s] Instances flipped: 0
[05/06 22:29:35   1903s] Mean displacement: 0.88 um
[05/06 22:29:35   1903s] Max displacement: 6.80 um (Instance: u_ibex_core/cs_registers_i/mcycle_counter_i/U267) (512.4, 12) -> (515.6, 8.4)
[05/06 22:29:35   1903s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/06 22:29:35   1903s] Total instances moved : 241
[05/06 22:29:35   1903s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.450, REAL:2.442, MEM:2439.9M, EPOCH TIME: 1715048975.152967
[05/06 22:29:35   1903s] Total net bbox length = 7.229e+05 (3.453e+05 3.776e+05) (ext = 4.124e+04)
[05/06 22:29:35   1903s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2439.9MB
[05/06 22:29:35   1903s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=2439.9MB) @(0:31:41 - 0:31:44).
[05/06 22:29:35   1903s] *** Finished refinePlace (0:31:44 mem=2439.9M) ***
[05/06 22:29:35   1903s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.10
[05/06 22:29:35   1903s] OPERPROF: Finished RefinePlace at level 1, CPU:2.540, REAL:2.538, MEM:2439.9M, EPOCH TIME: 1715048975.168917
[05/06 22:29:35   1903s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2439.9M, EPOCH TIME: 1715048975.266545
[05/06 22:29:35   1903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15346).
[05/06 22:29:35   1903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:35   1904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:35   1904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:35   1904s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2437.9M, EPOCH TIME: 1715048975.344254
[05/06 22:29:35   1904s] *** maximum move = 6.80 um ***
[05/06 22:29:35   1904s] *** Finished re-routing un-routed nets (2437.9M) ***
[05/06 22:29:35   1904s] OPERPROF: Starting DPlace-Init at level 1, MEM:2437.9M, EPOCH TIME: 1715048975.494193
[05/06 22:29:35   1904s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2437.9M, EPOCH TIME: 1715048975.532827
[05/06 22:29:35   1904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:35   1904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:35   1904s] 
[05/06 22:29:35   1904s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:35   1904s] OPERPROF:     Starting CMU at level 3, MEM:2437.9M, EPOCH TIME: 1715048975.585080
[05/06 22:29:35   1904s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2437.9M, EPOCH TIME: 1715048975.589152
[05/06 22:29:35   1904s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2437.9M, EPOCH TIME: 1715048975.596904
[05/06 22:29:35   1904s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2437.9M, EPOCH TIME: 1715048975.597082
[05/06 22:29:35   1904s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2453.9M, EPOCH TIME: 1715048975.597519
[05/06 22:29:35   1904s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.113, MEM:2453.9M, EPOCH TIME: 1715048975.606717
[05/06 22:29:35   1904s] 
[05/06 22:29:35   1904s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2453.9M) ***
[05/06 22:29:35   1904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.13976.4
[05/06 22:29:35   1904s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 44.59
[05/06 22:29:35   1904s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.013|0.000|
|reg2cgate |0.125|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[05/06 22:29:35   1904s] 
[05/06 22:29:35   1904s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.5 real=0:00:10.0 mem=2453.9M) ***
[05/06 22:29:35   1904s] 
[05/06 22:29:35   1904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.13976.3
[05/06 22:29:35   1904s] Total-nets :: 15809, Stn-nets :: 1574, ratio :: 9.95635 %, Total-len 784142, Stn-len 104249
[05/06 22:29:36   1904s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.8M, EPOCH TIME: 1715048976.003145
[05/06 22:29:36   1904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:36   1904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:36   1904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:36   1904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:36   1904s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2371.8M, EPOCH TIME: 1715048976.077407
[05/06 22:29:36   1904s] TotalInstCnt at PhyDesignMc Destruction: 15346
[05/06 22:29:36   1904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.14
[05/06 22:29:36   1904s] *** WnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 0:31:44.8/0:42:06.8 (0.8), mem = 2371.8M
[05/06 22:29:36   1904s] 
[05/06 22:29:36   1904s] =============================================================================================
[05/06 22:29:36   1904s]  Step TAT Report : WnsOpt #2 / place_opt_design #1                              21.16-s078_1
[05/06 22:29:36   1904s] =============================================================================================
[05/06 22:29:36   1904s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:29:36   1904s] ---------------------------------------------------------------------------------------------
[05/06 22:29:36   1904s] [ SlackTraversorInit     ]      2   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:36   1904s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:36   1904s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:36   1904s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:29:36   1904s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 22:29:36   1904s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:36   1904s] [ TransformInit          ]      1   0:00:01.2  (   9.5 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 22:29:36   1904s] [ OptimizationStep       ]      1   0:00:00.1  (   1.0 % )     0:00:06.2 /  0:00:06.1    1.0
[05/06 22:29:36   1904s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.4 % )     0:00:06.0 /  0:00:06.0    1.0
[05/06 22:29:36   1904s] [ OptGetWeight           ]     15   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/06 22:29:36   1904s] [ OptEval                ]     15   0:00:02.9  (  23.3 % )     0:00:02.9 /  0:00:02.8    1.0
[05/06 22:29:36   1904s] [ OptCommit              ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[05/06 22:29:36   1904s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:29:36   1904s] [ IncrDelayCalc          ]     65   0:00:01.1  (   8.8 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:29:36   1904s] [ SetupOptGetWorkingSet  ]     41   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:29:36   1904s] [ SetupOptGetActiveNode  ]     41   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:36   1904s] [ SetupOptSlackGraph     ]     15   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:29:36   1904s] [ RefinePlace            ]      1   0:00:03.3  (  26.6 % )     0:00:03.4 /  0:00:03.4    1.0
[05/06 22:29:36   1904s] [ TimingUpdate           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:29:36   1904s] [ IncrTimingUpdate       ]     19   0:00:01.5  (  12.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/06 22:29:36   1904s] [ MISC                   ]          0:00:00.8  (   6.1 % )     0:00:00.8 /  0:00:00.7    1.0
[05/06 22:29:36   1904s] ---------------------------------------------------------------------------------------------
[05/06 22:29:36   1904s]  WnsOpt #2 TOTAL                    0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:12.2    1.0
[05/06 22:29:36   1904s] ---------------------------------------------------------------------------------------------
[05/06 22:29:36   1904s] 
[05/06 22:29:36   1904s] End: GigaOpt nonLegal postEco optimization
[05/06 22:29:36   1904s] **INFO: Flow update: Design timing is met.
[05/06 22:29:36   1904s] **INFO: Flow update: Design timing is met.
[05/06 22:29:36   1904s] **INFO : Latch borrow mode reset to max_borrow
[05/06 22:29:36   1904s] Register exp ratio and priority group on 0 nets on 15876 nets : 
[05/06 22:29:37   1906s] 
[05/06 22:29:37   1906s] Active setup views:
[05/06 22:29:37   1906s]  typical
[05/06 22:29:37   1906s]   Dominating endpoints: 0
[05/06 22:29:37   1906s]   Dominating TNS: -0.000
[05/06 22:29:37   1906s] 
[05/06 22:29:37   1906s] Extraction called for design 'ibex_top' of instances=15346 and nets=18104 using extraction engine 'preRoute' .
[05/06 22:29:37   1906s] PreRoute RC Extraction called for design ibex_top.
[05/06 22:29:37   1906s] RC Extraction called in multi-corner(1) mode.
[05/06 22:29:37   1906s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:29:37   1906s] Type 'man IMPEXT-6197' for more detail.
[05/06 22:29:37   1906s] RCMode: PreRoute
[05/06 22:29:37   1906s]       RC Corner Indexes            0   
[05/06 22:29:37   1906s] Capacitance Scaling Factor   : 1.00000 
[05/06 22:29:37   1906s] Resistance Scaling Factor    : 1.00000 
[05/06 22:29:37   1906s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 22:29:37   1906s] Clock Res. Scaling Factor    : 1.00000 
[05/06 22:29:37   1906s] Shrink Factor                : 1.00000
[05/06 22:29:37   1906s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/06 22:29:37   1906s] RC Grid backup saved.
[05/06 22:29:37   1906s] 
[05/06 22:29:37   1906s] Trim Metal Layers:
[05/06 22:29:37   1906s] LayerId::1 widthSet size::1
[05/06 22:29:37   1906s] LayerId::2 widthSet size::1
[05/06 22:29:37   1906s] LayerId::3 widthSet size::1
[05/06 22:29:37   1906s] LayerId::4 widthSet size::1
[05/06 22:29:37   1906s] LayerId::5 widthSet size::1
[05/06 22:29:37   1906s] LayerId::6 widthSet size::1
[05/06 22:29:37   1906s] LayerId::7 widthSet size::1
[05/06 22:29:37   1906s] LayerId::8 widthSet size::1
[05/06 22:29:37   1906s] Skipped RC grid update for preRoute extraction.
[05/06 22:29:37   1906s] eee: pegSigSF::1.070000
[05/06 22:29:37   1906s] Initializing multi-corner resistance tables ...
[05/06 22:29:37   1906s] eee: l::1 avDens::0.105146 usedTrk::3179.624635 availTrk::30240.000000 sigTrk::3179.624635
[05/06 22:29:37   1906s] eee: l::2 avDens::0.379248 usedTrk::11468.467036 availTrk::30240.000000 sigTrk::11468.467036
[05/06 22:29:37   1906s] eee: l::3 avDens::0.361283 usedTrk::10925.199480 availTrk::30240.000000 sigTrk::10925.199480
[05/06 22:29:37   1906s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:29:37   1906s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:29:37   1906s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:29:37   1906s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:29:37   1906s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:29:37   1906s] {RT typical_rc 0 3 3 0}
[05/06 22:29:37   1906s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:29:37   1906s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2400.422M)
[05/06 22:29:37   1906s] Skewing Data Summary (End_of_FINAL)
[05/06 22:29:38   1907s] --------------------------------------------------
[05/06 22:29:38   1907s]  Total skewed count:0
[05/06 22:29:38   1907s] --------------------------------------------------
[05/06 22:29:38   1907s] Starting delay calculation for Setup views
[05/06 22:29:39   1907s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 22:29:39   1907s] #################################################################################
[05/06 22:29:39   1907s] # Design Stage: PreRoute
[05/06 22:29:39   1907s] # Design Name: ibex_top
[05/06 22:29:39   1907s] # Design Mode: 130nm
[05/06 22:29:39   1907s] # Analysis Mode: MMMC Non-OCV 
[05/06 22:29:39   1907s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:29:39   1907s] # Signoff Settings: SI Off 
[05/06 22:29:39   1907s] #################################################################################
[05/06 22:29:39   1908s] Calculate delays in Single mode...
[05/06 22:29:39   1908s] Topological Sorting (REAL = 0:00:00.0, MEM = 2401.9M, InitMEM = 2401.9M)
[05/06 22:29:39   1908s] Start delay calculation (fullDC) (1 T). (MEM=2401.94)
[05/06 22:29:40   1908s] End AAE Lib Interpolated Model. (MEM=2401.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:29:43   1912s] Total number of fetched objects 17558
[05/06 22:29:43   1912s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:29:43   1912s] End delay calculation. (MEM=2374.45 CPU=0:00:03.2 REAL=0:00:03.0)
[05/06 22:29:43   1912s] End delay calculation (fullDC). (MEM=2374.45 CPU=0:00:03.8 REAL=0:00:04.0)
[05/06 22:29:43   1912s] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 2374.5M) ***
[05/06 22:29:44   1913s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:31:53 mem=2374.5M)
[05/06 22:29:44   1913s] OPTC: user 20.0
[05/06 22:29:44   1913s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2374.45 MB )
[05/06 22:29:44   1913s] (I)      ==================== Layers =====================
[05/06 22:29:44   1913s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:29:44   1913s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:29:44   1913s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:29:44   1913s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:29:44   1913s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:29:44   1913s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:29:44   1913s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:29:44   1913s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:29:44   1913s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:29:44   1913s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:29:44   1913s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:29:44   1913s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:29:44   1913s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:29:44   1913s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:29:44   1913s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:29:44   1913s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:29:44   1913s] (I)      Started Import and model ( Curr Mem: 2374.45 MB )
[05/06 22:29:44   1913s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:29:44   1913s] (I)      == Non-default Options ==
[05/06 22:29:44   1913s] (I)      Build term to term wires                           : false
[05/06 22:29:44   1913s] (I)      Maximum routing layer                              : 3
[05/06 22:29:44   1913s] (I)      Number of threads                                  : 1
[05/06 22:29:44   1913s] (I)      Method to set GCell size                           : row
[05/06 22:29:44   1913s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:29:45   1913s] (I)      Use row-based GCell size
[05/06 22:29:45   1913s] (I)      Use row-based GCell align
[05/06 22:29:45   1913s] (I)      layer 0 area = 89000
[05/06 22:29:45   1913s] (I)      layer 1 area = 120000
[05/06 22:29:45   1913s] (I)      layer 2 area = 120000
[05/06 22:29:45   1913s] (I)      GCell unit size   : 3600
[05/06 22:29:45   1913s] (I)      GCell multiplier  : 1
[05/06 22:29:45   1913s] (I)      GCell row height  : 3600
[05/06 22:29:45   1913s] (I)      Actual row height : 3600
[05/06 22:29:45   1913s] (I)      GCell align ref   : 8400 8400
[05/06 22:29:45   1913s] [NR-eGR] Track table information for default rule: 
[05/06 22:29:45   1913s] [NR-eGR] M1 has single uniform track structure
[05/06 22:29:45   1913s] [NR-eGR] M2 has single uniform track structure
[05/06 22:29:45   1913s] [NR-eGR] M3 has single uniform track structure
[05/06 22:29:45   1913s] [NR-eGR] MQ has single uniform track structure
[05/06 22:29:45   1913s] [NR-eGR] MG has single uniform track structure
[05/06 22:29:45   1913s] [NR-eGR] LY has single uniform track structure
[05/06 22:29:45   1913s] [NR-eGR] E1 has single uniform track structure
[05/06 22:29:45   1913s] [NR-eGR] MA has single uniform track structure
[05/06 22:29:45   1913s] (I)      ============== Default via ===============
[05/06 22:29:45   1913s] (I)      +---+------------------+-----------------+
[05/06 22:29:45   1913s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:29:45   1913s] (I)      +---+------------------+-----------------+
[05/06 22:29:45   1913s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/06 22:29:45   1913s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/06 22:29:45   1913s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/06 22:29:45   1913s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:29:45   1913s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:29:45   1913s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/06 22:29:45   1913s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:29:45   1913s] (I)      +---+------------------+-----------------+
[05/06 22:29:45   1913s] [NR-eGR] Read 76335 PG shapes
[05/06 22:29:45   1913s] [NR-eGR] Read 0 clock shapes
[05/06 22:29:45   1913s] [NR-eGR] Read 0 other shapes
[05/06 22:29:45   1913s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:29:45   1913s] [NR-eGR] #Instance Blockages : 0
[05/06 22:29:45   1913s] [NR-eGR] #PG Blockages       : 76335
[05/06 22:29:45   1913s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:29:45   1913s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:29:45   1913s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:29:45   1913s] [NR-eGR] #Other Blockages    : 0
[05/06 22:29:45   1913s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:29:45   1913s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:29:45   1913s] [NR-eGR] Read 15809 nets ( ignored 0 )
[05/06 22:29:45   1913s] (I)      early_global_route_priority property id does not exist.
[05/06 22:29:45   1913s] (I)      Read Num Blocks=76335  Num Prerouted Wires=0  Num CS=0
[05/06 22:29:45   1913s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:29:45   1913s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:29:45   1913s] (I)      Number of ignored nets                =      0
[05/06 22:29:45   1913s] (I)      Number of connected nets              =      0
[05/06 22:29:45   1913s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:29:45   1913s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:29:45   1913s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:29:45   1913s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:29:45   1913s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:29:45   1913s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:29:45   1913s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:29:45   1913s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:29:45   1913s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:29:45   1913s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/06 22:29:45   1913s] (I)      Ndr track 0 does not exist
[05/06 22:29:45   1913s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:29:45   1913s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:29:45   1913s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:29:45   1913s] (I)      Site width          :   400  (dbu)
[05/06 22:29:45   1913s] (I)      Row height          :  3600  (dbu)
[05/06 22:29:45   1913s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:29:45   1913s] (I)      GCell width         :  3600  (dbu)
[05/06 22:29:45   1913s] (I)      GCell height        :  3600  (dbu)
[05/06 22:29:45   1913s] (I)      Grid                :   210   155     3
[05/06 22:29:45   1913s] (I)      Layer numbers       :     1     2     3
[05/06 22:29:45   1913s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:29:45   1913s] (I)      Horizontal capacity :     0     0  3600
[05/06 22:29:45   1913s] (I)      Default wire width  :   160   200   200
[05/06 22:29:45   1913s] (I)      Default wire space  :   160   200   200
[05/06 22:29:45   1913s] (I)      Default wire pitch  :   320   400   400
[05/06 22:29:45   1913s] (I)      Default pitch size  :   320   400   400
[05/06 22:29:45   1913s] (I)      First track coord   :   200   200   200
[05/06 22:29:45   1913s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/06 22:29:45   1913s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:29:45   1913s] (I)      Num of masks        :     1     1     1
[05/06 22:29:45   1913s] (I)      Num of trim masks   :     0     0     0
[05/06 22:29:45   1913s] (I)      --------------------------------------------------------
[05/06 22:29:45   1913s] 
[05/06 22:29:45   1913s] [NR-eGR] ============ Routing rule table ============
[05/06 22:29:45   1913s] [NR-eGR] Rule id: 0  Nets: 15809
[05/06 22:29:45   1913s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 22:29:45   1913s] (I)                    Layer    2    3 
[05/06 22:29:45   1913s] (I)                    Pitch  400  400 
[05/06 22:29:45   1913s] (I)             #Used tracks    1    1 
[05/06 22:29:45   1913s] (I)       #Fully used tracks    1    1 
[05/06 22:29:45   1913s] [NR-eGR] ========================================
[05/06 22:29:45   1913s] [NR-eGR] 
[05/06 22:29:45   1913s] (I)      =============== Blocked Tracks ===============
[05/06 22:29:45   1913s] (I)      +-------+---------+----------+---------------+
[05/06 22:29:45   1913s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:29:45   1913s] (I)      +-------+---------+----------+---------------+
[05/06 22:29:45   1913s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 22:29:45   1913s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:29:45   1913s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:29:45   1913s] (I)      +-------+---------+----------+---------------+
[05/06 22:29:45   1913s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2374.45 MB )
[05/06 22:29:45   1913s] (I)      Reset routing kernel
[05/06 22:29:45   1913s] (I)      Started Global Routing ( Curr Mem: 2374.45 MB )
[05/06 22:29:45   1913s] (I)      totalPins=50588  totalGlobalPin=48913 (96.69%)
[05/06 22:29:45   1913s] (I)      total 2D Cap : 421744 = (227570 H, 194174 V)
[05/06 22:29:45   1913s] [NR-eGR] Layer group 1: route 15809 net(s) in layer range [2, 3]
[05/06 22:29:45   1913s] (I)      
[05/06 22:29:45   1913s] (I)      ============  Phase 1a Route ============
[05/06 22:29:45   1914s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:29:45   1914s] (I)      Usage: 208317 = (99844 H, 108473 V) = (43.87% H, 55.86% V) = (3.594e+05um H, 3.905e+05um V)
[05/06 22:29:45   1914s] (I)      
[05/06 22:29:45   1914s] (I)      ============  Phase 1b Route ============
[05/06 22:29:45   1914s] (I)      Usage: 208895 = (100093 H, 108802 V) = (43.98% H, 56.03% V) = (3.603e+05um H, 3.917e+05um V)
[05/06 22:29:45   1914s] (I)      Overflow of layer group 1: 0.66% H + 10.00% V. EstWL: 7.520220e+05um
[05/06 22:29:45   1914s] (I)      Congestion metric : 0.66%H 10.00%V, 10.66%HV
[05/06 22:29:45   1914s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:29:45   1914s] (I)      
[05/06 22:29:45   1914s] (I)      ============  Phase 1c Route ============
[05/06 22:29:45   1914s] (I)      Level2 Grid: 42 x 31
[05/06 22:29:45   1914s] (I)      Usage: 208895 = (100093 H, 108802 V) = (43.98% H, 56.03% V) = (3.603e+05um H, 3.917e+05um V)
[05/06 22:29:45   1914s] (I)      
[05/06 22:29:45   1914s] (I)      ============  Phase 1d Route ============
[05/06 22:29:45   1914s] (I)      Usage: 209787 = (100758 H, 109029 V) = (44.28% H, 56.15% V) = (3.627e+05um H, 3.925e+05um V)
[05/06 22:29:45   1914s] (I)      
[05/06 22:29:45   1914s] (I)      ============  Phase 1e Route ============
[05/06 22:29:45   1914s] (I)      Usage: 209787 = (100758 H, 109029 V) = (44.28% H, 56.15% V) = (3.627e+05um H, 3.925e+05um V)
[05/06 22:29:45   1914s] [NR-eGR] Early Global Route overflow of layer group 1: 1.02% H + 8.90% V. EstWL: 7.552332e+05um
[05/06 22:29:45   1914s] (I)      
[05/06 22:29:45   1914s] (I)      ============  Phase 1l Route ============
[05/06 22:29:45   1914s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:29:45   1914s] (I)      Layer  2:     203429    127814      3255           0      291060    ( 0.00%) 
[05/06 22:29:45   1914s] (I)      Layer  3:     238570    100692       300           0      291555    ( 0.00%) 
[05/06 22:29:45   1914s] (I)      Total:        441999    228506      3555           0      582615    ( 0.00%) 
[05/06 22:29:45   1914s] (I)      
[05/06 22:29:45   1914s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:29:45   1914s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/06 22:29:45   1914s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:29:45   1914s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/06 22:29:45   1914s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:29:45   1914s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/06 22:29:45   1914s] [NR-eGR]      M2 ( 2)      2235( 6.91%)       152( 0.47%)         3( 0.01%)   ( 7.39%) 
[05/06 22:29:45   1914s] [NR-eGR]      M3 ( 3)       187( 0.58%)        17( 0.05%)         0( 0.00%)   ( 0.63%) 
[05/06 22:29:45   1914s] [NR-eGR] --------------------------------------------------------------------------------
[05/06 22:29:45   1914s] [NR-eGR]        Total      2422( 3.74%)       169( 0.26%)         3( 0.00%)   ( 4.01%) 
[05/06 22:29:45   1914s] [NR-eGR] 
[05/06 22:29:45   1914s] (I)      Finished Global Routing ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 2382.46 MB )
[05/06 22:29:45   1914s] (I)      total 2D Cap : 440715 = (240031 H, 200684 V)
[05/06 22:29:45   1914s] [NR-eGR] Overflow after Early Global Route 0.63% H + 7.34% V
[05/06 22:29:45   1914s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.05 sec, Real: 1.06 sec, Curr Mem: 2382.46 MB )
[05/06 22:29:45   1914s] (I)      ========================================= Runtime Summary =========================================
[05/06 22:29:45   1914s] (I)       Step                                              %        Start       Finish      Real       CPU 
[05/06 22:29:45   1914s] (I)      ---------------------------------------------------------------------------------------------------
[05/06 22:29:45   1914s] (I)       Early Global Route kernel                   100.00%  1768.05 sec  1769.11 sec  1.06 sec  1.05 sec 
[05/06 22:29:45   1914s] (I)       +-Import and model                           23.72%  1768.05 sec  1768.31 sec  0.25 sec  0.25 sec 
[05/06 22:29:45   1914s] (I)       | +-Create place DB                          10.46%  1768.05 sec  1768.16 sec  0.11 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)       | | +-Import place data                      10.45%  1768.05 sec  1768.16 sec  0.11 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Read instances and placement          3.26%  1768.05 sec  1768.09 sec  0.03 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Read nets                             7.15%  1768.09 sec  1768.16 sec  0.08 sec  0.08 sec 
[05/06 22:29:45   1914s] (I)       | +-Create route DB                          11.89%  1768.16 sec  1768.29 sec  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)       | | +-Import route data (1T)                 11.83%  1768.17 sec  1768.29 sec  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Read blockages ( Layer 2-3 )          3.29%  1768.18 sec  1768.22 sec  0.03 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Read routing blockages              0.00%  1768.18 sec  1768.18 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Read instance blockages             0.92%  1768.18 sec  1768.19 sec  0.01 sec  0.01 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Read PG blockages                   2.12%  1768.19 sec  1768.22 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Read clock blockages                0.00%  1768.22 sec  1768.22 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Read other blockages                0.00%  1768.22 sec  1768.22 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Read halo blockages                 0.14%  1768.22 sec  1768.22 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Read boundary cut boxes             0.00%  1768.22 sec  1768.22 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Read blackboxes                       0.00%  1768.22 sec  1768.22 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Read prerouted                        2.09%  1768.22 sec  1768.24 sec  0.02 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Read unlegalized nets                 0.68%  1768.24 sec  1768.25 sec  0.01 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Read nets                             1.14%  1768.25 sec  1768.26 sec  0.01 sec  0.01 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Set up via pillars                    0.02%  1768.27 sec  1768.27 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Initialize 3D grid graph              0.03%  1768.27 sec  1768.27 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Model blockage capacity               1.73%  1768.27 sec  1768.29 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Initialize 3D capacity              1.58%  1768.27 sec  1768.28 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | +-Read aux data                             0.00%  1768.29 sec  1768.29 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | +-Others data preparation                   0.38%  1768.29 sec  1768.30 sec  0.00 sec  0.01 sec 
[05/06 22:29:45   1914s] (I)       | +-Create route kernel                       0.47%  1768.30 sec  1768.30 sec  0.01 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       +-Global Routing                             74.96%  1768.31 sec  1769.10 sec  0.80 sec  0.80 sec 
[05/06 22:29:45   1914s] (I)       | +-Initialization                            1.32%  1768.31 sec  1768.32 sec  0.01 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | +-Net group 1                              72.96%  1768.32 sec  1769.10 sec  0.77 sec  0.77 sec 
[05/06 22:29:45   1914s] (I)       | | +-Generate topology                       2.05%  1768.32 sec  1768.34 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | +-Phase 1a                               11.94%  1768.37 sec  1768.49 sec  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Pattern routing (1T)                  8.43%  1768.37 sec  1768.46 sec  0.09 sec  0.09 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.88%  1768.46 sec  1768.48 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Add via demand to 2D                  1.51%  1768.48 sec  1768.49 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | +-Phase 1b                               11.16%  1768.49 sec  1768.61 sec  0.12 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Monotonic routing (1T)               11.07%  1768.49 sec  1768.61 sec  0.12 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)       | | +-Phase 1c                                2.14%  1768.61 sec  1768.63 sec  0.02 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Two level Routing                     2.13%  1768.61 sec  1768.63 sec  0.02 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Two Level Routing (Regular)         1.79%  1768.61 sec  1768.63 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Two Level Routing (Strong)          0.25%  1768.63 sec  1768.63 sec  0.00 sec  0.01 sec 
[05/06 22:29:45   1914s] (I)       | | +-Phase 1d                               29.19%  1768.63 sec  1768.94 sec  0.31 sec  0.31 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Detoured routing (1T)                29.17%  1768.63 sec  1768.94 sec  0.31 sec  0.31 sec 
[05/06 22:29:45   1914s] (I)       | | +-Phase 1e                                1.50%  1768.94 sec  1768.96 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Route legalization                    1.43%  1768.94 sec  1768.96 sec  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | | | +-Legalize Blockage Violations        1.41%  1768.94 sec  1768.96 sec  0.01 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)       | | +-Phase 1l                               12.68%  1768.96 sec  1769.10 sec  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)       | | | +-Layer assignment (1T)                12.28%  1768.96 sec  1769.10 sec  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)       | +-Clean cong LA                             0.00%  1769.10 sec  1769.10 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       +-Export 3D cong map                          0.67%  1769.10 sec  1769.11 sec  0.01 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)       | +-Export 2D cong map                        0.20%  1769.11 sec  1769.11 sec  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)      ======================= Summary by functions ========================
[05/06 22:29:45   1914s] (I)       Lv  Step                                      %      Real       CPU 
[05/06 22:29:45   1914s] (I)      ---------------------------------------------------------------------
[05/06 22:29:45   1914s] (I)        0  Early Global Route kernel           100.00%  1.06 sec  1.05 sec 
[05/06 22:29:45   1914s] (I)        1  Global Routing                       74.96%  0.80 sec  0.80 sec 
[05/06 22:29:45   1914s] (I)        1  Import and model                     23.72%  0.25 sec  0.25 sec 
[05/06 22:29:45   1914s] (I)        1  Export 3D cong map                    0.67%  0.01 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        2  Net group 1                          72.96%  0.77 sec  0.77 sec 
[05/06 22:29:45   1914s] (I)        2  Create route DB                      11.89%  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)        2  Create place DB                      10.46%  0.11 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)        2  Initialization                        1.32%  0.01 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        2  Create route kernel                   0.47%  0.01 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        2  Others data preparation               0.38%  0.00 sec  0.01 sec 
[05/06 22:29:45   1914s] (I)        2  Export 2D cong map                    0.20%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        3  Phase 1d                             29.19%  0.31 sec  0.31 sec 
[05/06 22:29:45   1914s] (I)        3  Phase 1l                             12.68%  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)        3  Phase 1a                             11.94%  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)        3  Import route data (1T)               11.83%  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)        3  Phase 1b                             11.16%  0.12 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)        3  Import place data                    10.45%  0.11 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)        3  Phase 1c                              2.14%  0.02 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)        3  Generate topology                     2.05%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        3  Phase 1e                              1.50%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        4  Detoured routing (1T)                29.17%  0.31 sec  0.31 sec 
[05/06 22:29:45   1914s] (I)        4  Layer assignment (1T)                12.28%  0.13 sec  0.13 sec 
[05/06 22:29:45   1914s] (I)        4  Monotonic routing (1T)               11.07%  0.12 sec  0.11 sec 
[05/06 22:29:45   1914s] (I)        4  Pattern routing (1T)                  8.43%  0.09 sec  0.09 sec 
[05/06 22:29:45   1914s] (I)        4  Read nets                             8.29%  0.09 sec  0.09 sec 
[05/06 22:29:45   1914s] (I)        4  Read blockages ( Layer 2-3 )          3.29%  0.03 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)        4  Read instances and placement          3.26%  0.03 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)        4  Two level Routing                     2.13%  0.02 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)        4  Read prerouted                        2.09%  0.02 sec  0.03 sec 
[05/06 22:29:45   1914s] (I)        4  Pattern Routing Avoiding Blockages    1.88%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        4  Model blockage capacity               1.73%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        4  Add via demand to 2D                  1.51%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        4  Route legalization                    1.43%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        4  Read unlegalized nets                 0.68%  0.01 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        5  Read PG blockages                     2.12%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        5  Two Level Routing (Regular)           1.79%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        5  Initialize 3D capacity                1.58%  0.02 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        5  Legalize Blockage Violations          1.41%  0.01 sec  0.02 sec 
[05/06 22:29:45   1914s] (I)        5  Read instance blockages               0.92%  0.01 sec  0.01 sec 
[05/06 22:29:45   1914s] (I)        5  Two Level Routing (Strong)            0.25%  0.00 sec  0.01 sec 
[05/06 22:29:45   1914s] (I)        5  Read halo blockages                   0.14%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/06 22:29:45   1914s] OPERPROF: Starting HotSpotCal at level 1, MEM:2382.5M, EPOCH TIME: 1715048985.953531
[05/06 22:29:45   1914s] [hotspot] +------------+---------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:29:45   1914s] [hotspot] +------------+---------------+---------------+
[05/06 22:29:45   1914s] [hotspot] | normalized |          5.11 |         41.56 |
[05/06 22:29:45   1914s] [hotspot] +------------+---------------+---------------+
[05/06 22:29:45   1914s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.11, normalized total congestion hotspot area = 41.56 (area is in unit of 4 std-cell row bins)
[05/06 22:29:45   1914s] [hotspot] max/total 5.11/41.56, big hotspot (>10) total 0.00
[05/06 22:29:45   1914s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  1  |   418.80   332.40   447.60   375.60 |        5.11   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  2  |    87.60   462.00   116.40   490.80 |        3.11   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  3  |    73.20    30.00   102.00    58.80 |        0.89   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  4  |   116.40    30.00   145.20    58.80 |        0.89   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  5  |   145.20    30.00   174.00    58.80 |        0.89   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] Top 5 hotspots total area: 10.89
[05/06 22:29:45   1914s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2398.5M, EPOCH TIME: 1715048985.967584
[05/06 22:29:45   1914s] [hotspot] Hotspot report including placement blocked areas
[05/06 22:29:45   1914s] OPERPROF: Starting HotSpotCal at level 1, MEM:2398.5M, EPOCH TIME: 1715048985.967929
[05/06 22:29:45   1914s] [hotspot] +------------+---------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:29:45   1914s] [hotspot] +------------+---------------+---------------+
[05/06 22:29:45   1914s] [hotspot] | normalized |          8.67 |         60.00 |
[05/06 22:29:45   1914s] [hotspot] +------------+---------------+---------------+
[05/06 22:29:45   1914s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 8.67, normalized total congestion hotspot area = 60.00 (area is in unit of 4 std-cell row bins)
[05/06 22:29:45   1914s] [hotspot] max/total 8.67/60.00, big hotspot (>10) total 5.56
[05/06 22:29:45   1914s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  1  |   735.60   433.20   757.20   505.20 |        7.78   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  2  |   318.00   534.00   375.60   559.20 |        6.22   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  3  |   418.80   332.40   447.60   375.60 |        5.11   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  4  |    87.60   462.00   116.40   490.80 |        3.11   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] [hotspot] |  5  |    73.20    30.00   102.00    58.80 |        0.89   |
[05/06 22:29:45   1914s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:29:45   1914s] Top 5 hotspots total area: 23.11
[05/06 22:29:45   1914s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.014, MEM:2398.5M, EPOCH TIME: 1715048985.981450
[05/06 22:29:45   1914s] Reported timing to dir ./timingReports
[05/06 22:29:45   1914s] **optDesign ... cpu = 0:24:29, real = 0:24:28, mem = 1761.4M, totSessionCpu=0:31:55 **
[05/06 22:29:46   1914s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2350.5M, EPOCH TIME: 1715048986.035048
[05/06 22:29:46   1914s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:46   1914s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:46   1914s] 
[05/06 22:29:46   1914s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:46   1914s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:2350.5M, EPOCH TIME: 1715048986.096919
[05/06 22:29:46   1914s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:46   1914s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:48   1916s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:48   1916s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:29:48   1917s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:48   1917s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:29:49   1917s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:49   1917s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:29:49   1917s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:29:49   1917s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:29:50   1917s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.251  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  4088   |  1994   |   89    |  3687   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     70 (70)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2350.6M, EPOCH TIME: 1715048990.662230
[05/06 22:29:50   1917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] 
[05/06 22:29:50   1917s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:50   1917s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:2350.6M, EPOCH TIME: 1715048990.723647
[05/06 22:29:50   1917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] Density: 44.593%
Routing Overflow: 0.63% H and 7.34% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2350.6M, EPOCH TIME: 1715048990.796488
[05/06 22:29:50   1917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] 
[05/06 22:29:50   1917s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:29:50   1917s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2350.6M, EPOCH TIME: 1715048990.856851
[05/06 22:29:50   1917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:50   1917s] **optDesign ... cpu = 0:24:32, real = 0:24:33, mem = 1763.2M, totSessionCpu=0:31:58 **
[05/06 22:29:50   1917s] 
[05/06 22:29:50   1917s] TimeStamp Deleting Cell Server Begin ...
[05/06 22:29:50   1917s] Deleting Lib Analyzer.
[05/06 22:29:50   1917s] 
[05/06 22:29:50   1917s] TimeStamp Deleting Cell Server End ...
[05/06 22:29:50   1917s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/06 22:29:50   1917s] Type 'man IMPOPT-3195' for more detail.
[05/06 22:29:50   1917s] *** Finished optDesign ***
[05/06 22:29:50   1917s] 
[05/06 22:29:50   1917s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:24:43 real=  0:24:45)
[05/06 22:29:50   1917s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[05/06 22:29:50   1917s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:01:25 real=  0:01:25)
[05/06 22:29:50   1917s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:28 real=  0:02:28)
[05/06 22:29:50   1917s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:13:57 real=  0:13:57)
[05/06 22:29:50   1917s] 	OPT_RUNTIME:                tns (count =  1): (cpu=  0:02:13 real=  0:02:13)
[05/06 22:29:50   1917s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:02:44 real=  0:02:44)
[05/06 22:29:50   1917s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:15.7 real=0:00:15.7)
[05/06 22:29:50   1917s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:29:50   1917s] clean pInstBBox. size 0
[05/06 22:29:51   1917s] All LLGs are deleted
[05/06 22:29:51   1917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:51   1917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:29:51   1917s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2350.6M, EPOCH TIME: 1715048991.085091
[05/06 22:29:51   1917s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2350.6M, EPOCH TIME: 1715048991.085242
[05/06 22:29:51   1917s] Info: pop threads available for lower-level modules during optimization.
[05/06 22:29:51   1917s] Disable CTE adjustment.
[05/06 22:29:51   1917s] #optDebug: fT-D <X 1 0 0 0>
[05/06 22:29:51   1917s] VSMManager cleared!
[05/06 22:29:51   1917s] **place_opt_design ... cpu = 0:24:33, real = 0:24:35, mem = 2322.6M **
[05/06 22:29:51   1917s] *** Finished GigaPlace ***
[05/06 22:29:51   1917s] 
[05/06 22:29:51   1917s] *** Summary of all messages that are not suppressed in this session:
[05/06 22:29:51   1917s] Severity  ID               Count  Summary                                  
[05/06 22:29:51   1917s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[05/06 22:29:51   1917s] WARNING   IMPECO-560          31  The netlist is not unique, because the m...
[05/06 22:29:51   1917s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/06 22:29:51   1917s] WARNING   IMPOPT-3115         17  Netlist is not uniquified, optimization ...
[05/06 22:29:51   1917s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/06 22:29:51   1917s] WARNING   IMPOPT-3213         13  The netlist contains multi-instanciated ...
[05/06 22:29:51   1917s] WARNING   IMPOPT-7098         65  WARNING: %s is an undriven net with %d f...
[05/06 22:29:51   1917s] *** Message Summary: 133 warning(s), 0 error(s)
[05/06 22:29:51   1917s] 
[05/06 22:29:51   1917s] *** place_opt_design #1 [finish] : cpu/real = 0:24:32.7/0:24:34.3 (1.0), totSession cpu/real = 0:31:58.0/0:42:21.8 (0.8), mem = 2322.6M
[05/06 22:29:51   1917s] 
[05/06 22:29:51   1917s] =============================================================================================
[05/06 22:29:51   1917s]  Final TAT Report : place_opt_design #1                                         21.16-s078_1
[05/06 22:29:51   1917s] =============================================================================================
[05/06 22:29:51   1917s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:29:51   1917s] ---------------------------------------------------------------------------------------------
[05/06 22:29:51   1917s] [ InitOpt                ]      1   0:00:03.0  (   0.2 % )     0:00:11.2 /  0:00:10.9    1.0
[05/06 22:29:51   1917s] [ WnsOpt                 ]      2   0:02:07.6  (   8.7 % )     0:02:56.4 /  0:02:56.4    1.0
[05/06 22:29:51   1917s] [ TnsOpt                 ]      1   0:01:44.9  (   7.1 % )     0:02:13.4 /  0:02:13.3    1.0
[05/06 22:29:51   1917s] [ GlobalOpt              ]      1   0:02:26.9  (  10.0 % )     0:02:27.7 /  0:02:27.7    1.0
[05/06 22:29:51   1917s] [ DrvOpt                 ]      5   0:00:39.8  (   2.7 % )     0:00:43.2 /  0:00:43.3    1.0
[05/06 22:29:51   1917s] [ SimplifyNetlist        ]      1   0:00:02.7  (   0.2 % )     0:00:02.7 /  0:00:02.7    1.0
[05/06 22:29:51   1917s] [ SkewPreCTSReport       ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/06 22:29:51   1917s] [ AreaOpt                ]      5   0:02:24.8  (   9.8 % )     0:02:27.5 /  0:02:27.5    1.0
[05/06 22:29:51   1917s] [ ViewPruning            ]      8   0:00:01.4  (   0.1 % )     0:00:01.6 /  0:00:01.6    1.0
[05/06 22:29:51   1917s] [ OptSummaryReport       ]      3   0:00:00.9  (   0.1 % )     0:00:12.3 /  0:00:10.3    0.8
[05/06 22:29:51   1917s] [ DrvReport              ]      3   0:00:03.4  (   0.2 % )     0:00:03.4 /  0:00:01.6    0.5
[05/06 22:29:51   1917s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:29:51   1917s] [ SlackTraversorInit     ]     11   0:00:01.8  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[05/06 22:29:51   1917s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:51   1917s] [ PlacerInterfaceInit    ]      3   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/06 22:29:51   1917s] [ ReportFanoutViolation  ]      3   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 22:29:51   1917s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:29:51   1917s] [ IncrReplace            ]      2   0:13:55.3  (  56.7 % )     0:14:10.1 /  0:14:10.7    1.0
[05/06 22:29:51   1917s] [ RefinePlace            ]      6   0:00:15.6  (   1.1 % )     0:00:16.4 /  0:00:16.4    1.0
[05/06 22:29:51   1917s] [ EarlyGlobalRoute       ]      2   0:00:02.6  (   0.2 % )     0:00:02.6 /  0:00:02.6    1.0
[05/06 22:29:51   1917s] [ ExtractRC              ]      4   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/06 22:29:51   1917s] [ TimingUpdate           ]     56   0:00:16.2  (   1.1 % )     0:00:25.1 /  0:00:24.9    1.0
[05/06 22:29:51   1917s] [ FullDelayCalc          ]      4   0:00:18.4  (   1.2 % )     0:00:18.4 /  0:00:18.3    1.0
[05/06 22:29:51   1917s] [ TimingReport           ]      3   0:00:00.7  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/06 22:29:51   1917s] [ GenerateReports        ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.8    1.0
[05/06 22:29:51   1917s] [ MISC                   ]          0:00:04.0  (   0.3 % )     0:00:04.0 /  0:00:03.9    1.0
[05/06 22:29:51   1917s] ---------------------------------------------------------------------------------------------
[05/06 22:29:51   1917s]  place_opt_design #1 TOTAL          0:24:34.3  ( 100.0 % )     0:24:34.3 /  0:24:32.7    1.0
[05/06 22:29:51   1917s] ---------------------------------------------------------------------------------------------
[05/06 22:29:51   1917s] 
[05/06 22:29:51   1917s] <CMD> redraw
[05/06 22:29:51   1917s] <CMD> saveDesign ibex_top.placed.enc
[05/06 22:29:51   1918s] #% Begin save design ... (date=05/06 22:29:51, mem=1730.2M)
[05/06 22:29:51   1918s] % Begin Save ccopt configuration ... (date=05/06 22:29:51, mem=1730.2M)
[05/06 22:29:51   1918s] % End Save ccopt configuration ... (date=05/06 22:29:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.2M, current mem=1730.2M)
[05/06 22:29:51   1918s] % Begin Save netlist data ... (date=05/06 22:29:51, mem=1730.2M)
[05/06 22:29:51   1918s] Writing Binary DB to ibex_top.placed.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/06 22:29:51   1918s] % End Save netlist data ... (date=05/06 22:29:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1730.2M, current mem=1730.2M)
[05/06 22:29:51   1918s] Saving symbol-table file ...
[05/06 22:29:51   1918s] Saving congestion map file ibex_top.placed.enc.dat/ibex_top.route.congmap.gz ...
[05/06 22:29:52   1918s] % Begin Save AAE data ... (date=05/06 22:29:52, mem=1730.3M)
[05/06 22:29:52   1918s] Saving AAE Data ...
[05/06 22:29:52   1918s] % End Save AAE data ... (date=05/06 22:29:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.3M, current mem=1730.3M)
[05/06 22:29:52   1918s] Saving preference file ibex_top.placed.enc.dat/gui.pref.tcl ...
[05/06 22:29:52   1918s] Saving mode setting ...
[05/06 22:29:52   1918s] Saving global file ...
[05/06 22:29:53   1918s] % Begin Save floorplan data ... (date=05/06 22:29:53, mem=1730.6M)
[05/06 22:29:53   1918s] Saving floorplan file ...
[05/06 22:29:53   1918s] % End Save floorplan data ... (date=05/06 22:29:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=1730.6M, current mem=1730.6M)
[05/06 22:29:53   1918s] Saving PG file ibex_top.placed.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Mon May  6 22:29:53 2024)
[05/06 22:29:53   1919s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2323.2M) ***
[05/06 22:29:53   1919s] Saving Drc markers ...
[05/06 22:29:54   1919s] ... 1000 markers are saved ...
[05/06 22:29:54   1919s] ... 1000 geometry drc markers are saved ...
[05/06 22:29:54   1919s] ... 0 antenna drc markers are saved ...
[05/06 22:29:54   1919s] % Begin Save placement data ... (date=05/06 22:29:54, mem=1730.6M)
[05/06 22:29:54   1919s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/06 22:29:54   1919s] Save Adaptive View Pruning View Names to Binary file
[05/06 22:29:54   1919s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2326.2M) ***
[05/06 22:29:54   1919s] % End Save placement data ... (date=05/06 22:29:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.6M, current mem=1730.6M)
[05/06 22:29:54   1919s] % Begin Save routing data ... (date=05/06 22:29:54, mem=1730.6M)
[05/06 22:29:54   1919s] Saving route file ...
[05/06 22:29:54   1919s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2323.2M) ***
[05/06 22:29:54   1919s] % End Save routing data ... (date=05/06 22:29:54, total cpu=0:00:00.2, real=0:00:00.0, peak res=1731.6M, current mem=1730.7M)
[05/06 22:29:54   1919s] Saving property file ibex_top.placed.enc.dat/ibex_top.prop
[05/06 22:29:54   1919s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2326.2M) ***
[05/06 22:29:55   1919s] Saving rc congestion map ibex_top.placed.enc.dat/ibex_top.congmap.gz ...
[05/06 22:29:55   1919s] % Begin Save power constraints data ... (date=05/06 22:29:55, mem=1730.7M)
[05/06 22:29:55   1919s] % End Save power constraints data ... (date=05/06 22:29:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.7M, current mem=1730.7M)
[05/06 22:29:56   1919s] Generated self-contained design ibex_top.placed.enc.dat
[05/06 22:29:56   1919s] #% End save design ... (date=05/06 22:29:56, total cpu=0:00:01.7, real=0:00:05.0, peak res=1731.6M, current mem=1730.9M)
[05/06 22:29:56   1919s] *** Message Summary: 0 warning(s), 0 error(s)
[05/06 22:29:56   1919s] 
[05/06 22:30:08   1920s] <CMD> verify_drc
[05/06 22:30:08   1920s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 22:30:08   1920s]  *** Starting Verify DRC (MEM: 2327.3) ***
[05/06 22:30:08   1920s] 
[05/06 22:30:08   1920s]   VERIFY DRC ...... Starting Verification
[05/06 22:30:08   1920s]   VERIFY DRC ...... Initializing
[05/06 22:30:08   1920s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 22:30:08   1920s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 22:30:08   1920s]   VERIFY DRC ...... Using new threading
[05/06 22:30:08   1920s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 22:30:09   1921s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[05/06 22:30:09   1921s] 
[05/06 22:30:09   1921s]   Verification Complete : 1000 Viols.
[05/06 22:30:09   1921s] 
[05/06 22:30:09   1921s]  Violation Summary By Layer and Type:
[05/06 22:30:09   1921s] 
[05/06 22:30:09   1921s] 	            Mar   Totals
[05/06 22:30:09   1921s] 	M1          327      327
[05/06 22:30:09   1921s] 	M2          673      673
[05/06 22:30:09   1921s] 	Totals     1000     1000
[05/06 22:30:09   1921s] 
[05/06 22:30:09   1921s]  *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 1.00  MEM: 256.1M) ***
[05/06 22:30:09   1921s] 
[05/06 22:30:23   1922s] ############################
[05/06 22:30:23   1922s] ###
[05/06 22:30:23   1922s] ### Clock Tree Synthesis ...
[05/06 22:30:23   1922s] ###
[05/06 22:30:23   1922s] ############################
[05/06 22:30:23   1922s] <CMD> setAnalysisMode -cppr both
[05/06 22:30:23   1922s] <CMD> setAnalysisMode -analysisType bcwc
[05/06 22:30:23   1922s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
[05/06 22:30:23   1922s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/06 22:30:23   1922s] <CMD> create_route_type -name top -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/06 22:30:23   1922s] <CMD> create_route_type -name trunk -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/06 22:30:23   1922s] <CMD> create_route_type -name leaf -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/06 22:30:23   1922s] <CMD> set_ccopt_property route_type -net_type top top
[05/06 22:30:23   1922s] <CMD> set_ccopt_property route_type -net_type trunk trunk
[05/06 22:30:23   1922s] <CMD> set_ccopt_property route_type -net_type leaf leaf
[05/06 22:30:23   1922s] <CMD> set_ccopt_property inverter_cells {CLKINVX1TS CLKINVX2TS CLKINVX3TS CLKINVX4TS CLKINVX6TS CLKINVX8TS CLKINVX12TS CLKINVX16TS CLKINVX20TS}
[05/06 22:30:23   1922s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS}
[05/06 22:30:23   1922s] <CMD> set_ccopt_property use_inverters true
[05/06 22:30:23   1922s] <CMD> set_ccopt_property target_max_trans 500ps
[05/06 22:30:23   1922s] <CMD> set_ccopt_property target_skew 300ps
[05/06 22:30:23   1922s] <CMD> create_ccopt_clock_tree_spec -file ccopt_clock_tree.spec
[05/06 22:30:23   1922s] Creating clock tree spec for modes (timing configs): typical_constraint
[05/06 22:30:23   1922s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/06 22:30:23   1922s] 
[05/06 22:30:23   1922s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 22:30:23   1922s] Summary for sequential cells identification: 
[05/06 22:30:23   1922s]   Identified SBFF number: 120
[05/06 22:30:23   1922s]   Identified MBFF number: 0
[05/06 22:30:23   1922s]   Identified SB Latch number: 0
[05/06 22:30:23   1922s]   Identified MB Latch number: 0
[05/06 22:30:23   1922s]   Not identified SBFF number: 0
[05/06 22:30:23   1922s]   Not identified MBFF number: 0
[05/06 22:30:23   1922s]   Not identified SB Latch number: 0
[05/06 22:30:23   1922s]   Not identified MB Latch number: 0
[05/06 22:30:23   1922s]   Number of sequential cells which are not FFs: 34
[05/06 22:30:23   1922s]  Visiting view : typical
[05/06 22:30:23   1922s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:30:23   1922s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:30:23   1922s]  Visiting view : typical
[05/06 22:30:23   1922s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:30:23   1922s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:30:23   1922s] TLC MultiMap info (StdDelay):
[05/06 22:30:23   1922s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 22:30:23   1922s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 22:30:23   1922s]  Setting StdDelay to: 55.8ps
[05/06 22:30:23   1922s] 
[05/06 22:30:23   1922s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 22:30:23   1922s] Reset timing graph...
[05/06 22:30:23   1922s] Ignoring AAE DB Resetting ...
[05/06 22:30:23   1922s] Reset timing graph done.
[05/06 22:30:23   1922s] Ignoring AAE DB Resetting ...
[05/06 22:30:24   1923s] Analyzing clock structure...
[05/06 22:30:24   1923s] Analyzing clock structure done.
[05/06 22:30:24   1924s] Reset timing graph...
[05/06 22:30:25   1924s] Ignoring AAE DB Resetting ...
[05/06 22:30:25   1924s] Reset timing graph done.
[05/06 22:30:25   1924s] Wrote: ccopt_clock_tree.spec
[05/06 22:30:25   1924s] <CMD> get_ccopt_clock_trees
[05/06 22:30:25   1924s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/06 22:30:25   1924s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk_i true
[05/06 22:30:25   1924s] <CMD> create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
[05/06 22:30:25   1924s] Extracting original clock gating for clk_i...
[05/06 22:30:25   1924s]   clock_tree clk_i contains 2051 sinks and 89 clock gates.
[05/06 22:30:25   1924s] Extracting original clock gating for clk_i done.
[05/06 22:30:25   1924s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -early -clock_tree clk_i 0.010
[05/06 22:30:25   1924s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -late -clock_tree clk_i 0.010
[05/06 22:30:25   1924s] <CMD> set_ccopt_property source_driver -clock_tree clk_i {INVX1TS/A INVX1TS/Y}
[05/06 22:30:25   1924s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk_i 0.005
[05/06 22:30:25   1924s] <CMD> set_ccopt_property clock_period -pin clk_i 10
[05/06 22:30:25   1924s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/06 22:30:25   1924s] <CMD> create_ccopt_skew_group -name clk_i/typical_constraint -sources clk_i -auto_sinks
[05/06 22:30:25   1924s] The skew group clk_i/typical_constraint was created. It contains 2051 sinks and 1 sources.
[05/06 22:30:25   1924s] <CMD> set_ccopt_property include_source_latency -skew_group clk_i/typical_constraint true
[05/06 22:30:25   1924s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/typical_constraint clk_i
[05/06 22:30:25   1924s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/typical_constraint typical_constraint
[05/06 22:30:25   1924s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/typical_constraint typical_dly
[05/06 22:30:25   1924s] <CMD> set_ccopt_property ideal_net -net clk_i true
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin clk_i 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin clk_i 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin clk_i 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin clk_i 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_clock_gate_i/U2/B 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_clock_gate_i/U2/B 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_clock_gate_i/U2/B 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_clock_gate_i/U2/B 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_busy_q_reg_0_/CK 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_busy_q_reg_0_/CK 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_busy_q_reg_0_/CK 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_busy_q_reg_0_/CK 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/06 22:30:25   1924s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/06 22:30:25   1924s] <CMD> check_ccopt_clock_tree_convergence
[05/06 22:30:25   1924s] Checking clock tree convergence...
[05/06 22:30:25   1924s] Checking clock tree convergence done.
[05/06 22:30:25   1924s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/06 22:30:25   1924s] <CMD> ccopt_design
[05/06 22:30:25   1924s] #% Begin ccopt_design (date=05/06 22:30:25, mem=1680.2M)
[05/06 22:30:25   1924s] Turning off fast DC mode.
[05/06 22:30:25   1924s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:32:04.3/0:42:56.0 (0.7), mem = 2300.8M
[05/06 22:30:25   1924s] Runtime...
[05/06 22:30:25   1924s] **INFO: User's settings:
[05/06 22:30:25   1924s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[05/06 22:30:25   1924s] setNanoRouteMode -extractThirdPartyCompatible       false
[05/06 22:30:25   1924s] setNanoRouteMode -grouteExpTdStdDelay               55.8
[05/06 22:30:25   1924s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[05/06 22:30:25   1924s] setNanoRouteMode -routeTopRoutingLayer              3
[05/06 22:30:25   1924s] setDesignMode -flowEffort                           standard
[05/06 22:30:25   1924s] setDesignMode -process                              130
[05/06 22:30:25   1924s] setDesignMode -topRoutingLayer                      M3
[05/06 22:30:25   1924s] setExtractRCMode -coupling_c_th                     0.4
[05/06 22:30:25   1924s] setExtractRCMode -engine                            preRoute
[05/06 22:30:25   1924s] setExtractRCMode -relative_c_th                     1
[05/06 22:30:25   1924s] setExtractRCMode -total_c_th                        0
[05/06 22:30:25   1924s] setDelayCalMode -enable_high_fanout                 true
[05/06 22:30:25   1924s] setDelayCalMode -engine                             aae
[05/06 22:30:25   1924s] setDelayCalMode -ignoreNetLoad                      false
[05/06 22:30:25   1924s] setDelayCalMode -socv_accuracy_mode                 low
[05/06 22:30:25   1924s] setOptMode -activeHoldViews                         { typical }
[05/06 22:30:25   1924s] setOptMode -activeSetupViews                        { typical }
[05/06 22:30:25   1924s] setOptMode -autoSetupViews                          { typical}
[05/06 22:30:25   1924s] setOptMode -autoTDGRSetupViews                      { typical}
[05/06 22:30:25   1924s] setOptMode -drcMargin                               0
[05/06 22:30:25   1924s] setOptMode -effort                                  high
[05/06 22:30:25   1924s] setOptMode -fixDrc                                  true
[05/06 22:30:25   1924s] setOptMode -fixFanoutLoad                           true
[05/06 22:30:25   1924s] setOptMode -moveInst                                true
[05/06 22:30:25   1924s] setOptMode -optimizeFF                              true
[05/06 22:30:25   1924s] setOptMode -preserveAllSequential                   true
[05/06 22:30:25   1924s] setOptMode -reclaimArea                             true
[05/06 22:30:25   1924s] setOptMode -setupTargetSlack                        0
[05/06 22:30:25   1924s] setPlaceMode -place_global_cong_effort              high
[05/06 22:30:25   1924s] setPlaceMode -timingDriven                          true
[05/06 22:30:25   1924s] setRouteMode -earlyGlobalMaxRouteLayer              3
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/06 22:30:25   1924s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/06 22:30:25   1924s] Set place::cacheFPlanSiteMark to 1
[05/06 22:30:25   1924s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/06 22:30:25   1924s] Using CCOpt effort standard.
[05/06 22:30:25   1924s] CCOpt::Phase::Initialization...
[05/06 22:30:25   1924s] Check Prerequisites...
[05/06 22:30:25   1924s] Leaving CCOpt scope - CheckPlace...
[05/06 22:30:25   1924s] OPERPROF: Starting checkPlace at level 1, MEM:2300.8M, EPOCH TIME: 1715049025.345992
[05/06 22:30:25   1924s] Processing tracks to init pin-track alignment.
[05/06 22:30:25   1924s] z: 2, totalTracks: 1
[05/06 22:30:25   1924s] z: 4, totalTracks: 1
[05/06 22:30:25   1924s] z: 6, totalTracks: 1
[05/06 22:30:25   1924s] z: 8, totalTracks: 1
[05/06 22:30:25   1924s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:30:25   1924s] All LLGs are deleted
[05/06 22:30:25   1924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:30:25   1924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:30:25   1924s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2300.8M, EPOCH TIME: 1715049025.376119
[05/06 22:30:25   1924s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2300.8M, EPOCH TIME: 1715049025.376429
[05/06 22:30:25   1924s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2300.8M, EPOCH TIME: 1715049025.378920
[05/06 22:30:25   1924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:30:25   1924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:30:25   1924s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2300.8M, EPOCH TIME: 1715049025.381314
[05/06 22:30:25   1924s] Max number of tech site patterns supported in site array is 256.
[05/06 22:30:25   1924s] Core basic site is IBM13SITE
[05/06 22:30:25   1924s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2300.8M, EPOCH TIME: 1715049025.385843
[05/06 22:30:25   1924s] After signature check, allow fast init is false, keep pre-filter is true.
[05/06 22:30:25   1924s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/06 22:30:25   1924s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.022, MEM:2300.8M, EPOCH TIME: 1715049025.408144
[05/06 22:30:25   1924s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/06 22:30:25   1924s] SiteArray: use 1,536,000 bytes
[05/06 22:30:25   1924s] SiteArray: current memory after site array memory allocation 2300.8M
[05/06 22:30:25   1924s] SiteArray: FP blocked sites are writable
[05/06 22:30:25   1924s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/06 22:30:25   1924s] Atter site array init, number of instance map data is 0.
[05/06 22:30:25   1924s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.045, MEM:2300.8M, EPOCH TIME: 1715049025.426029
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:30:25   1924s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2300.8M, EPOCH TIME: 1715049025.431377
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] Begin checking placement ... (start mem=2300.8M, init mem=2300.8M)
[05/06 22:30:25   1924s] Begin checking exclusive groups violation ...
[05/06 22:30:25   1924s] There are 0 groups to check, max #box is 0, total #box is 0
[05/06 22:30:25   1924s] Finished checking exclusive groups violations. Found 0 Vio.
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] Running CheckPlace using 1 thread in normal mode...
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] ...checkPlace normal is done!
[05/06 22:30:25   1924s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2300.8M, EPOCH TIME: 1715049025.703687
[05/06 22:30:25   1924s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.017, MEM:2300.8M, EPOCH TIME: 1715049025.720539
[05/06 22:30:25   1924s] *info: Placed = 15346         
[05/06 22:30:25   1924s] *info: Unplaced = 0           
[05/06 22:30:25   1924s] Placement Density:44.59%(177713/398520)
[05/06 22:30:25   1924s] Placement Density (including fixed std cells):44.59%(177713/398520)
[05/06 22:30:25   1924s] All LLGs are deleted
[05/06 22:30:25   1924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15346).
[05/06 22:30:25   1924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:30:25   1924s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2300.8M, EPOCH TIME: 1715049025.742625
[05/06 22:30:25   1924s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2300.8M, EPOCH TIME: 1715049025.742879
[05/06 22:30:25   1924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:30:25   1924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:30:25   1924s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2300.8M)
[05/06 22:30:25   1924s] OPERPROF: Finished checkPlace at level 1, CPU:0.400, REAL:0.400, MEM:2300.8M, EPOCH TIME: 1715049025.746410
[05/06 22:30:25   1924s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/06 22:30:25   1924s] Innovus will update I/O latencies
[05/06 22:30:25   1924s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/06 22:30:25   1924s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/06 22:30:25   1924s] Info: 1 threads available for lower-level modules during optimization.
[05/06 22:30:25   1924s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:30:25   1924s] Type 'man IMPECO-560' for more detail.
[05/06 22:30:25   1924s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before synthesizing clock trees.

[05/06 22:30:25   1924s] *** Summary of all messages that are not suppressed in this session:
[05/06 22:30:25   1924s] Severity  ID               Count  Summary                                  
[05/06 22:30:25   1924s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[05/06 22:30:25   1924s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before synthe...
[05/06 22:30:25   1924s] WARNING   NRIF-91              2  Option setNanoRouteMode -routeTopRouting...
[05/06 22:30:25   1924s] *** Message Summary: 3 warning(s), 1 error(s)
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (0.8), totSession cpu/real = 0:32:04.8/0:42:56.6 (0.7), mem = 2304.8M
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] =============================================================================================
[05/06 22:30:25   1924s]  Final TAT Report : ccopt_design #1                                             21.16-s078_1
[05/06 22:30:25   1924s] =============================================================================================
[05/06 22:30:25   1924s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:30:25   1924s] ---------------------------------------------------------------------------------------------
[05/06 22:30:25   1924s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:30:25   1924s] [ MISC                   ]          0:00:00.6  (  99.9 % )     0:00:00.6 /  0:00:00.5    0.8
[05/06 22:30:25   1924s] ---------------------------------------------------------------------------------------------
[05/06 22:30:25   1924s]  ccopt_design #1 TOTAL              0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    0.8
[05/06 22:30:25   1924s] ---------------------------------------------------------------------------------------------
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] #% End ccopt_design (date=05/06 22:30:25, total cpu=0:00:00.5, real=0:00:00.0, peak res=1689.1M, current mem=1689.1M)
[05/06 22:30:25   1924s] 
[05/06 22:30:25   1924s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/06 22:30:25   1924s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/06 22:30:25   1924s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/06 22:30:25   1924s] 0 new pwr-pin connection was made to global net 'VDD'.
[05/06 22:30:25   1924s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/06 22:30:25   1924s] 0 new gnd-pin connection was made to global net 'VSS'.
[05/06 22:30:25   1924s] <CMD> redraw
[05/06 22:30:25   1924s] <CMD> saveDesign ibex_top.clock.enc
[05/06 22:30:26   1924s] #% Begin save design ... (date=05/06 22:30:26, mem=1689.1M)
[05/06 22:30:26   1925s] % Begin Save ccopt configuration ... (date=05/06 22:30:26, mem=1689.1M)
[05/06 22:30:26   1925s] % End Save ccopt configuration ... (date=05/06 22:30:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1689.6M, current mem=1689.6M)
[05/06 22:30:26   1925s] % Begin Save netlist data ... (date=05/06 22:30:26, mem=1689.6M)
[05/06 22:30:26   1925s] Writing Binary DB to ibex_top.clock.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/06 22:30:26   1925s] % End Save netlist data ... (date=05/06 22:30:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1689.6M, current mem=1689.6M)
[05/06 22:30:26   1925s] Saving symbol-table file ...
[05/06 22:30:27   1925s] Saving congestion map file ibex_top.clock.enc.dat/ibex_top.route.congmap.gz ...
[05/06 22:30:27   1925s] % Begin Save AAE data ... (date=05/06 22:30:27, mem=1689.6M)
[05/06 22:30:27   1925s] Saving AAE Data ...
[05/06 22:30:27   1925s] AAE DB initialization (MEM=2314.38 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/06 22:30:27   1925s] % End Save AAE data ... (date=05/06 22:30:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1691.5M, current mem=1691.5M)
[05/06 22:30:28   1925s] Saving preference file ibex_top.clock.enc.dat/gui.pref.tcl ...
[05/06 22:30:28   1925s] Saving mode setting ...
[05/06 22:30:28   1925s] Saving global file ...
[05/06 22:30:28   1925s] % Begin Save floorplan data ... (date=05/06 22:30:28, mem=1691.5M)
[05/06 22:30:28   1925s] Saving floorplan file ...
[05/06 22:30:29   1925s] % End Save floorplan data ... (date=05/06 22:30:29, total cpu=0:00:00.2, real=0:00:01.0, peak res=1691.5M, current mem=1691.5M)
[05/06 22:30:29   1925s] Saving PG file ibex_top.clock.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Mon May  6 22:30:29 2024)
[05/06 22:30:29   1926s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2313.9M) ***
[05/06 22:30:29   1926s] Saving Drc markers ...
[05/06 22:30:29   1926s] ... 1000 markers are saved ...
[05/06 22:30:29   1926s] ... 1000 geometry drc markers are saved ...
[05/06 22:30:29   1926s] ... 0 antenna drc markers are saved ...
[05/06 22:30:29   1926s] % Begin Save placement data ... (date=05/06 22:30:29, mem=1691.5M)
[05/06 22:30:29   1926s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/06 22:30:29   1926s] Save Adaptive View Pruning View Names to Binary file
[05/06 22:30:29   1926s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2316.9M) ***
[05/06 22:30:29   1926s] % End Save placement data ... (date=05/06 22:30:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1691.5M, current mem=1691.5M)
[05/06 22:30:29   1926s] % Begin Save routing data ... (date=05/06 22:30:29, mem=1691.5M)
[05/06 22:30:29   1926s] Saving route file ...
[05/06 22:30:30   1926s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2313.9M) ***
[05/06 22:30:30   1926s] % End Save routing data ... (date=05/06 22:30:30, total cpu=0:00:00.2, real=0:00:01.0, peak res=1691.6M, current mem=1691.6M)
[05/06 22:30:30   1926s] Saving property file ibex_top.clock.enc.dat/ibex_top.prop
[05/06 22:30:30   1926s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2316.9M) ***
[05/06 22:30:30   1926s] Saving rc congestion map ibex_top.clock.enc.dat/ibex_top.congmap.gz ...
[05/06 22:30:31   1926s] % Begin Save power constraints data ... (date=05/06 22:30:30, mem=1691.6M)
[05/06 22:30:31   1926s] % End Save power constraints data ... (date=05/06 22:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1691.6M, current mem=1691.6M)
[05/06 22:30:31   1926s] Generated self-contained design ibex_top.clock.enc.dat
[05/06 22:30:31   1926s] #% End save design ... (date=05/06 22:30:31, total cpu=0:00:01.7, real=0:00:05.0, peak res=1691.6M, current mem=1691.6M)
[05/06 22:30:31   1926s] *** Message Summary: 0 warning(s), 0 error(s)
[05/06 22:30:31   1926s] 
[05/06 22:30:32   1926s] Save Adaptive View Pruning View Names to Text file
[05/06 22:30:32   1926s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=2313.9M) ***
[05/06 22:30:40   1927s] <CMD> verify_drc
[05/06 22:30:40   1927s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 22:30:40   1927s]  *** Starting Verify DRC (MEM: 2318.0) ***
[05/06 22:30:40   1927s] 
[05/06 22:30:40   1927s]   VERIFY DRC ...... Starting Verification
[05/06 22:30:40   1927s]   VERIFY DRC ...... Initializing
[05/06 22:30:40   1927s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 22:30:40   1927s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 22:30:40   1927s]   VERIFY DRC ...... Using new threading
[05/06 22:30:40   1927s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 22:30:41   1928s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[05/06 22:30:41   1928s] 
[05/06 22:30:41   1928s]   Verification Complete : 1000 Viols.
[05/06 22:30:41   1928s] 
[05/06 22:30:41   1928s]  Violation Summary By Layer and Type:
[05/06 22:30:41   1928s] 
[05/06 22:30:41   1928s] 	            Mar   Totals
[05/06 22:30:41   1928s] 	M1          327      327
[05/06 22:30:41   1928s] 	M2          673      673
[05/06 22:30:41   1928s] 	Totals     1000     1000
[05/06 22:30:41   1928s] 
[05/06 22:30:41   1928s]  *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 1.00  MEM: 256.1M) ***
[05/06 22:30:41   1928s] 
[05/06 22:30:54   1929s] ###################################
[05/06 22:30:54   1929s] ###
[05/06 22:30:54   1929s] ### Route Critical Signal First ...
[05/06 22:30:54   1929s] ###
[05/06 22:30:54   1929s] ###################################
[05/06 22:30:54   1929s] <CMD> getPlaceMode -doneQuickCTS -quiet
[05/06 22:30:54   1929s] 
[05/06 22:30:54   1929s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/06 22:30:54   1929s] *** Changed status on (0) nets in Clock.
[05/06 22:30:54   1929s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2574.1M) ***
[05/06 22:30:54   1929s] <CMD> setAttribute -net rst_ni -weight 5 -avoid_detour true -preferred_extra_space 2 -bottom_preferred_routing_layer 2 -top_preferred_routing_layer 3
[05/06 22:30:54   1929s] <CMD> selectNet rst_ni
[05/06 22:30:54   1929s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/06 22:30:54   1929s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly true
[05/06 22:30:54   1929s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
[05/06 22:30:54   1929s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/06 22:30:54   1929s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[05/06 22:30:54   1929s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[05/06 22:30:54   1929s] <CMD> globalDetailRoute
[05/06 22:30:54   1929s] #% Begin globalDetailRoute (date=05/06 22:30:54, mem=1691.8M)
[05/06 22:30:54   1929s] 
[05/06 22:30:54   1929s] globalDetailRoute
[05/06 22:30:54   1929s] 
[05/06 22:30:54   1929s] #Start globalDetailRoute on Mon May  6 22:30:54 2024
[05/06 22:30:54   1929s] #
[05/06 22:30:54   1929s] ### Time Record (globalDetailRoute) is installed.
[05/06 22:30:54   1929s] ### Time Record (Pre Callback) is installed.
[05/06 22:30:54   1929s] ### Time Record (Pre Callback) is uninstalled.
[05/06 22:30:54   1929s] ### Time Record (DB Import) is installed.
[05/06 22:30:54   1929s] ### Time Record (Timing Data Generation) is installed.
[05/06 22:30:54   1929s] #Generating timing data, please wait...
[05/06 22:30:55   1929s] #15876 total nets, 15809 already routed, 15809 will ignore in trialRoute
[05/06 22:30:55   1929s] ### run_trial_route starts on Mon May  6 22:30:55 2024 with memory = 1686.79 (MB), peak = 1869.55 (MB)
[05/06 22:30:55   1929s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 22:30:55   1929s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 22:30:55   1929s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/06 22:30:55   1930s] ### dump_timing_file starts on Mon May  6 22:30:55 2024 with memory = 1679.34 (MB), peak = 1869.55 (MB)
[05/06 22:30:55   1930s] ### extractRC starts on Mon May  6 22:30:55 2024 with memory = 1679.34 (MB), peak = 1869.55 (MB)
[05/06 22:30:55   1930s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:30:55   1930s] {RT typical_rc 0 3 3 0}
[05/06 22:30:55   1930s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[05/06 22:30:55   1930s] #Dump tif for version 2.1
[05/06 22:30:57   1931s] Start AAE Lib Loading. (MEM=2324.14)
[05/06 22:30:57   1931s] End AAE Lib Loading. (MEM=2343.22 CPU=0:00:00.0 Real=0:00:00.0)
[05/06 22:30:57   1931s] End AAE Lib Interpolated Model. (MEM=2343.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:31:01   1935s] Total number of fetched objects 17558
[05/06 22:31:01   1935s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/06 22:31:01   1935s] End delay calculation. (MEM=2384.45 CPU=0:00:03.4 REAL=0:00:03.0)
[05/06 22:31:04   1938s] #Current view: typical 
[05/06 22:31:04   1938s] #Current enabled view: typical 
[05/06 22:31:04   1938s] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1712.65 (MB), peak = 1869.55 (MB)
[05/06 22:31:04   1938s] ### dump_timing_file cpu:00:00:09, real:00:00:09, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:04   1939s] #Done generating timing data.
[05/06 22:31:04   1939s] ### Time Record (Timing Data Generation) is uninstalled.
[05/06 22:31:04   1939s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/06 22:31:04   1939s] ### Net info: total nets: 18104
[05/06 22:31:04   1939s] ### Net info: dirty nets: 1618
[05/06 22:31:04   1939s] ### Net info: marked as disconnected nets: 0
[05/06 22:31:04   1939s] #num needed restored net=0
[05/06 22:31:04   1939s] #need_extraction net=0 (total=18104)
[05/06 22:31:04   1939s] ### Net info: fully routed nets: 0
[05/06 22:31:04   1939s] ### Net info: trivial (< 2 pins) nets: 2295
[05/06 22:31:04   1939s] ### Net info: unrouted nets: 15809
[05/06 22:31:04   1939s] ### Net info: re-extraction nets: 0
[05/06 22:31:04   1939s] ### Net info: selected nets: 1
[05/06 22:31:04   1939s] ### Net info: ignored nets: 0
[05/06 22:31:04   1939s] ### Net info: skip routing nets: 0
[05/06 22:31:05   1939s] #Start reading timing information from file .timing_file_13976.tif.gz ...
[05/06 22:31:05   1939s] #Read in timing information for 655 ports, 15346 instances from timing file .timing_file_13976.tif.gz.
[05/06 22:31:05   1939s] ### import design signature (8): route=896842466 fixed_route=896842466 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2036872296 dirty_area=0 del_dirty_area=0 cell=1316638937 placement=32422950 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/06 22:31:05   1939s] ### Time Record (DB Import) is uninstalled.
[05/06 22:31:05   1939s] #NanoRoute Version 21.16-s078_1 NR221206-1807/21_16-UB
[05/06 22:31:05   1939s] #RTESIG:78da95d0c14ec3300c0660ce3c8595ed50a46dc46e9ba45724ae8026e03a059a4e95ba44
[05/06 22:31:05   1939s] #       4a9cc3de9e02a7a1ae63befa937fdb8be5fbe31604e106d53a496d76084f5b2224a9d668
[05/06 22:31:05   1939s] #       a4be27dc8dadb70771bb583ebfbc52d3406787e4a0f8086158417bf4f6d07f42eb3a9b07
[05/06 22:31:05   1939s] #       86e4987bbfbffbe5ba92206ce620a06017bd8dc715e4e4e21f8752ead3b953084b028ef9
[05/06 22:31:05   1939s] #       9fd98895be8ad7574daf35425d6f8cfc2e28ba21589e5e5b6175f936a5d565a48d0684a2
[05/06 22:31:05   1939s] #       f7ecf62e4e1b634a1089ad6f6d6cc7b73b9f0fe76405c207efe61421aa93b74c9a72ccfc
[05/06 22:31:05   1939s] #       d97e1c95388ead33503550ce1f40d8d04ce0cd174fe2d36a
[05/06 22:31:05   1939s] #
[05/06 22:31:05   1939s] ### Time Record (Data Preparation) is installed.
[05/06 22:31:05   1939s] #RTESIG:78da95d03d4fc330100660667ec5c9ed10a4b6f8ce89edac48ac802a60ad0c71aa48a923
[05/06 22:31:05   1939s] #       f963e8bfc7c05464d2f6d67bf4dec762f9feb80546b841b90e5ce91dc2d3960889cb356a
[05/06 22:31:05   1939s] #       aeee0977b9f5f6c06e17cbe797576a5be8cd182c541fd334aea03b3a73183ea1b3bd4963
[05/06 22:31:05   1939s] #       8460631cdcfeee97ab9a0333294e0caa68bd33feb88214acffe39073759a5b422808a24f
[05/06 22:31:05   1939s] #       17ce46acd555bcb92abd51084db3d1fcbba0eac7c9c4f2da12ebf3b74925cf23a5152054
[05/06 22:31:05   1939s] #       838b766f7dd9682d8085685c677c97df6e5d3afc276b606e727656b52481fd6c9659883e
[05/06 22:31:05   1939s] #       b78a9010e5c9ff8a46880bc3640b62fe52caabcd0cbcf9023888e020
[05/06 22:31:05   1939s] #
[05/06 22:31:05   1939s] ### Time Record (Data Preparation) is uninstalled.
[05/06 22:31:05   1939s] ### Time Record (Global Routing) is installed.
[05/06 22:31:05   1939s] ### Time Record (Global Routing) is uninstalled.
[05/06 22:31:05   1939s] #Total number of trivial nets (e.g. < 2 pins) = 2295 (skipped).
[05/06 22:31:05   1939s] #Total number of selected nets for routing = 1.
[05/06 22:31:05   1939s] #Total number of unselected nets (but routable) for routing = 15808 (skipped).
[05/06 22:31:05   1939s] #Total number of nets in the design = 18104.
[05/06 22:31:05   1939s] #1 routable net do not has any wires.
[05/06 22:31:05   1939s] #15808 skipped nets do not have any wires.
[05/06 22:31:05   1939s] #1 net will be global routed.
[05/06 22:31:05   1939s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 22:31:05   1939s] ### Time Record (Data Preparation) is installed.
[05/06 22:31:05   1939s] #Start routing data preparation on Mon May  6 22:31:05 2024
[05/06 22:31:05   1939s] #
[05/06 22:31:05   1939s] #Minimum voltage of a net in the design = 0.000.
[05/06 22:31:05   1939s] #Maximum voltage of a net in the design = 1.200.
[05/06 22:31:05   1939s] #Voltage range [0.000 - 1.200] has 17479 nets.
[05/06 22:31:05   1939s] #Voltage range [0.000 - 0.000] has 611 nets.
[05/06 22:31:05   1939s] #Voltage range [1.200 - 1.200] has 14 nets.
[05/06 22:31:05   1939s] #Build and mark too close pins for the same net.
[05/06 22:31:05   1939s] ### Time Record (Cell Pin Access) is installed.
[05/06 22:31:05   1939s] #Initial pin access analysis.
[05/06 22:31:09   1943s] #Detail pin access analysis.
[05/06 22:31:09   1943s] ### Time Record (Cell Pin Access) is uninstalled.
[05/06 22:31:09   1944s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/06 22:31:09   1944s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/06 22:31:09   1944s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/06 22:31:09   1944s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/06 22:31:09   1944s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/06 22:31:09   1944s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/06 22:31:09   1944s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/06 22:31:09   1944s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/06 22:31:09   1944s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/06 22:31:09   1944s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[05/06 22:31:09   1944s] #pin_access_rlayer=2(M2)
[05/06 22:31:09   1944s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/06 22:31:09   1944s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/06 22:31:10   1944s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.07 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] #Regenerating Ggrids automatically.
[05/06 22:31:10   1944s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/06 22:31:10   1944s] #Using automatically generated G-grids.
[05/06 22:31:10   1944s] #Done routing data preparation.
[05/06 22:31:10   1944s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1722.05 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #Finished routing data preparation on Mon May  6 22:31:10 2024
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #Cpu time = 00:00:05
[05/06 22:31:10   1944s] #Elapsed time = 00:00:05
[05/06 22:31:10   1944s] #Increased memory = 8.22 (MB)
[05/06 22:31:10   1944s] #Total memory = 1722.16 (MB)
[05/06 22:31:10   1944s] #Peak memory = 1869.55 (MB)
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] ### Time Record (Data Preparation) is uninstalled.
[05/06 22:31:10   1944s] ### Time Record (Global Routing) is installed.
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #Start global routing on Mon May  6 22:31:10 2024
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #Start global routing initialization on Mon May  6 22:31:10 2024
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #Number of eco nets is 0
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #Start global routing data preparation on Mon May  6 22:31:10 2024
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] ### build_merged_routing_blockage_rect_list starts on Mon May  6 22:31:10 2024 with memory = 1722.27 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] #Start routing resource analysis on Mon May  6 22:31:10 2024
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] ### init_is_bin_blocked starts on Mon May  6 22:31:10 2024 with memory = 1722.30 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon May  6 22:31:10 2024 with memory = 1722.68 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### adjust_flow_cap starts on Mon May  6 22:31:10 2024 with memory = 1722.79 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### adjust_flow_per_partial_route_obs starts on Mon May  6 22:31:10 2024 with memory = 1722.79 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### set_via_blocked starts on Mon May  6 22:31:10 2024 with memory = 1722.79 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### copy_flow starts on Mon May  6 22:31:10 2024 with memory = 1722.79 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] #Routing resource analysis is done on Mon May  6 22:31:10 2024
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] ### report_flow_cap starts on Mon May  6 22:31:10 2024 with memory = 1722.79 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] #  Resource Analysis:
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/06 22:31:10   1944s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/06 22:31:10   1944s] #  --------------------------------------------------------------
[05/06 22:31:10   1944s] #  M1             H         195        1197        6580    53.57%
[05/06 22:31:10   1944s] #  M2             V         291        1596        6580     0.00%
[05/06 22:31:10   1944s] #  M3             H        1040         352        6580     0.00%
[05/06 22:31:10   1944s] #  --------------------------------------------------------------
[05/06 22:31:10   1944s] #  Total                   1527      65.25%       19740    17.86%
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #  1 nets (0.01%) with 2 preferred extra spacing.
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] #
[05/06 22:31:10   1944s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### analyze_m2_tracks starts on Mon May  6 22:31:10 2024 with memory = 1722.80 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### report_initial_resource starts on Mon May  6 22:31:10 2024 with memory = 1722.80 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### mark_pg_pins_accessibility starts on Mon May  6 22:31:10 2024 with memory = 1722.80 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1944s] ### set_net_region starts on Mon May  6 22:31:10 2024 with memory = 1722.80 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1944s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #Global routing data preparation is done on Mon May  6 22:31:10 2024
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.81 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] ### prepare_level starts on Mon May  6 22:31:10 2024 with memory = 1722.82 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### init level 1 starts on Mon May  6 22:31:10 2024 with memory = 1722.83 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### Level 1 hgrid = 94 X 70
[05/06 22:31:10   1945s] ### prepare_level_flow starts on Mon May  6 22:31:10 2024 with memory = 1722.87 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #Global routing initialization is done on Mon May  6 22:31:10 2024
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.87 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #start global routing iteration 1...
[05/06 22:31:10   1945s] ### init_flow_edge starts on Mon May  6 22:31:10 2024 with memory = 1722.92 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### routing at level 1 (topmost level) iter 0
[05/06 22:31:10   1945s] ### measure_qor starts on Mon May  6 22:31:10 2024 with memory = 1724.11 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### measure_congestion starts on Mon May  6 22:31:10 2024 with memory = 1724.11 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.11 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #start global routing iteration 2...
[05/06 22:31:10   1945s] ### routing at level 1 (topmost level) iter 1
[05/06 22:31:10   1945s] ### measure_qor starts on Mon May  6 22:31:10 2024 with memory = 1724.29 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### measure_congestion starts on Mon May  6 22:31:10 2024 with memory = 1724.29 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.29 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #start global routing iteration 3...
[05/06 22:31:10   1945s] ### routing at level 1 (topmost level) iter 2
[05/06 22:31:10   1945s] ### measure_qor starts on Mon May  6 22:31:10 2024 with memory = 1724.29 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### measure_congestion starts on Mon May  6 22:31:10 2024 with memory = 1724.29 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.29 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] ### route_end starts on Mon May  6 22:31:10 2024 with memory = 1724.29 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #Total number of trivial nets (e.g. < 2 pins) = 2295 (skipped).
[05/06 22:31:10   1945s] #Total number of selected nets for routing = 1.
[05/06 22:31:10   1945s] #Total number of unselected nets (but routable) for routing = 15808 (skipped).
[05/06 22:31:10   1945s] #Total number of nets in the design = 18104.
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #15808 skipped nets do not have any wires.
[05/06 22:31:10   1945s] #1 routable net has routed wires.
[05/06 22:31:10   1945s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #Routed net constraints summary:
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #        Rules   Pref Extra Space   Unconstrained  
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #      Default                  1               0  
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #        Total                  1               0  
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #Routing constraints summary of the whole design:
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #        Rules   Pref Extra Space   Unconstrained  
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #      Default                  1           15808  
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #        Total                  1           15808  
[05/06 22:31:10   1945s] #------------------------------------------------
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] ### adjust_flow_per_partial_route_obs starts on Mon May  6 22:31:10 2024 with memory = 1724.30 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### cal_base_flow starts on Mon May  6 22:31:10 2024 with memory = 1724.30 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### init_flow_edge starts on Mon May  6 22:31:10 2024 with memory = 1724.30 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### cal_flow starts on Mon May  6 22:31:10 2024 with memory = 1724.31 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### report_overcon starts on Mon May  6 22:31:10 2024 with memory = 1724.32 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #                 OverCon          
[05/06 22:31:10   1945s] #                  #Gcell    %Gcell
[05/06 22:31:10   1945s] #     Layer           (1)   OverCon  Flow/Cap
[05/06 22:31:10   1945s] #  ----------------------------------------------
[05/06 22:31:10   1945s] #  M1            0(0.00%)   (0.00%)     0.82  
[05/06 22:31:10   1945s] #  M2            0(0.00%)   (0.00%)     0.84  
[05/06 22:31:10   1945s] #  M3            0(0.00%)   (0.00%)     0.23  
[05/06 22:31:10   1945s] #  ----------------------------------------------
[05/06 22:31:10   1945s] #     Total      0(0.00%)   (0.00%)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/06 22:31:10   1945s] #  Overflow after GR: 0.00% H + 0.00% V
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### cal_base_flow starts on Mon May  6 22:31:10 2024 with memory = 1724.33 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### init_flow_edge starts on Mon May  6 22:31:10 2024 with memory = 1724.33 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### cal_flow starts on Mon May  6 22:31:10 2024 with memory = 1724.33 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### generate_cong_map_content starts on Mon May  6 22:31:10 2024 with memory = 1724.33 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### update starts on Mon May  6 22:31:10 2024 with memory = 1724.34 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #Complete Global Routing.
[05/06 22:31:10   1945s] #Total number of nets with non-default rule or having extra spacing = 1
[05/06 22:31:10   1945s] #Total wire length = 16 um.
[05/06 22:31:10   1945s] #Total half perimeter of net bounding box = 14 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER M1 = 8 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER M2 = 8 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER M3 = 0 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER MG = 0 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER LY = 0 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:31:10   1945s] #Total wire length on LAYER MA = 0 um.
[05/06 22:31:10   1945s] #Total number of vias = 3
[05/06 22:31:10   1945s] #Up-Via Summary (total 3):
[05/06 22:31:10   1945s] #           
[05/06 22:31:10   1945s] #-----------------------
[05/06 22:31:10   1945s] # M1                  3
[05/06 22:31:10   1945s] #-----------------------
[05/06 22:31:10   1945s] #                     3 
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### report_overcon starts on Mon May  6 22:31:10 2024 with memory = 1724.36 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### report_overcon starts on Mon May  6 22:31:10 2024 with memory = 1724.36 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] #Max overcon = 2 tracks.
[05/06 22:31:10   1945s] #Total overcon = 0.01%.
[05/06 22:31:10   1945s] #Worst layer Gcell overcon rate = 0.00%.
[05/06 22:31:10   1945s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] ### global_route design signature (11): route=679678955 net_attr=2132096614
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #Global routing statistics:
[05/06 22:31:10   1945s] #Cpu time = 00:00:01
[05/06 22:31:10   1945s] #Elapsed time = 00:00:01
[05/06 22:31:10   1945s] #Increased memory = 2.21 (MB)
[05/06 22:31:10   1945s] #Total memory = 1724.38 (MB)
[05/06 22:31:10   1945s] #Peak memory = 1869.55 (MB)
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #Finished global routing on Mon May  6 22:31:10 2024
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] #
[05/06 22:31:10   1945s] ### Time Record (Global Routing) is uninstalled.
[05/06 22:31:10   1945s] ### Time Record (Data Preparation) is installed.
[05/06 22:31:10   1945s] ### Time Record (Data Preparation) is uninstalled.
[05/06 22:31:10   1945s] ### track-assign external-init starts on Mon May  6 22:31:10 2024 with memory = 1724.04 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### Time Record (Track Assignment) is installed.
[05/06 22:31:10   1945s] ### Time Record (Track Assignment) is uninstalled.
[05/06 22:31:10   1945s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:10   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.04 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### track-assign engine-init starts on Mon May  6 22:31:10 2024 with memory = 1724.05 (MB), peak = 1869.55 (MB)
[05/06 22:31:10   1945s] ### Time Record (Track Assignment) is installed.
[05/06 22:31:11   1945s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:11   1945s] ### track-assign core-engine starts on Mon May  6 22:31:11 2024 with memory = 1724.10 (MB), peak = 1869.55 (MB)
[05/06 22:31:11   1945s] #Start Track Assignment.
[05/06 22:31:11   1945s] #Done with 1 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
[05/06 22:31:11   1945s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/06 22:31:11   1945s] #Complete Track Assignment.
[05/06 22:31:11   1945s] #Total number of nets with non-default rule or having extra spacing = 1
[05/06 22:31:11   1945s] #Total wire length = 13 um.
[05/06 22:31:11   1945s] #Total half perimeter of net bounding box = 14 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M1 = 7 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M2 = 6 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M3 = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MG = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER LY = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MA = 0 um.
[05/06 22:31:11   1945s] #Total number of vias = 3
[05/06 22:31:11   1945s] #Up-Via Summary (total 3):
[05/06 22:31:11   1945s] #           
[05/06 22:31:11   1945s] #-----------------------
[05/06 22:31:11   1945s] # M1                  3
[05/06 22:31:11   1945s] #-----------------------
[05/06 22:31:11   1945s] #                     3 
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1945s] ### track_assign design signature (14): route=1735740502
[05/06 22:31:11   1945s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:31:11   1945s] ### Time Record (Track Assignment) is uninstalled.
[05/06 22:31:11   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.32 (MB), peak = 1869.55 (MB)
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1945s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/06 22:31:11   1945s] #Cpu time = 00:00:06
[05/06 22:31:11   1945s] #Elapsed time = 00:00:06
[05/06 22:31:11   1945s] #Increased memory = 10.45 (MB)
[05/06 22:31:11   1945s] #Total memory = 1724.32 (MB)
[05/06 22:31:11   1945s] #Peak memory = 1869.55 (MB)
[05/06 22:31:11   1945s] ### Time Record (Detail Routing) is installed.
[05/06 22:31:11   1945s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1945s] #Start Detail Routing..
[05/06 22:31:11   1945s] #start initial detail routing ...
[05/06 22:31:11   1945s] ### Design has 0 dirty nets
[05/06 22:31:11   1945s] ### Routing stats: routing = 0.74% drc-check-only = 0.64%
[05/06 22:31:11   1945s] #   number of violations = 0
[05/06 22:31:11   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.27 (MB), peak = 1869.55 (MB)
[05/06 22:31:11   1945s] #Complete Detail Routing.
[05/06 22:31:11   1945s] #Total number of nets with non-default rule or having extra spacing = 1
[05/06 22:31:11   1945s] #Total wire length = 13 um.
[05/06 22:31:11   1945s] #Total half perimeter of net bounding box = 14 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M1 = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M2 = 2 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M3 = 11 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MG = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER LY = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MA = 0 um.
[05/06 22:31:11   1945s] #Total number of vias = 3
[05/06 22:31:11   1945s] #Up-Via Summary (total 3):
[05/06 22:31:11   1945s] #           
[05/06 22:31:11   1945s] #-----------------------
[05/06 22:31:11   1945s] # M1                  1
[05/06 22:31:11   1945s] # M2                  2
[05/06 22:31:11   1945s] #-----------------------
[05/06 22:31:11   1945s] #                     3 
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1945s] #Total number of DRC violations = 0
[05/06 22:31:11   1945s] ### Time Record (Detail Routing) is uninstalled.
[05/06 22:31:11   1945s] #Cpu time = 00:00:00
[05/06 22:31:11   1945s] #Elapsed time = 00:00:00
[05/06 22:31:11   1945s] #Increased memory = 2.96 (MB)
[05/06 22:31:11   1945s] #Total memory = 1727.28 (MB)
[05/06 22:31:11   1945s] #Peak memory = 1869.55 (MB)
[05/06 22:31:11   1945s] ### Time Record (Antenna Fixing) is installed.
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1945s] #start routing for process antenna violation fix ...
[05/06 22:31:11   1945s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/06 22:31:11   1945s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.53 (MB), peak = 1869.55 (MB)
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1945s] #Total number of nets with non-default rule or having extra spacing = 1
[05/06 22:31:11   1945s] #Total wire length = 13 um.
[05/06 22:31:11   1945s] #Total half perimeter of net bounding box = 14 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M1 = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M2 = 2 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER M3 = 11 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MG = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER LY = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:31:11   1945s] #Total wire length on LAYER MA = 0 um.
[05/06 22:31:11   1945s] #Total number of vias = 3
[05/06 22:31:11   1945s] #Up-Via Summary (total 3):
[05/06 22:31:11   1945s] #           
[05/06 22:31:11   1945s] #-----------------------
[05/06 22:31:11   1945s] # M1                  1
[05/06 22:31:11   1945s] # M2                  2
[05/06 22:31:11   1945s] #-----------------------
[05/06 22:31:11   1945s] #                     3 
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1945s] #Total number of DRC violations = 0
[05/06 22:31:11   1945s] #Total number of process antenna violations = 0
[05/06 22:31:11   1945s] #Total number of net violated process antenna rule = 0
[05/06 22:31:11   1945s] #
[05/06 22:31:11   1946s] #
[05/06 22:31:11   1946s] #Total number of nets with non-default rule or having extra spacing = 1
[05/06 22:31:11   1946s] #Total wire length = 13 um.
[05/06 22:31:11   1946s] #Total half perimeter of net bounding box = 14 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER M1 = 0 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER M2 = 2 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER M3 = 11 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER MG = 0 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER LY = 0 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:31:11   1946s] #Total wire length on LAYER MA = 0 um.
[05/06 22:31:11   1946s] #Total number of vias = 3
[05/06 22:31:11   1946s] #Up-Via Summary (total 3):
[05/06 22:31:11   1946s] #           
[05/06 22:31:11   1946s] #-----------------------
[05/06 22:31:11   1946s] # M1                  1
[05/06 22:31:11   1946s] # M2                  2
[05/06 22:31:11   1946s] #-----------------------
[05/06 22:31:11   1946s] #                     3 
[05/06 22:31:11   1946s] #
[05/06 22:31:11   1946s] #Total number of DRC violations = 0
[05/06 22:31:11   1946s] #Total number of process antenna violations = 0
[05/06 22:31:11   1946s] #Total number of net violated process antenna rule = 0
[05/06 22:31:11   1946s] #
[05/06 22:31:11   1946s] ### Time Record (Antenna Fixing) is uninstalled.
[05/06 22:31:11   1946s] #detailRoute Statistics:
[05/06 22:31:11   1946s] #Cpu time = 00:00:00
[05/06 22:31:11   1946s] #Elapsed time = 00:00:00
[05/06 22:31:11   1946s] #Increased memory = 3.23 (MB)
[05/06 22:31:11   1946s] #Total memory = 1727.55 (MB)
[05/06 22:31:11   1946s] #Peak memory = 1869.55 (MB)
[05/06 22:31:11   1946s] ### global_detail_route design signature (23): route=572332490 flt_obj=0 vio=1905142130 shield_wire=1
[05/06 22:31:11   1946s] ### Time Record (DB Export) is installed.
[05/06 22:31:11   1946s] ### export design design signature (24): route=572332490 fixed_route=896842466 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2107203652 dirty_area=0 del_dirty_area=0 cell=1316638937 placement=32422950 pin_access=1737770059 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 22:31:11   1946s] ### Time Record (DB Export) is uninstalled.
[05/06 22:31:11   1946s] ### Time Record (Post Callback) is installed.
[05/06 22:31:12   1946s] ### Time Record (Post Callback) is uninstalled.
[05/06 22:31:12   1946s] #
[05/06 22:31:12   1946s] #globalDetailRoute statistics:
[05/06 22:31:12   1946s] #Cpu time = 00:00:17
[05/06 22:31:12   1946s] #Elapsed time = 00:00:17
[05/06 22:31:12   1946s] #Increased memory = 17.25 (MB)
[05/06 22:31:12   1946s] #Total memory = 1709.12 (MB)
[05/06 22:31:12   1946s] #Peak memory = 1869.55 (MB)
[05/06 22:31:12   1946s] #Number of warnings = 1
[05/06 22:31:12   1946s] #Total number of warnings = 5
[05/06 22:31:12   1946s] #Number of fails = 0
[05/06 22:31:12   1946s] #Total number of fails = 0
[05/06 22:31:12   1946s] #Complete globalDetailRoute on Mon May  6 22:31:12 2024
[05/06 22:31:12   1946s] #
[05/06 22:31:12   1946s] ### import design signature (25): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1737770059 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 22:31:12   1946s] ### Time Record (globalDetailRoute) is uninstalled.
[05/06 22:31:12   1946s] ### 
[05/06 22:31:12   1946s] ###   Scalability Statistics
[05/06 22:31:12   1946s] ### 
[05/06 22:31:12   1946s] ### --------------------------------+----------------+----------------+----------------+
[05/06 22:31:12   1946s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/06 22:31:12   1946s] ### --------------------------------+----------------+----------------+----------------+
[05/06 22:31:12   1946s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/06 22:31:12   1946s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/06 22:31:12   1946s] ###   Timing Data Generation        |        00:00:10|        00:00:10|             1.0|
[05/06 22:31:12   1946s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/06 22:31:12   1946s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/06 22:31:12   1946s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[05/06 22:31:12   1946s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/06 22:31:12   1946s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/06 22:31:12   1946s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/06 22:31:12   1946s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[05/06 22:31:12   1946s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/06 22:31:12   1946s] ###   Entire Command                |        00:00:17|        00:00:17|             1.0|
[05/06 22:31:12   1946s] ### --------------------------------+----------------+----------------+----------------+
[05/06 22:31:12   1946s] ### 
[05/06 22:31:12   1946s] #% End globalDetailRoute (date=05/06 22:31:12, total cpu=0:00:17.3, real=0:00:18.0, peak res=1708.4M, current mem=1708.4M)
[05/06 22:31:12   1946s] <CMD> redraw
[05/06 22:31:18   1947s] <CMD> verify_drc
[05/06 22:31:18   1947s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 22:31:18   1947s]  *** Starting Verify DRC (MEM: 2325.8) ***
[05/06 22:31:18   1947s] 
[05/06 22:31:18   1947s]   VERIFY DRC ...... Starting Verification
[05/06 22:31:18   1947s]   VERIFY DRC ...... Initializing
[05/06 22:31:18   1947s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 22:31:18   1947s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 22:31:18   1947s]   VERIFY DRC ...... Using new threading
[05/06 22:31:18   1947s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 22:31:18   1947s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/06 22:31:18   1947s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 140.800} 2 of 20
[05/06 22:31:19   1947s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/06 22:31:19   1947s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 140.800} 3 of 20
[05/06 22:31:19   1948s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/06 22:31:19   1948s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 140.800} 4 of 20
[05/06 22:31:19   1948s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/06 22:31:19   1948s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 140.800} 5 of 20
[05/06 22:31:19   1948s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/06 22:31:19   1948s]   VERIFY DRC ...... Sub-Area: {0.000 140.800 151.040 281.600} 6 of 20
[05/06 22:31:20   1948s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/06 22:31:20   1948s]   VERIFY DRC ...... Sub-Area: {151.040 140.800 302.080 281.600} 7 of 20
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area: {302.080 140.800 453.120 281.600} 8 of 20
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area: {453.120 140.800 604.160 281.600} 9 of 20
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area: {604.160 140.800 754.800 281.600} 10 of 20
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/06 22:31:20   1949s]   VERIFY DRC ...... Sub-Area: {0.000 281.600 151.040 422.400} 11 of 20
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area: {151.040 281.600 302.080 422.400} 12 of 20
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area: {302.080 281.600 453.120 422.400} 13 of 20
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area: {453.120 281.600 604.160 422.400} 14 of 20
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area: {604.160 281.600 754.800 422.400} 15 of 20
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/06 22:31:21   1950s]   VERIFY DRC ...... Sub-Area: {0.000 422.400 151.040 556.800} 16 of 20
[05/06 22:31:22   1950s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/06 22:31:22   1951s]   VERIFY DRC ...... Sub-Area: {151.040 422.400 302.080 556.800} 17 of 20
[05/06 22:31:22   1951s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/06 22:31:22   1951s]   VERIFY DRC ...... Sub-Area: {302.080 422.400 453.120 556.800} 18 of 20
[05/06 22:31:22   1951s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/06 22:31:22   1951s]   VERIFY DRC ...... Sub-Area: {453.120 422.400 604.160 556.800} 19 of 20
[05/06 22:31:22   1951s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/06 22:31:22   1951s]   VERIFY DRC ...... Sub-Area: {604.160 422.400 754.800 556.800} 20 of 20
[05/06 22:31:23   1951s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/06 22:31:23   1951s] 
[05/06 22:31:23   1951s]   Verification Complete : 0 Viols.
[05/06 22:31:23   1951s] 
[05/06 22:31:23   1951s]  *** End Verify DRC (CPU: 0:00:04.6  ELAPSED TIME: 5.00  MEM: 256.1M) ***
[05/06 22:31:23   1951s] 
[05/06 22:31:35   1952s] <CMD> setDrawView ameba
[05/06 22:31:44   1953s] <CMD> setDrawView fplan
[05/06 22:31:51   1954s] <CMD> setDrawView ameba
[05/06 22:31:52   1954s] <CMD> setDrawView place
[05/06 22:31:53   1955s] <CMD> setDrawView fplan
[05/06 22:31:55   1955s] <CMD> setDrawView ameba
[05/06 22:31:58   1955s] <CMD> zoomBox -138.52900 -125.23400 691.75700 618.04900
[05/06 22:32:09   1956s] <CMD> zoomBox -287.45900 -290.06300 861.72600 738.70300
[05/06 22:32:38   1959s] ###########################
[05/06 22:32:38   1959s] ###
[05/06 22:32:38   1959s] ### Route Other Signals ...
[05/06 22:32:38   1959s] ###
[05/06 22:32:38   1959s] ###########################
[05/06 22:32:38   1959s] <CMD> setAttribute -net * -weight 5 -avoid_detour true -preferred_extra_space 1 -bottom_preferred_routing_layer 1 -top_preferred_routing_layer 3
[05/06 22:32:39   1960s] <CMD> selectNet *
[05/06 22:32:39   1960s] <CMD> deselectNet VDD
[05/06 22:32:39   1960s] <CMD> deselectNet VSS
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeSiLengthLimit 200
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeSiEffort high
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -routeWithViaOnlyForStandardCellPin false
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia none
[05/06 22:32:39   1960s] #WARNING (NRIF-83) When droutePostRouteSwapVia is set to 'none', the post route via swapping step will be skipped in all scenarios.
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort high
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[05/06 22:32:39   1960s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/06 22:32:39   1960s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 1
[05/06 22:32:39   1960s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[05/06 22:32:39   1960s] <CMD> globalDetailRoute
[05/06 22:32:39   1960s] #% Begin globalDetailRoute (date=05/06 22:32:39, mem=1723.2M)
[05/06 22:32:39   1960s] 
[05/06 22:32:39   1960s] globalDetailRoute
[05/06 22:32:39   1960s] 
[05/06 22:32:39   1960s] #Start globalDetailRoute on Mon May  6 22:32:39 2024
[05/06 22:32:39   1960s] #
[05/06 22:32:39   1960s] ### Time Record (globalDetailRoute) is installed.
[05/06 22:32:39   1960s] ### Time Record (Pre Callback) is installed.
[05/06 22:32:39   1960s] ### Time Record (Pre Callback) is uninstalled.
[05/06 22:32:39   1960s] ### Time Record (DB Import) is installed.
[05/06 22:32:39   1960s] ### Time Record (Timing Data Generation) is installed.
[05/06 22:32:39   1960s] #Generating timing data, please wait...
[05/06 22:32:39   1960s] #15876 total nets, 1 already routed, 1 will ignore in trialRoute
[05/06 22:32:39   1960s] ### run_trial_route starts on Mon May  6 22:32:39 2024 with memory = 1719.89 (MB), peak = 1869.55 (MB)
[05/06 22:32:39   1960s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 22:32:41   1961s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 22:32:41   1961s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:41   1961s] ### dump_timing_file starts on Mon May  6 22:32:41 2024 with memory = 1719.75 (MB), peak = 1869.55 (MB)
[05/06 22:32:41   1961s] ### extractRC starts on Mon May  6 22:32:41 2024 with memory = 1719.75 (MB), peak = 1869.55 (MB)
[05/06 22:32:41   1961s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:32:41   1961s] {RT typical_rc 0 3 3 0}
[05/06 22:32:41   1961s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:41   1961s] #Dump tif for version 2.1
[05/06 22:32:43   1963s] End AAE Lib Interpolated Model. (MEM=2344.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:32:46   1967s] Total number of fetched objects 17558
[05/06 22:32:47   1967s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/06 22:32:47   1967s] End delay calculation. (MEM=2383.73 CPU=0:00:03.3 REAL=0:00:04.0)
[05/06 22:32:50   1970s] #Current view: typical 
[05/06 22:32:50   1970s] #Current enabled view: typical 
[05/06 22:32:50   1970s] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1759.82 (MB), peak = 1869.55 (MB)
[05/06 22:32:50   1970s] ### dump_timing_file cpu:00:00:09, real:00:00:09, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:50   1970s] #Done generating timing data.
[05/06 22:32:50   1970s] ### Time Record (Timing Data Generation) is uninstalled.
[05/06 22:32:50   1970s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/06 22:32:50   1970s] ### Net info: total nets: 18104
[05/06 22:32:50   1970s] ### Net info: dirty nets: 0
[05/06 22:32:50   1970s] ### Net info: marked as disconnected nets: 0
[05/06 22:32:50   1970s] #num needed restored net=0
[05/06 22:32:50   1970s] #need_extraction net=0 (total=18104)
[05/06 22:32:50   1970s] ### Net info: fully routed nets: 1
[05/06 22:32:50   1970s] ### Net info: trivial (< 2 pins) nets: 2295
[05/06 22:32:50   1970s] ### Net info: unrouted nets: 15808
[05/06 22:32:50   1970s] ### Net info: re-extraction nets: 0
[05/06 22:32:50   1970s] ### Net info: ignored nets: 0
[05/06 22:32:50   1970s] ### Net info: skip routing nets: 0
[05/06 22:32:50   1970s] #Start reading timing information from file .timing_file_13976.tif.gz ...
[05/06 22:32:50   1971s] #Read in timing information for 655 ports, 15346 instances from timing file .timing_file_13976.tif.gz.
[05/06 22:32:51   1971s] ### import design signature (26): route=1158700454 fixed_route=896842466 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1726212968 dirty_area=0 del_dirty_area=0 cell=1316638937 placement=32422950 pin_access=1737770059 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 22:32:51   1971s] ### Time Record (DB Import) is uninstalled.
[05/06 22:32:51   1971s] #NanoRoute Version 21.16-s078_1 NR221206-1807/21_16-UB
[05/06 22:32:51   1971s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430557f35edb24bd0a5e55867a1d994dbb429742
[05/06 22:32:51   1971s] #       9a1ef6edcd14069376d972cd8f97f77f4916cbaf973530c214c56ae0526d105ed744485c
[05/06 22:32:51   1971s] #       ac5071f944b8095b9fcfec7eb17c7bffa0b2845a77838164dbf7dd235407abf7ed3754a6
[05/06 22:32:51   1971s] #       d663e76130deb7b679f8e32227f06e3ce97130ee1f915c00b3bd350c92c1bbb031cd720e
[05/06 22:32:51   1971s] #       4c8fbe0fcc1b67b53bcc3802b66b9bdde572c8b93c0f3285303b6fff7258c45cdec48b9b
[05/06 22:32:51   1971s] #       aa1712a12852c58f0b92baebb59f6e5b601ecf26a48823a9242024adf5a6316eda289501
[05/06 22:32:51   1971s] #       1bbcb695765598bab1e37e4ee6a7ab9e5584186f2c3c5071cd35072781384f79746a8459
[05/06 22:32:51   1971s] #       c8f17b70ac665e00f2cb532114256431a3cad8ef202ce90a53003ba258e3a58a25bcfb01
[05/06 22:32:51   1971s] #       32b53e83
[05/06 22:32:51   1971s] #
[05/06 22:32:51   1971s] ### Time Record (Data Preparation) is installed.
[05/06 22:32:51   1971s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430537f35edb24bd0a5e55867a1d994db7429742
[05/06 22:32:51   1971s] #       9a1ef6edcd140693b6e97acd8ff0ffbfbc2e965f2f1b60846b14ab8e4bb54578dd102171
[05/06 22:32:51   1971s] #       b142c5e513e1361c7d3eb3fbc5f2edfd838a022add7406925ddb368f509eac3ed6df509a
[05/06 22:32:51   1971s] #       4af78d87ce785fdbfdc31f17198177fd45f79d71ff88e402986dad619074de8583619671
[05/06 22:32:51   1971s] #       60baf76d60de38abdd69c411b043bd3f4c5f879ccbeb224308d3ebf8d36511337913cf6f
[05/06 22:32:51   1971s] #       ba3d970879be56fcfc415235adf6c3b10566f16e428a38924a0242525b6ff6c60d1ba552
[05/06 22:32:51   1971s] #       609dd7b6d4ae0c5337b63f8ec9ecf2d4e3aaa0b010bfc9a69f9010e30dc2268b39fb109c
[05/06 22:32:51   1971s] #       04e27ccda3e3254cd39901b31c904f8f8f501490c68c2a62bf1185b9cd3039b0338a052f
[05/06 22:32:51   1971s] #       54ace1dd0f93204b39
[05/06 22:32:51   1971s] #
[05/06 22:32:51   1971s] ### Time Record (Data Preparation) is uninstalled.
[05/06 22:32:51   1971s] ### Time Record (Global Routing) is installed.
[05/06 22:32:51   1971s] ### Time Record (Global Routing) is uninstalled.
[05/06 22:32:51   1971s] #Total number of trivial nets (e.g. < 2 pins) = 2295 (skipped).
[05/06 22:32:51   1971s] #Total number of routable nets = 15809.
[05/06 22:32:51   1971s] #Total number of nets in the design = 18104.
[05/06 22:32:51   1971s] #15808 routable nets do not have any wires.
[05/06 22:32:51   1971s] #1 routable net has routed wires.
[05/06 22:32:51   1971s] #15808 nets will be global routed.
[05/06 22:32:51   1971s] #15808 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 22:32:51   1971s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 22:32:51   1971s] ### Time Record (Data Preparation) is installed.
[05/06 22:32:51   1971s] #Start routing data preparation on Mon May  6 22:32:51 2024
[05/06 22:32:51   1971s] #
[05/06 22:32:51   1971s] #Minimum voltage of a net in the design = 0.000.
[05/06 22:32:51   1971s] #Maximum voltage of a net in the design = 1.200.
[05/06 22:32:51   1971s] #Voltage range [0.000 - 1.200] has 17479 nets.
[05/06 22:32:51   1971s] #Voltage range [0.000 - 0.000] has 611 nets.
[05/06 22:32:51   1971s] #Voltage range [1.200 - 1.200] has 14 nets.
[05/06 22:32:51   1971s] #Build and mark too close pins for the same net.
[05/06 22:32:51   1971s] ### Time Record (Cell Pin Access) is installed.
[05/06 22:32:51   1971s] #Rebuild pin access data for option change.
[05/06 22:32:51   1971s] #Initial pin access analysis.
[05/06 22:32:53   1974s] #Detail pin access analysis.
[05/06 22:32:53   1974s] ### Time Record (Cell Pin Access) is uninstalled.
[05/06 22:32:53   1974s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/06 22:32:53   1974s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/06 22:32:53   1974s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/06 22:32:53   1974s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/06 22:32:53   1974s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/06 22:32:53   1974s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/06 22:32:53   1974s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/06 22:32:53   1974s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/06 22:32:53   1974s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/06 22:32:53   1974s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[05/06 22:32:53   1974s] #pin_access_rlayer=2(M2)
[05/06 22:32:53   1974s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/06 22:32:53   1974s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/06 22:32:54   1974s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.03 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1974s] #Regenerating Ggrids automatically.
[05/06 22:32:54   1974s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/06 22:32:54   1974s] #Using automatically generated G-grids.
[05/06 22:32:54   1974s] #Done routing data preparation.
[05/06 22:32:54   1974s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1766.55 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] #Finished routing data preparation on Mon May  6 22:32:54 2024
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] #Cpu time = 00:00:03
[05/06 22:32:54   1974s] #Elapsed time = 00:00:03
[05/06 22:32:54   1974s] #Increased memory = 5.57 (MB)
[05/06 22:32:54   1974s] #Total memory = 1766.55 (MB)
[05/06 22:32:54   1974s] #Peak memory = 1869.55 (MB)
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] ### Time Record (Data Preparation) is uninstalled.
[05/06 22:32:54   1974s] ### Time Record (Global Routing) is installed.
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] #Start global routing on Mon May  6 22:32:54 2024
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] #Start global routing initialization on Mon May  6 22:32:54 2024
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] #Number of eco nets is 0
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] #Start global routing data preparation on Mon May  6 22:32:54 2024
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] ### build_merged_routing_blockage_rect_list starts on Mon May  6 22:32:54 2024 with memory = 1766.55 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1974s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1974s] #Start routing resource analysis on Mon May  6 22:32:54 2024
[05/06 22:32:54   1974s] #
[05/06 22:32:54   1974s] ### init_is_bin_blocked starts on Mon May  6 22:32:54 2024 with memory = 1766.55 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1974s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1974s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon May  6 22:32:54 2024 with memory = 1766.89 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### adjust_flow_cap starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### adjust_flow_per_partial_route_obs starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### set_via_blocked starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### copy_flow starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] #Routing resource analysis is done on Mon May  6 22:32:54 2024
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] ### report_flow_cap starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] #  Resource Analysis:
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/06 22:32:54   1975s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/06 22:32:54   1975s] #  --------------------------------------------------------------
[05/06 22:32:54   1975s] #  M1             H         195        1197        6580    53.57%
[05/06 22:32:54   1975s] #  M2             V         291        1596        6580     0.00%
[05/06 22:32:54   1975s] #  M3             H        1040         352        6580     0.00%
[05/06 22:32:54   1975s] #  --------------------------------------------------------------
[05/06 22:32:54   1975s] #  Total                   1527      65.27%       19740    17.86%
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #  18104 nets (100.00%) with 1 preferred extra spacing.
[05/06 22:32:54   1975s] #WARNING (NRGR-7) There are too many nets (100.00%) with extra spacing. This may later cause serious detour problem.
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### analyze_m2_tracks starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### report_initial_resource starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### mark_pg_pins_accessibility starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### set_net_region starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #Global routing data preparation is done on Mon May  6 22:32:54 2024
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] ### prepare_level starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### init level 1 starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### Level 1 hgrid = 94 X 70
[05/06 22:32:54   1975s] ### prepare_level_flow starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #Global routing initialization is done on Mon May  6 22:32:54 2024
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] #
[05/06 22:32:54   1975s] #start global routing iteration 1...
[05/06 22:32:54   1975s] ### init_flow_edge starts on Mon May  6 22:32:54 2024 with memory = 1766.90 (MB), peak = 1869.55 (MB)
[05/06 22:32:54   1975s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:32:54   1975s] ### routing at level 1 (topmost level) iter 0
[05/06 22:33:08   1988s] ### measure_qor starts on Mon May  6 22:33:08 2024 with memory = 1782.30 (MB), peak = 1869.55 (MB)
[05/06 22:33:08   1988s] ### measure_congestion starts on Mon May  6 22:33:08 2024 with memory = 1782.30 (MB), peak = 1869.55 (MB)
[05/06 22:33:08   1988s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:08   1988s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:08   1988s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1777.61 (MB), peak = 1869.55 (MB)
[05/06 22:33:08   1988s] #
[05/06 22:33:08   1988s] #start global routing iteration 2...
[05/06 22:33:08   1988s] ### routing at level 1 (topmost level) iter 1
[05/06 22:33:22   2002s] ### measure_qor starts on Mon May  6 22:33:22 2024 with memory = 1785.82 (MB), peak = 1869.55 (MB)
[05/06 22:33:22   2002s] ### measure_congestion starts on Mon May  6 22:33:22 2024 with memory = 1785.82 (MB), peak = 1869.55 (MB)
[05/06 22:33:22   2002s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:22   2002s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:22   2002s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1782.88 (MB), peak = 1869.55 (MB)
[05/06 22:33:22   2002s] #
[05/06 22:33:22   2002s] #start global routing iteration 3...
[05/06 22:33:22   2002s] ### routing at level 1 (topmost level) iter 2
[05/06 22:33:33   2013s] ### measure_qor starts on Mon May  6 22:33:33 2024 with memory = 1784.09 (MB), peak = 1869.55 (MB)
[05/06 22:33:33   2013s] ### measure_congestion starts on Mon May  6 22:33:33 2024 with memory = 1784.09 (MB), peak = 1869.55 (MB)
[05/06 22:33:33   2013s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:33   2013s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:33   2013s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1783.50 (MB), peak = 1869.55 (MB)
[05/06 22:33:33   2013s] #
[05/06 22:33:33   2013s] #start global routing iteration 4...
[05/06 22:33:33   2013s] ### routing at level 1 (topmost level) iter 3
[05/06 22:33:44   2024s] ### measure_qor starts on Mon May  6 22:33:44 2024 with memory = 1784.02 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### measure_congestion starts on Mon May  6 22:33:44 2024 with memory = 1784.02 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] ### route_end starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #Total number of trivial nets (e.g. < 2 pins) = 2295 (skipped).
[05/06 22:33:44   2024s] #Total number of routable nets = 15809.
[05/06 22:33:44   2024s] #Total number of nets in the design = 18104.
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #15809 routable nets have routed wires.
[05/06 22:33:44   2024s] #15808 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 22:33:44   2024s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #Routed net constraints summary:
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #        Rules   Pref Extra Space   Unconstrained  
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #      Default              15808               0  
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #        Total              15808               0  
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #Routing constraints summary of the whole design:
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #        Rules   Pref Extra Space   Unconstrained  
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #      Default              15809               0  
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #        Total              15809               0  
[05/06 22:33:44   2024s] #------------------------------------------------
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] ### adjust_flow_per_partial_route_obs starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### cal_base_flow starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### init_flow_edge starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### cal_flow starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### report_overcon starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #                 OverCon       OverCon       OverCon       OverCon          
[05/06 22:33:44   2024s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/06 22:33:44   2024s] #     Layer         (1-6)        (7-12)       (13-18)       (19-24)   OverCon  Flow/Cap
[05/06 22:33:44   2024s] #  ----------------------------------------------------------------------------------------
[05/06 22:33:44   2024s] #  M1          589(11.7%)      0(0.00%)      0(0.00%)      0(0.00%)   (11.7%)     0.86  
[05/06 22:33:44   2024s] #  M2         1210(18.4%)   3610(54.9%)   1461(22.2%)     64(0.97%)   (96.4%)     1.45  
[05/06 22:33:44   2024s] #  M3          122(1.85%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.85%)     0.73  
[05/06 22:33:44   2024s] #  ----------------------------------------------------------------------------------------
[05/06 22:33:44   2024s] #     Total   1921(10.6%)   3610(19.8%)   1461(8.03%)     64(0.35%)   (38.8%)
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 24
[05/06 22:33:44   2024s] #  Overflow after GR: 3.91% H + 34.87% V
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### cal_base_flow starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### init_flow_edge starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### cal_flow starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### generate_cong_map_content starts on Mon May  6 22:33:44 2024 with memory = 1783.46 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### update starts on Mon May  6 22:33:44 2024 with memory = 1783.52 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] #Complete Global Routing.
[05/06 22:33:44   2024s] #Total number of nets with non-default rule or having extra spacing = 18104
[05/06 22:33:44   2024s] #Total wire length = 770170 um.
[05/06 22:33:44   2024s] #Total half perimeter of net bounding box = 757782 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER M1 = 31760 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER M2 = 374865 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER M3 = 363545 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER MG = 0 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER LY = 0 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:33:44   2024s] #Total wire length on LAYER MA = 0 um.
[05/06 22:33:44   2024s] #Total number of vias = 78590
[05/06 22:33:44   2024s] #Up-Via Summary (total 78590):
[05/06 22:33:44   2024s] #           
[05/06 22:33:44   2024s] #-----------------------
[05/06 22:33:44   2024s] # M1              49997
[05/06 22:33:44   2024s] # M2              28593
[05/06 22:33:44   2024s] #-----------------------
[05/06 22:33:44   2024s] #                 78590 
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### report_overcon starts on Mon May  6 22:33:44 2024 with memory = 1783.52 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### report_overcon starts on Mon May  6 22:33:44 2024 with memory = 1783.52 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2024s] #Max overcon = 44 tracks.
[05/06 22:33:44   2024s] #Total overcon = 67.83%.
[05/06 22:33:44   2024s] #Worst layer Gcell overcon rate = 76.44%.
[05/06 22:33:44   2024s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2024s] ### global_route design signature (29): route=202395145 net_attr=513238280
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #Global routing statistics:
[05/06 22:33:44   2024s] #Cpu time = 00:00:50
[05/06 22:33:44   2024s] #Elapsed time = 00:00:50
[05/06 22:33:44   2024s] #Increased memory = 16.96 (MB)
[05/06 22:33:44   2024s] #Total memory = 1783.52 (MB)
[05/06 22:33:44   2024s] #Peak memory = 1869.55 (MB)
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #Finished global routing on Mon May  6 22:33:44 2024
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] #
[05/06 22:33:44   2024s] ### Time Record (Global Routing) is uninstalled.
[05/06 22:33:44   2024s] ### Time Record (Data Preparation) is installed.
[05/06 22:33:44   2024s] ### Time Record (Data Preparation) is uninstalled.
[05/06 22:33:44   2025s] ### track-assign external-init starts on Mon May  6 22:33:44 2024 with memory = 1783.16 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2025s] ### Time Record (Track Assignment) is installed.
[05/06 22:33:44   2025s] ### Time Record (Track Assignment) is uninstalled.
[05/06 22:33:44   2025s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2025s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1783.16 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2025s] ### track-assign engine-init starts on Mon May  6 22:33:44 2024 with memory = 1783.16 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2025s] ### Time Record (Track Assignment) is installed.
[05/06 22:33:44   2025s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:44   2025s] ### track-assign core-engine starts on Mon May  6 22:33:44 2024 with memory = 1783.16 (MB), peak = 1869.55 (MB)
[05/06 22:33:44   2025s] #Start Track Assignment.
[05/06 22:33:48   2029s] #Done with 18436 horizontal wires in 3 hboxes and 20105 vertical wires in 3 hboxes.
[05/06 22:33:53   2033s] #Done with 4342 horizontal wires in 3 hboxes and 7192 vertical wires in 3 hboxes.
[05/06 22:33:53   2034s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[05/06 22:33:53   2034s] #
[05/06 22:33:53   2034s] #Track assignment summary:
[05/06 22:33:53   2034s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/06 22:33:53   2034s] #------------------------------------------------------------------------
[05/06 22:33:53   2034s] # M1         30993.41 	  9.17%  	  0.00% 	  8.61%
[05/06 22:33:53   2034s] # M2        373720.02 	  9.58%  	  2.97% 	  0.00%
[05/06 22:33:53   2034s] # M3        357184.43 	  1.29%  	  0.19% 	  0.00%
[05/06 22:33:53   2034s] #------------------------------------------------------------------------
[05/06 22:33:53   2034s] # All      761897.86  	  5.68% 	  1.55% 	  0.00%
[05/06 22:33:53   2034s] #Complete Track Assignment.
[05/06 22:33:54   2034s] #Total number of nets with non-default rule or having extra spacing = 18104
[05/06 22:33:54   2034s] #Total wire length = 761985 um.
[05/06 22:33:54   2034s] #Total half perimeter of net bounding box = 757782 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER M1 = 30865 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER M2 = 373848 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER M3 = 357272 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER MG = 0 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER LY = 0 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:33:54   2034s] #Total wire length on LAYER MA = 0 um.
[05/06 22:33:54   2034s] #Total number of vias = 78590
[05/06 22:33:54   2034s] #Up-Via Summary (total 78590):
[05/06 22:33:54   2034s] #           
[05/06 22:33:54   2034s] #-----------------------
[05/06 22:33:54   2034s] # M1              49997
[05/06 22:33:54   2034s] # M2              28593
[05/06 22:33:54   2034s] #-----------------------
[05/06 22:33:54   2034s] #                 78590 
[05/06 22:33:54   2034s] #
[05/06 22:33:54   2034s] ### track_assign design signature (32): route=1580553129
[05/06 22:33:54   2034s] ### track-assign core-engine cpu:00:00:09, real:00:00:09, mem:1.7 GB, peak:1.8 GB
[05/06 22:33:54   2034s] ### Time Record (Track Assignment) is uninstalled.
[05/06 22:33:54   2034s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1783.27 (MB), peak = 1869.55 (MB)
[05/06 22:33:54   2034s] #
[05/06 22:33:54   2034s] #number of short segments in preferred routing layers
[05/06 22:33:54   2034s] #	M1        M2        M3        Total 
[05/06 22:33:54   2034s] #	436       12466     10891     23793     
[05/06 22:33:54   2034s] #
[05/06 22:33:54   2034s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/06 22:33:54   2034s] #Cpu time = 00:01:03
[05/06 22:33:54   2034s] #Elapsed time = 00:01:03
[05/06 22:33:54   2034s] #Increased memory = 22.70 (MB)
[05/06 22:33:54   2034s] #Total memory = 1783.69 (MB)
[05/06 22:33:54   2034s] #Peak memory = 1869.55 (MB)
[05/06 22:33:54   2034s] ### Time Record (Detail Routing) is installed.
[05/06 22:33:54   2034s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/06 22:33:54   2034s] #
[05/06 22:33:54   2034s] #Start Detail Routing..
[05/06 22:33:54   2034s] #start initial detail routing ...
[05/06 22:33:54   2034s] ### Design has 0 dirty nets, 13039 dirty-areas), has valid drcs
[05/06 22:50:08   3009s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:50:08   3009s] #   number of violations = 2066
[05/06 22:50:08   3009s] #
[05/06 22:50:08   3009s] #    By Layer and Type :
[05/06 22:50:08   3009s] #	         MetSpc    Short     Loop   CutSpc   Totals
[05/06 22:50:08   3009s] #	M1            2       21        2       55       80
[05/06 22:50:08   3009s] #	M2            2      862       10      140     1014
[05/06 22:50:08   3009s] #	M3            0      962       10        0      972
[05/06 22:50:08   3009s] #	Totals        4     1845       22      195     2066
[05/06 22:50:08   3009s] #cpu time = 00:16:15, elapsed time = 00:16:14, memory = 1868.00 (MB), peak = 2047.16 (MB)
[05/06 22:50:10   3011s] #start 1st optimization iteration ...
[05/06 22:52:19   3140s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:52:19   3140s] #   number of violations = 339
[05/06 22:52:19   3140s] #
[05/06 22:52:19   3140s] #    By Layer and Type :
[05/06 22:52:19   3140s] #	          Short   CutSpc   Totals
[05/06 22:52:19   3140s] #	M1            1        5        6
[05/06 22:52:19   3140s] #	M2          130        2      132
[05/06 22:52:19   3140s] #	M3          201        0      201
[05/06 22:52:19   3140s] #	Totals      332        7      339
[05/06 22:52:19   3140s] #    number of process antenna violations = 84
[05/06 22:52:19   3140s] #cpu time = 00:02:08, elapsed time = 00:02:08, memory = 1866.74 (MB), peak = 2047.16 (MB)
[05/06 22:52:20   3141s] #start 2nd optimization iteration ...
[05/06 22:52:57   3178s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:52:57   3178s] #   number of violations = 76
[05/06 22:52:57   3178s] #
[05/06 22:52:57   3178s] #    By Layer and Type :
[05/06 22:52:57   3178s] #	          Short   CutSpc   Totals
[05/06 22:52:57   3178s] #	M1            1        3        4
[05/06 22:52:57   3178s] #	M2           32        0       32
[05/06 22:52:57   3178s] #	M3           40        0       40
[05/06 22:52:57   3178s] #	Totals       73        3       76
[05/06 22:52:57   3178s] #    number of process antenna violations = 78
[05/06 22:52:57   3178s] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1866.84 (MB), peak = 2047.16 (MB)
[05/06 22:52:57   3179s] #start 3rd optimization iteration ...
[05/06 22:53:09   3190s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:53:09   3190s] #   number of violations = 43
[05/06 22:53:09   3190s] #
[05/06 22:53:09   3190s] #    By Layer and Type :
[05/06 22:53:09   3190s] #	          Short   CutSpc   Totals
[05/06 22:53:09   3190s] #	M1            0        1        1
[05/06 22:53:09   3190s] #	M2           11        0       11
[05/06 22:53:09   3190s] #	M3           31        0       31
[05/06 22:53:09   3190s] #	Totals       42        1       43
[05/06 22:53:09   3190s] #    number of process antenna violations = 80
[05/06 22:53:09   3190s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1866.98 (MB), peak = 2047.16 (MB)
[05/06 22:53:09   3190s] #start 4th optimization iteration ...
[05/06 22:53:21   3202s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:53:21   3202s] #   number of violations = 14
[05/06 22:53:21   3202s] #
[05/06 22:53:21   3202s] #    By Layer and Type :
[05/06 22:53:21   3202s] #	          Short   CutSpc   Totals
[05/06 22:53:21   3202s] #	M1            0        1        1
[05/06 22:53:21   3202s] #	M2            3        0        3
[05/06 22:53:21   3202s] #	M3           10        0       10
[05/06 22:53:21   3202s] #	Totals       13        1       14
[05/06 22:53:21   3202s] #    number of process antenna violations = 78
[05/06 22:53:21   3202s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1866.47 (MB), peak = 2047.16 (MB)
[05/06 22:53:21   3202s] #start 5th optimization iteration ...
[05/06 22:53:30   3212s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:53:30   3212s] #   number of violations = 7
[05/06 22:53:30   3212s] #
[05/06 22:53:30   3212s] #    By Layer and Type :
[05/06 22:53:30   3212s] #	          Short   Totals
[05/06 22:53:30   3212s] #	M1            0        0
[05/06 22:53:30   3212s] #	M2            0        0
[05/06 22:53:30   3212s] #	M3            7        7
[05/06 22:53:30   3212s] #	Totals        7        7
[05/06 22:53:30   3212s] #    number of process antenna violations = 78
[05/06 22:53:30   3212s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1867.37 (MB), peak = 2047.16 (MB)
[05/06 22:53:31   3212s] #start 6th optimization iteration ...
[05/06 22:53:41   3222s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:53:41   3222s] #   number of violations = 4
[05/06 22:53:41   3222s] #
[05/06 22:53:41   3222s] #    By Layer and Type :
[05/06 22:53:41   3222s] #	          Short   Totals
[05/06 22:53:41   3222s] #	M1            0        0
[05/06 22:53:41   3222s] #	M2            0        0
[05/06 22:53:41   3222s] #	M3            4        4
[05/06 22:53:41   3222s] #	Totals        4        4
[05/06 22:53:41   3222s] #    number of process antenna violations = 78
[05/06 22:53:41   3222s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1868.18 (MB), peak = 2047.16 (MB)
[05/06 22:53:41   3222s] #start 7th optimization iteration ...
[05/06 22:53:54   3235s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:53:54   3235s] #   number of violations = 5
[05/06 22:53:54   3235s] #
[05/06 22:53:54   3235s] #    By Layer and Type :
[05/06 22:53:54   3235s] #	          Short   Totals
[05/06 22:53:54   3235s] #	M1            0        0
[05/06 22:53:54   3235s] #	M2            1        1
[05/06 22:53:54   3235s] #	M3            4        4
[05/06 22:53:54   3235s] #	Totals        5        5
[05/06 22:53:54   3235s] #    number of process antenna violations = 78
[05/06 22:53:54   3235s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1868.81 (MB), peak = 2047.16 (MB)
[05/06 22:53:54   3235s] #start 8th optimization iteration ...
[05/06 22:53:57   3239s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:53:57   3239s] #   number of violations = 3
[05/06 22:53:57   3239s] #
[05/06 22:53:57   3239s] #    By Layer and Type :
[05/06 22:53:57   3239s] #	          Short   Totals
[05/06 22:53:57   3239s] #	M1            0        0
[05/06 22:53:57   3239s] #	M2            0        0
[05/06 22:53:57   3239s] #	M3            3        3
[05/06 22:53:57   3239s] #	Totals        3        3
[05/06 22:53:57   3239s] #    number of process antenna violations = 78
[05/06 22:53:57   3239s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1866.99 (MB), peak = 2047.16 (MB)
[05/06 22:53:57   3239s] #start 9th optimization iteration ...
[05/06 22:54:01   3242s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:01   3242s] #   number of violations = 2
[05/06 22:54:01   3242s] #
[05/06 22:54:01   3242s] #    By Layer and Type :
[05/06 22:54:01   3242s] #	          Short   Totals
[05/06 22:54:01   3242s] #	M1            0        0
[05/06 22:54:01   3242s] #	M2            0        0
[05/06 22:54:01   3242s] #	M3            2        2
[05/06 22:54:01   3242s] #	Totals        2        2
[05/06 22:54:01   3242s] #    number of process antenna violations = 78
[05/06 22:54:01   3242s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1867.30 (MB), peak = 2047.16 (MB)
[05/06 22:54:01   3242s] #start 10th optimization iteration ...
[05/06 22:54:06   3247s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:06   3247s] #   number of violations = 1
[05/06 22:54:06   3247s] #
[05/06 22:54:06   3247s] #    By Layer and Type :
[05/06 22:54:06   3247s] #	          Short   Totals
[05/06 22:54:06   3247s] #	M1            0        0
[05/06 22:54:06   3247s] #	M2            0        0
[05/06 22:54:06   3247s] #	M3            1        1
[05/06 22:54:06   3247s] #	Totals        1        1
[05/06 22:54:06   3247s] #    number of process antenna violations = 78
[05/06 22:54:06   3247s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1866.61 (MB), peak = 2047.16 (MB)
[05/06 22:54:06   3247s] #start 11th optimization iteration ...
[05/06 22:54:13   3254s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:13   3254s] #   number of violations = 6
[05/06 22:54:13   3254s] #
[05/06 22:54:13   3254s] #    By Layer and Type :
[05/06 22:54:13   3254s] #	          Short   Totals
[05/06 22:54:13   3254s] #	M1            0        0
[05/06 22:54:13   3254s] #	M2            0        0
[05/06 22:54:13   3254s] #	M3            6        6
[05/06 22:54:13   3254s] #	Totals        6        6
[05/06 22:54:13   3254s] #    number of process antenna violations = 78
[05/06 22:54:13   3254s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1866.90 (MB), peak = 2047.16 (MB)
[05/06 22:54:13   3254s] #start 12th optimization iteration ...
[05/06 22:54:22   3263s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:22   3263s] #   number of violations = 3
[05/06 22:54:22   3263s] #
[05/06 22:54:22   3263s] #    By Layer and Type :
[05/06 22:54:22   3263s] #	          Short   Totals
[05/06 22:54:22   3263s] #	M1            0        0
[05/06 22:54:22   3263s] #	M2            0        0
[05/06 22:54:22   3263s] #	M3            3        3
[05/06 22:54:22   3263s] #	Totals        3        3
[05/06 22:54:22   3263s] #    number of process antenna violations = 78
[05/06 22:54:22   3263s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1867.32 (MB), peak = 2047.16 (MB)
[05/06 22:54:22   3263s] #start 13th optimization iteration ...
[05/06 22:54:34   3275s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:34   3275s] #   number of violations = 2
[05/06 22:54:34   3275s] #
[05/06 22:54:34   3275s] #    By Layer and Type :
[05/06 22:54:34   3275s] #	          Short   Totals
[05/06 22:54:34   3275s] #	M1            0        0
[05/06 22:54:34   3275s] #	M2            0        0
[05/06 22:54:34   3275s] #	M3            2        2
[05/06 22:54:34   3275s] #	Totals        2        2
[05/06 22:54:34   3275s] #    number of process antenna violations = 78
[05/06 22:54:34   3275s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1867.80 (MB), peak = 2047.16 (MB)
[05/06 22:54:34   3275s] #start 14th optimization iteration ...
[05/06 22:54:37   3278s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:37   3278s] #   number of violations = 3
[05/06 22:54:37   3278s] #
[05/06 22:54:37   3278s] #    By Layer and Type :
[05/06 22:54:37   3278s] #	          Short   Totals
[05/06 22:54:37   3278s] #	M1            0        0
[05/06 22:54:37   3278s] #	M2            0        0
[05/06 22:54:37   3278s] #	M3            3        3
[05/06 22:54:37   3278s] #	Totals        3        3
[05/06 22:54:37   3278s] #    number of process antenna violations = 78
[05/06 22:54:37   3278s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1867.46 (MB), peak = 2047.16 (MB)
[05/06 22:54:37   3278s] #start 15th optimization iteration ...
[05/06 22:54:40   3282s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:40   3282s] #   number of violations = 2
[05/06 22:54:40   3282s] #
[05/06 22:54:40   3282s] #    By Layer and Type :
[05/06 22:54:40   3282s] #	          Short   Totals
[05/06 22:54:40   3282s] #	M1            0        0
[05/06 22:54:40   3282s] #	M2            0        0
[05/06 22:54:40   3282s] #	M3            2        2
[05/06 22:54:40   3282s] #	Totals        2        2
[05/06 22:54:40   3282s] #    number of process antenna violations = 78
[05/06 22:54:40   3282s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1867.10 (MB), peak = 2047.16 (MB)
[05/06 22:54:40   3282s] #start 16th optimization iteration ...
[05/06 22:54:46   3287s] ### Routing stats: routing = 100.00% dirty-area = 99.92%
[05/06 22:54:46   3287s] #   number of violations = 2
[05/06 22:54:46   3287s] #
[05/06 22:54:46   3287s] #    By Layer and Type :
[05/06 22:54:46   3287s] #	          Short   Totals
[05/06 22:54:46   3287s] #	M1            0        0
[05/06 22:54:46   3287s] #	M2            1        1
[05/06 22:54:46   3287s] #	M3            1        1
[05/06 22:54:46   3287s] #	Totals        2        2
[05/06 22:54:46   3287s] #    number of process antenna violations = 78
[05/06 22:54:46   3287s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1866.69 (MB), peak = 2047.16 (MB)
[05/06 22:54:46   3287s] #Complete Detail Routing.
[05/06 22:54:46   3287s] #Total number of nets with non-default rule or having extra spacing = 18104
[05/06 22:54:46   3287s] #Total wire length = 902175 um.
[05/06 22:54:46   3287s] #Total half perimeter of net bounding box = 757782 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER M1 = 104565 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER M2 = 403240 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER M3 = 394370 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER MG = 0 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER LY = 0 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:54:46   3287s] #Total wire length on LAYER MA = 0 um.
[05/06 22:54:46   3287s] #Total number of vias = 194980
[05/06 22:54:46   3287s] #Total number of multi-cut vias = 156473 ( 80.3%)
[05/06 22:54:46   3287s] #Total number of single cut vias = 38507 ( 19.7%)
[05/06 22:54:46   3287s] #Up-Via Summary (total 194980):
[05/06 22:54:46   3287s] #                   single-cut          multi-cut      Total
[05/06 22:54:46   3287s] #-----------------------------------------------------------
[05/06 22:54:46   3287s] # M1             28878 ( 30.0%)     67282 ( 70.0%)      96160
[05/06 22:54:46   3287s] # M2              9629 (  9.7%)     89191 ( 90.3%)      98820
[05/06 22:54:46   3287s] #-----------------------------------------------------------
[05/06 22:54:46   3287s] #                38507 ( 19.7%)    156473 ( 80.3%)     194980 
[05/06 22:54:46   3287s] #
[05/06 22:54:46   3287s] #Total number of DRC violations = 2
[05/06 22:54:46   3287s] #Total number of violations on LAYER M1 = 0
[05/06 22:54:46   3287s] #Total number of violations on LAYER M2 = 1
[05/06 22:54:46   3287s] #Total number of violations on LAYER M3 = 1
[05/06 22:54:46   3287s] #Total number of violations on LAYER MQ = 0
[05/06 22:54:46   3287s] #Total number of violations on LAYER MG = 0
[05/06 22:54:46   3287s] #Total number of violations on LAYER LY = 0
[05/06 22:54:46   3287s] #Total number of violations on LAYER E1 = 0
[05/06 22:54:46   3287s] #Total number of violations on LAYER MA = 0
[05/06 22:54:46   3287s] ### Time Record (Detail Routing) is uninstalled.
[05/06 22:54:46   3287s] #Cpu time = 00:20:54
[05/06 22:54:46   3287s] #Elapsed time = 00:20:53
[05/06 22:54:46   3287s] #Increased memory = 83.00 (MB)
[05/06 22:54:46   3287s] #Total memory = 1866.69 (MB)
[05/06 22:54:46   3287s] #Peak memory = 2047.16 (MB)
[05/06 22:54:46   3287s] ### Time Record (Antenna Fixing) is installed.
[05/06 22:54:46   3288s] #
[05/06 22:54:46   3288s] #start routing for process antenna violation fix ...
[05/06 22:54:47   3288s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/06 22:54:51   3292s] #
[05/06 22:54:51   3292s] #    By Layer and Type :
[05/06 22:54:51   3292s] #	          Short   Totals
[05/06 22:54:51   3292s] #	M1            0        0
[05/06 22:54:51   3292s] #	M2            1        1
[05/06 22:54:51   3292s] #	M3            1        1
[05/06 22:54:51   3292s] #	Totals        2        2
[05/06 22:54:51   3292s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1866.83 (MB), peak = 2047.16 (MB)
[05/06 22:54:51   3292s] #
[05/06 22:54:51   3292s] #Total number of nets with non-default rule or having extra spacing = 18104
[05/06 22:54:51   3292s] #Total wire length = 902211 um.
[05/06 22:54:51   3292s] #Total half perimeter of net bounding box = 757782 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER M1 = 104565 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER M2 = 403228 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER M3 = 394418 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER MG = 0 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER LY = 0 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:54:51   3292s] #Total wire length on LAYER MA = 0 um.
[05/06 22:54:51   3292s] #Total number of vias = 195166
[05/06 22:54:51   3292s] #Total number of multi-cut vias = 156473 ( 80.2%)
[05/06 22:54:51   3292s] #Total number of single cut vias = 38693 ( 19.8%)
[05/06 22:54:51   3292s] #Up-Via Summary (total 195166):
[05/06 22:54:51   3292s] #                   single-cut          multi-cut      Total
[05/06 22:54:51   3292s] #-----------------------------------------------------------
[05/06 22:54:51   3292s] # M1             28878 ( 30.0%)     67282 ( 70.0%)      96160
[05/06 22:54:51   3292s] # M2              9815 (  9.9%)     89191 ( 90.1%)      99006
[05/06 22:54:51   3292s] #-----------------------------------------------------------
[05/06 22:54:51   3292s] #                38693 ( 19.8%)    156473 ( 80.2%)     195166 
[05/06 22:54:51   3292s] #
[05/06 22:54:51   3292s] #Total number of DRC violations = 2
[05/06 22:54:51   3292s] #Total number of process antenna violations = 1
[05/06 22:54:51   3292s] #Total number of net violated process antenna rule = 1
[05/06 22:54:51   3292s] #Total number of violations on LAYER M1 = 0
[05/06 22:54:51   3292s] #Total number of violations on LAYER M2 = 1
[05/06 22:54:51   3292s] #Total number of violations on LAYER M3 = 1
[05/06 22:54:51   3292s] #Total number of violations on LAYER MQ = 0
[05/06 22:54:51   3292s] #Total number of violations on LAYER MG = 0
[05/06 22:54:51   3292s] #Total number of violations on LAYER LY = 0
[05/06 22:54:51   3292s] #Total number of violations on LAYER E1 = 0
[05/06 22:54:51   3292s] #Total number of violations on LAYER MA = 0
[05/06 22:54:51   3292s] #
[05/06 22:54:51   3292s] #
[05/06 22:54:51   3292s] #start delete and reroute for process antenna violation fix ...
[05/06 22:55:03   3304s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1866.86 (MB), peak = 2047.16 (MB)
[05/06 22:55:03   3304s] #Total number of nets with non-default rule or having extra spacing = 18104
[05/06 22:55:03   3304s] #Total wire length = 902211 um.
[05/06 22:55:03   3304s] #Total half perimeter of net bounding box = 757782 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER M1 = 104565 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER M2 = 403228 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER M3 = 394418 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER MG = 0 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER LY = 0 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:55:03   3304s] #Total wire length on LAYER MA = 0 um.
[05/06 22:55:03   3304s] #Total number of vias = 195166
[05/06 22:55:03   3304s] #Total number of multi-cut vias = 156473 ( 80.2%)
[05/06 22:55:03   3304s] #Total number of single cut vias = 38693 ( 19.8%)
[05/06 22:55:03   3304s] #Up-Via Summary (total 195166):
[05/06 22:55:03   3304s] #                   single-cut          multi-cut      Total
[05/06 22:55:03   3304s] #-----------------------------------------------------------
[05/06 22:55:03   3304s] # M1             28878 ( 30.0%)     67282 ( 70.0%)      96160
[05/06 22:55:03   3304s] # M2              9815 (  9.9%)     89191 ( 90.1%)      99006
[05/06 22:55:03   3304s] #-----------------------------------------------------------
[05/06 22:55:03   3304s] #                38693 ( 19.8%)    156473 ( 80.2%)     195166 
[05/06 22:55:03   3304s] #
[05/06 22:55:03   3305s] #Total number of DRC violations = 2
[05/06 22:55:03   3305s] #Total number of process antenna violations = 1
[05/06 22:55:03   3305s] #Total number of net violated process antenna rule = 1
[05/06 22:55:03   3305s] #Total number of violations on LAYER M1 = 0
[05/06 22:55:03   3305s] #Total number of violations on LAYER M2 = 1
[05/06 22:55:03   3305s] #Total number of violations on LAYER M3 = 1
[05/06 22:55:03   3305s] #Total number of violations on LAYER MQ = 0
[05/06 22:55:03   3305s] #Total number of violations on LAYER MG = 0
[05/06 22:55:03   3305s] #Total number of violations on LAYER LY = 0
[05/06 22:55:03   3305s] #Total number of violations on LAYER E1 = 0
[05/06 22:55:03   3305s] #Total number of violations on LAYER MA = 0
[05/06 22:55:03   3305s] #
[05/06 22:55:06   3307s] #
[05/06 22:55:06   3307s] #Total number of nets with non-default rule or having extra spacing = 18104
[05/06 22:55:06   3307s] #Total wire length = 902211 um.
[05/06 22:55:06   3307s] #Total half perimeter of net bounding box = 757782 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER M1 = 104565 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER M2 = 403228 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER M3 = 394418 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER MQ = 0 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER MG = 0 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER LY = 0 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER E1 = 0 um.
[05/06 22:55:06   3307s] #Total wire length on LAYER MA = 0 um.
[05/06 22:55:06   3307s] #Total number of vias = 195166
[05/06 22:55:06   3307s] #Total number of multi-cut vias = 156473 ( 80.2%)
[05/06 22:55:06   3307s] #Total number of single cut vias = 38693 ( 19.8%)
[05/06 22:55:06   3307s] #Up-Via Summary (total 195166):
[05/06 22:55:06   3307s] #                   single-cut          multi-cut      Total
[05/06 22:55:06   3307s] #-----------------------------------------------------------
[05/06 22:55:06   3307s] # M1             28878 ( 30.0%)     67282 ( 70.0%)      96160
[05/06 22:55:06   3307s] # M2              9815 (  9.9%)     89191 ( 90.1%)      99006
[05/06 22:55:06   3307s] #-----------------------------------------------------------
[05/06 22:55:06   3307s] #                38693 ( 19.8%)    156473 ( 80.2%)     195166 
[05/06 22:55:06   3307s] #
[05/06 22:55:06   3307s] #Total number of DRC violations = 2
[05/06 22:55:06   3307s] #Total number of process antenna violations = 1
[05/06 22:55:06   3307s] #Total number of net violated process antenna rule = 1
[05/06 22:55:06   3307s] #Total number of violations on LAYER M1 = 0
[05/06 22:55:06   3307s] #Total number of violations on LAYER M2 = 1
[05/06 22:55:06   3307s] #Total number of violations on LAYER M3 = 1
[05/06 22:55:06   3307s] #Total number of violations on LAYER MQ = 0
[05/06 22:55:06   3307s] #Total number of violations on LAYER MG = 0
[05/06 22:55:06   3307s] #Total number of violations on LAYER LY = 0
[05/06 22:55:06   3307s] #Total number of violations on LAYER E1 = 0
[05/06 22:55:06   3307s] #Total number of violations on LAYER MA = 0
[05/06 22:55:06   3307s] #
[05/06 22:55:06   3307s] ### Time Record (Antenna Fixing) is uninstalled.
[05/06 22:55:06   3307s] #detailRoute Statistics:
[05/06 22:55:06   3307s] #Cpu time = 00:21:13
[05/06 22:55:06   3307s] #Elapsed time = 00:21:12
[05/06 22:55:06   3307s] #Increased memory = 83.18 (MB)
[05/06 22:55:06   3307s] #Total memory = 1866.86 (MB)
[05/06 22:55:06   3307s] #Peak memory = 2047.16 (MB)
[05/06 22:55:06   3307s] ### global_detail_route design signature (85): route=2028801578 flt_obj=0 vio=1825792723 shield_wire=1
[05/06 22:55:06   3307s] ### Time Record (DB Export) is installed.
[05/06 22:55:06   3307s] ### export design design signature (86): route=2028801578 fixed_route=896842466 flt_obj=0 vio=1825792723 swire=282492057 shield_wire=1 net_attr=1820339908 dirty_area=0 del_dirty_area=0 cell=1316638937 placement=32422950 pin_access=1680709193 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 22:55:07   3308s] ### Time Record (DB Export) is uninstalled.
[05/06 22:55:07   3308s] ### Time Record (Post Callback) is installed.
[05/06 22:55:07   3308s] ### Time Record (Post Callback) is uninstalled.
[05/06 22:55:07   3308s] #
[05/06 22:55:07   3308s] #globalDetailRoute statistics:
[05/06 22:55:07   3308s] #Cpu time = 00:22:29
[05/06 22:55:07   3308s] #Elapsed time = 00:22:28
[05/06 22:55:07   3308s] #Increased memory = 101.03 (MB)
[05/06 22:55:07   3308s] #Total memory = 1824.27 (MB)
[05/06 22:55:07   3308s] #Peak memory = 2047.16 (MB)
[05/06 22:55:07   3308s] #Number of warnings = 2
[05/06 22:55:07   3308s] #Total number of warnings = 10
[05/06 22:55:07   3308s] #Number of fails = 0
[05/06 22:55:07   3308s] #Total number of fails = 0
[05/06 22:55:07   3308s] #Complete globalDetailRoute on Mon May  6 22:55:07 2024
[05/06 22:55:07   3308s] #
[05/06 22:55:07   3309s] ### import design signature (87): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1680709193 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 22:55:07   3309s] ### Time Record (globalDetailRoute) is uninstalled.
[05/06 22:55:07   3309s] ### 
[05/06 22:55:07   3309s] ###   Scalability Statistics
[05/06 22:55:07   3309s] ### 
[05/06 22:55:07   3309s] ### --------------------------------+----------------+----------------+----------------+
[05/06 22:55:07   3309s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/06 22:55:07   3309s] ### --------------------------------+----------------+----------------+----------------+
[05/06 22:55:07   3309s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/06 22:55:07   3309s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/06 22:55:07   3309s] ###   Timing Data Generation        |        00:00:10|        00:00:10|             1.0|
[05/06 22:55:07   3309s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/06 22:55:07   3309s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/06 22:55:07   3309s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[05/06 22:55:07   3309s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/06 22:55:07   3309s] ###   Global Routing                |        00:00:50|        00:00:50|             1.0|
[05/06 22:55:07   3309s] ###   Track Assignment              |        00:00:09|        00:00:09|             1.0|
[05/06 22:55:07   3309s] ###   Detail Routing                |        00:20:53|        00:20:53|             1.0|
[05/06 22:55:07   3309s] ###   Antenna Fixing                |        00:00:20|        00:00:20|             1.0|
[05/06 22:55:07   3309s] ###   Entire Command                |        00:22:29|        00:22:28|             1.0|
[05/06 22:55:07   3309s] ### --------------------------------+----------------+----------------+----------------+
[05/06 22:55:07   3309s] ### 
[05/06 22:55:07   3309s] #% End globalDetailRoute (date=05/06 22:55:07, total cpu=0:22:29, real=0:22:28, peak res=2047.2M, current mem=1819.2M)
[05/06 22:55:07   3309s] <CMD> redraw
[05/06 22:57:50   3322s] <CMD> verify_drc
[05/06 22:57:50   3322s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 22:57:50   3322s]  *** Starting Verify DRC (MEM: 2450.1) ***
[05/06 22:57:50   3322s] 
[05/06 22:57:50   3322s]   VERIFY DRC ...... Starting Verification
[05/06 22:57:50   3322s]   VERIFY DRC ...... Initializing
[05/06 22:57:51   3322s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 22:57:51   3322s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 22:57:51   3322s]   VERIFY DRC ...... Using new threading
[05/06 22:57:51   3322s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 22:57:51   3322s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/06 22:57:51   3322s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 140.800} 2 of 20
[05/06 22:57:52   3323s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/06 22:57:52   3323s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 140.800} 3 of 20
[05/06 22:57:52   3323s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/06 22:57:52   3323s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 140.800} 4 of 20
[05/06 22:57:53   3324s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/06 22:57:53   3324s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 140.800} 5 of 20
[05/06 22:57:54   3325s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/06 22:57:54   3325s]   VERIFY DRC ...... Sub-Area: {0.000 140.800 151.040 281.600} 6 of 20
[05/06 22:57:54   3325s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/06 22:57:54   3325s]   VERIFY DRC ...... Sub-Area: {151.040 140.800 302.080 281.600} 7 of 20
[05/06 22:57:55   3326s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/06 22:57:55   3326s]   VERIFY DRC ...... Sub-Area: {302.080 140.800 453.120 281.600} 8 of 20
[05/06 22:57:55   3326s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/06 22:57:55   3326s]   VERIFY DRC ...... Sub-Area: {453.120 140.800 604.160 281.600} 9 of 20
[05/06 22:57:56   3327s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/06 22:57:56   3327s]   VERIFY DRC ...... Sub-Area: {604.160 140.800 754.800 281.600} 10 of 20
[05/06 22:57:57   3328s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/06 22:57:57   3328s]   VERIFY DRC ...... Sub-Area: {0.000 281.600 151.040 422.400} 11 of 20
[05/06 22:57:57   3328s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/06 22:57:57   3328s]   VERIFY DRC ...... Sub-Area: {151.040 281.600 302.080 422.400} 12 of 20
[05/06 22:57:58   3329s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/06 22:57:58   3329s]   VERIFY DRC ...... Sub-Area: {302.080 281.600 453.120 422.400} 13 of 20
[05/06 22:57:59   3330s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/06 22:57:59   3330s]   VERIFY DRC ...... Sub-Area: {453.120 281.600 604.160 422.400} 14 of 20
[05/06 22:57:59   3330s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/06 22:57:59   3330s]   VERIFY DRC ...... Sub-Area: {604.160 281.600 754.800 422.400} 15 of 20
[05/06 22:58:00   3331s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/06 22:58:00   3331s]   VERIFY DRC ...... Sub-Area: {0.000 422.400 151.040 556.800} 16 of 20
[05/06 22:58:00   3331s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/06 22:58:00   3331s]   VERIFY DRC ...... Sub-Area: {151.040 422.400 302.080 556.800} 17 of 20
[05/06 22:58:01   3332s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/06 22:58:01   3332s]   VERIFY DRC ...... Sub-Area: {302.080 422.400 453.120 556.800} 18 of 20
[05/06 22:58:01   3332s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/06 22:58:01   3332s]   VERIFY DRC ...... Sub-Area: {453.120 422.400 604.160 556.800} 19 of 20
[05/06 22:58:02   3333s]   VERIFY DRC ...... Sub-Area : 19 complete 2 Viols.
[05/06 22:58:02   3333s]   VERIFY DRC ...... Sub-Area: {604.160 422.400 754.800 556.800} 20 of 20
[05/06 22:58:02   3333s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/06 22:58:02   3333s] 
[05/06 22:58:02   3333s]   Verification Complete : 2 Viols.
[05/06 22:58:02   3333s] 
[05/06 22:58:02   3333s]  Violation Summary By Layer and Type:
[05/06 22:58:02   3333s] 
[05/06 22:58:02   3333s] 	          Short   Totals
[05/06 22:58:02   3333s] 	M2            1        1
[05/06 22:58:02   3333s] 	M3            1        1
[05/06 22:58:02   3333s] 	Totals        2        2
[05/06 22:58:02   3333s] 
[05/06 22:58:02   3333s]  *** End Verify DRC (CPU: 0:00:11.9  ELAPSED TIME: 11.00  MEM: 256.1M) ***
[05/06 22:58:02   3333s] 
[05/06 22:58:21   3335s] ######################################
[05/06 22:58:21   3335s] ###
[05/06 22:58:21   3335s] ### RC Extraction and Optimization ...
[05/06 22:58:21   3335s] ###
[05/06 22:58:21   3335s] ######################################
[05/06 22:58:21   3335s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true
[05/06 22:58:21   3335s] <CMD> extractRC
[05/06 22:58:21   3335s] Extraction called for design 'ibex_top' of instances=15346 and nets=18104 using extraction engine 'postRoute' at effort level 'low' .
[05/06 22:58:21   3335s] PostRoute (effortLevel low) RC Extraction called for design ibex_top.
[05/06 22:58:21   3335s] RC Extraction called in multi-corner(1) mode.
[05/06 22:58:21   3335s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:58:21   3335s] Type 'man IMPEXT-6197' for more detail.
[05/06 22:58:21   3335s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/06 22:58:21   3335s] * Layer Id             : 1 - M1
[05/06 22:58:21   3335s]       Thickness        : 0.34
[05/06 22:58:21   3335s]       Min Width        : 0.16
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] * Layer Id             : 2 - M2
[05/06 22:58:21   3335s]       Thickness        : 0.37
[05/06 22:58:21   3335s]       Min Width        : 0.2
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] * Layer Id             : 3 - M3
[05/06 22:58:21   3335s]       Thickness        : 0.37
[05/06 22:58:21   3335s]       Min Width        : 0.2
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] * Layer Id             : 4 - M4
[05/06 22:58:21   3335s]       Thickness        : 0.66
[05/06 22:58:21   3335s]       Min Width        : 0.4
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] * Layer Id             : 5 - M5
[05/06 22:58:21   3335s]       Thickness        : 0.66
[05/06 22:58:21   3335s]       Min Width        : 0.4
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] * Layer Id             : 6 - M6
[05/06 22:58:21   3335s]       Thickness        : 0.53
[05/06 22:58:21   3335s]       Min Width        : 0.6
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] * Layer Id             : 7 - M7
[05/06 22:58:21   3335s]       Thickness        : 0.35
[05/06 22:58:21   3335s]       Min Width        : 1.5
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] * Layer Id             : 8 - M8
[05/06 22:58:21   3335s]       Thickness        : 0.45
[05/06 22:58:21   3335s]       Min Width        : 4
[05/06 22:58:21   3335s]       Layer Dielectric : 4.1
[05/06 22:58:21   3335s] extractDetailRC Option : -outfile /tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb.d  -basic
[05/06 22:58:21   3335s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/06 22:58:21   3335s]       RC Corner Indexes            0   
[05/06 22:58:21   3335s] Capacitance Scaling Factor   : 1.00000 
[05/06 22:58:21   3335s] Coupling Cap. Scaling Factor : 1.00000 
[05/06 22:58:21   3335s] Resistance Scaling Factor    : 1.00000 
[05/06 22:58:21   3335s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 22:58:21   3335s] Clock Res. Scaling Factor    : 1.00000 
[05/06 22:58:21   3335s] Shrink Factor                : 1.00000
[05/06 22:58:22   3336s] 
[05/06 22:58:22   3336s] Trim Metal Layers:
[05/06 22:58:22   3336s] LayerId::1 widthSet size::1
[05/06 22:58:22   3336s] LayerId::2 widthSet size::1
[05/06 22:58:22   3336s] LayerId::3 widthSet size::1
[05/06 22:58:22   3336s] LayerId::4 widthSet size::1
[05/06 22:58:22   3336s] LayerId::5 widthSet size::1
[05/06 22:58:22   3336s] LayerId::6 widthSet size::1
[05/06 22:58:22   3336s] LayerId::7 widthSet size::1
[05/06 22:58:22   3336s] LayerId::8 widthSet size::1
[05/06 22:58:22   3336s] eee: pegSigSF::1.070000
[05/06 22:58:22   3336s] Initializing multi-corner resistance tables ...
[05/06 22:58:22   3336s] eee: l::1 avDens::0.208484 usedTrk::6304.553146 availTrk::30240.000000 sigTrk::6304.553146
[05/06 22:58:22   3336s] eee: l::2 avDens::0.378813 usedTrk::11455.308363 availTrk::30240.000000 sigTrk::11455.308363
[05/06 22:58:22   3336s] eee: l::3 avDens::0.374388 usedTrk::11321.488247 availTrk::30240.000000 sigTrk::11321.488247
[05/06 22:58:22   3336s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:58:22   3336s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:58:22   3336s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:22   3336s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:22   3336s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:22   3336s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:58:22   3336s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2706.1M)
[05/06 22:58:22   3336s] Creating parasitic data file '/tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb.d' for storing RC.
[05/06 22:58:22   3337s] Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 2754.2M)
[05/06 22:58:23   3337s] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 2754.2M)
[05/06 22:58:23   3337s] Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 2754.2M)
[05/06 22:58:23   3337s] Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 2754.2M)
[05/06 22:58:24   3338s] Extracted 50.0007% (CPU Time= 0:00:02.2  MEM= 2754.2M)
[05/06 22:58:24   3338s] Extracted 60.0006% (CPU Time= 0:00:02.7  MEM= 2754.2M)
[05/06 22:58:24   3339s] Extracted 70.0004% (CPU Time= 0:00:02.9  MEM= 2754.2M)
[05/06 22:58:25   3339s] Extracted 80.0007% (CPU Time= 0:00:03.1  MEM= 2754.2M)
[05/06 22:58:25   3339s] Extracted 90.0005% (CPU Time= 0:00:03.4  MEM= 2754.2M)
[05/06 22:58:26   3340s] Extracted 100% (CPU Time= 0:00:04.3  MEM= 2754.2M)
[05/06 22:58:26   3340s] Number of Extracted Resistors     : 471516
[05/06 22:58:26   3340s] Number of Extracted Ground Cap.   : 486723
[05/06 22:58:26   3340s] Number of Extracted Coupling Cap. : 1193992
[05/06 22:58:26   3340s] Opening parasitic data file '/tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb.d' for reading (mem: 2730.156M)
[05/06 22:58:26   3340s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/06 22:58:26   3340s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2730.2M)
[05/06 22:58:26   3341s] Creating parasitic data file '/tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb_Filter.rcdb.d' for storing RC.
[05/06 22:58:27   3341s] Closing parasitic data file '/tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb.d': 15809 access done (mem: 2730.156M)
[05/06 22:58:27   3341s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2730.156M)
[05/06 22:58:27   3341s] Opening parasitic data file '/tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb.d' for reading (mem: 2730.156M)
[05/06 22:58:27   3341s] processing rcdb (/tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb.d) for hinst (top) of cell (ibex_top);
[05/06 22:58:27   3342s] Closing parasitic data file '/tmp/innovus_temp_13976_cadpc24_yl5334_w5dWCN/ibex_top_13976_03Rjx6.rcdb.d': 0 access done (mem: 2730.156M)
[05/06 22:58:27   3342s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=2730.156M)
[05/06 22:58:27   3342s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:06.0  MEM: 2730.156M)
[05/06 22:58:27   3342s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/06 22:58:27   3342s] <CMD> setOptMode -yieldEffort none
[05/06 22:58:27   3342s] <CMD> setOptMode -effort high
[05/06 22:58:27   3342s] <CMD> setOptMode -drcMargin 0.0
[05/06 22:58:27   3342s] <CMD> setOptMode -holdTargetSlack 0.2 -setupTargetSlack 0.0
[05/06 22:58:27   3342s] <CMD> setOptMode -simplifyNetlist false
[05/06 22:58:27   3342s] <CMD> setOptMode -usefulSkew false
[05/06 22:58:27   3342s] <CMD> setOptMode -moveInst true
[05/06 22:58:27   3342s] <CMD> setOptMode -reclaimArea true
[05/06 22:58:27   3342s] <CMD> setOptMode -fixDRC true
[05/06 22:58:27   3342s] <CMD> setOptMode -fixCap true
[05/06 22:58:27   3342s] <CMD> optDesign
[05/06 22:58:27   3342s] Executing: place_opt_design -opt
[05/06 22:58:27   3342s] **INFO: User settings:
[05/06 22:58:27   3342s] setDesignMode -flowEffort               standard
[05/06 22:58:27   3342s] setDesignMode -process                  130
[05/06 22:58:27   3342s] setDesignMode -topRoutingLayer          M3
[05/06 22:58:27   3342s] setExtractRCMode -basic                 true
[05/06 22:58:27   3342s] setExtractRCMode -coupled               true
[05/06 22:58:27   3342s] setExtractRCMode -coupling_c_th         0.4
[05/06 22:58:27   3342s] setExtractRCMode -effortLevel           low
[05/06 22:58:27   3342s] setExtractRCMode -engine                postRoute
[05/06 22:58:27   3342s] setExtractRCMode -extended              false
[05/06 22:58:27   3342s] setExtractRCMode -relative_c_th         1
[05/06 22:58:27   3342s] setExtractRCMode -total_c_th            0
[05/06 22:58:27   3342s] setDelayCalMode -enable_high_fanout     true
[05/06 22:58:27   3342s] setDelayCalMode -engine                 aae
[05/06 22:58:27   3342s] setDelayCalMode -ignoreNetLoad          false
[05/06 22:58:27   3342s] setDelayCalMode -socv_accuracy_mode     low
[05/06 22:58:27   3342s] setOptMode -activeHoldViews             { typical }
[05/06 22:58:27   3342s] setOptMode -activeSetupViews            { typical }
[05/06 22:58:27   3342s] setOptMode -autoSetupViews              { typical}
[05/06 22:58:27   3342s] setOptMode -autoTDGRSetupViews          { typical}
[05/06 22:58:27   3342s] setOptMode -drcMargin                   0
[05/06 22:58:27   3342s] setOptMode -effort                      high
[05/06 22:58:27   3342s] setOptMode -fixCap                      true
[05/06 22:58:27   3342s] setOptMode -fixDrc                      true
[05/06 22:58:27   3342s] setOptMode -fixFanoutLoad               true
[05/06 22:58:27   3342s] setOptMode -holdTargetSlack             0.2
[05/06 22:58:27   3342s] setOptMode -moveInst                    true
[05/06 22:58:27   3342s] setOptMode -optimizeFF                  true
[05/06 22:58:27   3342s] setOptMode -preserveAllSequential       false
[05/06 22:58:27   3342s] setOptMode -reclaimArea                 true
[05/06 22:58:27   3342s] setOptMode -setupTargetSlack            0
[05/06 22:58:27   3342s] setOptMode -simplifyNetlist             false
[05/06 22:58:27   3342s] setOptMode -usefulSkew                  false
[05/06 22:58:27   3342s] setOptMode -yieldEffort                 none
[05/06 22:58:27   3342s] setPlaceMode -place_global_cong_effort  high
[05/06 22:58:27   3342s] setPlaceMode -timingDriven              true
[05/06 22:58:27   3342s] setAnalysisMode -analysisType           onChipVariation
[05/06 22:58:27   3342s] setAnalysisMode -checkType              setup
[05/06 22:58:27   3342s] setAnalysisMode -clkSrcPath             true
[05/06 22:58:27   3342s] setAnalysisMode -clockPropagation       forcedIdeal
[05/06 22:58:27   3342s] setAnalysisMode -cppr                   both
[05/06 22:58:27   3342s] setAnalysisMode -usefulSkew             true
[05/06 22:58:27   3342s] setAnalysisMode -virtualIPO             false
[05/06 22:58:27   3342s] setRouteMode -earlyGlobalMaxRouteLayer  3
[05/06 22:58:27   3342s] setRouteMode -earlyGlobalRouteSecondPG  false
[05/06 22:58:27   3342s] 
[05/06 22:58:27   3342s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:55:42.3/1:10:58.7 (0.8), mem = 2730.2M
[05/06 22:58:28   3342s] *** Starting GigaPlace ***
[05/06 22:58:28   3342s] #optDebug: fT-E <X 2 3 1 0>
[05/06 22:58:28   3342s] OPERPROF: Starting DPlace-Init at level 1, MEM:2730.2M, EPOCH TIME: 1715050708.007058
[05/06 22:58:28   3342s] Processing tracks to init pin-track alignment.
[05/06 22:58:28   3342s] z: 2, totalTracks: 1
[05/06 22:58:28   3342s] z: 4, totalTracks: 1
[05/06 22:58:28   3342s] z: 6, totalTracks: 1
[05/06 22:58:28   3342s] z: 8, totalTracks: 1
[05/06 22:58:28   3342s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:58:28   3342s] All LLGs are deleted
[05/06 22:58:28   3342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2730.2M, EPOCH TIME: 1715050708.037632
[05/06 22:58:28   3342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2728.7M, EPOCH TIME: 1715050708.038135
[05/06 22:58:28   3342s] # Building ibex_top llgBox search-tree.
[05/06 22:58:28   3342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2728.7M, EPOCH TIME: 1715050708.050597
[05/06 22:58:28   3342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2728.7M, EPOCH TIME: 1715050708.052950
[05/06 22:58:28   3342s] Max number of tech site patterns supported in site array is 256.
[05/06 22:58:28   3342s] Core basic site is IBM13SITE
[05/06 22:58:28   3342s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2728.7M, EPOCH TIME: 1715050708.087140
[05/06 22:58:28   3342s] After signature check, allow fast init is false, keep pre-filter is true.
[05/06 22:58:28   3342s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/06 22:58:28   3342s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:2728.7M, EPOCH TIME: 1715050708.109520
[05/06 22:58:28   3342s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/06 22:58:28   3342s] SiteArray: use 1,536,000 bytes
[05/06 22:58:28   3342s] SiteArray: current memory after site array memory allocation 2730.2M
[05/06 22:58:28   3342s] SiteArray: FP blocked sites are writable
[05/06 22:58:28   3342s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 22:58:28   3342s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2730.2M, EPOCH TIME: 1715050708.123549
[05/06 22:58:28   3342s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.200, REAL:0.198, MEM:2730.2M, EPOCH TIME: 1715050708.321372
[05/06 22:58:28   3342s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/06 22:58:28   3342s] Atter site array init, number of instance map data is 0.
[05/06 22:58:28   3342s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.274, MEM:2730.2M, EPOCH TIME: 1715050708.327275
[05/06 22:58:28   3342s] 
[05/06 22:58:28   3342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:28   3342s] OPERPROF:     Starting CMU at level 3, MEM:2730.2M, EPOCH TIME: 1715050708.337842
[05/06 22:58:28   3342s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.014, MEM:2730.2M, EPOCH TIME: 1715050708.352199
[05/06 22:58:28   3342s] 
[05/06 22:58:28   3342s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:58:28   3342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.310, REAL:0.309, MEM:2730.2M, EPOCH TIME: 1715050708.359904
[05/06 22:58:28   3342s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2730.2M, EPOCH TIME: 1715050708.360081
[05/06 22:58:28   3342s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2730.2M, EPOCH TIME: 1715050708.360743
[05/06 22:58:28   3342s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2730.2MB).
[05/06 22:58:28   3342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.380, REAL:0.380, MEM:2730.2M, EPOCH TIME: 1715050708.386776
[05/06 22:58:28   3342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2730.2M, EPOCH TIME: 1715050708.386835
[05/06 22:58:28   3342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.140, REAL:0.136, MEM:2461.2M, EPOCH TIME: 1715050708.522933
[05/06 22:58:28   3342s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:55:42.8/1:10:59.2 (0.8), mem = 2461.2M
[05/06 22:58:28   3342s] VSMManager cleared!
[05/06 22:58:28   3342s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:55:42.8/1:10:59.2 (0.8), mem = 2461.2M
[05/06 22:58:28   3342s] 
[05/06 22:58:28   3342s] =============================================================================================
[05/06 22:58:28   3342s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.16-s078_1
[05/06 22:58:28   3342s] =============================================================================================
[05/06 22:58:28   3342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:58:28   3342s] ---------------------------------------------------------------------------------------------
[05/06 22:58:28   3342s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:58:28   3342s] ---------------------------------------------------------------------------------------------
[05/06 22:58:28   3342s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:58:28   3342s] ---------------------------------------------------------------------------------------------
[05/06 22:58:28   3342s] 
[05/06 22:58:28   3342s] Enable CTE adjustment.
[05/06 22:58:28   3342s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1809.8M, totSessionCpu=0:55:43 **
[05/06 22:58:28   3342s] GigaOpt running with 1 threads.
[05/06 22:58:28   3342s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:55:42.9/1:10:59.2 (0.8), mem = 2461.2M
[05/06 22:58:28   3342s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/06 22:58:28   3342s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:58:28   3342s] Type 'man IMPECO-560' for more detail.
[05/06 22:58:28   3342s] OPERPROF: Starting DPlace-Init at level 1, MEM:2461.2M, EPOCH TIME: 1715050708.586240
[05/06 22:58:28   3342s] Processing tracks to init pin-track alignment.
[05/06 22:58:28   3342s] z: 2, totalTracks: 1
[05/06 22:58:28   3342s] z: 4, totalTracks: 1
[05/06 22:58:28   3342s] z: 6, totalTracks: 1
[05/06 22:58:28   3342s] z: 8, totalTracks: 1
[05/06 22:58:28   3342s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:58:28   3342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2461.2M, EPOCH TIME: 1715050708.626088
[05/06 22:58:28   3342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3342s] 
[05/06 22:58:28   3342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:28   3342s] OPERPROF:     Starting CMU at level 3, MEM:2461.2M, EPOCH TIME: 1715050708.677978
[05/06 22:58:28   3342s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2461.2M, EPOCH TIME: 1715050708.681979
[05/06 22:58:28   3342s] 
[05/06 22:58:28   3342s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:58:28   3342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2461.2M, EPOCH TIME: 1715050708.689624
[05/06 22:58:28   3342s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2461.2M, EPOCH TIME: 1715050708.689780
[05/06 22:58:28   3342s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2461.2M, EPOCH TIME: 1715050708.690057
[05/06 22:58:28   3343s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2461.2MB).
[05/06 22:58:28   3343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.130, MEM:2461.2M, EPOCH TIME: 1715050708.716403
[05/06 22:58:28   3343s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2461.2M, EPOCH TIME: 1715050708.716633
[05/06 22:58:28   3343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:28   3343s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.132, MEM:2461.2M, EPOCH TIME: 1715050708.848422
[05/06 22:58:28   3343s] 
[05/06 22:58:28   3343s] Trim Metal Layers:
[05/06 22:58:28   3343s] LayerId::1 widthSet size::1
[05/06 22:58:28   3343s] LayerId::2 widthSet size::1
[05/06 22:58:28   3343s] LayerId::3 widthSet size::1
[05/06 22:58:28   3343s] LayerId::4 widthSet size::1
[05/06 22:58:28   3343s] LayerId::5 widthSet size::1
[05/06 22:58:28   3343s] LayerId::6 widthSet size::1
[05/06 22:58:28   3343s] LayerId::7 widthSet size::1
[05/06 22:58:28   3343s] LayerId::8 widthSet size::1
[05/06 22:58:28   3343s] eee: pegSigSF::1.070000
[05/06 22:58:28   3343s] Initializing multi-corner resistance tables ...
[05/06 22:58:28   3343s] eee: l::1 avDens::0.208484 usedTrk::6304.553146 availTrk::30240.000000 sigTrk::6304.553146
[05/06 22:58:28   3343s] eee: l::2 avDens::0.378813 usedTrk::11455.308363 availTrk::30240.000000 sigTrk::11455.308363
[05/06 22:58:28   3343s] eee: l::3 avDens::0.374388 usedTrk::11321.488247 availTrk::30240.000000 sigTrk::11321.488247
[05/06 22:58:28   3343s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:58:28   3343s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:58:28   3343s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:28   3343s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:28   3343s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:29   3343s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:58:29   3343s] 
[05/06 22:58:29   3343s] Creating Lib Analyzer ...
[05/06 22:58:29   3343s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:58:29   3343s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/06 22:58:29   3343s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:58:29   3343s] 
[05/06 22:58:29   3343s] {RT typical_rc 0 3 3 0}
[05/06 22:58:30   3344s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:55:45 mem=2467.2M
[05/06 22:58:30   3344s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:55:45 mem=2467.2M
[05/06 22:58:30   3344s] Creating Lib Analyzer, finished. 
[05/06 22:58:30   3344s] AAE DB initialization (MEM=2476.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/06 22:58:30   3344s] #optDebug: fT-S <1 2 3 1 0>
[05/06 22:58:30   3344s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1816.6M, totSessionCpu=0:55:45 **
[05/06 22:58:30   3344s] setExtractRCMode -engine preRoute
[05/06 22:58:30   3344s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/06 22:58:30   3344s] Type 'man IMPEXT-3493' for more detail.
[05/06 22:58:30   3344s] *** optDesign -preCTS ***
[05/06 22:58:30   3344s] DRC Margin: user margin 0.0; extra margin 0.2
[05/06 22:58:30   3344s] Setup Target Slack: user slack 0; extra slack 0.0
[05/06 22:58:30   3344s] Hold Target Slack: user slack 0.2
[05/06 22:58:30   3344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2476.7M, EPOCH TIME: 1715050710.421761
[05/06 22:58:30   3344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:30   3344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:30   3344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2476.7M, EPOCH TIME: 1715050710.481659
[05/06 22:58:30   3344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:30   3344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Deleting Cell Server Begin ...
[05/06 22:58:30   3344s] Deleting Lib Analyzer.
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Deleting Cell Server End ...
[05/06 22:58:30   3344s] Multi-VT timing optimization disabled based on library information.
[05/06 22:58:30   3344s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 22:58:30   3344s] Summary for sequential cells identification: 
[05/06 22:58:30   3344s]   Identified SBFF number: 120
[05/06 22:58:30   3344s]   Identified MBFF number: 0
[05/06 22:58:30   3344s]   Identified SB Latch number: 0
[05/06 22:58:30   3344s]   Identified MB Latch number: 0
[05/06 22:58:30   3344s]   Not identified SBFF number: 0
[05/06 22:58:30   3344s]   Not identified MBFF number: 0
[05/06 22:58:30   3344s]   Not identified SB Latch number: 0
[05/06 22:58:30   3344s]   Not identified MB Latch number: 0
[05/06 22:58:30   3344s]   Number of sequential cells which are not FFs: 34
[05/06 22:58:30   3344s]  Visiting view : typical
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:58:30   3344s]  Visiting view : typical
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:58:30   3344s] TLC MultiMap info (StdDelay):
[05/06 22:58:30   3344s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 22:58:30   3344s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 22:58:30   3344s]  Setting StdDelay to: 55.8ps
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Deleting Cell Server Begin ...
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Deleting Cell Server End ...
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] Creating Lib Analyzer ...
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 22:58:30   3344s] Summary for sequential cells identification: 
[05/06 22:58:30   3344s]   Identified SBFF number: 120
[05/06 22:58:30   3344s]   Identified MBFF number: 0
[05/06 22:58:30   3344s]   Identified SB Latch number: 0
[05/06 22:58:30   3344s]   Identified MB Latch number: 0
[05/06 22:58:30   3344s]   Not identified SBFF number: 0
[05/06 22:58:30   3344s]   Not identified MBFF number: 0
[05/06 22:58:30   3344s]   Not identified SB Latch number: 0
[05/06 22:58:30   3344s]   Not identified MB Latch number: 0
[05/06 22:58:30   3344s]   Number of sequential cells which are not FFs: 34
[05/06 22:58:30   3344s]  Visiting view : typical
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:58:30   3344s]  Visiting view : typical
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 22:58:30   3344s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 22:58:30   3344s] TLC MultiMap info (StdDelay):
[05/06 22:58:30   3344s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 22:58:30   3344s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 22:58:30   3344s]  Setting StdDelay to: 55.8ps
[05/06 22:58:30   3344s] 
[05/06 22:58:30   3344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 22:58:30   3345s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:58:30   3345s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:58:30   3345s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:58:30   3345s] 
[05/06 22:58:30   3345s] {RT typical_rc 0 3 3 0}
[05/06 22:58:31   3345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:55:46 mem=2476.7M
[05/06 22:58:31   3345s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:55:46 mem=2476.7M
[05/06 22:58:31   3345s] Creating Lib Analyzer, finished. 
[05/06 22:58:31   3345s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2476.7M, EPOCH TIME: 1715050711.601763
[05/06 22:58:31   3345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:31   3345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:31   3345s] All LLGs are deleted
[05/06 22:58:31   3345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:31   3345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:31   3345s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2476.7M, EPOCH TIME: 1715050711.601875
[05/06 22:58:31   3345s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2476.7M, EPOCH TIME: 1715050711.601940
[05/06 22:58:31   3345s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2476.7M, EPOCH TIME: 1715050711.602127
[05/06 22:58:31   3345s] {MMLU 15876 15876 15876}
[05/06 22:58:31   3345s] ### Creating LA Mngr. totSessionCpu=0:55:46 mem=2476.7M
[05/06 22:58:31   3345s] ### Creating LA Mngr, finished. totSessionCpu=0:55:46 mem=2476.7M
[05/06 22:58:31   3345s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 22:58:31   3346s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2476.71 MB )
[05/06 22:58:31   3346s] (I)      ==================== Layers =====================
[05/06 22:58:31   3346s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:58:31   3346s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:58:31   3346s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:58:31   3346s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:58:31   3346s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:58:31   3346s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:58:31   3346s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:58:31   3346s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:58:31   3346s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:58:31   3346s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:58:31   3346s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:58:31   3346s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:58:31   3346s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:58:31   3346s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:58:31   3346s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:58:31   3346s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:58:31   3346s] (I)      Started Import and model ( Curr Mem: 2476.71 MB )
[05/06 22:58:31   3346s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:58:31   3346s] (I)      Number of ignored instance 0
[05/06 22:58:31   3346s] (I)      Number of inbound cells 0
[05/06 22:58:31   3346s] (I)      Number of opened ILM blockages 0
[05/06 22:58:31   3346s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/06 22:58:31   3346s] (I)      numMoveCells=15346, numMacros=0  numPads=655  numMultiRowHeightInsts=0
[05/06 22:58:31   3346s] (I)      cell height: 3600, count: 15346
[05/06 22:58:31   3346s] (I)      Number of nets = 15809 ( 67 ignored )
[05/06 22:58:31   3346s] (I)      Read rows... (mem=2480.8M)
[05/06 22:58:31   3346s] (I)      Done Read rows (cpu=0.000s, mem=2480.8M)
[05/06 22:58:31   3346s] (I)      Identified Clock instances: Flop 2051, Clock buffer/inverter 0, Gate 0, Logic 89
[05/06 22:58:31   3346s] (I)      Read module constraints... (mem=2480.8M)
[05/06 22:58:31   3346s] (I)      Done Read module constraints (cpu=0.000s, mem=2480.8M)
[05/06 22:58:31   3346s] (I)      == Non-default Options ==
[05/06 22:58:31   3346s] (I)      Maximum routing layer                              : 3
[05/06 22:58:31   3346s] (I)      Minimum routing layer                              : 1
[05/06 22:58:31   3346s] (I)      Buffering-aware routing                            : true
[05/06 22:58:31   3346s] (I)      Spread congestion away from blockages              : true
[05/06 22:58:31   3346s] (I)      Number of threads                                  : 1
[05/06 22:58:31   3346s] (I)      Overflow penalty cost                              : 10
[05/06 22:58:31   3346s] (I)      Source-to-sink ratio                               : 0.300000
[05/06 22:58:31   3346s] (I)      Method to set GCell size                           : row
[05/06 22:58:31   3346s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:58:31   3346s] (I)      Use row-based GCell size
[05/06 22:58:31   3346s] (I)      Use row-based GCell align
[05/06 22:58:31   3346s] (I)      layer 0 area = 89000
[05/06 22:58:31   3346s] (I)      layer 1 area = 120000
[05/06 22:58:31   3346s] (I)      layer 2 area = 120000
[05/06 22:58:31   3346s] (I)      GCell unit size   : 3600
[05/06 22:58:31   3346s] (I)      GCell multiplier  : 1
[05/06 22:58:31   3346s] (I)      GCell row height  : 3600
[05/06 22:58:31   3346s] (I)      Actual row height : 3600
[05/06 22:58:31   3346s] (I)      GCell align ref   : 8400 8400
[05/06 22:58:31   3346s] [NR-eGR] Track table information for default rule: 
[05/06 22:58:31   3346s] [NR-eGR] M1 has single uniform track structure
[05/06 22:58:31   3346s] [NR-eGR] M2 has single uniform track structure
[05/06 22:58:31   3346s] [NR-eGR] M3 has single uniform track structure
[05/06 22:58:31   3346s] [NR-eGR] MQ has single uniform track structure
[05/06 22:58:31   3346s] [NR-eGR] MG has single uniform track structure
[05/06 22:58:31   3346s] [NR-eGR] LY has single uniform track structure
[05/06 22:58:31   3346s] [NR-eGR] E1 has single uniform track structure
[05/06 22:58:31   3346s] [NR-eGR] MA has single uniform track structure
[05/06 22:58:31   3346s] (I)      ============== Default via ===============
[05/06 22:58:31   3346s] (I)      +---+------------------+-----------------+
[05/06 22:58:31   3346s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:58:31   3346s] (I)      +---+------------------+-----------------+
[05/06 22:58:31   3346s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/06 22:58:31   3346s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/06 22:58:31   3346s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/06 22:58:31   3346s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:58:31   3346s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:58:31   3346s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/06 22:58:31   3346s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:58:31   3346s] (I)      +---+------------------+-----------------+
[05/06 22:58:31   3346s] [NR-eGR] Read 95438 PG shapes
[05/06 22:58:31   3346s] [NR-eGR] Read 0 clock shapes
[05/06 22:58:31   3346s] [NR-eGR] Read 0 other shapes
[05/06 22:58:31   3346s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:58:31   3346s] [NR-eGR] #Instance Blockages : 525231
[05/06 22:58:31   3346s] [NR-eGR] #PG Blockages       : 95438
[05/06 22:58:31   3346s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:58:31   3346s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:58:31   3346s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:58:31   3346s] [NR-eGR] #Other Blockages    : 0
[05/06 22:58:31   3346s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:58:31   3346s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:58:32   3346s] [NR-eGR] Read 15809 nets ( ignored 0 )
[05/06 22:58:32   3346s] (I)      early_global_route_priority property id does not exist.
[05/06 22:58:32   3346s] (I)      Read Num Blocks=620669  Num Prerouted Wires=0  Num CS=0
[05/06 22:58:32   3346s] (I)      Layer 0 (H) : #blockages 544334 : #preroutes 0
[05/06 22:58:32   3346s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:58:32   3346s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:58:32   3346s] (I)      Number of ignored nets                =      0
[05/06 22:58:32   3346s] (I)      Number of connected nets              =      0
[05/06 22:58:32   3346s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:58:32   3346s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:58:32   3346s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:58:32   3346s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:58:32   3346s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:58:32   3346s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:58:32   3346s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:58:32   3346s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:58:32   3346s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:58:32   3346s] (I)      Constructing bin map
[05/06 22:58:32   3346s] (I)      Initialize bin information with width=7200 height=7200
[05/06 22:58:32   3346s] (I)      Done constructing bin map
[05/06 22:58:32   3346s] [NR-eGR] There are 90 clock nets ( 90 with NDR ).
[05/06 22:58:32   3346s] (I)      Ndr track 0 does not exist
[05/06 22:58:32   3346s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:58:32   3346s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:58:32   3346s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:58:32   3346s] (I)      Site width          :   400  (dbu)
[05/06 22:58:32   3346s] (I)      Row height          :  3600  (dbu)
[05/06 22:58:32   3346s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:58:32   3346s] (I)      GCell width         :  3600  (dbu)
[05/06 22:58:32   3346s] (I)      GCell height        :  3600  (dbu)
[05/06 22:58:32   3346s] (I)      Grid                :   210   155     3
[05/06 22:58:32   3346s] (I)      Layer numbers       :     1     2     3
[05/06 22:58:32   3346s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:58:32   3346s] (I)      Horizontal capacity :  3600     0  3600
[05/06 22:58:32   3346s] (I)      Default wire width  :   160   200   200
[05/06 22:58:32   3346s] (I)      Default wire space  :   160   200   200
[05/06 22:58:32   3346s] (I)      Default wire pitch  :   320   400   400
[05/06 22:58:32   3346s] (I)      Default pitch size  :   400   400   400
[05/06 22:58:32   3346s] (I)      First track coord   :   200   200   200
[05/06 22:58:32   3346s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/06 22:58:32   3346s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:58:32   3346s] (I)      Num of masks        :     1     1     1
[05/06 22:58:32   3346s] (I)      Num of trim masks   :     0     0     0
[05/06 22:58:32   3346s] (I)      --------------------------------------------------------
[05/06 22:58:32   3346s] 
[05/06 22:58:32   3346s] [NR-eGR] ============ Routing rule table ============
[05/06 22:58:32   3346s] [NR-eGR] Rule id: 0  Nets: 15809
[05/06 22:58:32   3346s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/06 22:58:32   3346s] (I)                    Layer    1    2    3 
[05/06 22:58:32   3346s] (I)                    Pitch  800  800  800 
[05/06 22:58:32   3346s] (I)             #Used tracks    2    2    2 
[05/06 22:58:32   3346s] (I)       #Fully used tracks    1    1    1 
[05/06 22:58:32   3346s] [NR-eGR] ========================================
[05/06 22:58:32   3346s] [NR-eGR] 
[05/06 22:58:32   3346s] (I)      =============== Blocked Tracks ===============
[05/06 22:58:32   3346s] (I)      +-------+---------+----------+---------------+
[05/06 22:58:32   3346s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:58:32   3346s] (I)      +-------+---------+----------+---------------+
[05/06 22:58:32   3346s] (I)      |     1 |  292320 |   247111 |        84.53% |
[05/06 22:58:32   3346s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:58:32   3346s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:58:32   3346s] (I)      +-------+---------+----------+---------------+
[05/06 22:58:32   3346s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2518.33 MB )
[05/06 22:58:32   3346s] (I)      Reset routing kernel
[05/06 22:58:32   3346s] (I)      Started Global Routing ( Curr Mem: 2518.33 MB )
[05/06 22:58:32   3346s] (I)      totalPins=50588  totalGlobalPin=48913 (96.69%)
[05/06 22:58:32   3346s] (I)      total 2D Cap : 476461 = (282287 H, 194174 V)
[05/06 22:58:32   3346s] (I)      #blocked areas for congestion spreading : 17
[05/06 22:58:32   3346s] [NR-eGR] Layer group 1: route 15809 net(s) in layer range [1, 3]
[05/06 22:58:32   3346s] (I)      
[05/06 22:58:32   3346s] (I)      ============  Phase 1a Route ============
[05/06 22:58:32   3346s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:58:32   3346s] (I)      Usage: 208719 = (100473 H, 108246 V) = (35.59% H, 55.75% V) = (3.617e+05um H, 3.897e+05um V)
[05/06 22:58:32   3346s] (I)      
[05/06 22:58:32   3346s] (I)      ============  Phase 1b Route ============
[05/06 22:58:32   3346s] (I)      Usage: 209791 = (101120 H, 108671 V) = (35.82% H, 55.97% V) = (3.640e+05um H, 3.912e+05um V)
[05/06 22:58:32   3346s] (I)      Overflow of layer group 1: 46.62% H + 94.45% V. EstWL: 7.552476e+05um
[05/06 22:58:32   3346s] (I)      Congestion metric : 46.62%H 94.45%V, 141.07%HV
[05/06 22:58:32   3346s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:58:32   3346s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 46.62% H + 94.45% V. 
[05/06 22:58:32   3346s] (I)      
[05/06 22:58:32   3346s] (I)      ============  Phase 1c Route ============
[05/06 22:58:32   3346s] (I)      Level2 Grid: 42 x 31
[05/06 22:58:32   3346s] (I)      Usage: 209791 = (101120 H, 108671 V) = (35.82% H, 55.97% V) = (3.640e+05um H, 3.912e+05um V)
[05/06 22:58:32   3346s] (I)      
[05/06 22:58:32   3346s] (I)      ============  Phase 1d Route ============
[05/06 22:58:32   3346s] (I)      Usage: 209791 = (101120 H, 108671 V) = (35.82% H, 55.97% V) = (3.640e+05um H, 3.912e+05um V)
[05/06 22:58:32   3346s] (I)      
[05/06 22:58:32   3346s] (I)      ============  Phase 1e Route ============
[05/06 22:58:32   3346s] (I)      Usage: 209791 = (101120 H, 108671 V) = (35.82% H, 55.97% V) = (3.640e+05um H, 3.912e+05um V)
[05/06 22:58:32   3346s] [NR-eGR] Early Global Route overflow of layer group 1: 46.62% H + 94.45% V. EstWL: 7.552476e+05um
[05/06 22:58:32   3346s] (I)      
[05/06 22:58:32   3346s] (I)      ============  Phase 1l Route ============
[05/06 22:58:32   3346s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:58:32   3346s] (I)      Layer  1:      54293      1344       247      180108      111447    (61.77%) 
[05/06 22:58:32   3346s] (I)      Layer  2:     203429    230558     61641           0      291060    ( 0.00%) 
[05/06 22:58:32   3346s] (I)      Layer  3:     238572    193368     22451           0      291555    ( 0.00%) 
[05/06 22:58:32   3346s] (I)      Total:        496294    425270     84339      180108      694062    (20.60%) 
[05/06 22:58:32   3346s] (I)      
[05/06 22:58:32   3346s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:58:32   3346s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/06 22:58:32   3346s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:58:32   3346s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[05/06 22:58:32   3346s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:58:32   3346s] [NR-eGR]      M1 ( 1)       143( 1.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.15%) 
[05/06 22:58:32   3346s] [NR-eGR]      M2 ( 2)     15546(48.07%)      3788(11.71%)        78( 0.24%)         1( 0.00%)   (60.03%) 
[05/06 22:58:32   3346s] [NR-eGR]      M3 ( 3)      8451(26.09%)       863( 2.66%)        10( 0.03%)         0( 0.00%)   (28.78%) 
[05/06 22:58:32   3346s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:58:32   3346s] [NR-eGR]        Total     24140(31.30%)      4651( 6.03%)        88( 0.11%)         1( 0.00%)   (37.45%) 
[05/06 22:58:32   3346s] [NR-eGR] 
[05/06 22:58:32   3346s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 2518.33 MB )
[05/06 22:58:32   3346s] (I)      total 2D Cap : 496518 = (295834 H, 200684 V)
[05/06 22:58:32   3346s] [NR-eGR] Overflow after Early Global Route 21.39% H + 59.64% V
[05/06 22:58:32   3346s] (I)      ============= Track Assignment ============
[05/06 22:58:32   3346s] (I)      Started Track Assignment (1T) ( Curr Mem: 2518.33 MB )
[05/06 22:58:32   3346s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/06 22:58:32   3346s] (I)      Run Multi-thread track assignment
[05/06 22:58:32   3347s] (I)      Finished Track Assignment (1T) ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2518.33 MB )
[05/06 22:58:32   3347s] (I)      Started Export ( Curr Mem: 2518.33 MB )
[05/06 22:58:33   3347s] [NR-eGR]             Length (um)   Vias 
[05/06 22:58:33   3347s] [NR-eGR] -------------------------------
[05/06 22:58:33   3347s] [NR-eGR]  M1  (1H)         45480  50703 
[05/06 22:58:33   3347s] [NR-eGR]  M2  (2V)        400017  39624 
[05/06 22:58:33   3347s] [NR-eGR]  M3  (3H)        345128      0 
[05/06 22:58:33   3347s] [NR-eGR]  MQ  (4V)             0      0 
[05/06 22:58:33   3347s] [NR-eGR]  MG  (5H)             0      0 
[05/06 22:58:33   3347s] [NR-eGR]  LY  (6V)             0      0 
[05/06 22:58:33   3347s] [NR-eGR]  E1  (7H)             0      0 
[05/06 22:58:33   3347s] [NR-eGR]  MA  (8V)             0      0 
[05/06 22:58:33   3347s] [NR-eGR] -------------------------------
[05/06 22:58:33   3347s] [NR-eGR]      Total       790626  90327 
[05/06 22:58:33   3347s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:58:33   3347s] [NR-eGR] Total half perimeter of net bounding box: 722915um
[05/06 22:58:33   3347s] [NR-eGR] Total length: 790626um, number of vias: 90327
[05/06 22:58:33   3347s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:58:33   3347s] [NR-eGR] Total eGR-routed clock nets wire length: 32868um, number of vias: 4686
[05/06 22:58:33   3347s] [NR-eGR] --------------------------------------------------------------------------
[05/06 22:58:33   3347s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2518.33 MB )
[05/06 22:58:33   3347s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.45 sec, Real: 1.46 sec, Curr Mem: 2518.33 MB )
[05/06 22:58:33   3347s] (I)      ============================================ Runtime Summary =============================================
[05/06 22:58:33   3347s] (I)       Step                                                     %        Start       Finish      Real       CPU 
[05/06 22:58:33   3347s] (I)      ----------------------------------------------------------------------------------------------------------
[05/06 22:58:33   3347s] (I)       Early Global Route kernel                          100.00%  3494.90 sec  3496.36 sec  1.46 sec  1.45 sec 
[05/06 22:58:33   3347s] (I)       +-Import and model                                  26.28%  3494.90 sec  3495.28 sec  0.38 sec  0.38 sec 
[05/06 22:58:33   3347s] (I)       | +-Create place DB                                  9.01%  3494.90 sec  3495.03 sec  0.13 sec  0.14 sec 
[05/06 22:58:33   3347s] (I)       | | +-Import place data                              8.99%  3494.90 sec  3495.03 sec  0.13 sec  0.14 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Read instances and placement                 2.41%  3494.90 sec  3494.94 sec  0.04 sec  0.04 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Read nets                                    5.37%  3494.94 sec  3495.02 sec  0.08 sec  0.08 sec 
[05/06 22:58:33   3347s] (I)       | +-Create route DB                                 15.93%  3495.03 sec  3495.27 sec  0.23 sec  0.23 sec 
[05/06 22:58:33   3347s] (I)       | | +-Import route data (1T)                        15.89%  3495.03 sec  3495.27 sec  0.23 sec  0.23 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Read blockages ( Layer 1-3 )                 7.34%  3495.05 sec  3495.16 sec  0.11 sec  0.11 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Read routing blockages                     0.00%  3495.05 sec  3495.05 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Read instance blockages                    5.49%  3495.05 sec  3495.13 sec  0.08 sec  0.08 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Read PG blockages                          1.67%  3495.13 sec  3495.16 sec  0.02 sec  0.03 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Read clock blockages                       0.00%  3495.16 sec  3495.16 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Read other blockages                       0.00%  3495.16 sec  3495.16 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Read halo blockages                        0.10%  3495.16 sec  3495.16 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Read boundary cut boxes                    0.00%  3495.16 sec  3495.16 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Read blackboxes                              0.00%  3495.16 sec  3495.16 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Read prerouted                               0.36%  3495.16 sec  3495.17 sec  0.01 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Read unlegalized nets                        0.48%  3495.17 sec  3495.17 sec  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Read nets                                    0.81%  3495.17 sec  3495.18 sec  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Set up via pillars                           0.01%  3495.19 sec  3495.19 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Initialize 3D grid graph                     0.04%  3495.19 sec  3495.19 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Model blockage capacity                      4.82%  3495.19 sec  3495.26 sec  0.07 sec  0.07 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Initialize 3D capacity                     4.54%  3495.19 sec  3495.26 sec  0.07 sec  0.06 sec 
[05/06 22:58:33   3347s] (I)       | +-Read aux data                                    0.42%  3495.27 sec  3495.27 sec  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)       | +-Others data preparation                          0.27%  3495.27 sec  3495.28 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | +-Create route kernel                              0.32%  3495.28 sec  3495.28 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       +-Global Routing                                    37.58%  3495.29 sec  3495.83 sec  0.55 sec  0.54 sec 
[05/06 22:58:33   3347s] (I)       | +-Initialization                                   1.05%  3495.29 sec  3495.30 sec  0.02 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)       | +-Net group 1                                     35.78%  3495.30 sec  3495.82 sec  0.52 sec  0.53 sec 
[05/06 22:58:33   3347s] (I)       | | +-Generate topology                              1.62%  3495.30 sec  3495.33 sec  0.02 sec  0.03 sec 
[05/06 22:58:33   3347s] (I)       | | +-Phase 1a                                       8.27%  3495.35 sec  3495.47 sec  0.12 sec  0.13 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Pattern routing (1T)                         5.83%  3495.35 sec  3495.44 sec  0.08 sec  0.09 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.31%  3495.44 sec  3495.46 sec  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Add via demand to 2D                         1.04%  3495.46 sec  3495.47 sec  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | +-Phase 1b                                      10.42%  3495.47 sec  3495.62 sec  0.15 sec  0.15 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Monotonic routing (1T)                      10.29%  3495.47 sec  3495.62 sec  0.15 sec  0.15 sec 
[05/06 22:58:33   3347s] (I)       | | +-Phase 1c                                       1.66%  3495.62 sec  3495.65 sec  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Two level Routing                            1.65%  3495.62 sec  3495.65 sec  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Two Level Routing (Regular)                1.25%  3495.63 sec  3495.64 sec  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Two Level Routing (Strong)                 0.16%  3495.64 sec  3495.65 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.13%  3495.65 sec  3495.65 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | +-Phase 1d                                       0.00%  3495.65 sec  3495.65 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | +-Phase 1e                                       1.17%  3495.65 sec  3495.67 sec  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Route legalization                           1.16%  3495.65 sec  3495.67 sec  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Legalize Blockage Violations               1.01%  3495.65 sec  3495.66 sec  0.01 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)       | | | | +-Legalize Reach Aware Violations            0.12%  3495.66 sec  3495.67 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | | +-Phase 1l                                      10.79%  3495.67 sec  3495.82 sec  0.16 sec  0.16 sec 
[05/06 22:58:33   3347s] (I)       | | | +-Layer assignment (1T)                       10.41%  3495.67 sec  3495.82 sec  0.15 sec  0.14 sec 
[05/06 22:58:33   3347s] (I)       | +-Clean cong LA                                    0.00%  3495.82 sec  3495.82 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       +-Export 3D cong map                                 0.59%  3495.83 sec  3495.84 sec  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)       | +-Export 2D cong map                               0.16%  3495.84 sec  3495.84 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       +-Extract Global 3D Wires                            0.96%  3495.84 sec  3495.86 sec  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)       +-Track Assignment (1T)                             18.41%  3495.86 sec  3496.13 sec  0.27 sec  0.26 sec 
[05/06 22:58:33   3347s] (I)       | +-Initialization                                   0.07%  3495.86 sec  3495.86 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       | +-Track Assignment Kernel                         17.97%  3495.86 sec  3496.12 sec  0.26 sec  0.26 sec 
[05/06 22:58:33   3347s] (I)       | +-Free Memory                                      0.01%  3496.13 sec  3496.13 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       +-Export                                            15.28%  3496.13 sec  3496.35 sec  0.22 sec  0.22 sec 
[05/06 22:58:33   3347s] (I)       | +-Export DB wires                                  7.65%  3496.13 sec  3496.24 sec  0.11 sec  0.12 sec 
[05/06 22:58:33   3347s] (I)       | | +-Export all nets                                5.20%  3496.13 sec  3496.21 sec  0.08 sec  0.08 sec 
[05/06 22:58:33   3347s] (I)       | | +-Set wire vias                                  1.89%  3496.21 sec  3496.24 sec  0.03 sec  0.03 sec 
[05/06 22:58:33   3347s] (I)       | +-Report wirelength                                3.64%  3496.24 sec  3496.29 sec  0.05 sec  0.05 sec 
[05/06 22:58:33   3347s] (I)       | +-Update net boxes                                 3.95%  3496.29 sec  3496.35 sec  0.06 sec  0.05 sec 
[05/06 22:58:33   3347s] (I)       | +-Update timing                                    0.00%  3496.35 sec  3496.35 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)       +-Postprocess design                                 0.01%  3496.35 sec  3496.35 sec  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)      ========================== Summary by functions ==========================
[05/06 22:58:33   3347s] (I)       Lv  Step                                           %      Real       CPU 
[05/06 22:58:33   3347s] (I)      --------------------------------------------------------------------------
[05/06 22:58:33   3347s] (I)        0  Early Global Route kernel                100.00%  1.46 sec  1.45 sec 
[05/06 22:58:33   3347s] (I)        1  Global Routing                            37.58%  0.55 sec  0.54 sec 
[05/06 22:58:33   3347s] (I)        1  Import and model                          26.28%  0.38 sec  0.38 sec 
[05/06 22:58:33   3347s] (I)        1  Track Assignment (1T)                     18.41%  0.27 sec  0.26 sec 
[05/06 22:58:33   3347s] (I)        1  Export                                    15.28%  0.22 sec  0.22 sec 
[05/06 22:58:33   3347s] (I)        1  Extract Global 3D Wires                    0.96%  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)        1  Export 3D cong map                         0.59%  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)        1  Postprocess design                         0.01%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        2  Net group 1                               35.78%  0.52 sec  0.53 sec 
[05/06 22:58:33   3347s] (I)        2  Track Assignment Kernel                   17.97%  0.26 sec  0.26 sec 
[05/06 22:58:33   3347s] (I)        2  Create route DB                           15.93%  0.23 sec  0.23 sec 
[05/06 22:58:33   3347s] (I)        2  Create place DB                            9.01%  0.13 sec  0.14 sec 
[05/06 22:58:33   3347s] (I)        2  Export DB wires                            7.65%  0.11 sec  0.12 sec 
[05/06 22:58:33   3347s] (I)        2  Update net boxes                           3.95%  0.06 sec  0.05 sec 
[05/06 22:58:33   3347s] (I)        2  Report wirelength                          3.64%  0.05 sec  0.05 sec 
[05/06 22:58:33   3347s] (I)        2  Initialization                             1.12%  0.02 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)        2  Read aux data                              0.42%  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)        2  Create route kernel                        0.32%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        2  Others data preparation                    0.27%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        2  Export 2D cong map                         0.16%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        3  Import route data (1T)                    15.89%  0.23 sec  0.23 sec 
[05/06 22:58:33   3347s] (I)        3  Phase 1l                                  10.79%  0.16 sec  0.16 sec 
[05/06 22:58:33   3347s] (I)        3  Phase 1b                                  10.42%  0.15 sec  0.15 sec 
[05/06 22:58:33   3347s] (I)        3  Import place data                          8.99%  0.13 sec  0.14 sec 
[05/06 22:58:33   3347s] (I)        3  Phase 1a                                   8.27%  0.12 sec  0.13 sec 
[05/06 22:58:33   3347s] (I)        3  Export all nets                            5.20%  0.08 sec  0.08 sec 
[05/06 22:58:33   3347s] (I)        3  Set wire vias                              1.89%  0.03 sec  0.03 sec 
[05/06 22:58:33   3347s] (I)        3  Phase 1c                                   1.66%  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        3  Generate topology                          1.62%  0.02 sec  0.03 sec 
[05/06 22:58:33   3347s] (I)        3  Phase 1e                                   1.17%  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        3  Phase 1d                                   0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        4  Layer assignment (1T)                     10.41%  0.15 sec  0.14 sec 
[05/06 22:58:33   3347s] (I)        4  Monotonic routing (1T)                    10.29%  0.15 sec  0.15 sec 
[05/06 22:58:33   3347s] (I)        4  Read blockages ( Layer 1-3 )               7.34%  0.11 sec  0.11 sec 
[05/06 22:58:33   3347s] (I)        4  Read nets                                  6.17%  0.09 sec  0.09 sec 
[05/06 22:58:33   3347s] (I)        4  Pattern routing (1T)                       5.83%  0.08 sec  0.09 sec 
[05/06 22:58:33   3347s] (I)        4  Model blockage capacity                    4.82%  0.07 sec  0.07 sec 
[05/06 22:58:33   3347s] (I)        4  Read instances and placement               2.41%  0.04 sec  0.04 sec 
[05/06 22:58:33   3347s] (I)        4  Two level Routing                          1.65%  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        4  Pattern Routing Avoiding Blockages         1.31%  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        4  Route legalization                         1.16%  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        4  Add via demand to 2D                       1.04%  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        4  Read unlegalized nets                      0.48%  0.01 sec  0.01 sec 
[05/06 22:58:33   3347s] (I)        4  Read prerouted                             0.36%  0.01 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        4  Initialize 3D grid graph                   0.04%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Read instance blockages                    5.49%  0.08 sec  0.08 sec 
[05/06 22:58:33   3347s] (I)        5  Initialize 3D capacity                     4.54%  0.07 sec  0.06 sec 
[05/06 22:58:33   3347s] (I)        5  Read PG blockages                          1.67%  0.02 sec  0.03 sec 
[05/06 22:58:33   3347s] (I)        5  Two Level Routing (Regular)                1.25%  0.02 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        5  Legalize Blockage Violations               1.01%  0.01 sec  0.02 sec 
[05/06 22:58:33   3347s] (I)        5  Two Level Routing (Strong)                 0.16%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.13%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Legalize Reach Aware Violations            0.12%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Read halo blockages                        0.10%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[05/06 22:58:33   3347s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 22:58:33   3347s] {MMLU 0 15876 15876}
[05/06 22:58:33   3347s] ### Creating LA Mngr. totSessionCpu=0:55:47 mem=2518.3M
[05/06 22:58:33   3347s] 
[05/06 22:58:33   3347s] Trim Metal Layers:
[05/06 22:58:33   3347s] LayerId::1 widthSet size::1
[05/06 22:58:33   3347s] LayerId::2 widthSet size::1
[05/06 22:58:33   3347s] LayerId::3 widthSet size::1
[05/06 22:58:33   3347s] LayerId::4 widthSet size::1
[05/06 22:58:33   3347s] LayerId::5 widthSet size::1
[05/06 22:58:33   3347s] LayerId::6 widthSet size::1
[05/06 22:58:33   3347s] LayerId::7 widthSet size::1
[05/06 22:58:33   3347s] LayerId::8 widthSet size::1
[05/06 22:58:33   3347s] Updating RC grid for preRoute extraction ...
[05/06 22:58:33   3347s] eee: pegSigSF::1.070000
[05/06 22:58:33   3347s] Initializing multi-corner resistance tables ...
[05/06 22:58:33   3347s] eee: l::1 avDens::0.149171 usedTrk::4510.937553 availTrk::30240.000000 sigTrk::4510.937553
[05/06 22:58:33   3347s] eee: l::2 avDens::0.374876 usedTrk::11336.252844 availTrk::30240.000000 sigTrk::11336.252844
[05/06 22:58:33   3347s] eee: l::3 avDens::0.329912 usedTrk::9976.553514 availTrk::30240.000000 sigTrk::9976.553514
[05/06 22:58:33   3347s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:58:33   3347s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:58:33   3347s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:33   3347s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:33   3347s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:33   3347s] {RT typical_rc 0 3 3 0}
[05/06 22:58:33   3347s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:58:33   3347s] ### Creating LA Mngr, finished. totSessionCpu=0:55:48 mem=2518.3M
[05/06 22:58:33   3347s] Extraction called for design 'ibex_top' of instances=15346 and nets=18104 using extraction engine 'preRoute' .
[05/06 22:58:33   3347s] PreRoute RC Extraction called for design ibex_top.
[05/06 22:58:33   3347s] RC Extraction called in multi-corner(1) mode.
[05/06 22:58:33   3347s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 22:58:33   3347s] Type 'man IMPEXT-6197' for more detail.
[05/06 22:58:33   3347s] RCMode: PreRoute
[05/06 22:58:33   3347s]       RC Corner Indexes            0   
[05/06 22:58:33   3347s] Capacitance Scaling Factor   : 1.00000 
[05/06 22:58:33   3347s] Resistance Scaling Factor    : 1.00000 
[05/06 22:58:33   3347s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 22:58:33   3347s] Clock Res. Scaling Factor    : 1.00000 
[05/06 22:58:33   3347s] Shrink Factor                : 1.00000
[05/06 22:58:33   3347s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/06 22:58:33   3347s] 
[05/06 22:58:33   3347s] Trim Metal Layers:
[05/06 22:58:33   3347s] LayerId::1 widthSet size::1
[05/06 22:58:33   3347s] LayerId::2 widthSet size::1
[05/06 22:58:33   3347s] LayerId::3 widthSet size::1
[05/06 22:58:33   3347s] LayerId::4 widthSet size::1
[05/06 22:58:33   3347s] LayerId::5 widthSet size::1
[05/06 22:58:33   3347s] LayerId::6 widthSet size::1
[05/06 22:58:33   3347s] LayerId::7 widthSet size::1
[05/06 22:58:33   3347s] LayerId::8 widthSet size::1
[05/06 22:58:33   3347s] Updating RC grid for preRoute extraction ...
[05/06 22:58:33   3347s] eee: pegSigSF::1.070000
[05/06 22:58:33   3347s] Initializing multi-corner resistance tables ...
[05/06 22:58:33   3347s] eee: l::1 avDens::0.149171 usedTrk::4510.937553 availTrk::30240.000000 sigTrk::4510.937553
[05/06 22:58:33   3347s] eee: l::2 avDens::0.374876 usedTrk::11336.252844 availTrk::30240.000000 sigTrk::11336.252844
[05/06 22:58:33   3347s] eee: l::3 avDens::0.329912 usedTrk::9976.553514 availTrk::30240.000000 sigTrk::9976.553514
[05/06 22:58:33   3347s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 22:58:33   3347s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 22:58:33   3347s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:33   3347s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:33   3347s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 22:58:33   3347s] {RT typical_rc 0 3 3 0}
[05/06 22:58:33   3347s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 22:58:33   3347s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2518.332M)
[05/06 22:58:33   3347s] All LLGs are deleted
[05/06 22:58:33   3347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:33   3347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:33   3347s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2518.3M, EPOCH TIME: 1715050713.661106
[05/06 22:58:33   3347s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2518.3M, EPOCH TIME: 1715050713.661352
[05/06 22:58:33   3347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2518.3M, EPOCH TIME: 1715050713.672408
[05/06 22:58:33   3347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:33   3347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:33   3347s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2518.3M, EPOCH TIME: 1715050713.674778
[05/06 22:58:33   3347s] Max number of tech site patterns supported in site array is 256.
[05/06 22:58:33   3347s] Core basic site is IBM13SITE
[05/06 22:58:33   3347s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2518.3M, EPOCH TIME: 1715050713.708750
[05/06 22:58:33   3348s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 22:58:33   3348s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 22:58:33   3348s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.023, MEM:2518.3M, EPOCH TIME: 1715050713.731346
[05/06 22:58:33   3348s] Fast DP-INIT is on for default
[05/06 22:58:33   3348s] Atter site array init, number of instance map data is 0.
[05/06 22:58:33   3348s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:2518.3M, EPOCH TIME: 1715050713.747317
[05/06 22:58:33   3348s] 
[05/06 22:58:33   3348s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:33   3348s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:2518.3M, EPOCH TIME: 1715050713.765728
[05/06 22:58:33   3348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:33   3348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:33   3348s] Starting delay calculation for Setup views
[05/06 22:58:34   3348s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/06 22:58:34   3348s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/06 22:58:34   3348s] AAE DB initialization (MEM=2516.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/06 22:58:34   3348s] #################################################################################
[05/06 22:58:34   3348s] # Design Stage: PostRoute
[05/06 22:58:34   3348s] # Design Name: ibex_top
[05/06 22:58:34   3348s] # Design Mode: 130nm
[05/06 22:58:34   3348s] # Analysis Mode: MMMC OCV 
[05/06 22:58:34   3348s] # Parasitics Mode: No SPEF/RCDB 
[05/06 22:58:34   3348s] # Signoff Settings: SI Off 
[05/06 22:58:34   3348s] #################################################################################
[05/06 22:58:35   3349s] Calculate early delays in OCV mode...
[05/06 22:58:35   3349s] Calculate late delays in OCV mode...
[05/06 22:58:35   3349s] Topological Sorting (REAL = 0:00:00.0, MEM = 2527.9M, InitMEM = 2527.9M)
[05/06 22:58:35   3349s] Start delay calculation (fullDC) (1 T). (MEM=2527.94)
[05/06 22:58:35   3349s] Start AAE Lib Loading. (MEM=2536.06)
[05/06 22:58:35   3349s] End AAE Lib Loading. (MEM=2555.14 CPU=0:00:00.0 Real=0:00:00.0)
[05/06 22:58:35   3349s] End AAE Lib Interpolated Model. (MEM=2555.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 22:58:39   3353s] Total number of fetched objects 17558
[05/06 22:58:39   3353s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/06 22:58:39   3353s] End delay calculation. (MEM=2559.74 CPU=0:00:03.5 REAL=0:00:03.0)
[05/06 22:58:39   3353s] End delay calculation (fullDC). (MEM=2523.12 CPU=0:00:04.3 REAL=0:00:04.0)
[05/06 22:58:39   3353s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 2523.1M) ***
[05/06 22:58:40   3354s] *** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:55:55 mem=2531.1M)
[05/06 22:58:40   3355s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:58:40   3355s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:58:41   3355s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4088   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     70 (70)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2547.1M, EPOCH TIME: 1715050721.262150
[05/06 22:58:41   3355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] 
[05/06 22:58:41   3355s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:41   3355s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:2547.1M, EPOCH TIME: 1715050721.324361
[05/06 22:58:41   3355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] Density: 44.593%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1857.8M, totSessionCpu=0:55:56 **
[05/06 22:58:41   3355s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:12.8/0:00:12.8 (1.0), totSession cpu/real = 0:55:55.6/1:11:12.1 (0.8), mem = 2497.1M
[05/06 22:58:41   3355s] 
[05/06 22:58:41   3355s] =============================================================================================
[05/06 22:58:41   3355s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.16-s078_1
[05/06 22:58:41   3355s] =============================================================================================
[05/06 22:58:41   3355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:58:41   3355s] ---------------------------------------------------------------------------------------------
[05/06 22:58:41   3355s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:58:41   3355s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.4 % )     0:00:07.7 /  0:00:07.7    1.0
[05/06 22:58:41   3355s] [ DrvReport              ]      1   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 22:58:41   3355s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/06 22:58:41   3355s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  15.3 % )     0:00:02.0 /  0:00:02.0    1.0
[05/06 22:58:41   3355s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:58:41   3355s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:58:41   3355s] [ EarlyGlobalRoute       ]      1   0:00:01.5  (  11.5 % )     0:00:01.5 /  0:00:01.5    1.0
[05/06 22:58:41   3355s] [ ExtractRC              ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.2    1.0
[05/06 22:58:41   3355s] [ TimingUpdate           ]      1   0:00:01.8  (  14.1 % )     0:00:06.9 /  0:00:06.9    1.0
[05/06 22:58:41   3355s] [ FullDelayCalc          ]      1   0:00:05.1  (  39.9 % )     0:00:05.1 /  0:00:05.1    1.0
[05/06 22:58:41   3355s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:58:41   3355s] [ MISC                   ]          0:00:01.4  (  10.6 % )     0:00:01.4 /  0:00:01.3    1.0
[05/06 22:58:41   3355s] ---------------------------------------------------------------------------------------------
[05/06 22:58:41   3355s]  InitOpt #1 TOTAL                   0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:12.8    1.0
[05/06 22:58:41   3355s] ---------------------------------------------------------------------------------------------
[05/06 22:58:41   3355s] 
[05/06 22:58:41   3355s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/06 22:58:41   3355s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:58:41   3355s] ### Creating PhyDesignMc. totSessionCpu=0:55:56 mem=2497.1M
[05/06 22:58:41   3355s] OPERPROF: Starting DPlace-Init at level 1, MEM:2497.1M, EPOCH TIME: 1715050721.362439
[05/06 22:58:41   3355s] Processing tracks to init pin-track alignment.
[05/06 22:58:41   3355s] z: 2, totalTracks: 1
[05/06 22:58:41   3355s] z: 4, totalTracks: 1
[05/06 22:58:41   3355s] z: 6, totalTracks: 1
[05/06 22:58:41   3355s] z: 8, totalTracks: 1
[05/06 22:58:41   3355s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:58:41   3355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2497.1M, EPOCH TIME: 1715050721.401564
[05/06 22:58:41   3355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] 
[05/06 22:58:41   3355s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:41   3355s] OPERPROF:     Starting CMU at level 3, MEM:2497.1M, EPOCH TIME: 1715050721.455019
[05/06 22:58:41   3355s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2497.1M, EPOCH TIME: 1715050721.459226
[05/06 22:58:41   3355s] 
[05/06 22:58:41   3355s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:58:41   3355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2497.1M, EPOCH TIME: 1715050721.467195
[05/06 22:58:41   3355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2497.1M, EPOCH TIME: 1715050721.467357
[05/06 22:58:41   3355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2497.1M, EPOCH TIME: 1715050721.467625
[05/06 22:58:41   3355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2497.1MB).
[05/06 22:58:41   3355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.115, MEM:2497.1M, EPOCH TIME: 1715050721.476946
[05/06 22:58:41   3355s] TotalInstCnt at PhyDesignMc Initialization: 15346
[05/06 22:58:41   3355s] ### Creating PhyDesignMc, finished. totSessionCpu=0:55:56 mem=2497.1M
[05/06 22:58:41   3355s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2497.1M, EPOCH TIME: 1715050721.528656
[05/06 22:58:41   3355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2497.1M, EPOCH TIME: 1715050721.598331
[05/06 22:58:41   3355s] TotalInstCnt at PhyDesignMc Destruction: 15346
[05/06 22:58:41   3355s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:58:41   3355s] ### Creating PhyDesignMc. totSessionCpu=0:55:56 mem=2497.1M
[05/06 22:58:41   3355s] OPERPROF: Starting DPlace-Init at level 1, MEM:2497.1M, EPOCH TIME: 1715050721.598958
[05/06 22:58:41   3355s] Processing tracks to init pin-track alignment.
[05/06 22:58:41   3355s] z: 2, totalTracks: 1
[05/06 22:58:41   3355s] z: 4, totalTracks: 1
[05/06 22:58:41   3355s] z: 6, totalTracks: 1
[05/06 22:58:41   3355s] z: 8, totalTracks: 1
[05/06 22:58:41   3355s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:58:41   3355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2497.1M, EPOCH TIME: 1715050721.637747
[05/06 22:58:41   3355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3355s] 
[05/06 22:58:41   3355s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:41   3355s] OPERPROF:     Starting CMU at level 3, MEM:2497.1M, EPOCH TIME: 1715050721.690025
[05/06 22:58:41   3355s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2497.1M, EPOCH TIME: 1715050721.694156
[05/06 22:58:41   3355s] 
[05/06 22:58:41   3355s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:58:41   3355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2497.1M, EPOCH TIME: 1715050721.702103
[05/06 22:58:41   3355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2497.1M, EPOCH TIME: 1715050721.702259
[05/06 22:58:41   3355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2497.1M, EPOCH TIME: 1715050721.702510
[05/06 22:58:41   3355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2497.1MB).
[05/06 22:58:41   3355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.113, MEM:2497.1M, EPOCH TIME: 1715050721.711805
[05/06 22:58:41   3356s] TotalInstCnt at PhyDesignMc Initialization: 15346
[05/06 22:58:41   3356s] ### Creating PhyDesignMc, finished. totSessionCpu=0:55:56 mem=2497.1M
[05/06 22:58:41   3356s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2497.1M, EPOCH TIME: 1715050721.762411
[05/06 22:58:41   3356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:41   3356s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2497.1M, EPOCH TIME: 1715050721.831566
[05/06 22:58:41   3356s] TotalInstCnt at PhyDesignMc Destruction: 15346
[05/06 22:58:41   3356s] *** Starting optimizing excluded clock nets MEM= 2497.1M) ***
[05/06 22:58:41   3356s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2497.1M) ***
[05/06 22:58:41   3356s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/06 22:58:41   3356s] Begin: GigaOpt Route Type Constraints Refinement
[05/06 22:58:41   3356s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:55:56.1/1:11:12.5 (0.8), mem = 2497.1M
[05/06 22:58:41   3356s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.15
[05/06 22:58:41   3356s] ### Creating RouteCongInterface, started
[05/06 22:58:41   3356s] #optDebug: Start CG creation (mem=2497.1M)
[05/06 22:58:41   3356s]  ...initializing CG  maxDriveDist 2675.148000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 267.514000 
[05/06 22:58:42   3356s] (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s]  ...processing cgPrt (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s]  ...processing cgEgp (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s]  ...processing cgPbk (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s]  ...processing cgNrb(cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s]  ...processing cgObs (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s]  ...processing cgCon (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s]  ...processing cgPdm (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2547.1M)
[05/06 22:58:42   3356s] 
[05/06 22:58:42   3356s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:58:42   3356s] 
[05/06 22:58:42   3356s] #optDebug: {0, 1.000}
[05/06 22:58:42   3356s] ### Creating RouteCongInterface, finished
[05/06 22:58:42   3356s] Updated routing constraints on 0 nets.
[05/06 22:58:42   3356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.15
[05/06 22:58:42   3356s] Bottom Preferred Layer:
[05/06 22:58:42   3356s] +-----------+------------+------------+----------+
[05/06 22:58:42   3356s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/06 22:58:42   3356s] +-----------+------------+------------+----------+
[05/06 22:58:42   3356s] | M1 (z=1)  |      15719 |         90 | default  |
[05/06 22:58:42   3356s] +-----------+------------+------------+----------+
[05/06 22:58:42   3356s] Via Pillar Rule:
[05/06 22:58:42   3356s]     None
[05/06 22:58:42   3356s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:55:56.4/1:11:12.9 (0.8), mem = 2547.1M
[05/06 22:58:42   3356s] 
[05/06 22:58:42   3356s] =============================================================================================
[05/06 22:58:42   3356s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.16-s078_1
[05/06 22:58:42   3356s] =============================================================================================
[05/06 22:58:42   3356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:58:42   3356s] ---------------------------------------------------------------------------------------------
[05/06 22:58:42   3356s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  83.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:58:42   3356s] [ MISC                   ]          0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 22:58:42   3356s] ---------------------------------------------------------------------------------------------
[05/06 22:58:42   3356s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:58:42   3356s] ---------------------------------------------------------------------------------------------
[05/06 22:58:42   3356s] 
[05/06 22:58:42   3356s] End: GigaOpt Route Type Constraints Refinement
[05/06 22:58:43   3357s] The useful skew maximum allowed delay is: 0.3
[05/06 22:58:43   3357s] Deleting Lib Analyzer.
[05/06 22:58:43   3357s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/06 22:58:43   3357s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:58:43   3357s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:58:43   3357s] Type 'man IMPECO-560' for more detail.
[05/06 22:58:43   3357s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:58:43   3357s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:58:43   3357s] *Info: 10 ununiquified hinsts
[05/06 22:58:43   3357s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:58:43   3357s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:58:43   3358s] ### Creating LA Mngr. totSessionCpu=0:55:58 mem=2547.1M
[05/06 22:58:43   3358s] ### Creating LA Mngr, finished. totSessionCpu=0:55:58 mem=2547.1M
[05/06 22:58:43   3358s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/06 22:58:43   3358s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:58:43   3358s] ### Creating PhyDesignMc. totSessionCpu=0:55:58 mem=2585.3M
[05/06 22:58:43   3358s] OPERPROF: Starting DPlace-Init at level 1, MEM:2585.3M, EPOCH TIME: 1715050723.884628
[05/06 22:58:43   3358s] Processing tracks to init pin-track alignment.
[05/06 22:58:43   3358s] z: 2, totalTracks: 1
[05/06 22:58:43   3358s] z: 4, totalTracks: 1
[05/06 22:58:43   3358s] z: 6, totalTracks: 1
[05/06 22:58:43   3358s] z: 8, totalTracks: 1
[05/06 22:58:43   3358s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:58:43   3358s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2585.3M, EPOCH TIME: 1715050723.924279
[05/06 22:58:43   3358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:43   3358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:58:43   3358s] 
[05/06 22:58:43   3358s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:58:43   3358s] OPERPROF:     Starting CMU at level 3, MEM:2585.3M, EPOCH TIME: 1715050723.977580
[05/06 22:58:43   3358s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2585.3M, EPOCH TIME: 1715050723.981708
[05/06 22:58:43   3358s] 
[05/06 22:58:43   3358s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:58:43   3358s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2585.3M, EPOCH TIME: 1715050723.989675
[05/06 22:58:43   3358s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2585.3M, EPOCH TIME: 1715050723.989843
[05/06 22:58:43   3358s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2601.3M, EPOCH TIME: 1715050723.990625
[05/06 22:58:43   3358s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2601.3MB).
[05/06 22:58:44   3358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.115, MEM:2601.3M, EPOCH TIME: 1715050723.999999
[05/06 22:58:44   3358s] TotalInstCnt at PhyDesignMc Initialization: 15346
[05/06 22:58:44   3358s] ### Creating PhyDesignMc, finished. totSessionCpu=0:55:58 mem=2601.3M
[05/06 22:58:44   3358s] Begin: Area Reclaim Optimization
[05/06 22:58:44   3358s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:55:58.4/1:11:14.9 (0.8), mem = 2601.3M
[05/06 22:58:44   3358s] 
[05/06 22:58:44   3358s] Creating Lib Analyzer ...
[05/06 22:58:44   3358s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:58:44   3358s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:58:44   3358s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:58:44   3358s] 
[05/06 22:58:44   3358s] {RT typical_rc 0 3 3 0}
[05/06 22:58:45   3359s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:55:59 mem=2601.3M
[05/06 22:58:45   3359s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:55:59 mem=2601.3M
[05/06 22:58:45   3359s] Creating Lib Analyzer, finished. 
[05/06 22:58:45   3359s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.16
[05/06 22:58:45   3359s] ### Creating RouteCongInterface, started
[05/06 22:58:45   3359s] 
[05/06 22:58:45   3359s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:58:45   3359s] 
[05/06 22:58:45   3359s] #optDebug: {0, 1.000}
[05/06 22:58:45   3359s] ### Creating RouteCongInterface, finished
[05/06 22:58:45   3359s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2601.3M, EPOCH TIME: 1715050725.614750
[05/06 22:58:45   3359s] Found 0 hard placement blockage before merging.
[05/06 22:58:45   3359s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2601.3M, EPOCH TIME: 1715050725.616469
[05/06 22:58:45   3360s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 44.59
[05/06 22:58:45   3360s] +---------+---------+--------+--------+------------+--------+
[05/06 22:58:45   3360s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/06 22:58:45   3360s] +---------+---------+--------+--------+------------+--------+
[05/06 22:58:45   3360s] |   44.59%|        -|   0.000|   0.000|   0:00:00.0| 2601.3M|
[05/06 22:58:47   3361s] |   44.59%|        2|   0.000|   0.000|   0:00:02.0| 2620.4M|
[05/06 22:58:47   3361s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:58:58   3372s] |   44.25%|      181|   0.000|   0.000|   0:00:11.0| 2620.4M|
[05/06 22:59:13   3387s] |   43.19%|     1245|   0.000|   0.000|   0:00:15.0| 2628.4M|
[05/06 22:59:17   3391s] |   43.12%|       85|   0.000|   0.000|   0:00:04.0| 2628.4M|
[05/06 22:59:18   3392s] |   43.11%|       10|   0.000|   0.000|   0:00:01.0| 2628.4M|
[05/06 22:59:18   3392s] |   43.11%|        2|   0.000|   0.000|   0:00:00.0| 2628.4M|
[05/06 22:59:18   3392s] |   43.11%|        1|   0.000|   0.000|   0:00:00.0| 2628.4M|
[05/06 22:59:18   3392s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:59:18   3392s] +---------+---------+--------+--------+------------+--------+
[05/06 22:59:18   3392s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 43.11
[05/06 22:59:18   3392s] 
[05/06 22:59:18   3392s] ** Summary: Restruct = 2 Buffer Deletion = 177 Declone = 7 Resize = 1331 **
[05/06 22:59:18   3392s] --------------------------------------------------------------
[05/06 22:59:18   3392s] |                                   | Total     | Sequential |
[05/06 22:59:18   3392s] --------------------------------------------------------------
[05/06 22:59:18   3392s] | Num insts resized                 |    1273  |      24    |
[05/06 22:59:18   3392s] | Num insts undone                  |      12  |       0    |
[05/06 22:59:18   3392s] | Num insts Downsized               |    1273  |      24    |
[05/06 22:59:18   3392s] | Num insts Samesized               |       0  |       0    |
[05/06 22:59:18   3392s] | Num insts Upsized                 |       0  |       0    |
[05/06 22:59:18   3392s] | Num multiple commits+uncommits    |      58  |       -    |
[05/06 22:59:18   3392s] --------------------------------------------------------------
[05/06 22:59:18   3392s] 
[05/06 22:59:18   3392s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/06 22:59:18   3392s] End: Core Area Reclaim Optimization (cpu = 0:00:34.4) (real = 0:00:34.0) **
[05/06 22:59:18   3392s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:59:18   3392s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.16
[05/06 22:59:18   3392s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:34.4/0:00:34.4 (1.0), totSession cpu/real = 0:56:32.8/1:11:49.3 (0.8), mem = 2628.4M
[05/06 22:59:18   3392s] 
[05/06 22:59:18   3392s] =============================================================================================
[05/06 22:59:18   3392s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.16-s078_1
[05/06 22:59:18   3392s] =============================================================================================
[05/06 22:59:18   3392s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:59:18   3392s] ---------------------------------------------------------------------------------------------
[05/06 22:59:18   3392s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 22:59:18   3392s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:59:18   3392s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:59:18   3392s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:59:18   3392s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:59:18   3392s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:59:18   3392s] [ OptimizationStep       ]      1   0:00:00.6  (   1.8 % )     0:00:32.7 /  0:00:32.7    1.0
[05/06 22:59:18   3392s] [ OptSingleIteration     ]      7   0:00:00.4  (   1.2 % )     0:00:32.1 /  0:00:32.1    1.0
[05/06 22:59:18   3392s] [ OptGetWeight           ]    750   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/06 22:59:18   3392s] [ OptEval                ]    750   0:00:11.9  (  34.6 % )     0:00:11.9 /  0:00:12.0    1.0
[05/06 22:59:18   3392s] [ OptCommit              ]    750   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.2
[05/06 22:59:18   3392s] [ PostCommitDelayUpdate  ]    759   0:00:00.4  (   1.2 % )     0:00:13.7 /  0:00:13.7    1.0
[05/06 22:59:18   3392s] [ IncrDelayCalc          ]    808   0:00:13.3  (  38.8 % )     0:00:13.3 /  0:00:13.4    1.0
[05/06 22:59:18   3392s] [ IncrTimingUpdate       ]    223   0:00:05.6  (  16.4 % )     0:00:05.6 /  0:00:05.5    1.0
[05/06 22:59:18   3392s] [ MISC                   ]          0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:59:18   3392s] ---------------------------------------------------------------------------------------------
[05/06 22:59:18   3392s]  AreaOpt #1 TOTAL                   0:00:34.4  ( 100.0 % )     0:00:34.4 /  0:00:34.4    1.0
[05/06 22:59:18   3392s] ---------------------------------------------------------------------------------------------
[05/06 22:59:18   3392s] 
[05/06 22:59:18   3392s] Executing incremental physical updates
[05/06 22:59:18   3392s] Executing incremental physical updates
[05/06 22:59:18   3392s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2609.3M, EPOCH TIME: 1715050758.564893
[05/06 22:59:18   3392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15161).
[05/06 22:59:18   3392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:18   3392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:18   3392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:18   3392s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.077, MEM:2542.3M, EPOCH TIME: 1715050758.641922
[05/06 22:59:18   3392s] TotalInstCnt at PhyDesignMc Destruction: 15161
[05/06 22:59:18   3392s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2542.29M, totSessionCpu=0:56:33).
[05/06 22:59:19   3393s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:59:19   3393s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:59:19   3393s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:59:19   3393s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:59:19   3393s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:59:19   3393s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:59:19   3393s] 
[05/06 22:59:19   3393s] Active setup views:
[05/06 22:59:19   3393s]  typical
[05/06 22:59:19   3393s]   Dominating endpoints: 0
[05/06 22:59:19   3393s]   Dominating TNS: -0.000
[05/06 22:59:19   3393s] 
[05/06 22:59:19   3393s] Deleting Lib Analyzer.
[05/06 22:59:19   3393s] Begin: GigaOpt Global Optimization
[05/06 22:59:19   3393s] *info: use new DP (enabled)
[05/06 22:59:19   3393s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/06 22:59:19   3394s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:59:19   3394s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:59:19   3394s] Type 'man IMPECO-560' for more detail.
[05/06 22:59:19   3394s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:59:19   3394s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:59:19   3394s] *Info: 10 ununiquified hinsts
[05/06 22:59:19   3394s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:59:19   3394s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:59:19   3394s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:56:34.1/1:11:50.5 (0.8), mem = 2580.4M
[05/06 22:59:19   3394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.17
[05/06 22:59:19   3394s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:59:19   3394s] ### Creating PhyDesignMc. totSessionCpu=0:56:34 mem=2580.4M
[05/06 22:59:19   3394s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 22:59:19   3394s] OPERPROF: Starting DPlace-Init at level 1, MEM:2580.4M, EPOCH TIME: 1715050759.838689
[05/06 22:59:19   3394s] Processing tracks to init pin-track alignment.
[05/06 22:59:19   3394s] z: 2, totalTracks: 1
[05/06 22:59:19   3394s] z: 4, totalTracks: 1
[05/06 22:59:19   3394s] z: 6, totalTracks: 1
[05/06 22:59:19   3394s] z: 8, totalTracks: 1
[05/06 22:59:19   3394s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:59:19   3394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2580.4M, EPOCH TIME: 1715050759.879909
[05/06 22:59:19   3394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:19   3394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:19   3394s] 
[05/06 22:59:19   3394s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:59:19   3394s] OPERPROF:     Starting CMU at level 3, MEM:2580.4M, EPOCH TIME: 1715050759.933194
[05/06 22:59:19   3394s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2580.4M, EPOCH TIME: 1715050759.937635
[05/06 22:59:19   3394s] 
[05/06 22:59:19   3394s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:59:19   3394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2580.4M, EPOCH TIME: 1715050759.945553
[05/06 22:59:19   3394s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2580.4M, EPOCH TIME: 1715050759.945702
[05/06 22:59:19   3394s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2580.4M, EPOCH TIME: 1715050759.945944
[05/06 22:59:19   3394s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2580.4MB).
[05/06 22:59:19   3394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.117, MEM:2580.4M, EPOCH TIME: 1715050759.955244
[05/06 22:59:20   3394s] TotalInstCnt at PhyDesignMc Initialization: 15161
[05/06 22:59:20   3394s] ### Creating PhyDesignMc, finished. totSessionCpu=0:56:34 mem=2580.4M
[05/06 22:59:20   3394s] ### Creating RouteCongInterface, started
[05/06 22:59:20   3394s] 
[05/06 22:59:20   3394s] Creating Lib Analyzer ...
[05/06 22:59:20   3394s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:59:20   3394s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:59:20   3394s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:59:20   3394s] 
[05/06 22:59:20   3394s] {RT typical_rc 0 3 3 0}
[05/06 22:59:21   3395s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:56:35 mem=2580.4M
[05/06 22:59:21   3395s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:56:35 mem=2580.4M
[05/06 22:59:21   3395s] Creating Lib Analyzer, finished. 
[05/06 22:59:21   3395s] 
[05/06 22:59:21   3395s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:59:21   3395s] 
[05/06 22:59:21   3395s] #optDebug: {0, 1.000}
[05/06 22:59:21   3395s] ### Creating RouteCongInterface, finished
[05/06 22:59:21   3396s] *info: 90 clock nets excluded
[05/06 22:59:21   3396s] *info: 1 ideal net excluded from IPO operation.
[05/06 22:59:21   3396s] *info: 1442 no-driver nets excluded.
[05/06 22:59:22   3396s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:59:22   3396s] Type 'man IMPECO-560' for more detail.
[05/06 22:59:22   3396s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 22:59:22   3396s] Type 'man IMPOPT-3213' for more detail.
[05/06 22:59:22   3396s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:59:22   3396s] Type 'man IMPECO-560' for more detail.
[05/06 22:59:22   3396s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:59:22   3396s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:59:22   3396s] *Info: 10 ununiquified hinsts
[05/06 22:59:22   3396s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2599.5M, EPOCH TIME: 1715050762.365027
[05/06 22:59:22   3396s] Found 0 hard placement blockage before merging.
[05/06 22:59:22   3396s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2599.5M, EPOCH TIME: 1715050762.366713
[05/06 22:59:23   3397s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/06 22:59:23   3397s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:59:23   3397s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 22:59:23   3397s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:59:23   3397s] |   0.000|   0.000|   43.11%|   0:00:00.0| 2599.5M|   typical|       NA| NA                                                 |
[05/06 22:59:23   3397s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 22:59:23   3397s] 
[05/06 22:59:23   3397s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2599.5M) ***
[05/06 22:59:23   3397s] 
[05/06 22:59:23   3397s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2599.5M) ***
[05/06 22:59:23   3397s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:59:23   3397s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/06 22:59:23   3397s] Total-nets :: 15624, Stn-nets :: 195, ratio :: 1.24808 %, Total-len 789633, Stn-len 36071.4
[05/06 22:59:23   3397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2580.4M, EPOCH TIME: 1715050763.305555
[05/06 22:59:23   3397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15161).
[05/06 22:59:23   3397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:23   3397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:23   3397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:23   3397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.077, MEM:2538.4M, EPOCH TIME: 1715050763.382398
[05/06 22:59:23   3397s] TotalInstCnt at PhyDesignMc Destruction: 15161
[05/06 22:59:23   3397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.17
[05/06 22:59:23   3397s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:56:37.6/1:11:54.1 (0.8), mem = 2538.4M
[05/06 22:59:23   3397s] 
[05/06 22:59:23   3397s] =============================================================================================
[05/06 22:59:23   3397s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.16-s078_1
[05/06 22:59:23   3397s] =============================================================================================
[05/06 22:59:23   3397s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:59:23   3397s] ---------------------------------------------------------------------------------------------
[05/06 22:59:23   3397s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.2    1.1
[05/06 22:59:23   3397s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  28.4 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:59:23   3397s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:59:23   3397s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:59:23   3397s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:59:23   3397s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:59:23   3397s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:59:23   3397s] [ TransformInit          ]      1   0:00:01.1  (  32.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 22:59:23   3397s] [ MISC                   ]          0:00:00.8  (  22.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/06 22:59:23   3397s] ---------------------------------------------------------------------------------------------
[05/06 22:59:23   3397s]  GlobalOpt #1 TOTAL                 0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[05/06 22:59:23   3397s] ---------------------------------------------------------------------------------------------
[05/06 22:59:23   3397s] 
[05/06 22:59:23   3397s] End: GigaOpt Global Optimization
[05/06 22:59:23   3397s] *** Timing Is met
[05/06 22:59:23   3397s] *** Check timing (0:00:00.0)
[05/06 22:59:23   3397s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 22:59:23   3397s] Deleting Lib Analyzer.
[05/06 22:59:23   3397s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/06 22:59:23   3397s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 22:59:23   3397s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 22:59:23   3397s] Type 'man IMPECO-560' for more detail.
[05/06 22:59:23   3397s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 22:59:23   3397s] Type 'man IMPOPT-3115' for more detail.
[05/06 22:59:23   3397s] *Info: 10 ununiquified hinsts
[05/06 22:59:23   3397s] Info: 1 ideal net excluded from IPO operation.
[05/06 22:59:23   3397s] Info: 90 clock nets excluded from IPO operation.
[05/06 22:59:23   3397s] ### Creating LA Mngr. totSessionCpu=0:56:38 mem=2538.4M
[05/06 22:59:23   3397s] ### Creating LA Mngr, finished. totSessionCpu=0:56:38 mem=2538.4M
[05/06 22:59:23   3397s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/06 22:59:23   3397s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 22:59:23   3397s] ### Creating PhyDesignMc. totSessionCpu=0:56:38 mem=2595.7M
[05/06 22:59:23   3397s] OPERPROF: Starting DPlace-Init at level 1, MEM:2595.7M, EPOCH TIME: 1715050763.519177
[05/06 22:59:23   3397s] Processing tracks to init pin-track alignment.
[05/06 22:59:23   3397s] z: 2, totalTracks: 1
[05/06 22:59:23   3397s] z: 4, totalTracks: 1
[05/06 22:59:23   3397s] z: 6, totalTracks: 1
[05/06 22:59:23   3397s] z: 8, totalTracks: 1
[05/06 22:59:23   3397s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:59:23   3397s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2595.7M, EPOCH TIME: 1715050763.559703
[05/06 22:59:23   3397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:23   3397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:23   3397s] 
[05/06 22:59:23   3397s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:59:23   3397s] OPERPROF:     Starting CMU at level 3, MEM:2595.7M, EPOCH TIME: 1715050763.612002
[05/06 22:59:23   3397s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2595.7M, EPOCH TIME: 1715050763.616043
[05/06 22:59:23   3397s] 
[05/06 22:59:23   3397s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 22:59:23   3397s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2595.7M, EPOCH TIME: 1715050763.623811
[05/06 22:59:23   3397s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2595.7M, EPOCH TIME: 1715050763.623980
[05/06 22:59:23   3397s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2595.7M, EPOCH TIME: 1715050763.624222
[05/06 22:59:23   3397s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2595.7MB).
[05/06 22:59:23   3397s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.114, MEM:2595.7M, EPOCH TIME: 1715050763.633487
[05/06 22:59:23   3398s] TotalInstCnt at PhyDesignMc Initialization: 15161
[05/06 22:59:23   3398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:56:38 mem=2595.7M
[05/06 22:59:23   3398s] Begin: Area Reclaim Optimization
[05/06 22:59:23   3398s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:56:38.1/1:11:54.5 (0.8), mem = 2595.7M
[05/06 22:59:23   3398s] 
[05/06 22:59:23   3398s] Creating Lib Analyzer ...
[05/06 22:59:23   3398s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 22:59:23   3398s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 22:59:23   3398s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 22:59:23   3398s] 
[05/06 22:59:23   3398s] {RT typical_rc 0 3 3 0}
[05/06 22:59:24   3399s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:56:39 mem=2597.7M
[05/06 22:59:24   3399s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:56:39 mem=2597.7M
[05/06 22:59:24   3399s] Creating Lib Analyzer, finished. 
[05/06 22:59:24   3399s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.18
[05/06 22:59:24   3399s] ### Creating RouteCongInterface, started
[05/06 22:59:24   3399s] 
[05/06 22:59:24   3399s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 22:59:24   3399s] 
[05/06 22:59:24   3399s] #optDebug: {0, 1.000}
[05/06 22:59:24   3399s] ### Creating RouteCongInterface, finished
[05/06 22:59:25   3399s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2597.7M, EPOCH TIME: 1715050765.192361
[05/06 22:59:25   3399s] Found 0 hard placement blockage before merging.
[05/06 22:59:25   3399s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2597.7M, EPOCH TIME: 1715050765.194058
[05/06 22:59:25   3399s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 43.11
[05/06 22:59:25   3399s] +---------+---------+--------+--------+------------+--------+
[05/06 22:59:25   3399s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/06 22:59:25   3399s] +---------+---------+--------+--------+------------+--------+
[05/06 22:59:25   3399s] |   43.11%|        -|   0.000|   0.000|   0:00:00.0| 2597.7M|
[05/06 22:59:26   3400s] |   43.11%|        1|   0.000|   0.000|   0:00:01.0| 2621.3M|
[05/06 22:59:26   3400s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:59:26   3400s] |   43.11%|        0|   0.000|   0.000|   0:00:00.0| 2621.3M|
[05/06 22:59:34   3408s] |   43.10%|        6|   0.000|   0.000|   0:00:08.0| 2621.3M|
[05/06 22:59:37   3412s] |   43.08%|       40|   0.000|   0.000|   0:00:03.0| 2621.3M|
[05/06 22:59:37   3412s] |   43.08%|        0|   0.000|   0.000|   0:00:00.0| 2621.3M|
[05/06 22:59:37   3412s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 22:59:38   3412s] |   43.08%|        0|   0.000|   0.000|   0:00:01.0| 2621.3M|
[05/06 22:59:38   3412s] +---------+---------+--------+--------+------------+--------+
[05/06 22:59:38   3412s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 43.08
[05/06 22:59:38   3412s] 
[05/06 22:59:38   3412s] ** Summary: Restruct = 1 Buffer Deletion = 5 Declone = 1 Resize = 32 **
[05/06 22:59:38   3412s] --------------------------------------------------------------
[05/06 22:59:38   3412s] |                                   | Total     | Sequential |
[05/06 22:59:38   3412s] --------------------------------------------------------------
[05/06 22:59:38   3412s] | Num insts resized                 |      32  |       1    |
[05/06 22:59:38   3412s] | Num insts undone                  |       8  |       0    |
[05/06 22:59:38   3412s] | Num insts Downsized               |      32  |       1    |
[05/06 22:59:38   3412s] | Num insts Samesized               |       0  |       0    |
[05/06 22:59:38   3412s] | Num insts Upsized                 |       0  |       0    |
[05/06 22:59:38   3412s] | Num multiple commits+uncommits    |       0  |       -    |
[05/06 22:59:38   3412s] --------------------------------------------------------------
[05/06 22:59:38   3412s] 
[05/06 22:59:38   3412s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/06 22:59:38   3412s] End: Core Area Reclaim Optimization (cpu = 0:00:14.4) (real = 0:00:15.0) **
[05/06 22:59:38   3412s] Deleting 0 temporary hard placement blockage(s).
[05/06 22:59:38   3412s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.18
[05/06 22:59:38   3412s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:14.5/0:00:14.4 (1.0), totSession cpu/real = 0:56:52.5/1:12:09.0 (0.8), mem = 2621.3M
[05/06 22:59:38   3412s] 
[05/06 22:59:38   3412s] =============================================================================================
[05/06 22:59:38   3412s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.16-s078_1
[05/06 22:59:38   3412s] =============================================================================================
[05/06 22:59:38   3412s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 22:59:38   3412s] ---------------------------------------------------------------------------------------------
[05/06 22:59:38   3412s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:59:38   3412s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   6.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 22:59:38   3412s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:59:38   3412s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:59:38   3412s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 22:59:38   3412s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 22:59:38   3412s] [ OptimizationStep       ]      1   0:00:00.6  (   4.4 % )     0:00:12.9 /  0:00:12.8    1.0
[05/06 22:59:38   3412s] [ OptSingleIteration     ]      6   0:00:00.3  (   1.8 % )     0:00:12.2 /  0:00:12.2    1.0
[05/06 22:59:38   3412s] [ OptGetWeight           ]    548   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/06 22:59:38   3412s] [ OptEval                ]    548   0:00:09.4  (  65.2 % )     0:00:09.4 /  0:00:09.4    1.0
[05/06 22:59:38   3412s] [ OptCommit              ]    548   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/06 22:59:38   3412s] [ PostCommitDelayUpdate  ]    553   0:00:00.1  (   0.5 % )     0:00:02.0 /  0:00:02.0    1.0
[05/06 22:59:38   3412s] [ IncrDelayCalc          ]    140   0:00:02.0  (  13.6 % )     0:00:02.0 /  0:00:02.0    1.0
[05/06 22:59:38   3412s] [ IncrTimingUpdate       ]     40   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 22:59:38   3412s] [ MISC                   ]          0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 22:59:38   3412s] ---------------------------------------------------------------------------------------------
[05/06 22:59:38   3412s]  AreaOpt #2 TOTAL                   0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:14.5    1.0
[05/06 22:59:38   3412s] ---------------------------------------------------------------------------------------------
[05/06 22:59:38   3412s] 
[05/06 22:59:38   3412s] Executing incremental physical updates
[05/06 22:59:38   3412s] Executing incremental physical updates
[05/06 22:59:38   3412s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2602.2M, EPOCH TIME: 1715050778.272121
[05/06 22:59:38   3412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15155).
[05/06 22:59:38   3412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:38   3412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:38   3412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:38   3412s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.077, MEM:2540.2M, EPOCH TIME: 1715050778.348930
[05/06 22:59:38   3412s] TotalInstCnt at PhyDesignMc Destruction: 15155
[05/06 22:59:38   3412s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:15, mem=2540.21M, totSessionCpu=0:56:53).
[05/06 22:59:38   3412s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2540.2M, EPOCH TIME: 1715050778.700859
[05/06 22:59:38   3412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:38   3412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:38   3412s] 
[05/06 22:59:38   3412s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:59:38   3413s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.059, MEM:2540.2M, EPOCH TIME: 1715050778.759553
[05/06 22:59:38   3413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:38   3413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:38   3413s] **INFO: Flow update: Design is easy to close.
[05/06 22:59:38   3413s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:56:53.1/1:12:09.5 (0.8), mem = 2540.2M
[05/06 22:59:38   3413s] 
[05/06 22:59:38   3413s] *** Start incrementalPlace ***
[05/06 22:59:38   3413s] User Input Parameters:
[05/06 22:59:38   3413s] - Congestion Driven    : On
[05/06 22:59:38   3413s] - Timing Driven        : On
[05/06 22:59:38   3413s] - Area-Violation Based : On
[05/06 22:59:38   3413s] - Start Rollback Level : -5
[05/06 22:59:38   3413s] - Legalized            : On
[05/06 22:59:38   3413s] - Window Based         : Off
[05/06 22:59:38   3413s] - eDen incr mode       : Off
[05/06 22:59:38   3413s] - Small incr mode      : Off
[05/06 22:59:38   3413s] 
[05/06 22:59:38   3413s] no activity file in design. spp won't run.
[05/06 22:59:39   3413s] Effort level <high> specified for reg2reg path_group
[05/06 22:59:39   3413s] Effort level <high> specified for reg2cgate path_group
[05/06 22:59:39   3413s] No Views given, use default active views for adaptive view pruning
[05/06 22:59:39   3413s] SKP will enable view:
[05/06 22:59:39   3413s]   typical
[05/06 22:59:39   3413s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2534.2M, EPOCH TIME: 1715050779.465256
[05/06 22:59:39   3413s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 22:59:39   3413s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:2534.2M, EPOCH TIME: 1715050779.486593
[05/06 22:59:39   3413s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2534.2M, EPOCH TIME: 1715050779.486766
[05/06 22:59:39   3413s] Starting Early Global Route congestion estimation: mem = 2534.2M
[05/06 22:59:39   3413s] (I)      ==================== Layers =====================
[05/06 22:59:39   3413s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:39   3413s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:59:39   3413s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:39   3413s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:59:39   3413s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:59:39   3413s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:59:39   3413s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:59:39   3413s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:59:39   3413s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:59:39   3413s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:59:39   3413s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:59:39   3413s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:39   3413s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:59:39   3413s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:59:39   3413s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:59:39   3413s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:39   3413s] (I)      Started Import and model ( Curr Mem: 2534.21 MB )
[05/06 22:59:39   3413s] (I)      Default pattern map key = ibex_top_default.
[05/06 22:59:39   3413s] (I)      == Non-default Options ==
[05/06 22:59:39   3413s] (I)      Maximum routing layer                              : 3
[05/06 22:59:39   3413s] (I)      Minimum routing layer                              : 1
[05/06 22:59:39   3413s] (I)      Number of threads                                  : 1
[05/06 22:59:39   3413s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 22:59:39   3413s] (I)      Method to set GCell size                           : row
[05/06 22:59:39   3413s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 22:59:39   3413s] (I)      Use row-based GCell size
[05/06 22:59:39   3413s] (I)      Use row-based GCell align
[05/06 22:59:39   3413s] (I)      layer 0 area = 89000
[05/06 22:59:39   3413s] (I)      layer 1 area = 120000
[05/06 22:59:39   3413s] (I)      layer 2 area = 120000
[05/06 22:59:39   3413s] (I)      GCell unit size   : 3600
[05/06 22:59:39   3413s] (I)      GCell multiplier  : 1
[05/06 22:59:39   3413s] (I)      GCell row height  : 3600
[05/06 22:59:39   3413s] (I)      Actual row height : 3600
[05/06 22:59:39   3413s] (I)      GCell align ref   : 8400 8400
[05/06 22:59:39   3413s] [NR-eGR] Track table information for default rule: 
[05/06 22:59:39   3413s] [NR-eGR] M1 has single uniform track structure
[05/06 22:59:39   3413s] [NR-eGR] M2 has single uniform track structure
[05/06 22:59:39   3413s] [NR-eGR] M3 has single uniform track structure
[05/06 22:59:39   3413s] [NR-eGR] MQ has single uniform track structure
[05/06 22:59:39   3413s] [NR-eGR] MG has single uniform track structure
[05/06 22:59:39   3413s] [NR-eGR] LY has single uniform track structure
[05/06 22:59:39   3413s] [NR-eGR] E1 has single uniform track structure
[05/06 22:59:39   3413s] [NR-eGR] MA has single uniform track structure
[05/06 22:59:39   3413s] (I)      ============== Default via ===============
[05/06 22:59:39   3413s] (I)      +---+------------------+-----------------+
[05/06 22:59:39   3413s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 22:59:39   3413s] (I)      +---+------------------+-----------------+
[05/06 22:59:39   3413s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/06 22:59:39   3413s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/06 22:59:39   3413s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/06 22:59:39   3413s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 22:59:39   3413s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 22:59:39   3413s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/06 22:59:39   3413s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 22:59:39   3413s] (I)      +---+------------------+-----------------+
[05/06 22:59:39   3413s] [NR-eGR] Read 95438 PG shapes
[05/06 22:59:39   3413s] [NR-eGR] Read 0 clock shapes
[05/06 22:59:39   3413s] [NR-eGR] Read 0 other shapes
[05/06 22:59:39   3413s] [NR-eGR] #Routing Blockages  : 0
[05/06 22:59:39   3413s] [NR-eGR] #Instance Blockages : 511305
[05/06 22:59:39   3413s] [NR-eGR] #PG Blockages       : 95438
[05/06 22:59:39   3413s] [NR-eGR] #Halo Blockages     : 0
[05/06 22:59:39   3413s] [NR-eGR] #Boundary Blockages : 0
[05/06 22:59:39   3413s] [NR-eGR] #Clock Blockages    : 0
[05/06 22:59:39   3413s] [NR-eGR] #Other Blockages    : 0
[05/06 22:59:39   3413s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 22:59:39   3413s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 22:59:39   3413s] [NR-eGR] Read 15618 nets ( ignored 0 )
[05/06 22:59:39   3413s] (I)      early_global_route_priority property id does not exist.
[05/06 22:59:39   3413s] (I)      Read Num Blocks=606743  Num Prerouted Wires=0  Num CS=0
[05/06 22:59:39   3413s] (I)      Layer 0 (H) : #blockages 530408 : #preroutes 0
[05/06 22:59:39   3414s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 22:59:39   3414s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 22:59:39   3414s] (I)      Number of ignored nets                =      0
[05/06 22:59:39   3414s] (I)      Number of connected nets              =      0
[05/06 22:59:39   3414s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 22:59:39   3414s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 22:59:39   3414s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 22:59:39   3414s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 22:59:39   3414s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 22:59:39   3414s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 22:59:39   3414s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 22:59:39   3414s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 22:59:39   3414s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 22:59:39   3414s] [NR-eGR] There are 90 clock nets ( 90 with NDR ).
[05/06 22:59:39   3414s] (I)      Ndr track 0 does not exist
[05/06 22:59:39   3414s] (I)      ---------------------Grid Graph Info--------------------
[05/06 22:59:39   3414s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 22:59:39   3414s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 22:59:39   3414s] (I)      Site width          :   400  (dbu)
[05/06 22:59:39   3414s] (I)      Row height          :  3600  (dbu)
[05/06 22:59:39   3414s] (I)      GCell row height    :  3600  (dbu)
[05/06 22:59:39   3414s] (I)      GCell width         :  3600  (dbu)
[05/06 22:59:39   3414s] (I)      GCell height        :  3600  (dbu)
[05/06 22:59:39   3414s] (I)      Grid                :   210   155     3
[05/06 22:59:39   3414s] (I)      Layer numbers       :     1     2     3
[05/06 22:59:39   3414s] (I)      Vertical capacity   :     0  3600     0
[05/06 22:59:39   3414s] (I)      Horizontal capacity :  3600     0  3600
[05/06 22:59:39   3414s] (I)      Default wire width  :   160   200   200
[05/06 22:59:39   3414s] (I)      Default wire space  :   160   200   200
[05/06 22:59:39   3414s] (I)      Default wire pitch  :   320   400   400
[05/06 22:59:39   3414s] (I)      Default pitch size  :   400   400   400
[05/06 22:59:39   3414s] (I)      First track coord   :   200   200   200
[05/06 22:59:39   3414s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/06 22:59:39   3414s] (I)      Total num of tracks :  1392  1887  1392
[05/06 22:59:39   3414s] (I)      Num of masks        :     1     1     1
[05/06 22:59:39   3414s] (I)      Num of trim masks   :     0     0     0
[05/06 22:59:39   3414s] (I)      --------------------------------------------------------
[05/06 22:59:39   3414s] 
[05/06 22:59:39   3414s] [NR-eGR] ============ Routing rule table ============
[05/06 22:59:39   3414s] [NR-eGR] Rule id: 0  Nets: 15618
[05/06 22:59:39   3414s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/06 22:59:39   3414s] (I)                    Layer    1    2    3 
[05/06 22:59:39   3414s] (I)                    Pitch  800  800  800 
[05/06 22:59:39   3414s] (I)             #Used tracks    2    2    2 
[05/06 22:59:39   3414s] (I)       #Fully used tracks    1    1    1 
[05/06 22:59:39   3414s] [NR-eGR] ========================================
[05/06 22:59:39   3414s] [NR-eGR] 
[05/06 22:59:39   3414s] (I)      =============== Blocked Tracks ===============
[05/06 22:59:39   3414s] (I)      +-------+---------+----------+---------------+
[05/06 22:59:39   3414s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 22:59:39   3414s] (I)      +-------+---------+----------+---------------+
[05/06 22:59:39   3414s] (I)      |     1 |  292320 |   245212 |        83.88% |
[05/06 22:59:39   3414s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 22:59:39   3414s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 22:59:39   3414s] (I)      +-------+---------+----------+---------------+
[05/06 22:59:39   3414s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2575.84 MB )
[05/06 22:59:39   3414s] (I)      Reset routing kernel
[05/06 22:59:39   3414s] (I)      Started Global Routing ( Curr Mem: 2575.84 MB )
[05/06 22:59:39   3414s] (I)      totalPins=50203  totalGlobalPin=48619 (96.84%)
[05/06 22:59:39   3414s] (I)      total 2D Cap : 478504 = (284330 H, 194174 V)
[05/06 22:59:39   3414s] [NR-eGR] Layer group 1: route 15618 net(s) in layer range [1, 3]
[05/06 22:59:39   3414s] (I)      
[05/06 22:59:39   3414s] (I)      ============  Phase 1a Route ============
[05/06 22:59:40   3414s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 22:59:40   3414s] (I)      Usage: 208435 = (99938 H, 108497 V) = (35.15% H, 55.88% V) = (3.598e+05um H, 3.906e+05um V)
[05/06 22:59:40   3414s] (I)      
[05/06 22:59:40   3414s] (I)      ============  Phase 1b Route ============
[05/06 22:59:40   3414s] (I)      Usage: 209319 = (100319 H, 109000 V) = (35.28% H, 56.14% V) = (3.611e+05um H, 3.924e+05um V)
[05/06 22:59:40   3414s] (I)      Overflow of layer group 1: 45.42% H + 93.26% V. EstWL: 7.535484e+05um
[05/06 22:59:40   3414s] (I)      Congestion metric : 45.42%H 93.26%V, 138.68%HV
[05/06 22:59:40   3414s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 22:59:40   3414s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 45.42% H + 93.26% V. 
[05/06 22:59:40   3414s] (I)      
[05/06 22:59:40   3414s] (I)      ============  Phase 1c Route ============
[05/06 22:59:40   3414s] (I)      Level2 Grid: 42 x 31
[05/06 22:59:40   3414s] (I)      Usage: 209319 = (100319 H, 109000 V) = (35.28% H, 56.14% V) = (3.611e+05um H, 3.924e+05um V)
[05/06 22:59:40   3414s] (I)      
[05/06 22:59:40   3414s] (I)      ============  Phase 1d Route ============
[05/06 22:59:40   3414s] (I)      Usage: 209319 = (100319 H, 109000 V) = (35.28% H, 56.14% V) = (3.611e+05um H, 3.924e+05um V)
[05/06 22:59:40   3414s] (I)      
[05/06 22:59:40   3414s] (I)      ============  Phase 1e Route ============
[05/06 22:59:40   3414s] (I)      Usage: 209319 = (100319 H, 109000 V) = (35.28% H, 56.14% V) = (3.611e+05um H, 3.924e+05um V)
[05/06 22:59:40   3414s] [NR-eGR] Early Global Route overflow of layer group 1: 45.42% H + 93.26% V. EstWL: 7.535484e+05um
[05/06 22:59:40   3414s] (I)      
[05/06 22:59:40   3414s] (I)      ============  Phase 1l Route ============
[05/06 22:59:40   3414s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 22:59:40   3414s] (I)      Layer  1:      56369      1426       291      175608      115947    (60.23%) 
[05/06 22:59:40   3414s] (I)      Layer  2:     203429    231205     64194           0      291060    ( 0.00%) 
[05/06 22:59:40   3414s] (I)      Layer  3:     238572    191740     23436           0      291555    ( 0.00%) 
[05/06 22:59:40   3414s] (I)      Total:        498370    424371     87921      175608      698562    (20.09%) 
[05/06 22:59:40   3414s] (I)      
[05/06 22:59:40   3414s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 22:59:40   3414s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/06 22:59:40   3414s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/06 22:59:40   3414s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[05/06 22:59:40   3414s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:59:40   3414s] [NR-eGR]      M1 ( 1)       173( 1.34%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.34%) 
[05/06 22:59:40   3414s] [NR-eGR]      M2 ( 2)     13484(41.69%)      4513(13.95%)       376( 1.16%)        12( 0.04%)   (56.85%) 
[05/06 22:59:40   3414s] [NR-eGR]      M3 ( 3)      7864(24.27%)      1121( 3.46%)        40( 0.12%)         0( 0.00%)   (27.86%) 
[05/06 22:59:40   3414s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 22:59:40   3414s] [NR-eGR]        Total     21521(27.73%)      5634( 7.26%)       416( 0.54%)        12( 0.02%)   (35.54%) 
[05/06 22:59:40   3414s] [NR-eGR] 
[05/06 22:59:40   3414s] (I)      Finished Global Routing ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2575.84 MB )
[05/06 22:59:40   3414s] (I)      total 2D Cap : 498594 = (297910 H, 200684 V)
[05/06 22:59:40   3414s] [NR-eGR] Overflow after Early Global Route 20.40% H + 56.48% V
[05/06 22:59:40   3414s] Early Global Route congestion estimation runtime: 0.90 seconds, mem = 2575.8M
[05/06 22:59:40   3414s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.900, REAL:0.903, MEM:2575.8M, EPOCH TIME: 1715050780.390176
[05/06 22:59:40   3414s] OPERPROF: Starting HotSpotCal at level 1, MEM:2575.8M, EPOCH TIME: 1715050780.390237
[05/06 22:59:40   3414s] [hotspot] +------------+---------------+---------------+
[05/06 22:59:40   3414s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 22:59:40   3414s] [hotspot] +------------+---------------+---------------+
[05/06 22:59:40   3414s] [hotspot] | normalized |       1761.56 |       1777.11 |
[05/06 22:59:40   3414s] [hotspot] +------------+---------------+---------------+
[05/06 22:59:40   3414s] Local HotSpot Analysis: normalized max congestion hotspot area = 1761.56, normalized total congestion hotspot area = 1777.11 (area is in unit of 4 std-cell row bins)
[05/06 22:59:40   3414s] [hotspot] max/total 1761.56/1777.11, big hotspot (>10) total 1776.67
[05/06 22:59:40   3414s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 22:59:40   3414s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:59:40   3414s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 22:59:40   3414s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:59:40   3414s] [hotspot] |  1  |    15.60     1.20   750.00   559.20 |     1777.11   |
[05/06 22:59:40   3414s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 22:59:40   3414s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2575.8M, EPOCH TIME: 1715050780.403876
[05/06 22:59:40   3414s] 
[05/06 22:59:40   3414s] === incrementalPlace Internal Loop 1 ===
[05/06 22:59:40   3414s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/06 22:59:40   3414s] OPERPROF: Starting IPInitSPData at level 1, MEM:2575.8M, EPOCH TIME: 1715050780.404835
[05/06 22:59:40   3414s] Processing tracks to init pin-track alignment.
[05/06 22:59:40   3414s] z: 2, totalTracks: 1
[05/06 22:59:40   3414s] z: 4, totalTracks: 1
[05/06 22:59:40   3414s] z: 6, totalTracks: 1
[05/06 22:59:40   3414s] z: 8, totalTracks: 1
[05/06 22:59:40   3414s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 22:59:40   3414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2575.8M, EPOCH TIME: 1715050780.443706
[05/06 22:59:40   3414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:40   3414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 22:59:40   3414s] 
[05/06 22:59:40   3414s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 22:59:40   3414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:2575.8M, EPOCH TIME: 1715050780.499024
[05/06 22:59:40   3414s] OPERPROF:   Starting post-place ADS at level 2, MEM:2575.8M, EPOCH TIME: 1715050780.499184
[05/06 22:59:40   3414s] ADSU 0.431 -> 0.431. site 276750.000 -> 276750.000. GS 28.800
[05/06 22:59:40   3414s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.110, REAL:0.103, MEM:2575.8M, EPOCH TIME: 1715050780.602217
[05/06 22:59:40   3414s] OPERPROF:   Starting spMPad at level 2, MEM:2545.8M, EPOCH TIME: 1715050780.604689
[05/06 22:59:40   3414s] OPERPROF:     Starting spContextMPad at level 3, MEM:2545.8M, EPOCH TIME: 1715050780.607643
[05/06 22:59:40   3414s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2545.8M, EPOCH TIME: 1715050780.607793
[05/06 22:59:40   3414s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.025, MEM:2545.8M, EPOCH TIME: 1715050780.630127
[05/06 22:59:40   3414s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2545.8M, EPOCH TIME: 1715050780.651858
[05/06 22:59:40   3414s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.006, MEM:2545.8M, EPOCH TIME: 1715050780.657872
[05/06 22:59:40   3414s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2545.8M, EPOCH TIME: 1715050780.663517
[05/06 22:59:40   3414s] no activity file in design. spp won't run.
[05/06 22:59:40   3414s] [spp] 0
[05/06 22:59:40   3414s] [adp] 0:1:1:3
[05/06 22:59:40   3414s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.023, MEM:2545.8M, EPOCH TIME: 1715050780.686207
[05/06 22:59:40   3414s] SP #FI/SF FL/PI 0/0 15155/0
[05/06 22:59:40   3414s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.290, REAL:0.290, MEM:2545.8M, EPOCH TIME: 1715050780.695029
[05/06 22:59:40   3414s] PP off. flexM 0
[05/06 22:59:40   3414s] OPERPROF: Starting CDPad at level 1, MEM:2545.8M, EPOCH TIME: 1715050780.730570
[05/06 22:59:40   3414s] 3DP is on.
[05/06 22:59:40   3414s] 3DP (1, 3) DPT Adjust 1. 1.430, 1.415, delta 0.015. WS budget 1000.0000. useSoftMinPad 1, softMinPadScale 0
[05/06 22:59:41   3415s] CDPadU 0.793 -> 0.900. R=0.431, N=15155, GS=3.600
[05/06 22:59:41   3415s] OPERPROF: Finished CDPad at level 1, CPU:0.420, REAL:0.421, MEM:2547.9M, EPOCH TIME: 1715050781.151804
[05/06 22:59:41   3415s] OPERPROF: Starting InitSKP at level 1, MEM:2547.9M, EPOCH TIME: 1715050781.152026
[05/06 22:59:41   3415s] no activity file in design. spp won't run.
[05/06 22:59:42   3416s] no activity file in design. spp won't run.
[05/06 22:59:44   3418s] *** Finished SKP initialization (cpu=0:00:03.3, real=0:00:03.0)***
[05/06 22:59:44   3418s] OPERPROF: Finished InitSKP at level 1, CPU:3.260, REAL:3.255, MEM:2566.3M, EPOCH TIME: 1715050784.406635
[05/06 22:59:44   3418s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 22:59:44   3418s] no activity file in design. spp won't run.
[05/06 22:59:44   3418s] 
[05/06 22:59:44   3418s] AB Est...
[05/06 22:59:44   3418s] OPERPROF: Starting npPlace at level 1, MEM:2568.4M, EPOCH TIME: 1715050784.539419
[05/06 22:59:44   3418s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.111, MEM:2577.0M, EPOCH TIME: 1715050784.649960
[05/06 22:59:44   3418s] Iteration  4: Skipped, with CDP Off
[05/06 22:59:44   3418s] 
[05/06 22:59:44   3418s] AB Est...
[05/06 22:59:44   3418s] OPERPROF: Starting npPlace at level 1, MEM:2577.0M, EPOCH TIME: 1715050784.719056
[05/06 22:59:44   3419s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.101, MEM:2577.0M, EPOCH TIME: 1715050784.820193
[05/06 22:59:44   3419s] Iteration  5: Skipped, with CDP Off
[05/06 22:59:45   3419s] OPERPROF: Starting npPlace at level 1, MEM:2577.0M, EPOCH TIME: 1715050785.022166
[05/06 22:59:45   3419s] Starting Early Global Route supply map. mem = 2599.2M
[05/06 22:59:45   3419s] (I)      ==================== Layers =====================
[05/06 22:59:45   3419s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:45   3419s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 22:59:45   3419s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:45   3419s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 22:59:45   3419s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 22:59:45   3419s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 22:59:45   3419s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 22:59:45   3419s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 22:59:45   3419s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 22:59:45   3419s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 22:59:45   3419s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 22:59:45   3419s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:45   3419s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 22:59:45   3419s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 22:59:45   3419s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 22:59:45   3419s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 22:59:45   3419s] Finished Early Global Route supply map. mem = 2599.2M
[05/06 23:00:13   3447s] Iteration  6: Total net bbox = 7.158e+05 (3.46e+05 3.70e+05)
[05/06 23:00:13   3447s]               Est.  stn bbox = 7.637e+05 (3.67e+05 3.97e+05)
[05/06 23:00:13   3447s]               cpu = 0:00:28.3 real = 0:00:28.0 mem = 2594.7M
[05/06 23:00:13   3447s] OPERPROF: Finished npPlace at level 1, CPU:28.370, REAL:28.329, MEM:2594.7M, EPOCH TIME: 1715050813.351581
[05/06 23:00:13   3447s] no activity file in design. spp won't run.
[05/06 23:00:13   3447s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:00:13   3447s] no activity file in design. spp won't run.
[05/06 23:00:13   3447s] OPERPROF: Starting npPlace at level 1, MEM:2578.7M, EPOCH TIME: 1715050813.702194
[05/06 23:00:48   3482s] Iteration  7: Total net bbox = 7.311e+05 (3.59e+05 3.73e+05)
[05/06 23:00:48   3482s]               Est.  stn bbox = 7.807e+05 (3.81e+05 4.00e+05)
[05/06 23:00:48   3482s]               cpu = 0:00:34.7 real = 0:00:35.0 mem = 2563.7M
[05/06 23:00:48   3482s] OPERPROF: Finished npPlace at level 1, CPU:34.730, REAL:34.683, MEM:2563.7M, EPOCH TIME: 1715050848.385035
[05/06 23:00:48   3482s] Legalizing MH Cells... 0 / 0 (level 5)
[05/06 23:00:48   3482s] No instances found in the vector
[05/06 23:00:48   3482s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2563.7M, DRC: 0)
[05/06 23:00:48   3482s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:00:48   3482s] no activity file in design. spp won't run.
[05/06 23:00:48   3482s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:00:48   3482s] no activity file in design. spp won't run.
[05/06 23:00:48   3483s] OPERPROF: Starting npPlace at level 1, MEM:2563.7M, EPOCH TIME: 1715050848.740855
[05/06 23:01:15   3509s] Iteration  8: Total net bbox = 7.326e+05 (3.61e+05 3.71e+05)
[05/06 23:01:15   3509s]               Est.  stn bbox = 7.826e+05 (3.84e+05 3.99e+05)
[05/06 23:01:15   3509s]               cpu = 0:00:26.3 real = 0:00:27.0 mem = 2557.7M
[05/06 23:01:15   3509s] OPERPROF: Finished npPlace at level 1, CPU:26.340, REAL:26.297, MEM:2557.7M, EPOCH TIME: 1715050875.037930
[05/06 23:01:15   3509s] Legalizing MH Cells... 0 / 0 (level 6)
[05/06 23:01:15   3509s] No instances found in the vector
[05/06 23:01:15   3509s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2557.7M, DRC: 0)
[05/06 23:01:15   3509s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:01:15   3509s] no activity file in design. spp won't run.
[05/06 23:01:15   3509s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:01:15   3509s] no activity file in design. spp won't run.
[05/06 23:01:15   3509s] OPERPROF: Starting npPlace at level 1, MEM:2557.7M, EPOCH TIME: 1715050875.397329
[05/06 23:01:46   3540s] Iteration  9: Total net bbox = 7.472e+05 (3.70e+05 3.78e+05)
[05/06 23:01:46   3540s]               Est.  stn bbox = 7.977e+05 (3.92e+05 4.05e+05)
[05/06 23:01:46   3540s]               cpu = 0:00:30.9 real = 0:00:31.0 mem = 2562.9M
[05/06 23:01:46   3540s] OPERPROF: Finished npPlace at level 1, CPU:30.920, REAL:30.880, MEM:2562.9M, EPOCH TIME: 1715050906.277107
[05/06 23:01:46   3540s] Legalizing MH Cells... 0 / 0 (level 7)
[05/06 23:01:46   3540s] No instances found in the vector
[05/06 23:01:46   3540s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2562.9M, DRC: 0)
[05/06 23:01:46   3540s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:01:46   3540s] no activity file in design. spp won't run.
[05/06 23:01:46   3540s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:01:46   3540s] no activity file in design. spp won't run.
[05/06 23:01:46   3540s] OPERPROF: Starting npPlace at level 1, MEM:2562.9M, EPOCH TIME: 1715050906.628212
[05/06 23:01:46   3541s] GP RA stats: MHOnly 0 nrInst 15155 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 23:02:01   3555s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2580.2M, EPOCH TIME: 1715050921.582637
[05/06 23:02:01   3555s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.001, MEM:2580.2M, EPOCH TIME: 1715050921.583256
[05/06 23:02:01   3555s] Iteration 10: Total net bbox = 7.357e+05 (3.56e+05 3.79e+05)
[05/06 23:02:01   3555s]               Est.  stn bbox = 7.847e+05 (3.78e+05 4.07e+05)
[05/06 23:02:01   3555s]               cpu = 0:00:15.0 real = 0:00:15.0 mem = 2580.2M
[05/06 23:02:01   3555s] OPERPROF: Finished npPlace at level 1, CPU:15.030, REAL:14.973, MEM:2580.2M, EPOCH TIME: 1715050921.600813
[05/06 23:02:01   3556s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 23:02:01   3556s] No instances found in the vector
[05/06 23:02:01   3556s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2564.2M, DRC: 0)
[05/06 23:02:01   3556s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:02:01   3556s] Move report: Timing Driven Placement moves 15155 insts, mean move: 19.99 um, max move: 245.84 um 
[05/06 23:02:01   3556s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/FE_RC_734_0): (598.00, 397.20) --> (586.14, 163.21)
[05/06 23:02:01   3556s] no activity file in design. spp won't run.
[05/06 23:02:01   3556s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2564.2M, EPOCH TIME: 1715050921.696036
[05/06 23:02:01   3556s] Saved padding area to DB
[05/06 23:02:01   3556s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2564.2M, EPOCH TIME: 1715050921.700993
[05/06 23:02:01   3556s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.010, MEM:2564.2M, EPOCH TIME: 1715050921.711295
[05/06 23:02:01   3556s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2564.2M, EPOCH TIME: 1715050921.720841
[05/06 23:02:01   3556s] *Info(CAP): clkGateAware moves 31 insts, mean move: 22.23 um, max move: 100.00 um
[05/06 23:02:01   3556s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate): (383.92, 84.00) --> (470.03, 97.89)
[05/06 23:02:01   3556s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.020, REAL:0.017, MEM:2564.2M, EPOCH TIME: 1715050921.737424
[05/06 23:02:01   3556s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:01   3556s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:01   3556s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2564.2M, EPOCH TIME: 1715050921.746443
[05/06 23:02:01   3556s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2564.2M, EPOCH TIME: 1715050921.746725
[05/06 23:02:01   3556s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.054, MEM:2564.2M, EPOCH TIME: 1715050921.750090
[05/06 23:02:01   3556s] 
[05/06 23:02:01   3556s] Finished Incremental Placement (cpu=0:02:22, real=0:02:21, mem=2564.2M)
[05/06 23:02:01   3556s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/06 23:02:01   3556s] Type 'man IMPSP-9025' for more detail.
[05/06 23:02:01   3556s] CongRepair sets shifter mode to gplace
[05/06 23:02:01   3556s] TDRefine: refinePlace mode is spiral
[05/06 23:02:01   3556s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2564.2M, EPOCH TIME: 1715050921.754237
[05/06 23:02:01   3556s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2564.2M, EPOCH TIME: 1715050921.754373
[05/06 23:02:01   3556s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2564.2M, EPOCH TIME: 1715050921.754483
[05/06 23:02:01   3556s] Processing tracks to init pin-track alignment.
[05/06 23:02:01   3556s] z: 2, totalTracks: 1
[05/06 23:02:01   3556s] z: 4, totalTracks: 1
[05/06 23:02:01   3556s] z: 6, totalTracks: 1
[05/06 23:02:01   3556s] z: 8, totalTracks: 1
[05/06 23:02:01   3556s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:02:01   3556s] All LLGs are deleted
[05/06 23:02:01   3556s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:01   3556s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:01   3556s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2564.2M, EPOCH TIME: 1715050921.782578
[05/06 23:02:01   3556s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2564.2M, EPOCH TIME: 1715050921.782848
[05/06 23:02:01   3556s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2564.2M, EPOCH TIME: 1715050921.793628
[05/06 23:02:01   3556s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:01   3556s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:01   3556s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2564.2M, EPOCH TIME: 1715050921.795909
[05/06 23:02:01   3556s] Max number of tech site patterns supported in site array is 256.
[05/06 23:02:01   3556s] Core basic site is IBM13SITE
[05/06 23:02:01   3556s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2564.2M, EPOCH TIME: 1715050921.828744
[05/06 23:02:01   3556s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 23:02:01   3556s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 23:02:01   3556s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.022, MEM:2564.2M, EPOCH TIME: 1715050921.850283
[05/06 23:02:01   3556s] Fast DP-INIT is on for default
[05/06 23:02:01   3556s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 23:02:01   3556s] Atter site array init, number of instance map data is 0.
[05/06 23:02:01   3556s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.070, MEM:2564.2M, EPOCH TIME: 1715050921.865720
[05/06 23:02:01   3556s] 
[05/06 23:02:01   3556s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:02:01   3556s] OPERPROF:         Starting CMU at level 5, MEM:2564.2M, EPOCH TIME: 1715050921.876086
[05/06 23:02:01   3556s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:2564.2M, EPOCH TIME: 1715050921.879969
[05/06 23:02:01   3556s] 
[05/06 23:02:01   3556s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 23:02:01   3556s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.094, MEM:2564.2M, EPOCH TIME: 1715050921.887529
[05/06 23:02:01   3556s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2564.2M, EPOCH TIME: 1715050921.887696
[05/06 23:02:01   3556s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2564.2M, EPOCH TIME: 1715050921.887907
[05/06 23:02:01   3556s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2564.2MB).
[05/06 23:02:01   3556s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.142, MEM:2564.2M, EPOCH TIME: 1715050921.896860
[05/06 23:02:01   3556s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.143, MEM:2564.2M, EPOCH TIME: 1715050921.896929
[05/06 23:02:01   3556s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.11
[05/06 23:02:01   3556s] OPERPROF:   Starting RefinePlace at level 2, MEM:2564.2M, EPOCH TIME: 1715050921.897002
[05/06 23:02:01   3556s] *** Starting refinePlace (0:59:16 mem=2564.2M) ***
[05/06 23:02:01   3556s] Total net bbox length = 7.463e+05 (3.636e+05 3.827e+05) (ext = 4.305e+04)
[05/06 23:02:01   3556s] 
[05/06 23:02:01   3556s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:02:01   3556s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:02:01   3556s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:02:01   3556s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:02:01   3556s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2564.2M, EPOCH TIME: 1715050921.972289
[05/06 23:02:01   3556s] Starting refinePlace ...
[05/06 23:02:01   3556s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:02:02   3556s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:02:02   3556s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2564.2M, EPOCH TIME: 1715050922.070140
[05/06 23:02:02   3556s] DDP initSite1 nrRow 150 nrJob 150
[05/06 23:02:02   3556s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2564.2M, EPOCH TIME: 1715050922.070284
[05/06 23:02:02   3556s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2564.2M, EPOCH TIME: 1715050922.070607
[05/06 23:02:02   3556s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2564.2M, EPOCH TIME: 1715050922.070667
[05/06 23:02:02   3556s] DDP markSite nrRow 150 nrJob 150
[05/06 23:02:02   3556s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.003, MEM:2564.2M, EPOCH TIME: 1715050922.073722
[05/06 23:02:02   3556s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.004, MEM:2564.2M, EPOCH TIME: 1715050922.073866
[05/06 23:02:02   3556s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 23:02:02   3556s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2564.2M, EPOCH TIME: 1715050922.108141
[05/06 23:02:02   3556s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2564.2M, EPOCH TIME: 1715050922.108288
[05/06 23:02:02   3556s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.008, MEM:2564.2M, EPOCH TIME: 1715050922.116532
[05/06 23:02:02   3556s] ** Cut row section cpu time 0:00:00.0.
[05/06 23:02:02   3556s]  ** Cut row section real time 0:00:00.0.
[05/06 23:02:02   3556s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.009, MEM:2564.2M, EPOCH TIME: 1715050922.116828
[05/06 23:02:02   3557s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 23:02:02   3557s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2564.2MB) @(0:59:16 - 0:59:17).
[05/06 23:02:02   3557s] Move report: preRPlace moves 15154 insts, mean move: 0.41 um, max move: 8.46 um 
[05/06 23:02:02   3557s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/U168): (679.94, 105.61) --> (681.20, 112.80)
[05/06 23:02:02   3557s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XOR2X1TS
[05/06 23:02:02   3557s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 23:02:02   3557s] Placement tweakage begins.
[05/06 23:02:02   3557s] wire length = 7.999e+05
[05/06 23:02:03   3558s] wire length = 7.797e+05
[05/06 23:02:03   3558s] Placement tweakage ends.
[05/06 23:02:03   3558s] Move report: tweak moves 2077 insts, mean move: 4.08 um, max move: 22.00 um 
[05/06 23:02:03   3558s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate): (690.00, 505.20) --> (668.00, 505.20)
[05/06 23:02:03   3558s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=2564.2MB) @(0:59:17 - 0:59:18).
[05/06 23:02:03   3558s] 
[05/06 23:02:03   3558s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:02:05   3559s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:02:05   3559s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:02:05   3559s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 23:02:05   3559s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:02.0)
[05/06 23:02:05   3559s] [CPU] RefinePlace/Commit (cpu=0:00:00.8, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.8, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:02:05   3559s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2532.2MB) @(0:59:18 - 0:59:20).
[05/06 23:02:05   3559s] Move report: Detail placement moves 15154 insts, mean move: 0.85 um, max move: 23.66 um 
[05/06 23:02:05   3559s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate): (690.33, 506.54) --> (668.00, 505.20)
[05/06 23:02:05   3559s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 2532.2MB
[05/06 23:02:05   3559s] Statistics of distance of Instance movement in refine placement:
[05/06 23:02:05   3559s]   maximum (X+Y) =        23.66 um
[05/06 23:02:05   3559s]   inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate) with max move: (690.326, 506.535) -> (668, 505.2)
[05/06 23:02:05   3559s]   mean    (X+Y) =         0.85 um
[05/06 23:02:05   3559s] Total instances flipped for legalization: 1
[05/06 23:02:05   3559s] Summary Report:
[05/06 23:02:05   3559s] Instances move: 15154 (out of 15155 movable)
[05/06 23:02:05   3559s] Instances flipped: 1
[05/06 23:02:05   3559s] Mean displacement: 0.85 um
[05/06 23:02:05   3559s] Max displacement: 23.66 um (Instance: u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate) (690.326, 506.535) -> (668, 505.2)
[05/06 23:02:05   3559s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X2TS
[05/06 23:02:05   3559s] Total instances moved : 15154
[05/06 23:02:05   3559s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.530, REAL:3.508, MEM:2532.2M, EPOCH TIME: 1715050925.480619
[05/06 23:02:05   3559s] Total net bbox length = 7.326e+05 (3.494e+05 3.832e+05) (ext = 4.291e+04)
[05/06 23:02:05   3559s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 2532.2MB
[05/06 23:02:05   3559s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=2532.2MB) @(0:59:16 - 0:59:20).
[05/06 23:02:05   3559s] *** Finished refinePlace (0:59:20 mem=2532.2M) ***
[05/06 23:02:05   3559s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.11
[05/06 23:02:05   3559s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.610, REAL:3.599, MEM:2532.2M, EPOCH TIME: 1715050925.496298
[05/06 23:02:05   3559s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2532.2M, EPOCH TIME: 1715050925.496361
[05/06 23:02:05   3559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15155).
[05/06 23:02:05   3559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:05   3559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:05   3559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:05   3559s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.083, MEM:2515.2M, EPOCH TIME: 1715050925.579350
[05/06 23:02:05   3559s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.830, REAL:3.825, MEM:2515.2M, EPOCH TIME: 1715050925.579531
[05/06 23:02:05   3559s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2515.2M, EPOCH TIME: 1715050925.580268
[05/06 23:02:05   3559s] Starting Early Global Route congestion estimation: mem = 2515.2M
[05/06 23:02:05   3559s] (I)      ==================== Layers =====================
[05/06 23:02:05   3559s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:02:05   3559s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 23:02:05   3559s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:02:05   3559s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 23:02:05   3559s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 23:02:05   3559s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 23:02:05   3559s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 23:02:05   3559s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 23:02:05   3559s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 23:02:05   3559s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 23:02:05   3559s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 23:02:05   3559s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:02:05   3559s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 23:02:05   3559s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 23:02:05   3559s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 23:02:05   3559s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:02:05   3559s] (I)      Started Import and model ( Curr Mem: 2515.16 MB )
[05/06 23:02:05   3559s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:02:05   3560s] (I)      == Non-default Options ==
[05/06 23:02:05   3560s] (I)      Maximum routing layer                              : 3
[05/06 23:02:05   3560s] (I)      Minimum routing layer                              : 1
[05/06 23:02:05   3560s] (I)      Number of threads                                  : 1
[05/06 23:02:05   3560s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 23:02:05   3560s] (I)      Method to set GCell size                           : row
[05/06 23:02:05   3560s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 23:02:05   3560s] (I)      Use row-based GCell size
[05/06 23:02:05   3560s] (I)      Use row-based GCell align
[05/06 23:02:05   3560s] (I)      layer 0 area = 89000
[05/06 23:02:05   3560s] (I)      layer 1 area = 120000
[05/06 23:02:05   3560s] (I)      layer 2 area = 120000
[05/06 23:02:05   3560s] (I)      GCell unit size   : 3600
[05/06 23:02:05   3560s] (I)      GCell multiplier  : 1
[05/06 23:02:05   3560s] (I)      GCell row height  : 3600
[05/06 23:02:05   3560s] (I)      Actual row height : 3600
[05/06 23:02:05   3560s] (I)      GCell align ref   : 8400 8400
[05/06 23:02:05   3560s] [NR-eGR] Track table information for default rule: 
[05/06 23:02:05   3560s] [NR-eGR] M1 has single uniform track structure
[05/06 23:02:05   3560s] [NR-eGR] M2 has single uniform track structure
[05/06 23:02:05   3560s] [NR-eGR] M3 has single uniform track structure
[05/06 23:02:05   3560s] [NR-eGR] MQ has single uniform track structure
[05/06 23:02:05   3560s] [NR-eGR] MG has single uniform track structure
[05/06 23:02:05   3560s] [NR-eGR] LY has single uniform track structure
[05/06 23:02:05   3560s] [NR-eGR] E1 has single uniform track structure
[05/06 23:02:05   3560s] [NR-eGR] MA has single uniform track structure
[05/06 23:02:05   3560s] (I)      ============== Default via ===============
[05/06 23:02:05   3560s] (I)      +---+------------------+-----------------+
[05/06 23:02:05   3560s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 23:02:05   3560s] (I)      +---+------------------+-----------------+
[05/06 23:02:05   3560s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/06 23:02:05   3560s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/06 23:02:05   3560s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/06 23:02:05   3560s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 23:02:05   3560s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 23:02:05   3560s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/06 23:02:05   3560s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 23:02:05   3560s] (I)      +---+------------------+-----------------+
[05/06 23:02:05   3560s] [NR-eGR] Read 95438 PG shapes
[05/06 23:02:05   3560s] [NR-eGR] Read 0 clock shapes
[05/06 23:02:05   3560s] [NR-eGR] Read 0 other shapes
[05/06 23:02:05   3560s] [NR-eGR] #Routing Blockages  : 0
[05/06 23:02:05   3560s] [NR-eGR] #Instance Blockages : 511305
[05/06 23:02:05   3560s] [NR-eGR] #PG Blockages       : 95438
[05/06 23:02:05   3560s] [NR-eGR] #Halo Blockages     : 0
[05/06 23:02:05   3560s] [NR-eGR] #Boundary Blockages : 0
[05/06 23:02:05   3560s] [NR-eGR] #Clock Blockages    : 0
[05/06 23:02:05   3560s] [NR-eGR] #Other Blockages    : 0
[05/06 23:02:05   3560s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 23:02:05   3560s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 23:02:05   3560s] [NR-eGR] Read 15618 nets ( ignored 0 )
[05/06 23:02:05   3560s] (I)      early_global_route_priority property id does not exist.
[05/06 23:02:05   3560s] (I)      Read Num Blocks=606743  Num Prerouted Wires=0  Num CS=0
[05/06 23:02:05   3560s] (I)      Layer 0 (H) : #blockages 530408 : #preroutes 0
[05/06 23:02:05   3560s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 23:02:05   3560s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 23:02:05   3560s] (I)      Number of ignored nets                =      0
[05/06 23:02:05   3560s] (I)      Number of connected nets              =      0
[05/06 23:02:05   3560s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 23:02:05   3560s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 23:02:05   3560s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 23:02:05   3560s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 23:02:05   3560s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 23:02:05   3560s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 23:02:05   3560s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 23:02:05   3560s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 23:02:05   3560s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 23:02:05   3560s] [NR-eGR] There are 90 clock nets ( 90 with NDR ).
[05/06 23:02:05   3560s] (I)      Ndr track 0 does not exist
[05/06 23:02:05   3560s] (I)      ---------------------Grid Graph Info--------------------
[05/06 23:02:05   3560s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 23:02:05   3560s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 23:02:05   3560s] (I)      Site width          :   400  (dbu)
[05/06 23:02:05   3560s] (I)      Row height          :  3600  (dbu)
[05/06 23:02:05   3560s] (I)      GCell row height    :  3600  (dbu)
[05/06 23:02:05   3560s] (I)      GCell width         :  3600  (dbu)
[05/06 23:02:05   3560s] (I)      GCell height        :  3600  (dbu)
[05/06 23:02:05   3560s] (I)      Grid                :   210   155     3
[05/06 23:02:05   3560s] (I)      Layer numbers       :     1     2     3
[05/06 23:02:05   3560s] (I)      Vertical capacity   :     0  3600     0
[05/06 23:02:05   3560s] (I)      Horizontal capacity :  3600     0  3600
[05/06 23:02:05   3560s] (I)      Default wire width  :   160   200   200
[05/06 23:02:05   3560s] (I)      Default wire space  :   160   200   200
[05/06 23:02:05   3560s] (I)      Default wire pitch  :   320   400   400
[05/06 23:02:05   3560s] (I)      Default pitch size  :   400   400   400
[05/06 23:02:05   3560s] (I)      First track coord   :   200   200   200
[05/06 23:02:05   3560s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/06 23:02:05   3560s] (I)      Total num of tracks :  1392  1887  1392
[05/06 23:02:05   3560s] (I)      Num of masks        :     1     1     1
[05/06 23:02:05   3560s] (I)      Num of trim masks   :     0     0     0
[05/06 23:02:05   3560s] (I)      --------------------------------------------------------
[05/06 23:02:05   3560s] 
[05/06 23:02:05   3560s] [NR-eGR] ============ Routing rule table ============
[05/06 23:02:05   3560s] [NR-eGR] Rule id: 0  Nets: 15618
[05/06 23:02:05   3560s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/06 23:02:05   3560s] (I)                    Layer    1    2    3 
[05/06 23:02:05   3560s] (I)                    Pitch  800  800  800 
[05/06 23:02:05   3560s] (I)             #Used tracks    2    2    2 
[05/06 23:02:05   3560s] (I)       #Fully used tracks    1    1    1 
[05/06 23:02:05   3560s] [NR-eGR] ========================================
[05/06 23:02:05   3560s] [NR-eGR] 
[05/06 23:02:05   3560s] (I)      =============== Blocked Tracks ===============
[05/06 23:02:05   3560s] (I)      +-------+---------+----------+---------------+
[05/06 23:02:05   3560s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 23:02:05   3560s] (I)      +-------+---------+----------+---------------+
[05/06 23:02:05   3560s] (I)      |     1 |  292320 |   242166 |        82.84% |
[05/06 23:02:05   3560s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 23:02:05   3560s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 23:02:05   3560s] (I)      +-------+---------+----------+---------------+
[05/06 23:02:05   3560s] (I)      Finished Import and model ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2554.29 MB )
[05/06 23:02:05   3560s] (I)      Reset routing kernel
[05/06 23:02:05   3560s] (I)      Started Global Routing ( Curr Mem: 2554.29 MB )
[05/06 23:02:05   3560s] (I)      totalPins=50203  totalGlobalPin=48312 (96.23%)
[05/06 23:02:05   3560s] (I)      total 2D Cap : 482486 = (288312 H, 194174 V)
[05/06 23:02:06   3560s] [NR-eGR] Layer group 1: route 15618 net(s) in layer range [1, 3]
[05/06 23:02:06   3560s] (I)      
[05/06 23:02:06   3560s] (I)      ============  Phase 1a Route ============
[05/06 23:02:06   3560s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 23:02:06   3560s] (I)      Usage: 211486 = (101271 H, 110215 V) = (35.13% H, 56.76% V) = (3.646e+05um H, 3.968e+05um V)
[05/06 23:02:06   3560s] (I)      
[05/06 23:02:06   3560s] (I)      ============  Phase 1b Route ============
[05/06 23:02:06   3560s] (I)      Usage: 212335 = (101711 H, 110624 V) = (35.28% H, 56.97% V) = (3.662e+05um H, 3.982e+05um V)
[05/06 23:02:06   3560s] (I)      Overflow of layer group 1: 48.42% H + 93.86% V. EstWL: 7.644060e+05um
[05/06 23:02:06   3560s] (I)      Congestion metric : 48.42%H 93.86%V, 142.28%HV
[05/06 23:02:06   3560s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 23:02:06   3560s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 48.42% H + 93.86% V. 
[05/06 23:02:06   3560s] (I)      
[05/06 23:02:06   3560s] (I)      ============  Phase 1c Route ============
[05/06 23:02:06   3560s] (I)      Level2 Grid: 42 x 31
[05/06 23:02:06   3560s] (I)      Usage: 212335 = (101711 H, 110624 V) = (35.28% H, 56.97% V) = (3.662e+05um H, 3.982e+05um V)
[05/06 23:02:06   3560s] (I)      
[05/06 23:02:06   3560s] (I)      ============  Phase 1d Route ============
[05/06 23:02:06   3560s] (I)      Usage: 212335 = (101711 H, 110624 V) = (35.28% H, 56.97% V) = (3.662e+05um H, 3.982e+05um V)
[05/06 23:02:06   3560s] (I)      
[05/06 23:02:06   3560s] (I)      ============  Phase 1e Route ============
[05/06 23:02:06   3560s] (I)      Usage: 212335 = (101711 H, 110624 V) = (35.28% H, 56.97% V) = (3.662e+05um H, 3.982e+05um V)
[05/06 23:02:06   3560s] [NR-eGR] Early Global Route overflow of layer group 1: 48.42% H + 93.86% V. EstWL: 7.644060e+05um
[05/06 23:02:06   3560s] (I)      
[05/06 23:02:06   3560s] (I)      ============  Phase 1l Route ============
[05/06 23:02:06   3560s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 23:02:06   3560s] (I)      Layer  1:      60295      1412       238      170235      121320    (58.39%) 
[05/06 23:02:06   3560s] (I)      Layer  2:     203429    234534     63408           0      291060    ( 0.00%) 
[05/06 23:02:06   3560s] (I)      Layer  3:     238572    194942     26610           0      291555    ( 0.00%) 
[05/06 23:02:06   3560s] (I)      Total:        502296    430888     90256      170235      703935    (19.47%) 
[05/06 23:02:06   3560s] (I)      
[05/06 23:02:06   3560s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 23:02:06   3560s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/06 23:02:06   3560s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/06 23:02:06   3560s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[05/06 23:02:06   3560s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 23:02:06   3560s] [NR-eGR]      M1 ( 1)       142( 1.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.05%) 
[05/06 23:02:06   3560s] [NR-eGR]      M2 ( 2)     14441(44.65%)      4205(13.00%)       295( 0.91%)        11( 0.03%)   (58.60%) 
[05/06 23:02:06   3560s] [NR-eGR]      M3 ( 3)      7530(23.24%)      1515( 4.68%)       125( 0.39%)        15( 0.05%)   (28.35%) 
[05/06 23:02:06   3560s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 23:02:06   3560s] [NR-eGR]        Total     22113(28.27%)      5720( 7.31%)       420( 0.54%)        26( 0.03%)   (36.16%) 
[05/06 23:02:06   3560s] [NR-eGR] 
[05/06 23:02:06   3560s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 2562.29 MB )
[05/06 23:02:06   3560s] (I)      total 2D Cap : 502505 = (301821 H, 200684 V)
[05/06 23:02:06   3560s] [NR-eGR] Overflow after Early Global Route 21.42% H + 58.22% V
[05/06 23:02:06   3560s] Early Global Route congestion estimation runtime: 0.93 seconds, mem = 2562.3M
[05/06 23:02:06   3560s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.930, REAL:0.930, MEM:2562.3M, EPOCH TIME: 1715050926.510766
[05/06 23:02:06   3560s] OPERPROF: Starting HotSpotCal at level 1, MEM:2562.3M, EPOCH TIME: 1715050926.510828
[05/06 23:02:06   3560s] [hotspot] +------------+---------------+---------------+
[05/06 23:02:06   3560s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 23:02:06   3560s] [hotspot] +------------+---------------+---------------+
[05/06 23:02:06   3560s] [hotspot] | normalized |       1822.11 |       1822.56 |
[05/06 23:02:06   3560s] [hotspot] +------------+---------------+---------------+
[05/06 23:02:06   3560s] Local HotSpot Analysis: normalized max congestion hotspot area = 1822.11, normalized total congestion hotspot area = 1822.56 (area is in unit of 4 std-cell row bins)
[05/06 23:02:06   3560s] [hotspot] max/total 1822.11/1822.56, big hotspot (>10) total 1822.11
[05/06 23:02:06   3560s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 23:02:06   3560s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:02:06   3560s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 23:02:06   3560s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:02:06   3560s] [hotspot] |  1  |     1.20     1.20   750.00   559.20 |     1822.56   |
[05/06 23:02:06   3560s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:02:06   3560s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2578.3M, EPOCH TIME: 1715050926.524907
[05/06 23:02:06   3560s] 
[05/06 23:02:06   3560s] === incrementalPlace Internal Loop 2 ===
[05/06 23:02:06   3560s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/06 23:02:06   3560s] OPERPROF: Starting IPInitSPData at level 1, MEM:2578.3M, EPOCH TIME: 1715050926.531705
[05/06 23:02:06   3560s] Processing tracks to init pin-track alignment.
[05/06 23:02:06   3560s] z: 2, totalTracks: 1
[05/06 23:02:06   3560s] z: 4, totalTracks: 1
[05/06 23:02:06   3560s] z: 6, totalTracks: 1
[05/06 23:02:06   3560s] z: 8, totalTracks: 1
[05/06 23:02:06   3560s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:02:06   3560s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2578.3M, EPOCH TIME: 1715050926.570744
[05/06 23:02:06   3560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:06   3560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:02:06   3561s] 
[05/06 23:02:06   3561s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:02:06   3561s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:2578.3M, EPOCH TIME: 1715050926.627430
[05/06 23:02:06   3561s] OPERPROF:   Starting post-place ADS at level 2, MEM:2578.3M, EPOCH TIME: 1715050926.627594
[05/06 23:02:06   3561s] ADSU 0.431 -> 0.431. site 276750.000 -> 276750.000. GS 28.800
[05/06 23:02:06   3561s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.110, REAL:0.104, MEM:2578.3M, EPOCH TIME: 1715050926.731363
[05/06 23:02:06   3561s] OPERPROF:   Starting spMPad at level 2, MEM:2539.3M, EPOCH TIME: 1715050926.734452
[05/06 23:02:06   3561s] OPERPROF:     Starting spContextMPad at level 3, MEM:2539.3M, EPOCH TIME: 1715050926.737494
[05/06 23:02:06   3561s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2539.3M, EPOCH TIME: 1715050926.737636
[05/06 23:02:06   3561s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.026, MEM:2539.3M, EPOCH TIME: 1715050926.760259
[05/06 23:02:06   3561s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2539.3M, EPOCH TIME: 1715050926.782328
[05/06 23:02:06   3561s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.010, REAL:0.006, MEM:2539.3M, EPOCH TIME: 1715050926.788322
[05/06 23:02:06   3561s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2539.3M, EPOCH TIME: 1715050926.793972
[05/06 23:02:06   3561s] no activity file in design. spp won't run.
[05/06 23:02:06   3561s] [spp] 0
[05/06 23:02:06   3561s] [adp] 0:1:1:3
[05/06 23:02:06   3561s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.023, MEM:2539.3M, EPOCH TIME: 1715050926.816594
[05/06 23:02:06   3561s] SP #FI/SF FL/PI 0/0 15155/0
[05/06 23:02:06   3561s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.290, REAL:0.294, MEM:2539.3M, EPOCH TIME: 1715050926.825324
[05/06 23:02:06   3561s] OPERPROF: Starting CDPad at level 1, MEM:2539.3M, EPOCH TIME: 1715050926.852117
[05/06 23:02:06   3561s] 3DP is on.
[05/06 23:02:06   3561s] 3DP (1, 3) DPT Adjust 1. 1.445, 1.430, delta 0.015. WS budget 1000.0000. useSoftMinPad 1, softMinPadScale 0
[05/06 23:02:07   3561s] CDPadU 0.900 -> 1.005. R=0.431, N=15155, GS=3.600
[05/06 23:02:07   3561s] OPERPROF: Finished CDPad at level 1, CPU:0.400, REAL:0.395, MEM:2539.3M, EPOCH TIME: 1715050927.247242
[05/06 23:02:07   3561s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:02:07   3561s] no activity file in design. spp won't run.
[05/06 23:02:07   3561s] 
[05/06 23:02:07   3561s] AB Est...
[05/06 23:02:07   3561s] OPERPROF: Starting npPlace at level 1, MEM:2546.4M, EPOCH TIME: 1715050927.422878
[05/06 23:02:07   3561s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.103, MEM:2562.0M, EPOCH TIME: 1715050927.526339
[05/06 23:02:07   3561s] Iteration  4: Skipped, with CDP Off
[05/06 23:02:07   3561s] 
[05/06 23:02:07   3561s] AB Est...
[05/06 23:02:07   3561s] OPERPROF: Starting npPlace at level 1, MEM:2562.0M, EPOCH TIME: 1715050927.596465
[05/06 23:02:07   3562s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.103, MEM:2562.0M, EPOCH TIME: 1715050927.699276
[05/06 23:02:07   3562s] Iteration  5: Skipped, with CDP Off
[05/06 23:02:07   3562s] 
[05/06 23:02:07   3562s] AB Est...
[05/06 23:02:07   3562s] OPERPROF: Starting npPlace at level 1, MEM:2562.0M, EPOCH TIME: 1715050927.769412
[05/06 23:02:07   3562s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.105, MEM:2562.0M, EPOCH TIME: 1715050927.874870
[05/06 23:02:07   3562s] Iteration  6: Skipped, with CDP Off
[05/06 23:02:07   3562s] 
[05/06 23:02:07   3562s] AB Est...
[05/06 23:02:07   3562s] OPERPROF: Starting npPlace at level 1, MEM:2562.0M, EPOCH TIME: 1715050927.945400
[05/06 23:02:08   3562s] AB param 100.0% (15155/15155).
[05/06 23:02:08   3562s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.100, MEM:2562.0M, EPOCH TIME: 1715050928.045280
[05/06 23:02:08   3562s] AB WA 1.00. HSB #SP 0
[05/06 23:02:08   3562s] AB Full.
[05/06 23:02:08   3562s] OPERPROF: Starting npPlace at level 1, MEM:2562.0M, EPOCH TIME: 1715050928.246946
[05/06 23:02:26   3580s] Iteration  7: Total net bbox = 7.338e+05 (3.57e+05 3.77e+05)
[05/06 23:02:26   3580s]               Est.  stn bbox = 7.832e+05 (3.79e+05 4.04e+05)
[05/06 23:02:26   3580s]               cpu = 0:00:17.9 real = 0:00:18.0 mem = 2594.5M
[05/06 23:02:26   3580s] OPERPROF: Finished npPlace at level 1, CPU:17.970, REAL:17.966, MEM:2594.5M, EPOCH TIME: 1715050946.213268
[05/06 23:02:26   3580s] Legalizing MH Cells... 0 / 0 (level 5)
[05/06 23:02:26   3580s] No instances found in the vector
[05/06 23:02:26   3580s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2578.5M, DRC: 0)
[05/06 23:02:26   3580s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:02:26   3580s] no activity file in design. spp won't run.
[05/06 23:02:26   3580s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:02:26   3580s] no activity file in design. spp won't run.
[05/06 23:02:26   3580s] OPERPROF: Starting npPlace at level 1, MEM:2578.5M, EPOCH TIME: 1715050946.570459
[05/06 23:03:02   3616s] Iteration  8: Total net bbox = 7.374e+05 (3.61e+05 3.77e+05)
[05/06 23:03:02   3616s]               Est.  stn bbox = 7.875e+05 (3.83e+05 4.04e+05)
[05/06 23:03:02   3616s]               cpu = 0:00:35.5 real = 0:00:36.0 mem = 2567.5M
[05/06 23:03:02   3616s] OPERPROF: Finished npPlace at level 1, CPU:35.580, REAL:35.496, MEM:2567.5M, EPOCH TIME: 1715050982.066226
[05/06 23:03:02   3616s] Legalizing MH Cells... 0 / 0 (level 6)
[05/06 23:03:02   3616s] No instances found in the vector
[05/06 23:03:02   3616s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2567.5M, DRC: 0)
[05/06 23:03:02   3616s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:03:02   3616s] no activity file in design. spp won't run.
[05/06 23:03:02   3616s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:03:02   3616s] no activity file in design. spp won't run.
[05/06 23:03:02   3616s] OPERPROF: Starting npPlace at level 1, MEM:2567.5M, EPOCH TIME: 1715050982.426190
[05/06 23:03:34   3649s] Iteration  9: Total net bbox = 7.510e+05 (3.69e+05 3.82e+05)
[05/06 23:03:34   3649s]               Est.  stn bbox = 8.016e+05 (3.91e+05 4.10e+05)
[05/06 23:03:34   3649s]               cpu = 0:00:32.2 real = 0:00:32.0 mem = 2568.5M
[05/06 23:03:34   3649s] OPERPROF: Finished npPlace at level 1, CPU:32.260, REAL:32.224, MEM:2568.5M, EPOCH TIME: 1715051014.649974
[05/06 23:03:34   3649s] Legalizing MH Cells... 0 / 0 (level 7)
[05/06 23:03:34   3649s] No instances found in the vector
[05/06 23:03:34   3649s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2568.5M, DRC: 0)
[05/06 23:03:34   3649s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:03:34   3649s] no activity file in design. spp won't run.
[05/06 23:03:34   3649s] NP #FI/FS/SF FL/PI: 0/0/0 15155/0
[05/06 23:03:34   3649s] no activity file in design. spp won't run.
[05/06 23:03:35   3649s] OPERPROF: Starting npPlace at level 1, MEM:2568.5M, EPOCH TIME: 1715051015.008736
[05/06 23:03:35   3649s] GP RA stats: MHOnly 0 nrInst 15155 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 23:03:51   3665s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2585.7M, EPOCH TIME: 1715051031.154182
[05/06 23:03:51   3665s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2585.7M, EPOCH TIME: 1715051031.154374
[05/06 23:03:51   3665s] Iteration 10: Total net bbox = 7.291e+05 (3.46e+05 3.83e+05)
[05/06 23:03:51   3665s]               Est.  stn bbox = 7.777e+05 (3.67e+05 4.11e+05)
[05/06 23:03:51   3665s]               cpu = 0:00:16.1 real = 0:00:16.0 mem = 2585.7M
[05/06 23:03:51   3665s] OPERPROF: Finished npPlace at level 1, CPU:16.170, REAL:16.163, MEM:2585.7M, EPOCH TIME: 1715051031.172194
[05/06 23:03:51   3665s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 23:03:51   3665s] No instances found in the vector
[05/06 23:03:51   3665s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2569.7M, DRC: 0)
[05/06 23:03:51   3665s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:03:51   3665s] Move report: Timing Driven Placement moves 15155 insts, mean move: 11.86 um, max move: 105.12 um 
[05/06 23:03:51   3665s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/FE_OFC6116_n16): (602.80, 253.20) --> (576.88, 174.00)
[05/06 23:03:51   3665s] no activity file in design. spp won't run.
[05/06 23:03:51   3665s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2569.7M, EPOCH TIME: 1715051031.271573
[05/06 23:03:51   3665s] Saved padding area to DB
[05/06 23:03:51   3665s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2569.7M, EPOCH TIME: 1715051031.276719
[05/06 23:03:51   3665s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:2569.7M, EPOCH TIME: 1715051031.286941
[05/06 23:03:51   3665s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2569.7M, EPOCH TIME: 1715051031.296432
[05/06 23:03:51   3665s] *Info(CAP): clkGateAware moves 31 insts, mean move: 22.50 um, max move: 100.00 um
[05/06 23:03:51   3665s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate): (394.76, 73.19) --> (481.29, 86.65)
[05/06 23:03:51   3665s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.020, REAL:0.017, MEM:2569.7M, EPOCH TIME: 1715051031.313439
[05/06 23:03:51   3665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:51   3665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:51   3665s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2569.7M, EPOCH TIME: 1715051031.322287
[05/06 23:03:51   3665s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2569.7M, EPOCH TIME: 1715051031.322576
[05/06 23:03:51   3665s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.054, MEM:2569.7M, EPOCH TIME: 1715051031.325991
[05/06 23:03:51   3665s] 
[05/06 23:03:51   3665s] Finished Incremental Placement (cpu=0:01:45, real=0:01:45, mem=2569.7M)
[05/06 23:03:51   3665s] CongRepair sets shifter mode to gplace
[05/06 23:03:51   3665s] TDRefine: refinePlace mode is spiral
[05/06 23:03:51   3665s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2569.7M, EPOCH TIME: 1715051031.326269
[05/06 23:03:51   3665s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2569.7M, EPOCH TIME: 1715051031.326321
[05/06 23:03:51   3665s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2569.7M, EPOCH TIME: 1715051031.326401
[05/06 23:03:51   3665s] Processing tracks to init pin-track alignment.
[05/06 23:03:51   3665s] z: 2, totalTracks: 1
[05/06 23:03:51   3665s] z: 4, totalTracks: 1
[05/06 23:03:51   3665s] z: 6, totalTracks: 1
[05/06 23:03:51   3665s] z: 8, totalTracks: 1
[05/06 23:03:51   3665s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:03:51   3665s] All LLGs are deleted
[05/06 23:03:51   3665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:51   3665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:51   3665s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2569.7M, EPOCH TIME: 1715051031.354327
[05/06 23:03:51   3665s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2569.7M, EPOCH TIME: 1715051031.354576
[05/06 23:03:51   3665s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2569.7M, EPOCH TIME: 1715051031.365842
[05/06 23:03:51   3665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:51   3665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:51   3665s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2569.7M, EPOCH TIME: 1715051031.368238
[05/06 23:03:51   3665s] Max number of tech site patterns supported in site array is 256.
[05/06 23:03:51   3665s] Core basic site is IBM13SITE
[05/06 23:03:51   3665s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2569.7M, EPOCH TIME: 1715051031.401457
[05/06 23:03:51   3665s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 23:03:51   3665s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 23:03:51   3665s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.030, REAL:0.022, MEM:2569.7M, EPOCH TIME: 1715051031.423296
[05/06 23:03:51   3665s] Fast DP-INIT is on for default
[05/06 23:03:51   3665s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 23:03:51   3665s] Atter site array init, number of instance map data is 0.
[05/06 23:03:51   3665s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.071, MEM:2569.7M, EPOCH TIME: 1715051031.439075
[05/06 23:03:51   3665s] 
[05/06 23:03:51   3665s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:03:51   3665s] OPERPROF:         Starting CMU at level 5, MEM:2569.7M, EPOCH TIME: 1715051031.449695
[05/06 23:03:51   3665s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.004, MEM:2569.7M, EPOCH TIME: 1715051031.453733
[05/06 23:03:51   3665s] 
[05/06 23:03:51   3665s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 23:03:51   3665s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.096, MEM:2569.7M, EPOCH TIME: 1715051031.461527
[05/06 23:03:51   3665s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2569.7M, EPOCH TIME: 1715051031.461679
[05/06 23:03:51   3665s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2569.7M, EPOCH TIME: 1715051031.461891
[05/06 23:03:51   3665s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2569.7MB).
[05/06 23:03:51   3665s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.145, MEM:2569.7M, EPOCH TIME: 1715051031.471110
[05/06 23:03:51   3665s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.145, MEM:2569.7M, EPOCH TIME: 1715051031.471166
[05/06 23:03:51   3665s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.12
[05/06 23:03:51   3665s] OPERPROF:   Starting RefinePlace at level 2, MEM:2569.7M, EPOCH TIME: 1715051031.471220
[05/06 23:03:51   3665s] *** Starting refinePlace (1:01:06 mem=2569.7M) ***
[05/06 23:03:51   3666s] Total net bbox length = 7.418e+05 (3.547e+05 3.871e+05) (ext = 4.340e+04)
[05/06 23:03:51   3666s] 
[05/06 23:03:51   3666s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:03:51   3666s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:03:51   3666s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:03:51   3666s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:03:51   3666s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2569.7M, EPOCH TIME: 1715051031.547972
[05/06 23:03:51   3666s] Starting refinePlace ...
[05/06 23:03:51   3666s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:03:51   3666s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:03:51   3666s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2569.7M, EPOCH TIME: 1715051031.648218
[05/06 23:03:51   3666s] DDP initSite1 nrRow 150 nrJob 150
[05/06 23:03:51   3666s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2569.7M, EPOCH TIME: 1715051031.648402
[05/06 23:03:51   3666s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.010, REAL:0.000, MEM:2569.7M, EPOCH TIME: 1715051031.648732
[05/06 23:03:51   3666s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2569.7M, EPOCH TIME: 1715051031.648796
[05/06 23:03:51   3666s] DDP markSite nrRow 150 nrJob 150
[05/06 23:03:51   3666s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.003, MEM:2569.7M, EPOCH TIME: 1715051031.651878
[05/06 23:03:51   3666s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.004, MEM:2569.7M, EPOCH TIME: 1715051031.652051
[05/06 23:03:51   3666s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 23:03:51   3666s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2569.7M, EPOCH TIME: 1715051031.686945
[05/06 23:03:51   3666s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2569.7M, EPOCH TIME: 1715051031.687099
[05/06 23:03:51   3666s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.008, MEM:2569.7M, EPOCH TIME: 1715051031.695385
[05/06 23:03:51   3666s] ** Cut row section cpu time 0:00:00.0.
[05/06 23:03:51   3666s]  ** Cut row section real time 0:00:00.0.
[05/06 23:03:51   3666s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.009, MEM:2569.7M, EPOCH TIME: 1715051031.695648
[05/06 23:03:52   3666s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 23:03:52   3666s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2569.7MB) @(1:01:06 - 1:01:07).
[05/06 23:03:52   3666s] Move report: preRPlace moves 15155 insts, mean move: 0.92 um, max move: 16.36 um 
[05/06 23:03:52   3666s] 	Max move on inst (u_ibex_core/cs_registers_i/mcycle_counter_i/FE_OFC511_rst_ni): (462.47, 15.63) --> (471.60, 8.40)
[05/06 23:03:52   3666s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 23:03:52   3666s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 23:03:52   3666s] Placement tweakage begins.
[05/06 23:03:52   3666s] wire length = 8.005e+05
[05/06 23:03:53   3667s] wire length = 7.788e+05
[05/06 23:03:53   3667s] Placement tweakage ends.
[05/06 23:03:53   3667s] Move report: tweak moves 2625 insts, mean move: 3.67 um, max move: 24.00 um 
[05/06 23:03:53   3667s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate): (682.00, 494.40) --> (658.00, 494.40)
[05/06 23:03:53   3667s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=2569.7MB) @(1:01:07 - 1:01:08).
[05/06 23:03:53   3667s] 
[05/06 23:03:53   3667s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:03:55   3669s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:03:55   3669s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:03:55   3669s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 23:03:55   3669s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:02.0)
[05/06 23:03:55   3669s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:03:55   3669s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2537.7MB) @(1:01:08 - 1:01:10).
[05/06 23:03:55   3669s] Move report: Detail placement moves 15155 insts, mean move: 1.29 um, max move: 27.01 um 
[05/06 23:03:55   3669s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate): (682.80, 492.19) --> (658.00, 494.40)
[05/06 23:03:55   3669s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 2537.7MB
[05/06 23:03:55   3669s] Statistics of distance of Instance movement in refine placement:
[05/06 23:03:55   3669s]   maximum (X+Y) =        27.01 um
[05/06 23:03:55   3669s]   inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate) with max move: (682.804, 492.19) -> (658, 494.4)
[05/06 23:03:55   3669s]   mean    (X+Y) =         1.29 um
[05/06 23:03:55   3669s] Summary Report:
[05/06 23:03:55   3669s] Instances move: 15155 (out of 15155 movable)
[05/06 23:03:55   3669s] Instances flipped: 0
[05/06 23:03:55   3669s] Mean displacement: 1.29 um
[05/06 23:03:55   3669s] Max displacement: 27.01 um (Instance: u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate) (682.804, 492.19) -> (658, 494.4)
[05/06 23:03:55   3669s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X2TS
[05/06 23:03:55   3669s] Total instances moved : 15155
[05/06 23:03:55   3669s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.540, REAL:3.535, MEM:2537.7M, EPOCH TIME: 1715051035.082974
[05/06 23:03:55   3669s] Total net bbox length = 7.335e+05 (3.435e+05 3.900e+05) (ext = 4.318e+04)
[05/06 23:03:55   3669s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 2537.7MB
[05/06 23:03:55   3669s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=2537.7MB) @(1:01:06 - 1:01:10).
[05/06 23:03:55   3669s] *** Finished refinePlace (1:01:10 mem=2537.7M) ***
[05/06 23:03:55   3669s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.12
[05/06 23:03:55   3669s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.630, REAL:3.628, MEM:2537.7M, EPOCH TIME: 1715051035.098990
[05/06 23:03:55   3669s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2537.7M, EPOCH TIME: 1715051035.099075
[05/06 23:03:55   3669s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15155).
[05/06 23:03:55   3669s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:55   3669s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:55   3669s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:55   3669s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.081, MEM:2525.7M, EPOCH TIME: 1715051035.180438
[05/06 23:03:55   3669s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.860, REAL:3.854, MEM:2525.7M, EPOCH TIME: 1715051035.180631
[05/06 23:03:55   3669s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2525.7M, EPOCH TIME: 1715051035.181386
[05/06 23:03:55   3669s] Starting Early Global Route congestion estimation: mem = 2525.7M
[05/06 23:03:55   3669s] (I)      ==================== Layers =====================
[05/06 23:03:55   3669s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:03:55   3669s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 23:03:55   3669s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:03:55   3669s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 23:03:55   3669s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 23:03:55   3669s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 23:03:55   3669s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 23:03:55   3669s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 23:03:55   3669s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 23:03:55   3669s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 23:03:55   3669s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 23:03:55   3669s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:03:55   3669s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 23:03:55   3669s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 23:03:55   3669s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 23:03:55   3669s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:03:55   3669s] (I)      Started Import and model ( Curr Mem: 2525.72 MB )
[05/06 23:03:55   3669s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:03:55   3669s] (I)      == Non-default Options ==
[05/06 23:03:55   3669s] (I)      Maximum routing layer                              : 3
[05/06 23:03:55   3669s] (I)      Minimum routing layer                              : 1
[05/06 23:03:55   3669s] (I)      Number of threads                                  : 1
[05/06 23:03:55   3669s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 23:03:55   3669s] (I)      Method to set GCell size                           : row
[05/06 23:03:55   3669s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 23:03:55   3669s] (I)      Use row-based GCell size
[05/06 23:03:55   3669s] (I)      Use row-based GCell align
[05/06 23:03:55   3669s] (I)      layer 0 area = 89000
[05/06 23:03:55   3669s] (I)      layer 1 area = 120000
[05/06 23:03:55   3669s] (I)      layer 2 area = 120000
[05/06 23:03:55   3669s] (I)      GCell unit size   : 3600
[05/06 23:03:55   3669s] (I)      GCell multiplier  : 1
[05/06 23:03:55   3669s] (I)      GCell row height  : 3600
[05/06 23:03:55   3669s] (I)      Actual row height : 3600
[05/06 23:03:55   3669s] (I)      GCell align ref   : 8400 8400
[05/06 23:03:55   3669s] [NR-eGR] Track table information for default rule: 
[05/06 23:03:55   3669s] [NR-eGR] M1 has single uniform track structure
[05/06 23:03:55   3669s] [NR-eGR] M2 has single uniform track structure
[05/06 23:03:55   3669s] [NR-eGR] M3 has single uniform track structure
[05/06 23:03:55   3669s] [NR-eGR] MQ has single uniform track structure
[05/06 23:03:55   3669s] [NR-eGR] MG has single uniform track structure
[05/06 23:03:55   3669s] [NR-eGR] LY has single uniform track structure
[05/06 23:03:55   3669s] [NR-eGR] E1 has single uniform track structure
[05/06 23:03:55   3669s] [NR-eGR] MA has single uniform track structure
[05/06 23:03:55   3669s] (I)      ============== Default via ===============
[05/06 23:03:55   3669s] (I)      +---+------------------+-----------------+
[05/06 23:03:55   3669s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 23:03:55   3669s] (I)      +---+------------------+-----------------+
[05/06 23:03:55   3669s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/06 23:03:55   3669s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/06 23:03:55   3669s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/06 23:03:55   3669s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 23:03:55   3669s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 23:03:55   3669s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/06 23:03:55   3669s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 23:03:55   3669s] (I)      +---+------------------+-----------------+
[05/06 23:03:55   3669s] [NR-eGR] Read 95438 PG shapes
[05/06 23:03:55   3669s] [NR-eGR] Read 0 clock shapes
[05/06 23:03:55   3669s] [NR-eGR] Read 0 other shapes
[05/06 23:03:55   3669s] [NR-eGR] #Routing Blockages  : 0
[05/06 23:03:55   3669s] [NR-eGR] #Instance Blockages : 511305
[05/06 23:03:55   3669s] [NR-eGR] #PG Blockages       : 95438
[05/06 23:03:55   3669s] [NR-eGR] #Halo Blockages     : 0
[05/06 23:03:55   3669s] [NR-eGR] #Boundary Blockages : 0
[05/06 23:03:55   3669s] [NR-eGR] #Clock Blockages    : 0
[05/06 23:03:55   3669s] [NR-eGR] #Other Blockages    : 0
[05/06 23:03:55   3669s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 23:03:55   3669s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 23:03:55   3669s] [NR-eGR] Read 15618 nets ( ignored 0 )
[05/06 23:03:55   3669s] (I)      early_global_route_priority property id does not exist.
[05/06 23:03:55   3669s] (I)      Read Num Blocks=606743  Num Prerouted Wires=0  Num CS=0
[05/06 23:03:55   3670s] (I)      Layer 0 (H) : #blockages 530408 : #preroutes 0
[05/06 23:03:55   3670s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 23:03:55   3670s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 23:03:55   3670s] (I)      Number of ignored nets                =      0
[05/06 23:03:55   3670s] (I)      Number of connected nets              =      0
[05/06 23:03:55   3670s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 23:03:55   3670s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 23:03:55   3670s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 23:03:55   3670s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 23:03:55   3670s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 23:03:55   3670s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 23:03:55   3670s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 23:03:55   3670s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 23:03:55   3670s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 23:03:55   3670s] [NR-eGR] There are 90 clock nets ( 90 with NDR ).
[05/06 23:03:55   3670s] (I)      Ndr track 0 does not exist
[05/06 23:03:55   3670s] (I)      ---------------------Grid Graph Info--------------------
[05/06 23:03:55   3670s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 23:03:55   3670s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 23:03:55   3670s] (I)      Site width          :   400  (dbu)
[05/06 23:03:55   3670s] (I)      Row height          :  3600  (dbu)
[05/06 23:03:55   3670s] (I)      GCell row height    :  3600  (dbu)
[05/06 23:03:55   3670s] (I)      GCell width         :  3600  (dbu)
[05/06 23:03:55   3670s] (I)      GCell height        :  3600  (dbu)
[05/06 23:03:55   3670s] (I)      Grid                :   210   155     3
[05/06 23:03:55   3670s] (I)      Layer numbers       :     1     2     3
[05/06 23:03:55   3670s] (I)      Vertical capacity   :     0  3600     0
[05/06 23:03:55   3670s] (I)      Horizontal capacity :  3600     0  3600
[05/06 23:03:55   3670s] (I)      Default wire width  :   160   200   200
[05/06 23:03:55   3670s] (I)      Default wire space  :   160   200   200
[05/06 23:03:55   3670s] (I)      Default wire pitch  :   320   400   400
[05/06 23:03:55   3670s] (I)      Default pitch size  :   400   400   400
[05/06 23:03:55   3670s] (I)      First track coord   :   200   200   200
[05/06 23:03:55   3670s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/06 23:03:55   3670s] (I)      Total num of tracks :  1392  1887  1392
[05/06 23:03:55   3670s] (I)      Num of masks        :     1     1     1
[05/06 23:03:55   3670s] (I)      Num of trim masks   :     0     0     0
[05/06 23:03:55   3670s] (I)      --------------------------------------------------------
[05/06 23:03:55   3670s] 
[05/06 23:03:55   3670s] [NR-eGR] ============ Routing rule table ============
[05/06 23:03:55   3670s] [NR-eGR] Rule id: 0  Nets: 15618
[05/06 23:03:55   3670s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/06 23:03:55   3670s] (I)                    Layer    1    2    3 
[05/06 23:03:55   3670s] (I)                    Pitch  800  800  800 
[05/06 23:03:55   3670s] (I)             #Used tracks    2    2    2 
[05/06 23:03:55   3670s] (I)       #Fully used tracks    1    1    1 
[05/06 23:03:55   3670s] [NR-eGR] ========================================
[05/06 23:03:55   3670s] [NR-eGR] 
[05/06 23:03:55   3670s] (I)      =============== Blocked Tracks ===============
[05/06 23:03:55   3670s] (I)      +-------+---------+----------+---------------+
[05/06 23:03:55   3670s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 23:03:55   3670s] (I)      +-------+---------+----------+---------------+
[05/06 23:03:55   3670s] (I)      |     1 |  292320 |   232346 |        79.48% |
[05/06 23:03:55   3670s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 23:03:55   3670s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 23:03:55   3670s] (I)      +-------+---------+----------+---------------+
[05/06 23:03:55   3670s] (I)      Finished Import and model ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2564.84 MB )
[05/06 23:03:55   3670s] (I)      Reset routing kernel
[05/06 23:03:55   3670s] (I)      Started Global Routing ( Curr Mem: 2564.84 MB )
[05/06 23:03:55   3670s] (I)      totalPins=50203  totalGlobalPin=47890 (95.39%)
[05/06 23:03:55   3670s] (I)      total 2D Cap : 492114 = (297940 H, 194174 V)
[05/06 23:03:55   3670s] [NR-eGR] Layer group 1: route 15618 net(s) in layer range [1, 3]
[05/06 23:03:55   3670s] (I)      
[05/06 23:03:55   3670s] (I)      ============  Phase 1a Route ============
[05/06 23:03:55   3670s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 23:03:55   3670s] (I)      Usage: 211431 = (99459 H, 111972 V) = (33.38% H, 57.67% V) = (3.581e+05um H, 4.031e+05um V)
[05/06 23:03:55   3670s] (I)      
[05/06 23:03:55   3670s] (I)      ============  Phase 1b Route ============
[05/06 23:03:55   3670s] (I)      Usage: 212292 = (99892 H, 112400 V) = (33.53% H, 57.89% V) = (3.596e+05um H, 4.046e+05um V)
[05/06 23:03:55   3670s] (I)      Overflow of layer group 1: 48.29% H + 99.41% V. EstWL: 7.642512e+05um
[05/06 23:03:55   3670s] (I)      Congestion metric : 48.29%H 99.41%V, 147.70%HV
[05/06 23:03:55   3670s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 23:03:55   3670s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 48.29% H + 99.41% V. 
[05/06 23:03:55   3670s] (I)      
[05/06 23:03:55   3670s] (I)      ============  Phase 1c Route ============
[05/06 23:03:55   3670s] (I)      Level2 Grid: 42 x 31
[05/06 23:03:55   3670s] (I)      Usage: 212292 = (99892 H, 112400 V) = (33.53% H, 57.89% V) = (3.596e+05um H, 4.046e+05um V)
[05/06 23:03:55   3670s] (I)      
[05/06 23:03:55   3670s] (I)      ============  Phase 1d Route ============
[05/06 23:03:55   3670s] (I)      Usage: 212292 = (99892 H, 112400 V) = (33.53% H, 57.89% V) = (3.596e+05um H, 4.046e+05um V)
[05/06 23:03:55   3670s] (I)      
[05/06 23:03:55   3670s] (I)      ============  Phase 1e Route ============
[05/06 23:03:55   3670s] (I)      Usage: 212292 = (99892 H, 112400 V) = (33.53% H, 57.89% V) = (3.596e+05um H, 4.046e+05um V)
[05/06 23:03:55   3670s] [NR-eGR] Early Global Route overflow of layer group 1: 48.29% H + 99.41% V. EstWL: 7.642512e+05um
[05/06 23:03:55   3670s] (I)      
[05/06 23:03:55   3670s] (I)      ============  Phase 1l Route ============
[05/06 23:03:56   3670s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 23:03:56   3670s] (I)      Layer  1:      69929      1448       221      160389      131166    (55.01%) 
[05/06 23:03:56   3670s] (I)      Layer  2:     203429    237685     67217           0      291060    ( 0.00%) 
[05/06 23:03:56   3670s] (I)      Layer  3:     238572    191380     26810           0      291555    ( 0.00%) 
[05/06 23:03:56   3670s] (I)      Total:        511930    430513     94248      160389      713781    (18.35%) 
[05/06 23:03:56   3670s] (I)      
[05/06 23:03:56   3670s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 23:03:56   3670s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/06 23:03:56   3670s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/06 23:03:56   3670s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-14)    OverCon
[05/06 23:03:56   3670s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 23:03:56   3670s] [NR-eGR]      M1 ( 1)       132( 0.91%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.91%) 
[05/06 23:03:56   3670s] [NR-eGR]      M2 ( 2)     14664(45.34%)      4511(13.95%)       379( 1.17%)        17( 0.05%)   (60.51%) 
[05/06 23:03:56   3670s] [NR-eGR]      M3 ( 3)      7148(22.06%)      1691( 5.22%)       131( 0.40%)         5( 0.02%)   (27.70%) 
[05/06 23:03:56   3670s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 23:03:56   3670s] [NR-eGR]        Total     21944(27.67%)      6202( 7.82%)       510( 0.64%)        22( 0.03%)   (36.16%) 
[05/06 23:03:56   3670s] [NR-eGR] 
[05/06 23:03:56   3670s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 2572.85 MB )
[05/06 23:03:56   3670s] (I)      total 2D Cap : 512171 = (311487 H, 200684 V)
[05/06 23:03:56   3670s] [NR-eGR] Overflow after Early Global Route 20.75% H + 60.12% V
[05/06 23:03:56   3670s] Early Global Route congestion estimation runtime: 0.93 seconds, mem = 2572.8M
[05/06 23:03:56   3670s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.930, REAL:0.929, MEM:2572.8M, EPOCH TIME: 1715051036.110171
[05/06 23:03:56   3670s] OPERPROF: Starting HotSpotCal at level 1, MEM:2572.8M, EPOCH TIME: 1715051036.110225
[05/06 23:03:56   3670s] [hotspot] +------------+---------------+---------------+
[05/06 23:03:56   3670s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 23:03:56   3670s] [hotspot] +------------+---------------+---------------+
[05/06 23:03:56   3670s] [hotspot] | normalized |       1823.00 |       1823.00 |
[05/06 23:03:56   3670s] [hotspot] +------------+---------------+---------------+
[05/06 23:03:56   3670s] Local HotSpot Analysis: normalized max congestion hotspot area = 1823.00, normalized total congestion hotspot area = 1823.00 (area is in unit of 4 std-cell row bins)
[05/06 23:03:56   3670s] [hotspot] max/total 1823.00/1823.00, big hotspot (>10) total 1823.00
[05/06 23:03:56   3670s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 23:03:56   3670s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:03:56   3670s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 23:03:56   3670s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:03:56   3670s] [hotspot] |  1  |     1.20     1.20   750.00   559.20 |     1823.00   |
[05/06 23:03:56   3670s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:03:56   3670s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2588.9M, EPOCH TIME: 1715051036.124393
[05/06 23:03:56   3670s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2588.9M, EPOCH TIME: 1715051036.124551
[05/06 23:03:56   3670s] Starting Early Global Route wiring: mem = 2588.9M
[05/06 23:03:56   3670s] (I)      ============= Track Assignment ============
[05/06 23:03:56   3670s] (I)      Started Track Assignment (1T) ( Curr Mem: 2588.85 MB )
[05/06 23:03:56   3670s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/06 23:03:56   3670s] (I)      Run Multi-thread track assignment
[05/06 23:03:56   3670s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2588.85 MB )
[05/06 23:03:56   3670s] (I)      Started Export ( Curr Mem: 2588.85 MB )
[05/06 23:03:56   3671s] [NR-eGR]             Length (um)   Vias 
[05/06 23:03:56   3671s] [NR-eGR] -------------------------------
[05/06 23:03:56   3671s] [NR-eGR]  M1  (1H)         44765  50125 
[05/06 23:03:56   3671s] [NR-eGR]  M2  (2V)        413660  36928 
[05/06 23:03:56   3671s] [NR-eGR]  M3  (3H)        341483      0 
[05/06 23:03:56   3671s] [NR-eGR]  MQ  (4V)             0      0 
[05/06 23:03:56   3671s] [NR-eGR]  MG  (5H)             0      0 
[05/06 23:03:56   3671s] [NR-eGR]  LY  (6V)             0      0 
[05/06 23:03:56   3671s] [NR-eGR]  E1  (7H)             0      0 
[05/06 23:03:56   3671s] [NR-eGR]  MA  (8V)             0      0 
[05/06 23:03:56   3671s] [NR-eGR] -------------------------------
[05/06 23:03:56   3671s] [NR-eGR]      Total       799908  87053 
[05/06 23:03:56   3671s] [NR-eGR] --------------------------------------------------------------------------
[05/06 23:03:56   3671s] [NR-eGR] Total half perimeter of net bounding box: 733531um
[05/06 23:03:56   3671s] [NR-eGR] Total length: 799908um, number of vias: 87053
[05/06 23:03:56   3671s] [NR-eGR] --------------------------------------------------------------------------
[05/06 23:03:56   3671s] [NR-eGR] Total eGR-routed clock nets wire length: 33490um, number of vias: 4726
[05/06 23:03:56   3671s] [NR-eGR] --------------------------------------------------------------------------
[05/06 23:03:56   3671s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 2588.85 MB )
[05/06 23:03:56   3671s] Early Global Route wiring runtime: 0.53 seconds, mem = 2588.9M
[05/06 23:03:56   3671s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.540, REAL:0.533, MEM:2588.9M, EPOCH TIME: 1715051036.657274
[05/06 23:03:56   3671s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 23:03:56   3671s] 0 delay mode for cte disabled.
[05/06 23:03:56   3671s] SKP cleared!
[05/06 23:03:56   3671s] 
[05/06 23:03:56   3671s] *** Finished incrementalPlace (cpu=0:04:18, real=0:04:18)***
[05/06 23:03:56   3671s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2588.9M, EPOCH TIME: 1715051036.697291
[05/06 23:03:56   3671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:56   3671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:56   3671s] All LLGs are deleted
[05/06 23:03:56   3671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:56   3671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:03:56   3671s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2588.9M, EPOCH TIME: 1715051036.697473
[05/06 23:03:56   3671s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2588.9M, EPOCH TIME: 1715051036.697542
[05/06 23:03:56   3671s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:2508.9M, EPOCH TIME: 1715051036.706970
[05/06 23:03:56   3671s] Start to check current routing status for nets...
[05/06 23:03:56   3671s] All nets are already routed correctly.
[05/06 23:03:56   3671s] End to check current routing status for nets (mem=2508.9M)
[05/06 23:03:56   3671s] Extraction called for design 'ibex_top' of instances=15155 and nets=17914 using extraction engine 'preRoute' .
[05/06 23:03:56   3671s] PreRoute RC Extraction called for design ibex_top.
[05/06 23:03:56   3671s] RC Extraction called in multi-corner(1) mode.
[05/06 23:03:56   3671s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 23:03:56   3671s] Type 'man IMPEXT-6197' for more detail.
[05/06 23:03:56   3671s] RCMode: PreRoute
[05/06 23:03:56   3671s]       RC Corner Indexes            0   
[05/06 23:03:56   3671s] Capacitance Scaling Factor   : 1.00000 
[05/06 23:03:56   3671s] Resistance Scaling Factor    : 1.00000 
[05/06 23:03:56   3671s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 23:03:56   3671s] Clock Res. Scaling Factor    : 1.00000 
[05/06 23:03:56   3671s] Shrink Factor                : 1.00000
[05/06 23:03:56   3671s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/06 23:03:56   3671s] 
[05/06 23:03:56   3671s] Trim Metal Layers:
[05/06 23:03:56   3671s] LayerId::1 widthSet size::1
[05/06 23:03:56   3671s] LayerId::2 widthSet size::1
[05/06 23:03:56   3671s] LayerId::3 widthSet size::1
[05/06 23:03:56   3671s] LayerId::4 widthSet size::1
[05/06 23:03:56   3671s] LayerId::5 widthSet size::1
[05/06 23:03:56   3671s] LayerId::6 widthSet size::1
[05/06 23:03:56   3671s] LayerId::7 widthSet size::1
[05/06 23:03:56   3671s] LayerId::8 widthSet size::1
[05/06 23:03:56   3671s] Updating RC grid for preRoute extraction ...
[05/06 23:03:56   3671s] eee: pegSigSF::1.070000
[05/06 23:03:56   3671s] Initializing multi-corner resistance tables ...
[05/06 23:03:56   3671s] eee: l::1 avDens::0.148906 usedTrk::4502.911483 availTrk::30240.000000 sigTrk::4502.911483
[05/06 23:03:56   3671s] eee: l::2 avDens::0.387931 usedTrk::11731.034291 availTrk::30240.000000 sigTrk::11731.034291
[05/06 23:03:56   3671s] eee: l::3 avDens::0.327772 usedTrk::9911.814339 availTrk::30240.000000 sigTrk::9911.814339
[05/06 23:03:56   3671s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 23:03:56   3671s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 23:03:56   3671s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 23:03:56   3671s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 23:03:56   3671s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 23:03:56   3671s] {RT typical_rc 0 3 3 0}
[05/06 23:03:56   3671s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 23:03:57   3671s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2508.852M)
[05/06 23:03:57   3672s] Compute RC Scale Done ...
[05/06 23:03:57   3672s] **optDesign ... cpu = 0:05:29, real = 0:05:29, mem = 1863.5M, totSessionCpu=1:01:12 **
[05/06 23:03:58   3672s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/06 23:03:58   3672s] #################################################################################
[05/06 23:03:58   3672s] # Design Stage: PostRoute
[05/06 23:03:58   3672s] # Design Name: ibex_top
[05/06 23:03:58   3672s] # Design Mode: 130nm
[05/06 23:03:58   3672s] # Analysis Mode: MMMC OCV 
[05/06 23:03:58   3672s] # Parasitics Mode: No SPEF/RCDB 
[05/06 23:03:58   3672s] # Signoff Settings: SI Off 
[05/06 23:03:58   3672s] #################################################################################
[05/06 23:03:58   3673s] Calculate early delays in OCV mode...
[05/06 23:03:58   3673s] Calculate late delays in OCV mode...
[05/06 23:03:58   3673s] Topological Sorting (REAL = 0:00:00.0, MEM = 2519.8M, InitMEM = 2519.8M)
[05/06 23:03:58   3673s] Start delay calculation (fullDC) (1 T). (MEM=2519.82)
[05/06 23:03:59   3673s] End AAE Lib Interpolated Model. (MEM=2527.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 23:04:02   3677s] Total number of fetched objects 17371
[05/06 23:04:02   3677s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/06 23:04:02   3677s] End delay calculation. (MEM=2551.62 CPU=0:00:03.4 REAL=0:00:03.0)
[05/06 23:04:02   3677s] End delay calculation (fullDC). (MEM=2551.62 CPU=0:00:04.1 REAL=0:00:04.0)
[05/06 23:04:02   3677s] *** CDM Built up (cpu=0:00:05.0  real=0:00:04.0  mem= 2551.6M) ***
[05/06 23:04:04   3678s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:04:25.7/0:04:25.4 (1.0), totSession cpu/real = 1:01:18.8/1:16:34.9 (0.8), mem = 2559.6M
[05/06 23:04:04   3678s] 
[05/06 23:04:04   3678s] =============================================================================================
[05/06 23:04:04   3678s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.16-s078_1
[05/06 23:04:04   3678s] =============================================================================================
[05/06 23:04:04   3678s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 23:04:04   3678s] ---------------------------------------------------------------------------------------------
[05/06 23:04:04   3678s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:04:04   3678s] [ ExtractRC              ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.1
[05/06 23:04:04   3678s] [ TimingUpdate           ]      4   0:00:02.1  (   0.8 % )     0:00:02.1 /  0:00:02.1    1.0
[05/06 23:04:04   3678s] [ FullDelayCalc          ]      1   0:00:04.9  (   1.9 % )     0:00:04.9 /  0:00:05.0    1.0
[05/06 23:04:04   3678s] [ MISC                   ]          0:04:18.1  (  97.3 % )     0:04:18.1 /  0:04:18.3    1.0
[05/06 23:04:04   3678s] ---------------------------------------------------------------------------------------------
[05/06 23:04:04   3678s]  IncrReplace #1 TOTAL               0:04:25.4  ( 100.0 % )     0:04:25.4 /  0:04:25.7    1.0
[05/06 23:04:04   3678s] ---------------------------------------------------------------------------------------------
[05/06 23:04:04   3678s] 
[05/06 23:04:04   3679s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:04   3679s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:04:04   3679s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:04   3679s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:04:04   3679s] Deleting Lib Analyzer.
[05/06 23:04:05   3679s] Begin: GigaOpt DRV Optimization
[05/06 23:04:05   3679s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[05/06 23:04:05   3679s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 1:01:19.6/1:16:35.7 (0.8), mem = 2575.6M
[05/06 23:04:05   3679s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 23:04:05   3679s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:05   3679s] Type 'man IMPECO-560' for more detail.
[05/06 23:04:05   3679s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 23:04:05   3679s] Type 'man IMPOPT-3115' for more detail.
[05/06 23:04:05   3679s] *Info: 10 ununiquified hinsts
[05/06 23:04:05   3679s] Info: 1 ideal net excluded from IPO operation.
[05/06 23:04:05   3679s] Info: 90 clock nets excluded from IPO operation.
[05/06 23:04:05   3679s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.19
[05/06 23:04:05   3679s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 23:04:05   3679s] ### Creating PhyDesignMc. totSessionCpu=1:01:20 mem=2575.6M
[05/06 23:04:05   3679s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 23:04:05   3679s] OPERPROF: Starting DPlace-Init at level 1, MEM:2575.6M, EPOCH TIME: 1715051045.108250
[05/06 23:04:05   3679s] Processing tracks to init pin-track alignment.
[05/06 23:04:05   3679s] z: 2, totalTracks: 1
[05/06 23:04:05   3679s] z: 4, totalTracks: 1
[05/06 23:04:05   3679s] z: 6, totalTracks: 1
[05/06 23:04:05   3679s] z: 8, totalTracks: 1
[05/06 23:04:05   3679s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:04:05   3679s] All LLGs are deleted
[05/06 23:04:05   3679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:05   3679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:05   3679s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2575.6M, EPOCH TIME: 1715051045.138234
[05/06 23:04:05   3679s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2575.6M, EPOCH TIME: 1715051045.138474
[05/06 23:04:05   3679s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2575.6M, EPOCH TIME: 1715051045.149111
[05/06 23:04:05   3679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:05   3679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:05   3679s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2575.6M, EPOCH TIME: 1715051045.151715
[05/06 23:04:05   3679s] Max number of tech site patterns supported in site array is 256.
[05/06 23:04:05   3679s] Core basic site is IBM13SITE
[05/06 23:04:05   3679s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2575.6M, EPOCH TIME: 1715051045.185238
[05/06 23:04:05   3679s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 23:04:05   3679s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 23:04:05   3679s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.023, MEM:2575.6M, EPOCH TIME: 1715051045.207793
[05/06 23:04:05   3679s] Fast DP-INIT is on for default
[05/06 23:04:05   3679s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 23:04:05   3679s] Atter site array init, number of instance map data is 0.
[05/06 23:04:05   3679s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.072, MEM:2575.6M, EPOCH TIME: 1715051045.223567
[05/06 23:04:05   3679s] 
[05/06 23:04:05   3679s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:05   3679s] OPERPROF:     Starting CMU at level 3, MEM:2575.6M, EPOCH TIME: 1715051045.233994
[05/06 23:04:05   3679s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2575.6M, EPOCH TIME: 1715051045.237853
[05/06 23:04:05   3679s] 
[05/06 23:04:05   3679s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 23:04:05   3679s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:2575.6M, EPOCH TIME: 1715051045.245554
[05/06 23:04:05   3679s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2575.6M, EPOCH TIME: 1715051045.245704
[05/06 23:04:05   3679s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2575.6M, EPOCH TIME: 1715051045.245922
[05/06 23:04:05   3679s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2575.6MB).
[05/06 23:04:05   3679s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.147, MEM:2575.6M, EPOCH TIME: 1715051045.254925
[05/06 23:04:05   3680s] TotalInstCnt at PhyDesignMc Initialization: 15155
[05/06 23:04:05   3680s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:20 mem=2575.6M
[05/06 23:04:05   3680s] ### Creating RouteCongInterface, started
[05/06 23:04:05   3680s] 
[05/06 23:04:05   3680s] Creating Lib Analyzer ...
[05/06 23:04:05   3680s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 23:04:05   3680s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 23:04:05   3680s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 23:04:05   3680s] 
[05/06 23:04:05   3680s] {RT typical_rc 0 3 3 0}
[05/06 23:04:06   3680s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:21 mem=2575.6M
[05/06 23:04:06   3681s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:21 mem=2575.6M
[05/06 23:04:06   3681s] Creating Lib Analyzer, finished. 
[05/06 23:04:06   3681s] 
[05/06 23:04:06   3681s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/06 23:04:06   3681s] 
[05/06 23:04:06   3681s] #optDebug: {0, 1.000}
[05/06 23:04:06   3681s] ### Creating RouteCongInterface, finished
[05/06 23:04:06   3681s] ### Creating LA Mngr. totSessionCpu=1:01:21 mem=2575.6M
[05/06 23:04:06   3681s] ### Creating LA Mngr, finished. totSessionCpu=1:01:21 mem=2575.6M
[05/06 23:04:07   3681s] [GPS-DRV] Optimizer parameters ============================= 
[05/06 23:04:07   3681s] [GPS-DRV] maxDensity (design): 0.95
[05/06 23:04:07   3681s] [GPS-DRV] maxLocalDensity: 1.2
[05/06 23:04:07   3681s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/06 23:04:07   3681s] [GPS-DRV] All active and enabled setup views
[05/06 23:04:07   3681s] [GPS-DRV]     typical
[05/06 23:04:07   3681s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 23:04:07   3681s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 23:04:07   3681s] [GPS-DRV] maxFanoutLoad on
[05/06 23:04:07   3681s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/06 23:04:07   3681s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/06 23:04:07   3681s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/06 23:04:07   3681s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2594.7M, EPOCH TIME: 1715051047.321884
[05/06 23:04:07   3681s] Found 0 hard placement blockage before merging.
[05/06 23:04:07   3681s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2594.7M, EPOCH TIME: 1715051047.323507
[05/06 23:04:07   3682s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:04:07   3682s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/06 23:04:07   3682s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:04:07   3682s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/06 23:04:07   3682s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:04:07   3682s] Info: violation cost 61.593212 (cap = 44.257069, tran = 17.336151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 23:04:07   3682s] |    42|   109|    -1.11|    48|    48|    -0.02|     0|     0|     0|     0|    -0.58|  -159.20|       0|       0|       0| 43.08%|          |         |
[05/06 23:04:08   3683s] Info: violation cost 0.100800 (cap = 0.100800, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 23:04:08   3683s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -0.53|   -77.30|      70|       2|      19| 43.22%| 0:00:01.0|  2637.8M|
[05/06 23:04:09   3683s] Info: violation cost 0.016278 (cap = 0.016278, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 23:04:09   3683s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.53|   -77.30|       1|       0|       0| 43.22%| 0:00:01.0|  2637.8M|
[05/06 23:04:09   3683s] Info: violation cost 0.016278 (cap = 0.016278, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 23:04:09   3683s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.53|   -77.30|       0|       0|       0| 43.22%| 0:00:00.0|  2637.8M|
[05/06 23:04:09   3683s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s] ###############################################################################
[05/06 23:04:09   3683s] #
[05/06 23:04:09   3683s] #  Large fanout net report:  
[05/06 23:04:09   3683s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/06 23:04:09   3683s] #     - current density: 43.22
[05/06 23:04:09   3683s] #
[05/06 23:04:09   3683s] #  List of high fanout nets:
[05/06 23:04:09   3683s] #
[05/06 23:04:09   3683s] ###############################################################################
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s] =======================================================================
[05/06 23:04:09   3683s]                 Reasons for remaining drv violations
[05/06 23:04:09   3683s] =======================================================================
[05/06 23:04:09   3683s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s] MultiBuffering failure reasons
[05/06 23:04:09   3683s] ------------------------------------------------
[05/06 23:04:09   3683s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2637.8M) ***
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2637.8M, EPOCH TIME: 1715051049.098725
[05/06 23:04:09   3683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15228).
[05/06 23:04:09   3683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:09   3683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:09   3683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:09   3683s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2634.8M, EPOCH TIME: 1715051049.176643
[05/06 23:04:09   3683s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2634.8M, EPOCH TIME: 1715051049.183307
[05/06 23:04:09   3683s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2634.8M, EPOCH TIME: 1715051049.183515
[05/06 23:04:09   3683s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2634.8M, EPOCH TIME: 1715051049.222498
[05/06 23:04:09   3683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:09   3683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:09   3683s] OPERPROF:       Starting CMU at level 4, MEM:2634.8M, EPOCH TIME: 1715051049.274847
[05/06 23:04:09   3683s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.004, MEM:2634.8M, EPOCH TIME: 1715051049.279118
[05/06 23:04:09   3683s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.065, MEM:2634.8M, EPOCH TIME: 1715051049.287023
[05/06 23:04:09   3683s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2634.8M, EPOCH TIME: 1715051049.287195
[05/06 23:04:09   3683s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2634.8M, EPOCH TIME: 1715051049.287429
[05/06 23:04:09   3683s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2634.8M, EPOCH TIME: 1715051049.296499
[05/06 23:04:09   3683s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.002, MEM:2634.8M, EPOCH TIME: 1715051049.298324
[05/06 23:04:09   3683s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.115, MEM:2634.8M, EPOCH TIME: 1715051049.298512
[05/06 23:04:09   3683s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.115, MEM:2634.8M, EPOCH TIME: 1715051049.298586
[05/06 23:04:09   3683s] TDRefine: refinePlace mode is spiral
[05/06 23:04:09   3683s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.13
[05/06 23:04:09   3683s] OPERPROF: Starting RefinePlace at level 1, MEM:2634.8M, EPOCH TIME: 1715051049.298688
[05/06 23:04:09   3683s] *** Starting refinePlace (1:01:24 mem=2634.8M) ***
[05/06 23:04:09   3683s] Total net bbox length = 7.337e+05 (3.436e+05 3.901e+05) (ext = 4.139e+04)
[05/06 23:04:09   3683s] 
[05/06 23:04:09   3683s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:09   3683s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:04:09   3683s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:09   3683s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:09   3683s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2634.8M, EPOCH TIME: 1715051049.366550
[05/06 23:04:09   3683s] Starting refinePlace ...
[05/06 23:04:09   3683s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:09   3683s] One DDP V2 for no tweak run.
[05/06 23:04:09   3683s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:09   3684s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2634.8M, EPOCH TIME: 1715051049.469109
[05/06 23:04:09   3684s] DDP initSite1 nrRow 150 nrJob 150
[05/06 23:04:09   3684s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2634.8M, EPOCH TIME: 1715051049.469265
[05/06 23:04:09   3684s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2634.8M, EPOCH TIME: 1715051049.469589
[05/06 23:04:09   3684s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2634.8M, EPOCH TIME: 1715051049.469644
[05/06 23:04:09   3684s] DDP markSite nrRow 150 nrJob 150
[05/06 23:04:09   3684s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.003, MEM:2634.8M, EPOCH TIME: 1715051049.472735
[05/06 23:04:09   3684s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.004, MEM:2634.8M, EPOCH TIME: 1715051049.472889
[05/06 23:04:09   3684s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 23:04:09   3684s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2636.9M, EPOCH TIME: 1715051049.510805
[05/06 23:04:09   3684s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2636.9M, EPOCH TIME: 1715051049.510955
[05/06 23:04:09   3684s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.008, MEM:2636.9M, EPOCH TIME: 1715051049.519166
[05/06 23:04:09   3684s] ** Cut row section cpu time 0:00:00.0.
[05/06 23:04:09   3684s]  ** Cut row section real time 0:00:00.0.
[05/06 23:04:09   3684s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.009, MEM:2636.9M, EPOCH TIME: 1715051049.519425
[05/06 23:04:10   3684s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 23:04:10   3684s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2636.9MB) @(1:01:24 - 1:01:25).
[05/06 23:04:10   3684s] Move report: preRPlace moves 152 insts, mean move: 1.22 um, max move: 7.20 um 
[05/06 23:04:10   3684s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6612_instr_rdata_i_10): (95.20, 544.80) --> (98.80, 541.20)
[05/06 23:04:10   3684s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 23:04:10   3684s] wireLenOptFixPriorityInst 0 inst fixed
[05/06 23:04:10   3684s] 
[05/06 23:04:10   3684s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:04:11   3686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:04:11   3686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:04:11   3686s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 23:04:11   3686s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[05/06 23:04:11   3686s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:04:11   3686s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=2620.9MB) @(1:01:25 - 1:01:26).
[05/06 23:04:11   3686s] Move report: Detail placement moves 152 insts, mean move: 1.22 um, max move: 7.20 um 
[05/06 23:04:11   3686s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6612_instr_rdata_i_10): (95.20, 544.80) --> (98.80, 541.20)
[05/06 23:04:11   3686s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2620.9MB
[05/06 23:04:11   3686s] Statistics of distance of Instance movement in refine placement:
[05/06 23:04:11   3686s]   maximum (X+Y) =         7.20 um
[05/06 23:04:11   3686s]   inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6612_instr_rdata_i_10) with max move: (95.2, 544.8) -> (98.8, 541.2)
[05/06 23:04:11   3686s]   mean    (X+Y) =         1.22 um
[05/06 23:04:11   3686s] Summary Report:
[05/06 23:04:11   3686s] Instances move: 152 (out of 15228 movable)
[05/06 23:04:11   3686s] Instances flipped: 0
[05/06 23:04:11   3686s] Mean displacement: 1.22 um
[05/06 23:04:11   3686s] Max displacement: 7.20 um (Instance: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/FE_OFC6612_instr_rdata_i_10) (95.2, 544.8) -> (98.8, 541.2)
[05/06 23:04:11   3686s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/06 23:04:11   3686s] Total instances moved : 152
[05/06 23:04:11   3686s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.460, REAL:2.454, MEM:2620.9M, EPOCH TIME: 1715051051.820174
[05/06 23:04:11   3686s] Total net bbox length = 7.338e+05 (3.437e+05 3.901e+05) (ext = 4.141e+04)
[05/06 23:04:11   3686s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2620.9MB
[05/06 23:04:11   3686s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2620.9MB) @(1:01:24 - 1:01:26).
[05/06 23:04:11   3686s] *** Finished refinePlace (1:01:26 mem=2620.9M) ***
[05/06 23:04:11   3686s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.13
[05/06 23:04:11   3686s] OPERPROF: Finished RefinePlace at level 1, CPU:2.530, REAL:2.537, MEM:2620.9M, EPOCH TIME: 1715051051.835871
[05/06 23:04:11   3686s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2620.9M, EPOCH TIME: 1715051051.927863
[05/06 23:04:11   3686s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15228).
[05/06 23:04:11   3686s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:11   3686s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:11   3686s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3686s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:2618.9M, EPOCH TIME: 1715051052.003778
[05/06 23:04:12   3686s] *** maximum move = 7.20 um ***
[05/06 23:04:12   3686s] *** Finished re-routing un-routed nets (2618.9M) ***
[05/06 23:04:12   3686s] OPERPROF: Starting DPlace-Init at level 1, MEM:2618.9M, EPOCH TIME: 1715051052.159869
[05/06 23:04:12   3686s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2618.9M, EPOCH TIME: 1715051052.197827
[05/06 23:04:12   3686s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3686s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3686s] 
[05/06 23:04:12   3686s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:12   3686s] OPERPROF:     Starting CMU at level 3, MEM:2618.9M, EPOCH TIME: 1715051052.249509
[05/06 23:04:12   3686s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2618.9M, EPOCH TIME: 1715051052.253540
[05/06 23:04:12   3686s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2618.9M, EPOCH TIME: 1715051052.261206
[05/06 23:04:12   3686s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2618.9M, EPOCH TIME: 1715051052.261369
[05/06 23:04:12   3686s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2634.9M, EPOCH TIME: 1715051052.261964
[05/06 23:04:12   3686s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2634.9M, EPOCH TIME: 1715051052.270955
[05/06 23:04:12   3686s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.002, MEM:2634.9M, EPOCH TIME: 1715051052.272662
[05/06 23:04:12   3686s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.113, MEM:2634.9M, EPOCH TIME: 1715051052.272844
[05/06 23:04:12   3687s] 
[05/06 23:04:12   3687s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2634.9M) ***
[05/06 23:04:12   3687s] Deleting 0 temporary hard placement blockage(s).
[05/06 23:04:12   3687s] Total-nets :: 15691, Stn-nets :: 29, ratio :: 0.184819 %, Total-len 799926, Stn-len 986
[05/06 23:04:12   3687s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2615.8M, EPOCH TIME: 1715051052.641316
[05/06 23:04:12   3687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3687s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:2553.8M, EPOCH TIME: 1715051052.709457
[05/06 23:04:12   3687s] TotalInstCnt at PhyDesignMc Destruction: 15228
[05/06 23:04:12   3687s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.19
[05/06 23:04:12   3687s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 1:01:27.3/1:16:43.4 (0.8), mem = 2553.8M
[05/06 23:04:12   3687s] 
[05/06 23:04:12   3687s] =============================================================================================
[05/06 23:04:12   3687s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.16-s078_1
[05/06 23:04:12   3687s] =============================================================================================
[05/06 23:04:12   3687s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 23:04:12   3687s] ---------------------------------------------------------------------------------------------
[05/06 23:04:12   3687s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:04:12   3687s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  13.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 23:04:12   3687s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:04:12   3687s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:04:12   3687s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:04:12   3687s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 23:04:12   3687s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:04:12   3687s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:01.5    1.0
[05/06 23:04:12   3687s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[05/06 23:04:12   3687s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:04:12   3687s] [ OptEval                ]      4   0:00:00.6  (   8.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/06 23:04:12   3687s] [ OptCommit              ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/06 23:04:12   3687s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.1
[05/06 23:04:12   3687s] [ IncrDelayCalc          ]     14   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:04:12   3687s] [ DrvFindVioNets         ]      4   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 23:04:12   3687s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 23:04:12   3687s] [ RefinePlace            ]      1   0:00:03.2  (  42.2 % )     0:00:03.4 /  0:00:03.4    1.0
[05/06 23:04:12   3687s] [ TimingUpdate           ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:04:12   3687s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:04:12   3687s] [ MISC                   ]          0:00:01.0  (  12.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 23:04:12   3687s] ---------------------------------------------------------------------------------------------
[05/06 23:04:12   3687s]  DrvOpt #1 TOTAL                    0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:07.7    1.0
[05/06 23:04:12   3687s] ---------------------------------------------------------------------------------------------
[05/06 23:04:12   3687s] 
[05/06 23:04:12   3687s] End: GigaOpt DRV Optimization
[05/06 23:04:12   3687s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/06 23:04:12   3687s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2553.8M, EPOCH TIME: 1715051052.754785
[05/06 23:04:12   3687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3687s] 
[05/06 23:04:12   3687s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:12   3687s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:2553.8M, EPOCH TIME: 1715051052.816110
[05/06 23:04:12   3687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:12   3687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:13   3687s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:13   3687s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:04:13   3688s] 
------------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=2553.8M)
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.527  | -0.447  |  0.504  | -0.527  |
|           TNS (ns):| -76.923 | -76.553 |  0.000  | -1.293  |
|    Violating Paths:|   442   |   440   |    0    |    6    |
|          All Paths:|  4088   |  1994   |   89    |  3687   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     70 (70)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 23:04:13   3688s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2602.0M, EPOCH TIME: 1715051053.598179
[05/06 23:04:13   3688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:13   3688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:13   3688s] 
[05/06 23:04:13   3688s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:13   3688s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2602.0M, EPOCH TIME: 1715051053.658598
[05/06 23:04:13   3688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:13   3688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:13   3688s] Density: 43.223%
Routing Overflow: 20.75% H and 60.12% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:45, real = 0:05:45, mem = 1909.8M, totSessionCpu=1:01:28 **
[05/06 23:04:13   3688s] *** Timing NOT met, worst failing slack is -0.527
[05/06 23:04:13   3688s] *** Check timing (0:00:00.0)
[05/06 23:04:13   3688s] Deleting Lib Analyzer.
[05/06 23:04:13   3688s] Begin: GigaOpt Optimization in WNS mode
[05/06 23:04:13   3688s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/06 23:04:13   3688s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 23:04:13   3688s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:13   3688s] Type 'man IMPECO-560' for more detail.
[05/06 23:04:13   3688s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 23:04:13   3688s] Type 'man IMPOPT-3115' for more detail.
[05/06 23:04:13   3688s] *Info: 10 ununiquified hinsts
[05/06 23:04:13   3688s] Info: 1 ideal net excluded from IPO operation.
[05/06 23:04:13   3688s] Info: 90 clock nets excluded from IPO operation.
[05/06 23:04:13   3688s] *** WnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 1:01:28.4/1:16:44.5 (0.8), mem = 2554.0M
[05/06 23:04:13   3688s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.20
[05/06 23:04:13   3688s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 23:04:13   3688s] ### Creating PhyDesignMc. totSessionCpu=1:01:28 mem=2554.0M
[05/06 23:04:13   3688s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 23:04:13   3688s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.0M, EPOCH TIME: 1715051053.848279
[05/06 23:04:13   3688s] Processing tracks to init pin-track alignment.
[05/06 23:04:13   3688s] z: 2, totalTracks: 1
[05/06 23:04:13   3688s] z: 4, totalTracks: 1
[05/06 23:04:13   3688s] z: 6, totalTracks: 1
[05/06 23:04:13   3688s] z: 8, totalTracks: 1
[05/06 23:04:13   3688s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:04:13   3688s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.0M, EPOCH TIME: 1715051053.888793
[05/06 23:04:13   3688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:13   3688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:13   3688s] 
[05/06 23:04:13   3688s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:13   3688s] OPERPROF:     Starting CMU at level 3, MEM:2554.0M, EPOCH TIME: 1715051053.940601
[05/06 23:04:13   3688s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2554.0M, EPOCH TIME: 1715051053.944580
[05/06 23:04:13   3688s] 
[05/06 23:04:13   3688s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 23:04:13   3688s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2554.0M, EPOCH TIME: 1715051053.952289
[05/06 23:04:13   3688s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.0M, EPOCH TIME: 1715051053.952443
[05/06 23:04:13   3688s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.0M, EPOCH TIME: 1715051053.952674
[05/06 23:04:13   3688s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2554.0MB).
[05/06 23:04:13   3688s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:2554.0M, EPOCH TIME: 1715051053.961754
[05/06 23:04:14   3688s] TotalInstCnt at PhyDesignMc Initialization: 15228
[05/06 23:04:14   3688s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:29 mem=2554.0M
[05/06 23:04:14   3688s] ### Creating RouteCongInterface, started
[05/06 23:04:14   3688s] 
[05/06 23:04:14   3688s] Creating Lib Analyzer ...
[05/06 23:04:14   3688s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/06 23:04:14   3688s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/06 23:04:14   3688s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/06 23:04:14   3688s] 
[05/06 23:04:14   3688s] {RT typical_rc 0 3 3 0}
[05/06 23:04:15   3689s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:30 mem=2554.0M
[05/06 23:04:15   3689s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:30 mem=2554.0M
[05/06 23:04:15   3689s] Creating Lib Analyzer, finished. 
[05/06 23:04:15   3689s] 
[05/06 23:04:15   3689s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 23:04:15   3689s] 
[05/06 23:04:15   3689s] #optDebug: {0, 1.000}
[05/06 23:04:15   3689s] ### Creating RouteCongInterface, finished
[05/06 23:04:15   3689s] ### Creating LA Mngr. totSessionCpu=1:01:30 mem=2554.0M
[05/06 23:04:15   3689s] ### Creating LA Mngr, finished. totSessionCpu=1:01:30 mem=2554.0M
[05/06 23:04:15   3690s] *info: 90 clock nets excluded
[05/06 23:04:15   3690s] *info: 1 ideal net excluded from IPO operation.
[05/06 23:04:16   3690s] *info: 1442 no-driver nets excluded.
[05/06 23:04:16   3690s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:16   3690s] Type 'man IMPECO-560' for more detail.
[05/06 23:04:16   3690s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:04:16   3690s] Type 'man IMPOPT-3213' for more detail.
[05/06 23:04:16   3690s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:16   3690s] Type 'man IMPECO-560' for more detail.
[05/06 23:04:16   3690s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 23:04:16   3690s] Type 'man IMPOPT-3115' for more detail.
[05/06 23:04:16   3690s] *Info: 10 ununiquified hinsts
[05/06 23:04:16   3690s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.13976.4
[05/06 23:04:17   3692s] PathGroup :  reg2cgate  TargetSlack : 0.0558 
[05/06 23:04:17   3692s] PathGroup :  reg2reg  TargetSlack : 0.0558 
[05/06 23:04:18   3692s] ** GigaOpt Optimizer WNS Slack -0.527 TNS Slack -76.923 Density 43.22
[05/06 23:04:18   3692s] Optimizer WNS Pass 0
[05/06 23:04:18   3692s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.527| -1.293|
|reg2cgate | 0.504|  0.000|
|reg2reg   |-0.447|-76.553|
|HEPG      |-0.447|-76.553|
|All Paths |-0.527|-76.923|
+----------+------+-------+

[05/06 23:04:18   3692s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.504ns TNS 0.000ns; reg2reg* WNS -0.447ns TNS -76.553ns; HEPG WNS -0.447ns TNS -76.553ns; all paths WNS -0.527ns TNS -76.923ns; Real time 0:33:53
[05/06 23:04:18   3692s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2611.2M, EPOCH TIME: 1715051058.286279
[05/06 23:04:18   3692s] Found 0 hard placement blockage before merging.
[05/06 23:04:18   3692s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2611.2M, EPOCH TIME: 1715051058.287986
[05/06 23:04:18   3693s] Active Path Group: reg2cgate reg2reg  
[05/06 23:04:19   3693s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:19   3693s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 23:04:19   3693s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:19   3693s] |  -0.447|   -0.527| -76.553|  -76.923|   43.22%|   0:00:01.0| 2611.2M|   typical|  reg2reg| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 23:04:19   3693s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fetch_addr_q_reg_31_/D                  |
[05/06 23:04:19   3694s] |  -0.368|   -0.448| -50.631|  -50.939|   43.23%|   0:00:00.0| 2636.3M|   typical|  reg2reg| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 23:04:19   3694s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fetch_addr_q_reg_31_/D                  |
[05/06 23:04:19   3694s] |  -0.335|   -0.335| -50.145|  -50.189|   43.24%|   0:00:00.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_10__rf_r |
[05/06 23:04:19   3694s] |        |         |        |         |         |            |        |          |         | eg_q_reg_5_/D                                      |
[05/06 23:04:19   3694s] |  -0.303|   -0.303| -42.968|  -43.012|   43.24%|   0:00:00.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_4__rf_re |
[05/06 23:04:19   3694s] |        |         |        |         |         |            |        |          |         | g_q_reg_26_/D                                      |
[05/06 23:04:19   3694s] |  -0.244|   -0.244| -39.466|  -39.510|   43.25%|   0:00:00.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 23:04:19   3694s] |        |         |        |         |         |            |        |          |         | g_q_reg_12_/D                                      |
[05/06 23:04:20   3694s] |  -0.202|   -0.202| -22.928|  -22.972|   43.26%|   0:00:01.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_5__rf_re |
[05/06 23:04:20   3694s] |        |         |        |         |         |            |        |          |         | g_q_reg_18_/D                                      |
[05/06 23:04:21   3695s] |  -0.182|   -0.182| -17.253|  -17.297|   43.28%|   0:00:01.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_2__rf_re |
[05/06 23:04:21   3695s] |        |         |        |         |         |            |        |          |         | g_q_reg_6_/D                                       |
[05/06 23:04:21   3696s] |  -0.149|   -0.174| -17.020|  -17.063|   43.29%|   0:00:00.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 23:04:21   3696s] |        |         |        |         |         |            |        |          |         | g_q_reg_19_/D                                      |
[05/06 23:04:22   3697s] |  -0.119|   -0.119|  -8.758|   -8.758|   43.30%|   0:00:01.0| 2636.3M|   typical|  reg2reg| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 23:04:22   3697s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fetch_addr_q_reg_31_/D                  |
[05/06 23:04:22   3697s] |  -0.092|   -0.092|  -5.782|   -5.782|   43.30%|   0:00:00.0| 2636.3M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/counte |
[05/06 23:04:22   3697s] |        |         |        |         |         |            |        |          |         | r_q_reg_24_/D                                      |
[05/06 23:04:23   3698s] |  -0.073|   -0.073|  -3.602|   -3.602|   43.32%|   0:00:01.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_5__rf_re |
[05/06 23:04:23   3698s] |        |         |        |         |         |            |        |          |         | g_q_reg_16_/D                                      |
[05/06 23:04:24   3698s] |  -0.039|   -0.039|  -1.306|   -1.306|   43.35%|   0:00:01.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_4__rf_re |
[05/06 23:04:24   3698s] |        |         |        |         |         |            |        |          |         | g_q_reg_26_/D                                      |
[05/06 23:04:24   3699s] |  -0.006|   -0.006|  -0.094|   -0.094|   43.39%|   0:00:00.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 23:04:24   3699s] |        |         |        |         |         |            |        |          |         | g_q_reg_14_/D                                      |
[05/06 23:04:25   3700s] |   0.025|    0.025|   0.000|    0.000|   43.42%|   0:00:01.0| 2636.3M|   typical|  reg2reg| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 23:04:25   3700s] |        |         |        |         |         |            |        |          |         | h_buffer_i/clk_gate_fetch_addr_q_reg/latch/D       |
[05/06 23:04:26   3701s] |   0.050|    0.050|   0.000|    0.000|   43.46%|   0:00:01.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_2__rf_re |
[05/06 23:04:26   3701s] |        |         |        |         |         |            |        |          |         | g_q_reg_10_/D                                      |
[05/06 23:04:26   3701s] |   0.068|    0.068|   0.000|    0.000|   43.48%|   0:00:00.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/clk_gate_ml_16/latc |
[05/06 23:04:26   3701s] |        |         |        |         |         |            |        |          |         | h/D                                                |
[05/06 23:04:26   3701s] |   0.068|    0.068|   0.000|    0.000|   43.48%|   0:00:00.0| 2636.3M|   typical|  reg2reg| gen_regfile_ff_register_file_i/clk_gate_ml_16/latc |
[05/06 23:04:26   3701s] |        |         |        |         |         |            |        |          |         | h/D                                                |
[05/06 23:04:26   3701s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:26   3701s] 
[05/06 23:04:26   3701s] *** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:08.0 mem=2636.3M) ***
[05/06 23:04:26   3701s] 
[05/06 23:04:26   3701s] *** Finished Optimize Step Cumulative (cpu=0:00:08.0 real=0:00:08.0 mem=2636.3M) ***
[05/06 23:04:26   3701s] Deleting 0 temporary hard placement blockage(s).
[05/06 23:04:26   3701s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.172|0.000|
|reg2cgate |0.504|0.000|
|reg2reg   |0.068|0.000|
|HEPG      |0.068|0.000|
|All Paths |0.068|0.000|
+----------+-----+-----+

[05/06 23:04:26   3701s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.504ns TNS 0.000ns; reg2reg* WNS 0.068ns TNS 0.000ns; HEPG WNS 0.068ns TNS 0.000ns; all paths WNS 0.068ns TNS 0.000ns; Real time 0:34:01
[05/06 23:04:26   3701s] ** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 43.48
[05/06 23:04:27   3701s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.13976.5
[05/06 23:04:27   3701s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2636.3M, EPOCH TIME: 1715051067.020851
[05/06 23:04:27   3701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15245).
[05/06 23:04:27   3701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:27   3701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:27   3701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:27   3701s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.079, MEM:2636.3M, EPOCH TIME: 1715051067.099461
[05/06 23:04:27   3701s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2636.3M, EPOCH TIME: 1715051067.105141
[05/06 23:04:27   3701s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2636.3M, EPOCH TIME: 1715051067.105348
[05/06 23:04:27   3701s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2636.3M, EPOCH TIME: 1715051067.144561
[05/06 23:04:27   3701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:27   3701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:27   3701s] 
[05/06 23:04:27   3701s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:27   3701s] OPERPROF:       Starting CMU at level 4, MEM:2636.3M, EPOCH TIME: 1715051067.197472
[05/06 23:04:27   3701s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:2636.3M, EPOCH TIME: 1715051067.201753
[05/06 23:04:27   3701s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.065, MEM:2636.3M, EPOCH TIME: 1715051067.209825
[05/06 23:04:27   3701s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2636.3M, EPOCH TIME: 1715051067.209986
[05/06 23:04:27   3701s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2636.3M, EPOCH TIME: 1715051067.210240
[05/06 23:04:27   3701s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.114, MEM:2636.3M, EPOCH TIME: 1715051067.219618
[05/06 23:04:27   3701s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.115, MEM:2636.3M, EPOCH TIME: 1715051067.219714
[05/06 23:04:27   3701s] TDRefine: refinePlace mode is spiral
[05/06 23:04:27   3701s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.14
[05/06 23:04:27   3701s] OPERPROF: Starting RefinePlace at level 1, MEM:2636.3M, EPOCH TIME: 1715051067.219796
[05/06 23:04:27   3701s] *** Starting refinePlace (1:01:42 mem=2636.3M) ***
[05/06 23:04:27   3701s] Total net bbox length = 7.339e+05 (3.437e+05 3.902e+05) (ext = 4.141e+04)
[05/06 23:04:27   3701s] 
[05/06 23:04:27   3701s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:27   3701s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:04:27   3701s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:27   3701s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:27   3701s] 
[05/06 23:04:27   3701s] Starting Small incrNP...
[05/06 23:04:27   3701s] User Input Parameters:
[05/06 23:04:27   3701s] - Congestion Driven    : Off
[05/06 23:04:27   3701s] - Timing Driven        : Off
[05/06 23:04:27   3701s] - Area-Violation Based : Off
[05/06 23:04:27   3701s] - Start Rollback Level : -5
[05/06 23:04:27   3701s] - Legalized            : On
[05/06 23:04:27   3701s] - Window Based         : Off
[05/06 23:04:27   3701s] - eDen incr mode       : Off
[05/06 23:04:27   3701s] - Small incr mode      : On
[05/06 23:04:27   3701s] 
[05/06 23:04:27   3701s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2636.3M, EPOCH TIME: 1715051067.298192
[05/06 23:04:27   3701s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2636.3M, EPOCH TIME: 1715051067.308491
[05/06 23:04:27   3701s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.010, MEM:2636.3M, EPOCH TIME: 1715051067.318880
[05/06 23:04:27   3701s] default core: bins with density > 0.750 = 18.73 % ( 59 / 315 )
[05/06 23:04:27   3701s] Density distribution unevenness ratio = 27.300%
[05/06 23:04:27   3701s] Density distribution unevenness ratio (U70) = 9.013%
[05/06 23:04:27   3701s] Density distribution unevenness ratio (U80) = 4.591%
[05/06 23:04:27   3701s] Density distribution unevenness ratio (U90) = 1.582%
[05/06 23:04:27   3701s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.021, MEM:2636.3M, EPOCH TIME: 1715051067.319107
[05/06 23:04:27   3701s] cost 1.016667, thresh 1.000000
[05/06 23:04:27   3701s] OPERPROF:   Starting spMPad at level 2, MEM:2636.3M, EPOCH TIME: 1715051067.319310
[05/06 23:04:27   3701s] OPERPROF:     Starting spContextMPad at level 3, MEM:2636.3M, EPOCH TIME: 1715051067.322368
[05/06 23:04:27   3701s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2636.3M, EPOCH TIME: 1715051067.322507
[05/06 23:04:27   3701s] MP Top (15156): mp=1.050. U=0.433.
[05/06 23:04:27   3701s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.016, MEM:2636.3M, EPOCH TIME: 1715051067.334978
[05/06 23:04:27   3701s] MPU (15156) 0.433 -> 0.455
[05/06 23:04:27   3701s] incrNP th 1.000, 0.100
[05/06 23:04:27   3701s] Legalizing MH Cells... 0 / 0 (level 100)
[05/06 23:04:27   3701s] No instances found in the vector
[05/06 23:04:27   3701s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2636.3M, DRC: 0)
[05/06 23:04:27   3701s] 0 (out of 0) MH cells were successfully legalized.
[05/06 23:04:27   3701s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/06 23:04:27   3701s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2636.3M, EPOCH TIME: 1715051067.358759
[05/06 23:04:27   3701s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2636.3M, EPOCH TIME: 1715051067.366801
[05/06 23:04:27   3701s] no activity file in design. spp won't run.
[05/06 23:04:27   3701s] [spp] 0
[05/06 23:04:27   3701s] [adp] 0:1:1:3
[05/06 23:04:27   3701s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.020, REAL:0.023, MEM:2636.3M, EPOCH TIME: 1715051067.389567
[05/06 23:04:27   3701s] SP #FI/SF FL/PI 0/12617 2057/571
[05/06 23:04:27   3701s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.040, REAL:0.041, MEM:2636.3M, EPOCH TIME: 1715051067.400104
[05/06 23:04:27   3701s] NP #FI/FS/SF FL/PI: 12617/0/12617 2628/571
[05/06 23:04:27   3702s] RPlace IncrNP: Rollback Lev = -3
[05/06 23:04:27   3702s] OPERPROF:   Starting npPlace at level 2, MEM:2638.4M, EPOCH TIME: 1715051067.514331
[05/06 23:04:29   3704s] GP RA stats: MHOnly 0 nrInst 2628 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 23:04:30   3705s] OPERPROF:   Finished npPlace at level 2, CPU:2.970, REAL:2.959, MEM:2657.8M, EPOCH TIME: 1715051070.473224
[05/06 23:04:30   3705s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2657.8M, EPOCH TIME: 1715051070.553013
[05/06 23:04:30   3705s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2657.8M, EPOCH TIME: 1715051070.553239
[05/06 23:04:30   3705s] 
[05/06 23:04:30   3705s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2657.8M, EPOCH TIME: 1715051070.556679
[05/06 23:04:30   3705s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2657.8M, EPOCH TIME: 1715051070.566559
[05/06 23:04:30   3705s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.010, MEM:2657.8M, EPOCH TIME: 1715051070.576312
[05/06 23:04:30   3705s] default core: bins with density > 0.750 = 20.00 % ( 63 / 315 )
[05/06 23:04:30   3705s] Density distribution unevenness ratio = 26.298%
[05/06 23:04:30   3705s] Density distribution unevenness ratio (U70) = 6.941%
[05/06 23:04:30   3705s] Density distribution unevenness ratio (U80) = 2.339%
[05/06 23:04:30   3705s] Density distribution unevenness ratio (U90) = 0.672%
[05/06 23:04:30   3705s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.020, MEM:2657.8M, EPOCH TIME: 1715051070.576498
[05/06 23:04:30   3705s] RPlace postIncrNP: Density = 1.016667 -> 1.000000.
[05/06 23:04:30   3705s] RPlace postIncrNP Info: Density distribution changes:
[05/06 23:04:30   3705s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/06 23:04:30   3705s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/06 23:04:30   3705s] [1.00 - 1.05] :	 4 (1.27%) -> 0 (0.00%)
[05/06 23:04:30   3705s] [0.95 - 1.00] :	 19 (6.03%) -> 10 (3.17%)
[05/06 23:04:30   3705s] [0.90 - 0.95] :	 5 (1.59%) -> 3 (0.95%)
[05/06 23:04:30   3705s] [0.85 - 0.90] :	 14 (4.44%) -> 7 (2.22%)
[05/06 23:04:30   3705s] [0.80 - 0.85] :	 11 (3.49%) -> 23 (7.30%)
[05/06 23:04:30   3705s] Move report: incrNP moves 2616 insts, mean move: 13.12 um, max move: 55.60 um 
[05/06 23:04:30   3705s] 	Max move on inst (FE_OFC30_rst_ni): (223.20, 105.60) --> (260.80, 123.60)
[05/06 23:04:30   3705s] Finished incrNP (cpu=0:00:03.3, real=0:00:03.0, mem=2657.8M)
[05/06 23:04:30   3705s] End of Small incrNP (cpu=0:00:03.3, real=0:00:03.0)
[05/06 23:04:30   3705s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2657.8M, EPOCH TIME: 1715051070.582251
[05/06 23:04:30   3705s] Starting refinePlace ...
[05/06 23:04:30   3705s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:30   3705s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:30   3705s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2657.8M, EPOCH TIME: 1715051070.689036
[05/06 23:04:30   3705s] DDP initSite1 nrRow 150 nrJob 150
[05/06 23:04:30   3705s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2657.8M, EPOCH TIME: 1715051070.689207
[05/06 23:04:30   3705s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2657.8M, EPOCH TIME: 1715051070.689539
[05/06 23:04:30   3705s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2657.8M, EPOCH TIME: 1715051070.689597
[05/06 23:04:30   3705s] DDP markSite nrRow 150 nrJob 150
[05/06 23:04:30   3705s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.003, MEM:2657.8M, EPOCH TIME: 1715051070.692663
[05/06 23:04:30   3705s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.004, MEM:2657.8M, EPOCH TIME: 1715051070.692824
[05/06 23:04:30   3705s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/06 23:04:30   3705s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2657.8M, EPOCH TIME: 1715051070.727842
[05/06 23:04:30   3705s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2657.8M, EPOCH TIME: 1715051070.727988
[05/06 23:04:30   3705s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.008, MEM:2657.8M, EPOCH TIME: 1715051070.736196
[05/06 23:04:30   3705s] ** Cut row section cpu time 0:00:00.0.
[05/06 23:04:30   3705s]  ** Cut row section real time 0:00:00.0.
[05/06 23:04:30   3705s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.009, MEM:2657.8M, EPOCH TIME: 1715051070.736455
[05/06 23:04:31   3705s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 23:04:31   3705s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2657.8MB) @(1:01:45 - 1:01:46).
[05/06 23:04:31   3705s] Move report: preRPlace moves 1920 insts, mean move: 0.72 um, max move: 5.60 um 
[05/06 23:04:31   3705s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_0/main_gate): (148.40, 530.40) --> (146.40, 526.80)
[05/06 23:04:31   3705s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X2TS
[05/06 23:04:31   3705s] wireLenOptFixPriorityInst 2049 inst fixed
[05/06 23:04:31   3705s] Placement tweakage begins.
[05/06 23:04:31   3705s] wire length = 7.883e+05
[05/06 23:04:32   3706s] wire length = 7.848e+05
[05/06 23:04:32   3706s] Placement tweakage ends.
[05/06 23:04:32   3706s] Move report: tweak moves 1166 insts, mean move: 3.38 um, max move: 18.80 um 
[05/06 23:04:32   3706s] 	Max move on inst (u_ibex_core/if_stage_i/FE_OFC5961_n79): (495.60, 292.80) --> (476.80, 292.80)
[05/06 23:04:32   3706s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=2667.8MB) @(1:01:46 - 1:01:47).
[05/06 23:04:32   3706s] 
[05/06 23:04:32   3706s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:04:33   3708s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:04:33   3708s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:04:33   3708s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 23:04:33   3708s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[05/06 23:04:33   3708s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:04:33   3708s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=2635.8MB) @(1:01:47 - 1:01:48).
[05/06 23:04:33   3708s] Move report: Detail placement moves 2642 insts, mean move: 1.82 um, max move: 18.00 um 
[05/06 23:04:33   3708s] 	Max move on inst (u_ibex_core/if_stage_i/FE_OFC5961_n79): (494.80, 292.80) --> (476.80, 292.80)
[05/06 23:04:33   3708s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2635.8MB
[05/06 23:04:33   3708s] Statistics of distance of Instance movement in refine placement:
[05/06 23:04:33   3708s]   maximum (X+Y) =        56.00 um
[05/06 23:04:33   3708s]   inst (FE_OFC30_rst_ni) with max move: (223.2, 105.6) -> (261.2, 123.6)
[05/06 23:04:33   3708s]   mean    (X+Y) =         9.22 um
[05/06 23:04:33   3708s] Total instances flipped for legalization: 203
[05/06 23:04:33   3708s] Summary Report:
[05/06 23:04:33   3708s] Instances move: 4029 (out of 15245 movable)
[05/06 23:04:33   3708s] Instances flipped: 203
[05/06 23:04:33   3708s] Mean displacement: 9.22 um
[05/06 23:04:33   3708s] Max displacement: 56.00 um (Instance: FE_OFC30_rst_ni) (223.2, 105.6) -> (261.2, 123.6)
[05/06 23:04:33   3708s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/06 23:04:33   3708s] Total instances moved : 4029
[05/06 23:04:33   3708s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.210, REAL:3.212, MEM:2635.8M, EPOCH TIME: 1715051073.794557
[05/06 23:04:33   3708s] Total net bbox length = 7.380e+05 (3.482e+05 3.898e+05) (ext = 4.136e+04)
[05/06 23:04:33   3708s] Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 2635.8MB
[05/06 23:04:33   3708s] [CPU] RefinePlace/total (cpu=0:00:06.6, real=0:00:06.0, mem=2635.8MB) @(1:01:42 - 1:01:48).
[05/06 23:04:33   3708s] *** Finished refinePlace (1:01:48 mem=2635.8M) ***
[05/06 23:04:33   3708s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.14
[05/06 23:04:33   3708s] OPERPROF: Finished RefinePlace at level 1, CPU:6.590, REAL:6.591, MEM:2635.8M, EPOCH TIME: 1715051073.810476
[05/06 23:04:33   3708s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2635.8M, EPOCH TIME: 1715051073.908486
[05/06 23:04:33   3708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15245).
[05/06 23:04:33   3708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:33   3708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:33   3708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:33   3708s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.077, MEM:2621.8M, EPOCH TIME: 1715051073.985101
[05/06 23:04:33   3708s] *** maximum move = 56.00 um ***
[05/06 23:04:34   3708s] *** Finished re-routing un-routed nets (2621.8M) ***
[05/06 23:04:34   3709s] OPERPROF: Starting DPlace-Init at level 1, MEM:2621.8M, EPOCH TIME: 1715051074.715523
[05/06 23:04:34   3709s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2621.8M, EPOCH TIME: 1715051074.754635
[05/06 23:04:34   3709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:34   3709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:34   3709s] 
[05/06 23:04:34   3709s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:34   3709s] OPERPROF:     Starting CMU at level 3, MEM:2621.8M, EPOCH TIME: 1715051074.807483
[05/06 23:04:34   3709s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2621.8M, EPOCH TIME: 1715051074.811604
[05/06 23:04:34   3709s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2621.8M, EPOCH TIME: 1715051074.819507
[05/06 23:04:34   3709s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2621.8M, EPOCH TIME: 1715051074.819666
[05/06 23:04:34   3709s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2637.8M, EPOCH TIME: 1715051074.820359
[05/06 23:04:34   3709s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.114, MEM:2637.8M, EPOCH TIME: 1715051074.829673
[05/06 23:04:35   3709s] 
[05/06 23:04:35   3709s] *** Finish Physical Update (cpu=0:00:08.1 real=0:00:08.0 mem=2637.8M) ***
[05/06 23:04:35   3709s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.13976.5
[05/06 23:04:35   3709s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 43.48
[05/06 23:04:35   3709s] Skipped Place ECO bump recovery (WNS opt)
[05/06 23:04:35   3709s] Optimizer WNS Pass 1
[05/06 23:04:35   3709s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2cgate |0.684|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[05/06 23:04:35   3709s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS 0.684ns TNS 0.000ns; reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.000ns TNS -0.000ns; all paths WNS -0.000ns TNS -0.000ns; Real time 0:34:10
[05/06 23:04:35   3709s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2637.8M, EPOCH TIME: 1715051075.336910
[05/06 23:04:35   3709s] Found 0 hard placement blockage before merging.
[05/06 23:04:35   3709s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2637.8M, EPOCH TIME: 1715051075.338605
[05/06 23:04:36   3710s] Active Path Group: reg2cgate reg2reg  
[05/06 23:04:36   3710s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:36   3710s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 23:04:36   3710s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:36   3710s] |   0.000|    0.000|   0.000|    0.000|   43.48%|   0:00:00.0| 2637.8M|   typical|  reg2reg| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 23:04:36   3710s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/latch/ |
[05/06 23:04:36   3710s] |        |         |        |         |         |            |        |          |         | D                                                  |
[05/06 23:04:38   3712s] |   0.009|    0.009|   0.000|    0.000|   43.51%|   0:00:02.0| 2639.3M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/clk_ |
[05/06 23:04:38   3712s] |        |         |        |         |         |            |        |          |         | gate_counter_q_reg/latch/D                         |
[05/06 23:04:38   3713s] |   0.058|    0.015|   0.000|    0.000|   43.53%|   0:00:00.0| 2639.3M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/clk_ |
[05/06 23:04:38   3713s] |        |         |        |         |         |            |        |          |         | gate_counter_q_reg/latch/D                         |
[05/06 23:04:38   3713s] |   0.058|    0.015|   0.000|    0.000|   43.53%|   0:00:00.0| 2639.3M|   typical|  reg2reg| u_ibex_core/cs_registers_i/minstret_counter_i/clk_ |
[05/06 23:04:38   3713s] |        |         |        |         |         |            |        |          |         | gate_counter_q_reg/latch/D                         |
[05/06 23:04:38   3713s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:38   3713s] 
[05/06 23:04:38   3713s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=2639.3M) ***
[05/06 23:04:38   3713s] Active Path Group: default 
[05/06 23:04:38   3713s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:38   3713s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 23:04:38   3713s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:38   3713s] |   0.015|    0.015|   0.000|    0.000|   43.53%|   0:00:00.0| 2639.3M|   typical|  default| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 23:04:38   3713s] |        |         |        |         |         |            |        |          |         | h_buffer_i/clk_gate_fetch_addr_q_reg/latch/D       |
[05/06 23:04:38   3713s] |   0.084|    0.058|   0.000|    0.000|   43.53%|   0:00:00.0| 2639.3M|        NA|       NA| NA                                                 |
[05/06 23:04:38   3713s] |   0.084|    0.058|   0.000|    0.000|   43.53%|   0:00:00.0| 2639.3M|   typical|       NA| NA                                                 |
[05/06 23:04:38   3713s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:38   3713s] 
[05/06 23:04:38   3713s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2639.3M) ***
[05/06 23:04:38   3713s] 
[05/06 23:04:38   3713s] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:02.0 mem=2639.3M) ***
[05/06 23:04:38   3713s] Deleting 0 temporary hard placement blockage(s).
[05/06 23:04:38   3713s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.092|0.000|
|reg2cgate |0.684|0.000|
|reg2reg   |0.058|0.000|
|HEPG      |0.058|0.000|
|All Paths |0.058|0.000|
+----------+-----+-----+

[05/06 23:04:39   3713s] CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS 0.684ns TNS 0.000ns; reg2reg* WNS 0.058ns TNS 0.000ns; HEPG WNS 0.058ns TNS 0.000ns; all paths WNS 0.058ns TNS 0.000ns; Real time 0:34:14
[05/06 23:04:39   3713s] ** GigaOpt Optimizer WNS Slack 0.058 TNS Slack 0.000 Density 43.53
[05/06 23:04:39   3713s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.13976.6
[05/06 23:04:39   3713s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2639.3M, EPOCH TIME: 1715051079.039191
[05/06 23:04:39   3713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15252).
[05/06 23:04:39   3713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:39   3713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:39   3713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:39   3713s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.076, MEM:2639.3M, EPOCH TIME: 1715051079.115528
[05/06 23:04:39   3713s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2639.3M, EPOCH TIME: 1715051079.121023
[05/06 23:04:39   3713s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2639.3M, EPOCH TIME: 1715051079.121227
[05/06 23:04:39   3713s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2639.3M, EPOCH TIME: 1715051079.160167
[05/06 23:04:39   3713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:39   3713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:39   3713s] 
[05/06 23:04:39   3713s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:39   3713s] OPERPROF:       Starting CMU at level 4, MEM:2639.3M, EPOCH TIME: 1715051079.212468
[05/06 23:04:39   3713s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2639.3M, EPOCH TIME: 1715051079.216565
[05/06 23:04:39   3713s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.064, MEM:2639.3M, EPOCH TIME: 1715051079.224376
[05/06 23:04:39   3713s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2639.3M, EPOCH TIME: 1715051079.224537
[05/06 23:04:39   3713s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2639.3M, EPOCH TIME: 1715051079.224773
[05/06 23:04:39   3713s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.113, MEM:2639.3M, EPOCH TIME: 1715051079.234453
[05/06 23:04:39   3713s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.113, MEM:2639.3M, EPOCH TIME: 1715051079.234517
[05/06 23:04:39   3713s] TDRefine: refinePlace mode is spiral
[05/06 23:04:39   3713s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.15
[05/06 23:04:39   3713s] OPERPROF: Starting RefinePlace at level 1, MEM:2639.3M, EPOCH TIME: 1715051079.234584
[05/06 23:04:39   3713s] *** Starting refinePlace (1:01:54 mem=2639.3M) ***
[05/06 23:04:39   3713s] Total net bbox length = 7.380e+05 (3.482e+05 3.898e+05) (ext = 4.136e+04)
[05/06 23:04:39   3713s] 
[05/06 23:04:39   3713s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:39   3713s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:04:39   3713s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:39   3713s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:39   3713s] 
[05/06 23:04:39   3713s] Starting Small incrNP...
[05/06 23:04:39   3713s] User Input Parameters:
[05/06 23:04:39   3713s] - Congestion Driven    : Off
[05/06 23:04:39   3713s] - Timing Driven        : Off
[05/06 23:04:39   3713s] - Area-Violation Based : Off
[05/06 23:04:39   3713s] - Start Rollback Level : -5
[05/06 23:04:39   3713s] - Legalized            : On
[05/06 23:04:39   3713s] - Window Based         : Off
[05/06 23:04:39   3713s] - eDen incr mode       : Off
[05/06 23:04:39   3713s] - Small incr mode      : On
[05/06 23:04:39   3713s] 
[05/06 23:04:39   3713s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2639.3M, EPOCH TIME: 1715051079.325023
[05/06 23:04:39   3713s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2639.3M, EPOCH TIME: 1715051079.335209
[05/06 23:04:39   3713s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.010, MEM:2639.3M, EPOCH TIME: 1715051079.345426
[05/06 23:04:39   3713s] default core: bins with density > 0.750 = 20.32 % ( 64 / 315 )
[05/06 23:04:39   3713s] Density distribution unevenness ratio = 26.296%
[05/06 23:04:39   3713s] Density distribution unevenness ratio (U70) = 6.953%
[05/06 23:04:39   3713s] Density distribution unevenness ratio (U80) = 2.332%
[05/06 23:04:39   3713s] Density distribution unevenness ratio (U90) = 0.643%
[05/06 23:04:39   3713s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.021, MEM:2639.3M, EPOCH TIME: 1715051079.345636
[05/06 23:04:39   3713s] cost 1.000000, thresh 1.000000
[05/06 23:04:39   3713s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2639.3M)
[05/06 23:04:39   3713s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:04:39   3713s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2639.3M, EPOCH TIME: 1715051079.348177
[05/06 23:04:39   3713s] Starting refinePlace ...
[05/06 23:04:39   3713s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:39   3713s] One DDP V2 for no tweak run.
[05/06 23:04:39   3713s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:39   3713s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2639.3M, EPOCH TIME: 1715051079.454932
[05/06 23:04:39   3713s] DDP initSite1 nrRow 150 nrJob 150
[05/06 23:04:39   3713s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2639.3M, EPOCH TIME: 1715051079.455098
[05/06 23:04:39   3713s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2639.3M, EPOCH TIME: 1715051079.455413
[05/06 23:04:39   3713s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2639.3M, EPOCH TIME: 1715051079.455473
[05/06 23:04:39   3713s] DDP markSite nrRow 150 nrJob 150
[05/06 23:04:39   3714s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.003, MEM:2639.3M, EPOCH TIME: 1715051079.458626
[05/06 23:04:39   3714s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.004, MEM:2639.3M, EPOCH TIME: 1715051079.458776
[05/06 23:04:39   3714s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 23:04:39   3714s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2641.4MB) @(1:01:54 - 1:01:54).
[05/06 23:04:39   3714s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:04:39   3714s] wireLenOptFixPriorityInst 2049 inst fixed
[05/06 23:04:39   3714s] 
[05/06 23:04:39   3714s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:04:41   3715s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:04:41   3715s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:04:41   3715s] Move report: legalization moves 69 insts, mean move: 4.15 um, max move: 16.00 um spiral
[05/06 23:04:41   3715s] 	Max move on inst (u_ibex_core/id_stage_i/decoder_i/FE_RC_357_0): (220.80, 498.00) --> (229.60, 490.80)
[05/06 23:04:41   3715s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:01.0)
[05/06 23:04:41   3715s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:04:41   3715s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2628.5MB) @(1:01:54 - 1:01:56).
[05/06 23:04:41   3715s] Move report: Detail placement moves 69 insts, mean move: 4.15 um, max move: 16.00 um 
[05/06 23:04:41   3715s] 	Max move on inst (u_ibex_core/id_stage_i/decoder_i/FE_RC_357_0): (220.80, 498.00) --> (229.60, 490.80)
[05/06 23:04:41   3715s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2628.5MB
[05/06 23:04:41   3715s] Statistics of distance of Instance movement in refine placement:
[05/06 23:04:41   3715s]   maximum (X+Y) =        16.00 um
[05/06 23:04:41   3715s]   inst (u_ibex_core/id_stage_i/decoder_i/FE_RC_357_0) with max move: (220.8, 498) -> (229.6, 490.8)
[05/06 23:04:41   3715s]   mean    (X+Y) =         4.15 um
[05/06 23:04:41   3715s] Summary Report:
[05/06 23:04:41   3715s] Instances move: 69 (out of 15252 movable)
[05/06 23:04:41   3715s] Instances flipped: 0
[05/06 23:04:41   3715s] Mean displacement: 4.15 um
[05/06 23:04:41   3715s] Max displacement: 16.00 um (Instance: u_ibex_core/id_stage_i/decoder_i/FE_RC_357_0) (220.8, 498) -> (229.6, 490.8)
[05/06 23:04:41   3715s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/06 23:04:41   3715s] Total instances moved : 69
[05/06 23:04:41   3715s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.950, REAL:1.947, MEM:2628.5M, EPOCH TIME: 1715051081.295389
[05/06 23:04:41   3715s] Total net bbox length = 7.383e+05 (3.483e+05 3.899e+05) (ext = 4.135e+04)
[05/06 23:04:41   3715s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2628.5MB
[05/06 23:04:41   3715s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=2628.5MB) @(1:01:54 - 1:01:56).
[05/06 23:04:41   3715s] *** Finished refinePlace (1:01:56 mem=2628.5M) ***
[05/06 23:04:41   3715s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.15
[05/06 23:04:41   3715s] OPERPROF: Finished RefinePlace at level 1, CPU:2.080, REAL:2.077, MEM:2628.5M, EPOCH TIME: 1715051081.311732
[05/06 23:04:41   3715s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2628.5M, EPOCH TIME: 1715051081.404875
[05/06 23:04:41   3715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15252).
[05/06 23:04:41   3715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:41   3716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:41   3716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:41   3716s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.076, MEM:2622.5M, EPOCH TIME: 1715051081.481030
[05/06 23:04:41   3716s] *** maximum move = 16.00 um ***
[05/06 23:04:41   3716s] *** Finished re-routing un-routed nets (2622.5M) ***
[05/06 23:04:41   3716s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.5M, EPOCH TIME: 1715051081.632648
[05/06 23:04:41   3716s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.5M, EPOCH TIME: 1715051081.671356
[05/06 23:04:41   3716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:41   3716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:41   3716s] 
[05/06 23:04:41   3716s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:41   3716s] OPERPROF:     Starting CMU at level 3, MEM:2622.5M, EPOCH TIME: 1715051081.723754
[05/06 23:04:41   3716s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2622.5M, EPOCH TIME: 1715051081.727836
[05/06 23:04:41   3716s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2622.5M, EPOCH TIME: 1715051081.735641
[05/06 23:04:41   3716s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2622.5M, EPOCH TIME: 1715051081.735807
[05/06 23:04:41   3716s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2638.5M, EPOCH TIME: 1715051081.736417
[05/06 23:04:41   3716s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:2638.5M, EPOCH TIME: 1715051081.745689
[05/06 23:04:41   3716s] 
[05/06 23:04:41   3716s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=2638.5M) ***
[05/06 23:04:41   3716s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.13976.6
[05/06 23:04:42   3716s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 43.53
[05/06 23:04:42   3716s] Recovering Place ECO bump
[05/06 23:04:42   3716s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2638.5M, EPOCH TIME: 1715051082.145047
[05/06 23:04:42   3716s] Found 0 hard placement blockage before merging.
[05/06 23:04:42   3716s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2638.5M, EPOCH TIME: 1715051082.146725
[05/06 23:04:42   3717s] Active Path Group: reg2cgate reg2reg  
[05/06 23:04:42   3717s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:42   3717s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 23:04:42   3717s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:42   3717s] |   0.000|    0.000|   0.000|    0.000|   43.53%|   0:00:00.0| 2638.5M|   typical|  reg2reg| u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc |
[05/06 23:04:42   3717s] |        |         |        |         |         |            |        |          |         | h_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/latch/ |
[05/06 23:04:42   3717s] |        |         |        |         |         |            |        |          |         | D                                                  |
[05/06 23:04:48   3722s] |   0.012|    0.012|   0.000|    0.000|   43.56%|   0:00:06.0| 2638.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rda |
[05/06 23:04:48   3722s] |        |         |        |         |         |            |        |          |         | ta_q_reg/latch/D                                   |
[05/06 23:04:49   3723s] |   0.048|    0.048|   0.000|    0.000|   43.57%|   0:00:01.0| 2638.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rda |
[05/06 23:04:49   3723s] |        |         |        |         |         |            |        |          |         | ta_q_reg/latch/D                                   |
[05/06 23:04:51   3726s] |   0.075|    0.075|   0.000|    0.000|   43.59%|   0:00:02.0| 2638.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/clk_ga |
[05/06 23:04:51   3726s] |        |         |        |         |         |            |        |          |         | te_counter_q_reg/latch/D                           |
[05/06 23:04:51   3726s] |   0.075|    0.075|   0.000|    0.000|   43.59%|   0:00:00.0| 2638.5M|   typical|  reg2reg| u_ibex_core/cs_registers_i/mcycle_counter_i/clk_ga |
[05/06 23:04:51   3726s] |        |         |        |         |         |            |        |          |         | te_counter_q_reg/latch/D                           |
[05/06 23:04:51   3726s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:04:51   3726s] 
[05/06 23:04:51   3726s] *** Finish Core Optimize Step (cpu=0:00:08.6 real=0:00:09.0 mem=2638.5M) ***
[05/06 23:04:51   3726s] 
[05/06 23:04:51   3726s] *** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:09.0 mem=2638.5M) ***
[05/06 23:04:51   3726s] Deleting 0 temporary hard placement blockage(s).
[05/06 23:04:51   3726s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2638.5M, EPOCH TIME: 1715051091.512938
[05/06 23:04:51   3726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15265).
[05/06 23:04:51   3726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:51   3726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:51   3726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:51   3726s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.077, MEM:2638.5M, EPOCH TIME: 1715051091.589746
[05/06 23:04:51   3726s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2638.5M, EPOCH TIME: 1715051091.598002
[05/06 23:04:51   3726s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2638.5M, EPOCH TIME: 1715051091.598206
[05/06 23:04:51   3726s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2638.5M, EPOCH TIME: 1715051091.636678
[05/06 23:04:51   3726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:51   3726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:51   3726s] 
[05/06 23:04:51   3726s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:51   3726s] OPERPROF:       Starting CMU at level 4, MEM:2638.5M, EPOCH TIME: 1715051091.688971
[05/06 23:04:51   3726s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2638.5M, EPOCH TIME: 1715051091.693242
[05/06 23:04:51   3726s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.064, MEM:2638.5M, EPOCH TIME: 1715051091.701113
[05/06 23:04:51   3726s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2638.5M, EPOCH TIME: 1715051091.701264
[05/06 23:04:51   3726s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2638.5M, EPOCH TIME: 1715051091.701505
[05/06 23:04:51   3726s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.113, MEM:2638.5M, EPOCH TIME: 1715051091.710727
[05/06 23:04:51   3726s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.113, MEM:2638.5M, EPOCH TIME: 1715051091.710795
[05/06 23:04:51   3726s] TDRefine: refinePlace mode is spiral
[05/06 23:04:51   3726s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.16
[05/06 23:04:51   3726s] OPERPROF: Starting RefinePlace at level 1, MEM:2638.5M, EPOCH TIME: 1715051091.710863
[05/06 23:04:51   3726s] *** Starting refinePlace (1:02:06 mem=2638.5M) ***
[05/06 23:04:51   3726s] Total net bbox length = 7.394e+05 (3.492e+05 3.902e+05) (ext = 4.135e+04)
[05/06 23:04:51   3726s] 
[05/06 23:04:51   3726s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:51   3726s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:04:51   3726s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:51   3726s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:51   3726s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2638.5M, EPOCH TIME: 1715051091.792046
[05/06 23:04:51   3726s] Starting refinePlace ...
[05/06 23:04:51   3726s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:04:51   3726s] One DDP V2 for no tweak run.
[05/06 23:04:51   3726s] 
[05/06 23:04:51   3726s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:04:53   3728s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:04:53   3728s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:04:53   3728s] Move report: legalization moves 112 insts, mean move: 4.56 um, max move: 25.20 um spiral
[05/06 23:04:53   3728s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/FE_OFC6053_pc_set): (221.20, 523.20) --> (206.80, 512.40)
[05/06 23:04:53   3728s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[05/06 23:04:53   3728s] [CPU] RefinePlace/Commit (cpu=0:00:00.8, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.8, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:04:53   3728s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2625.5MB) @(1:02:06 - 1:02:08).
[05/06 23:04:53   3728s] Move report: Detail placement moves 112 insts, mean move: 4.56 um, max move: 25.20 um 
[05/06 23:04:53   3728s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/FE_OFC6053_pc_set): (221.20, 523.20) --> (206.80, 512.40)
[05/06 23:04:53   3728s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2625.5MB
[05/06 23:04:53   3728s] Statistics of distance of Instance movement in refine placement:
[05/06 23:04:53   3728s]   maximum (X+Y) =        25.20 um
[05/06 23:04:53   3728s]   inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/FE_OFC6053_pc_set) with max move: (221.2, 523.2) -> (206.8, 512.4)
[05/06 23:04:53   3728s]   mean    (X+Y) =         4.56 um
[05/06 23:04:53   3728s] Summary Report:
[05/06 23:04:53   3728s] Instances move: 112 (out of 15265 movable)
[05/06 23:04:53   3728s] Instances flipped: 0
[05/06 23:04:53   3728s] Mean displacement: 4.56 um
[05/06 23:04:53   3728s] Max displacement: 25.20 um (Instance: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/FE_OFC6053_pc_set) (221.2, 523.2) -> (206.8, 512.4)
[05/06 23:04:53   3728s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/06 23:04:53   3728s] Total instances moved : 112
[05/06 23:04:53   3728s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.800, REAL:1.795, MEM:2625.5M, EPOCH TIME: 1715051093.587540
[05/06 23:04:53   3728s] Total net bbox length = 7.399e+05 (3.494e+05 3.904e+05) (ext = 4.135e+04)
[05/06 23:04:53   3728s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2625.5MB
[05/06 23:04:53   3728s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=2625.5MB) @(1:02:06 - 1:02:08).
[05/06 23:04:53   3728s] *** Finished refinePlace (1:02:08 mem=2625.5M) ***
[05/06 23:04:53   3728s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.16
[05/06 23:04:53   3728s] OPERPROF: Finished RefinePlace at level 1, CPU:1.890, REAL:1.893, MEM:2625.5M, EPOCH TIME: 1715051093.603768
[05/06 23:04:53   3728s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2625.5M, EPOCH TIME: 1715051093.697558
[05/06 23:04:53   3728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15265).
[05/06 23:04:53   3728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:53   3728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:53   3728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:53   3728s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.076, MEM:2622.5M, EPOCH TIME: 1715051093.773744
[05/06 23:04:53   3728s] *** maximum move = 25.20 um ***
[05/06 23:04:53   3728s] *** Finished re-routing un-routed nets (2622.5M) ***
[05/06 23:04:54   3728s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.5M, EPOCH TIME: 1715051094.007598
[05/06 23:04:54   3728s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.5M, EPOCH TIME: 1715051094.046317
[05/06 23:04:54   3728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:54   3728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:54   3728s] 
[05/06 23:04:54   3728s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:54   3728s] OPERPROF:     Starting CMU at level 3, MEM:2622.5M, EPOCH TIME: 1715051094.098721
[05/06 23:04:54   3728s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2622.5M, EPOCH TIME: 1715051094.102766
[05/06 23:04:54   3728s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2622.5M, EPOCH TIME: 1715051094.110587
[05/06 23:04:54   3728s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2622.5M, EPOCH TIME: 1715051094.110753
[05/06 23:04:54   3728s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2638.5M, EPOCH TIME: 1715051094.111362
[05/06 23:04:54   3728s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:2638.5M, EPOCH TIME: 1715051094.120992
[05/06 23:04:54   3728s] 
[05/06 23:04:54   3728s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=2638.5M) ***
[05/06 23:04:54   3729s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 43.59
[05/06 23:04:54   3729s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2cgate |0.750|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[05/06 23:04:54   3729s] 
[05/06 23:04:54   3729s] *** Finish pre-CTS Setup Fixing (cpu=0:00:38.1 real=0:00:38.0 mem=2638.5M) ***
[05/06 23:04:54   3729s] 
[05/06 23:04:54   3729s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.13976.4
[05/06 23:04:54   3729s] Total-nets :: 15728, Stn-nets :: 785, ratio :: 4.9911 %, Total-len 801033, Stn-len 41446.2
[05/06 23:04:54   3729s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2619.5M, EPOCH TIME: 1715051094.540941
[05/06 23:04:54   3729s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:54   3729s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:54   3729s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:54   3729s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:54   3729s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.072, MEM:2555.5M, EPOCH TIME: 1715051094.612649
[05/06 23:04:54   3729s] TotalInstCnt at PhyDesignMc Destruction: 15265
[05/06 23:04:54   3729s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.20
[05/06 23:04:54   3729s] *** WnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:40.7/0:00:40.8 (1.0), totSession cpu/real = 1:02:09.1/1:17:25.3 (0.8), mem = 2555.5M
[05/06 23:04:54   3729s] 
[05/06 23:04:54   3729s] =============================================================================================
[05/06 23:04:54   3729s]  Step TAT Report : WnsOpt #1 / place_opt_design #2                              21.16-s078_1
[05/06 23:04:54   3729s] =============================================================================================
[05/06 23:04:54   3729s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 23:04:54   3729s] ---------------------------------------------------------------------------------------------
[05/06 23:04:54   3729s] [ SlackTraversorInit     ]      4   0:00:01.1  (   2.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 23:04:54   3729s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   2.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/06 23:04:54   3729s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:04:54   3729s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:04:54   3729s] [ PlacerPlacementInit    ]      3   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.2    1.0
[05/06 23:04:54   3729s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 23:04:54   3729s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:04:54   3729s] [ TransformInit          ]      1   0:00:01.2  (   2.8 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 23:04:54   3729s] [ OptimizationStep       ]      4   0:00:00.5  (   1.1 % )     0:00:19.6 /  0:00:19.6    1.0
[05/06 23:04:54   3729s] [ OptSingleIteration     ]     22   0:00:00.1  (   0.2 % )     0:00:19.1 /  0:00:19.1    1.0
[05/06 23:04:54   3729s] [ OptGetWeight           ]     22   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/06 23:04:54   3729s] [ OptEval                ]     22   0:00:13.3  (  32.7 % )     0:00:13.3 /  0:00:13.3    1.0
[05/06 23:04:54   3729s] [ OptCommit              ]     22   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.1
[05/06 23:04:54   3729s] [ PostCommitDelayUpdate  ]     22   0:00:00.1  (   0.2 % )     0:00:02.5 /  0:00:02.5    1.0
[05/06 23:04:54   3729s] [ IncrDelayCalc          ]    132   0:00:02.4  (   5.9 % )     0:00:02.4 /  0:00:02.4    1.0
[05/06 23:04:54   3729s] [ SetupOptGetWorkingSet  ]     62   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.1
[05/06 23:04:54   3729s] [ SetupOptGetActiveNode  ]     62   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:04:54   3729s] [ SetupOptSlackGraph     ]     22   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/06 23:04:54   3729s] [ RefinePlace            ]      3   0:00:13.1  (  32.1 % )     0:00:13.8 /  0:00:13.8    1.0
[05/06 23:04:54   3729s] [ TimingUpdate           ]      4   0:00:01.9  (   4.7 % )     0:00:01.9 /  0:00:01.9    1.0
[05/06 23:04:54   3729s] [ IncrTimingUpdate       ]     35   0:00:02.5  (   6.0 % )     0:00:02.5 /  0:00:02.5    1.0
[05/06 23:04:54   3729s] [ MISC                   ]          0:00:02.3  (   5.7 % )     0:00:02.3 /  0:00:02.3    1.0
[05/06 23:04:54   3729s] ---------------------------------------------------------------------------------------------
[05/06 23:04:54   3729s]  WnsOpt #1 TOTAL                    0:00:40.8  ( 100.0 % )     0:00:40.8 /  0:00:40.7    1.0
[05/06 23:04:54   3729s] ---------------------------------------------------------------------------------------------
[05/06 23:04:54   3729s] 
[05/06 23:04:54   3729s] End: GigaOpt Optimization in WNS mode
[05/06 23:04:54   3729s] *** Timing Is met
[05/06 23:04:54   3729s] *** Check timing (0:00:00.0)
[05/06 23:04:54   3729s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/06 23:04:54   3729s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 23:04:54   3729s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:04:54   3729s] Type 'man IMPECO-560' for more detail.
[05/06 23:04:54   3729s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 23:04:54   3729s] Type 'man IMPOPT-3115' for more detail.
[05/06 23:04:54   3729s] *Info: 10 ununiquified hinsts
[05/06 23:04:54   3729s] Info: 1 ideal net excluded from IPO operation.
[05/06 23:04:54   3729s] Info: 90 clock nets excluded from IPO operation.
[05/06 23:04:54   3729s] ### Creating LA Mngr. totSessionCpu=1:02:09 mem=2555.5M
[05/06 23:04:54   3729s] ### Creating LA Mngr, finished. totSessionCpu=1:02:09 mem=2555.5M
[05/06 23:04:54   3729s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/06 23:04:54   3729s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 23:04:54   3729s] ### Creating PhyDesignMc. totSessionCpu=1:02:09 mem=2612.7M
[05/06 23:04:54   3729s] OPERPROF: Starting DPlace-Init at level 1, MEM:2612.7M, EPOCH TIME: 1715051094.912487
[05/06 23:04:54   3729s] Processing tracks to init pin-track alignment.
[05/06 23:04:54   3729s] z: 2, totalTracks: 1
[05/06 23:04:54   3729s] z: 4, totalTracks: 1
[05/06 23:04:54   3729s] z: 6, totalTracks: 1
[05/06 23:04:54   3729s] z: 8, totalTracks: 1
[05/06 23:04:54   3729s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:04:54   3729s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2612.7M, EPOCH TIME: 1715051094.952960
[05/06 23:04:54   3729s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:54   3729s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:04:55   3729s] 
[05/06 23:04:55   3729s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:04:55   3729s] OPERPROF:     Starting CMU at level 3, MEM:2612.7M, EPOCH TIME: 1715051095.005230
[05/06 23:04:55   3729s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2612.7M, EPOCH TIME: 1715051095.009385
[05/06 23:04:55   3729s] 
[05/06 23:04:55   3729s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 23:04:55   3729s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2612.7M, EPOCH TIME: 1715051095.017201
[05/06 23:04:55   3729s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2612.7M, EPOCH TIME: 1715051095.017349
[05/06 23:04:55   3729s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2612.7M, EPOCH TIME: 1715051095.017568
[05/06 23:04:55   3729s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2612.7MB).
[05/06 23:04:55   3729s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.114, MEM:2612.7M, EPOCH TIME: 1715051095.026909
[05/06 23:04:55   3729s] TotalInstCnt at PhyDesignMc Initialization: 15265
[05/06 23:04:55   3729s] ### Creating PhyDesignMc, finished. totSessionCpu=1:02:10 mem=2612.7M
[05/06 23:04:55   3729s] Begin: Area Reclaim Optimization
[05/06 23:04:55   3729s] *** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 1:02:09.7/1:17:25.9 (0.8), mem = 2612.7M
[05/06 23:04:55   3729s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.21
[05/06 23:04:55   3729s] ### Creating RouteCongInterface, started
[05/06 23:04:55   3729s] 
[05/06 23:04:55   3729s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 23:04:55   3729s] 
[05/06 23:04:55   3729s] #optDebug: {0, 1.000}
[05/06 23:04:55   3729s] ### Creating RouteCongInterface, finished
[05/06 23:04:55   3729s] ### Creating LA Mngr. totSessionCpu=1:02:10 mem=2612.7M
[05/06 23:04:55   3729s] ### Creating LA Mngr, finished. totSessionCpu=1:02:10 mem=2612.7M
[05/06 23:04:55   3730s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2612.7M, EPOCH TIME: 1715051095.624868
[05/06 23:04:55   3730s] Found 0 hard placement blockage before merging.
[05/06 23:04:55   3730s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2612.7M, EPOCH TIME: 1715051095.626595
[05/06 23:04:55   3730s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 43.59
[05/06 23:04:55   3730s] +---------+---------+--------+--------+------------+--------+
[05/06 23:04:55   3730s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/06 23:04:55   3730s] +---------+---------+--------+--------+------------+--------+
[05/06 23:04:55   3730s] |   43.59%|        -|   0.000|   0.000|   0:00:00.0| 2612.7M|
[05/06 23:04:55   3730s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 23:04:56   3730s] |   43.59%|        0|   0.000|   0.000|   0:00:01.0| 2612.7M|
[05/06 23:05:05   3739s] |   43.48%|       77|   0.000|   0.000|   0:00:09.0| 2636.3M|
[05/06 23:05:16   3750s] |   43.05%|      545|   0.000|   0.000|   0:00:11.0| 2636.3M|
[05/06 23:05:18   3753s] |   43.01%|       40|   0.000|   0.000|   0:00:02.0| 2636.3M|
[05/06 23:05:18   3753s] |   43.01%|        3|   0.000|   0.000|   0:00:00.0| 2636.3M|
[05/06 23:05:18   3753s] |   43.01%|        0|   0.000|   0.000|   0:00:00.0| 2636.3M|
[05/06 23:05:18   3753s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/06 23:05:18   3753s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[05/06 23:05:19   3753s] |   43.01%|        0|   0.000|   0.000|   0:00:01.0| 2636.3M|
[05/06 23:05:19   3753s] +---------+---------+--------+--------+------------+--------+
[05/06 23:05:19   3753s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 43.01
[05/06 23:05:19   3753s] 
[05/06 23:05:19   3753s] ** Summary: Restruct = 0 Buffer Deletion = 73 Declone = 4 Resize = 582 **
[05/06 23:05:19   3753s] --------------------------------------------------------------
[05/06 23:05:19   3753s] |                                   | Total     | Sequential |
[05/06 23:05:19   3753s] --------------------------------------------------------------
[05/06 23:05:19   3753s] | Num insts resized                 |     553  |      12    |
[05/06 23:05:19   3753s] | Num insts undone                  |       6  |       0    |
[05/06 23:05:19   3753s] | Num insts Downsized               |     553  |      12    |
[05/06 23:05:19   3753s] | Num insts Samesized               |       0  |       0    |
[05/06 23:05:19   3753s] | Num insts Upsized                 |       0  |       0    |
[05/06 23:05:19   3753s] | Num multiple commits+uncommits    |      29  |       -    |
[05/06 23:05:19   3753s] --------------------------------------------------------------
[05/06 23:05:19   3753s] 
[05/06 23:05:19   3753s] Number of times islegalLocAvaiable called = 1228 skipped = 0, called in commitmove = 588, skipped in commitmove = 0
[05/06 23:05:19   3753s] End: Core Area Reclaim Optimization (cpu = 0:00:24.1) (real = 0:00:24.0) **
[05/06 23:05:19   3753s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2636.3M, EPOCH TIME: 1715051119.270784
[05/06 23:05:19   3753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15188).
[05/06 23:05:19   3753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:19   3753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:19   3753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:19   3753s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.076, MEM:2636.3M, EPOCH TIME: 1715051119.347167
[05/06 23:05:19   3753s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2636.3M, EPOCH TIME: 1715051119.354901
[05/06 23:05:19   3753s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2636.3M, EPOCH TIME: 1715051119.355101
[05/06 23:05:19   3753s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2636.3M, EPOCH TIME: 1715051119.392837
[05/06 23:05:19   3753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:19   3753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:19   3753s] 
[05/06 23:05:19   3753s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:19   3753s] OPERPROF:       Starting CMU at level 4, MEM:2636.3M, EPOCH TIME: 1715051119.444730
[05/06 23:05:19   3753s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2636.3M, EPOCH TIME: 1715051119.448851
[05/06 23:05:19   3754s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:2636.3M, EPOCH TIME: 1715051119.456538
[05/06 23:05:19   3754s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2636.3M, EPOCH TIME: 1715051119.456693
[05/06 23:05:19   3754s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2636.3M, EPOCH TIME: 1715051119.456937
[05/06 23:05:19   3754s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2636.3M, EPOCH TIME: 1715051119.465892
[05/06 23:05:19   3754s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.002, MEM:2636.3M, EPOCH TIME: 1715051119.467610
[05/06 23:05:19   3754s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.113, MEM:2636.3M, EPOCH TIME: 1715051119.467806
[05/06 23:05:19   3754s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.113, MEM:2636.3M, EPOCH TIME: 1715051119.467851
[05/06 23:05:19   3754s] TDRefine: refinePlace mode is spiral
[05/06 23:05:19   3754s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.17
[05/06 23:05:19   3754s] OPERPROF: Starting RefinePlace at level 1, MEM:2636.3M, EPOCH TIME: 1715051119.467920
[05/06 23:05:19   3754s] *** Starting refinePlace (1:02:34 mem=2636.3M) ***
[05/06 23:05:19   3754s] Total net bbox length = 7.399e+05 (3.496e+05 3.903e+05) (ext = 4.136e+04)
[05/06 23:05:19   3754s] 
[05/06 23:05:19   3754s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:19   3754s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:05:19   3754s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:19   3754s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:19   3754s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2636.3M, EPOCH TIME: 1715051119.546507
[05/06 23:05:19   3754s] Starting refinePlace ...
[05/06 23:05:19   3754s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:19   3754s] One DDP V2 for no tweak run.
[05/06 23:05:19   3754s] 
[05/06 23:05:19   3754s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:05:21   3755s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:05:21   3755s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:05:21   3755s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 23:05:21   3755s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:02.0)
[05/06 23:05:21   3755s] [CPU] RefinePlace/Commit (cpu=0:00:00.8, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.8, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:05:21   3755s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2620.3MB) @(1:02:34 - 1:02:36).
[05/06 23:05:21   3755s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:05:21   3755s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2620.3MB
[05/06 23:05:21   3755s] Statistics of distance of Instance movement in refine placement:
[05/06 23:05:21   3755s]   maximum (X+Y) =         0.00 um
[05/06 23:05:21   3755s]   mean    (X+Y) =         0.00 um
[05/06 23:05:21   3755s] Summary Report:
[05/06 23:05:21   3755s] Instances move: 0 (out of 15188 movable)
[05/06 23:05:21   3755s] Instances flipped: 0
[05/06 23:05:21   3755s] Mean displacement: 0.00 um
[05/06 23:05:21   3755s] Max displacement: 0.00 um 
[05/06 23:05:21   3755s] Total instances moved : 0
[05/06 23:05:21   3755s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.770, REAL:1.772, MEM:2620.3M, EPOCH TIME: 1715051121.318482
[05/06 23:05:21   3755s] Total net bbox length = 7.399e+05 (3.496e+05 3.903e+05) (ext = 4.136e+04)
[05/06 23:05:21   3755s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2620.3MB
[05/06 23:05:21   3755s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2620.3MB) @(1:02:34 - 1:02:36).
[05/06 23:05:21   3755s] *** Finished refinePlace (1:02:36 mem=2620.3M) ***
[05/06 23:05:21   3755s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.17
[05/06 23:05:21   3755s] OPERPROF: Finished RefinePlace at level 1, CPU:1.870, REAL:1.867, MEM:2620.3M, EPOCH TIME: 1715051121.334629
[05/06 23:05:21   3755s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2620.3M, EPOCH TIME: 1715051121.427952
[05/06 23:05:21   3755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15188).
[05/06 23:05:21   3755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:21   3756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:21   3756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:21   3756s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.075, MEM:2620.3M, EPOCH TIME: 1715051121.502762
[05/06 23:05:21   3756s] *** maximum move = 0.00 um ***
[05/06 23:05:21   3756s] *** Finished re-routing un-routed nets (2620.3M) ***
[05/06 23:05:21   3756s] OPERPROF: Starting DPlace-Init at level 1, MEM:2620.3M, EPOCH TIME: 1715051121.653604
[05/06 23:05:21   3756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2620.3M, EPOCH TIME: 1715051121.692811
[05/06 23:05:21   3756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:21   3756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:21   3756s] 
[05/06 23:05:21   3756s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:21   3756s] OPERPROF:     Starting CMU at level 3, MEM:2620.3M, EPOCH TIME: 1715051121.745515
[05/06 23:05:21   3756s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2620.3M, EPOCH TIME: 1715051121.749609
[05/06 23:05:21   3756s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2620.3M, EPOCH TIME: 1715051121.757532
[05/06 23:05:21   3756s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2620.3M, EPOCH TIME: 1715051121.757692
[05/06 23:05:21   3756s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2636.3M, EPOCH TIME: 1715051121.758374
[05/06 23:05:21   3756s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2636.3M, EPOCH TIME: 1715051121.767579
[05/06 23:05:21   3756s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:2636.3M, EPOCH TIME: 1715051121.769352
[05/06 23:05:21   3756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.116, MEM:2636.3M, EPOCH TIME: 1715051121.769537
[05/06 23:05:21   3756s] 
[05/06 23:05:21   3756s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=2636.3M) ***
[05/06 23:05:21   3756s] Deleting 0 temporary hard placement blockage(s).
[05/06 23:05:21   3756s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.21
[05/06 23:05:21   3756s] *** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:26.8/0:00:26.8 (1.0), totSession cpu/real = 1:02:36.5/1:17:52.7 (0.8), mem = 2636.3M
[05/06 23:05:21   3756s] 
[05/06 23:05:21   3756s] =============================================================================================
[05/06 23:05:21   3756s]  Step TAT Report : AreaOpt #3 / place_opt_design #2                             21.16-s078_1
[05/06 23:05:21   3756s] =============================================================================================
[05/06 23:05:21   3756s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 23:05:21   3756s] ---------------------------------------------------------------------------------------------
[05/06 23:05:21   3756s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:21   3756s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:21   3756s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:21   3756s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:21   3756s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:21   3756s] [ OptimizationStep       ]      1   0:00:00.7  (   2.6 % )     0:00:23.4 /  0:00:23.4    1.0
[05/06 23:05:21   3756s] [ OptSingleIteration     ]      7   0:00:00.4  (   1.3 % )     0:00:22.7 /  0:00:22.7    1.0
[05/06 23:05:21   3756s] [ OptGetWeight           ]    681   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/06 23:05:21   3756s] [ OptEval                ]    681   0:00:10.6  (  39.7 % )     0:00:10.6 /  0:00:10.5    1.0
[05/06 23:05:21   3756s] [ OptCommit              ]    681   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.2    0.8
[05/06 23:05:21   3756s] [ PostCommitDelayUpdate  ]    686   0:00:00.2  (   0.9 % )     0:00:07.9 /  0:00:07.9    1.0
[05/06 23:05:21   3756s] [ IncrDelayCalc          ]    495   0:00:07.7  (  28.6 % )     0:00:07.7 /  0:00:07.6    1.0
[05/06 23:05:21   3756s] [ RefinePlace            ]      1   0:00:02.6  (   9.6 % )     0:00:02.7 /  0:00:02.7    1.0
[05/06 23:05:21   3756s] [ TimingUpdate           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:21   3756s] [ IncrTimingUpdate       ]    139   0:00:03.5  (  13.2 % )     0:00:03.5 /  0:00:03.6    1.0
[05/06 23:05:21   3756s] [ MISC                   ]          0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:05:21   3756s] ---------------------------------------------------------------------------------------------
[05/06 23:05:21   3756s]  AreaOpt #3 TOTAL                   0:00:26.8  ( 100.0 % )     0:00:26.8 /  0:00:26.8    1.0
[05/06 23:05:21   3756s] ---------------------------------------------------------------------------------------------
[05/06 23:05:21   3756s] 
[05/06 23:05:21   3756s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2617.2M, EPOCH TIME: 1715051121.977635
[05/06 23:05:21   3756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:21   3756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:22   3756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:22   3756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:22   3756s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2556.2M, EPOCH TIME: 1715051122.048024
[05/06 23:05:22   3756s] TotalInstCnt at PhyDesignMc Destruction: 15188
[05/06 23:05:22   3756s] End: Area Reclaim Optimization (cpu=0:00:27, real=0:00:27, mem=2556.22M, totSessionCpu=1:02:37).
[05/06 23:05:22   3756s] OPTC: user 20.0
[05/06 23:05:22   3756s] Begin: GigaOpt postEco DRV Optimization
[05/06 23:05:22   3756s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[05/06 23:05:22   3756s] *** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 1:02:36.9/1:17:53.0 (0.8), mem = 2556.2M
[05/06 23:05:22   3756s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 23:05:22   3756s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:22   3756s] Type 'man IMPECO-560' for more detail.
[05/06 23:05:22   3756s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 23:05:22   3756s] Type 'man IMPOPT-3115' for more detail.
[05/06 23:05:22   3756s] *Info: 10 ununiquified hinsts
[05/06 23:05:22   3756s] Info: 1 ideal net excluded from IPO operation.
[05/06 23:05:22   3756s] Info: 90 clock nets excluded from IPO operation.
[05/06 23:05:22   3756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.22
[05/06 23:05:22   3756s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 23:05:22   3756s] ### Creating PhyDesignMc. totSessionCpu=1:02:37 mem=2556.2M
[05/06 23:05:22   3756s] OPERPROF: Starting DPlace-Init at level 1, MEM:2556.2M, EPOCH TIME: 1715051122.398833
[05/06 23:05:22   3756s] Processing tracks to init pin-track alignment.
[05/06 23:05:22   3756s] z: 2, totalTracks: 1
[05/06 23:05:22   3756s] z: 4, totalTracks: 1
[05/06 23:05:22   3756s] z: 6, totalTracks: 1
[05/06 23:05:22   3756s] z: 8, totalTracks: 1
[05/06 23:05:22   3756s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:05:22   3756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2556.2M, EPOCH TIME: 1715051122.438160
[05/06 23:05:22   3756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:22   3756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:22   3757s] 
[05/06 23:05:22   3757s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:22   3757s] OPERPROF:     Starting CMU at level 3, MEM:2556.2M, EPOCH TIME: 1715051122.490347
[05/06 23:05:22   3757s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2556.2M, EPOCH TIME: 1715051122.494354
[05/06 23:05:22   3757s] 
[05/06 23:05:22   3757s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 23:05:22   3757s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2556.2M, EPOCH TIME: 1715051122.502076
[05/06 23:05:22   3757s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2556.2M, EPOCH TIME: 1715051122.502230
[05/06 23:05:22   3757s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2556.2M, EPOCH TIME: 1715051122.502453
[05/06 23:05:22   3757s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2556.2MB).
[05/06 23:05:22   3757s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:2556.2M, EPOCH TIME: 1715051122.511572
[05/06 23:05:22   3757s] TotalInstCnt at PhyDesignMc Initialization: 15188
[05/06 23:05:22   3757s] ### Creating PhyDesignMc, finished. totSessionCpu=1:02:37 mem=2556.2M
[05/06 23:05:22   3757s] ### Creating RouteCongInterface, started
[05/06 23:05:22   3757s] 
[05/06 23:05:22   3757s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/06 23:05:22   3757s] 
[05/06 23:05:22   3757s] #optDebug: {0, 1.000}
[05/06 23:05:22   3757s] ### Creating RouteCongInterface, finished
[05/06 23:05:22   3757s] ### Creating LA Mngr. totSessionCpu=1:02:37 mem=2556.2M
[05/06 23:05:22   3757s] ### Creating LA Mngr, finished. totSessionCpu=1:02:37 mem=2556.2M
[05/06 23:05:23   3758s] [GPS-DRV] Optimizer parameters ============================= 
[05/06 23:05:23   3758s] [GPS-DRV] maxDensity (design): 0.95
[05/06 23:05:23   3758s] [GPS-DRV] maxLocalDensity: 0.98
[05/06 23:05:23   3758s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/06 23:05:23   3758s] [GPS-DRV] All active and enabled setup views
[05/06 23:05:23   3758s] [GPS-DRV]     typical
[05/06 23:05:23   3758s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 23:05:23   3758s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/06 23:05:23   3758s] [GPS-DRV] maxFanoutLoad on
[05/06 23:05:23   3758s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/06 23:05:23   3758s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/06 23:05:23   3758s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/06 23:05:23   3758s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2613.5M, EPOCH TIME: 1715051123.535478
[05/06 23:05:23   3758s] Found 0 hard placement blockage before merging.
[05/06 23:05:23   3758s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2613.5M, EPOCH TIME: 1715051123.537205
[05/06 23:05:23   3758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:05:23   3758s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/06 23:05:23   3758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:05:23   3758s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/06 23:05:23   3758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:05:23   3758s] Info: violation cost 2.633435 (cap = 0.016278, tran = 2.117157, len = 0.000000, fanout load = 0.500000, fanout count = 0.000000, glitch 0.000000)
[05/06 23:05:23   3758s] |     2|     6|    -0.36|     1|     1|    -0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       0| 43.01%|          |         |
[05/06 23:05:24   3758s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 23:05:24   3758s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -7.16|       3|       0|       2| 43.02%| 0:00:01.0|  2637.1M|
[05/06 23:05:24   3758s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/06 23:05:24   3758s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -7.16|       0|       0|       0| 43.02%| 0:00:00.0|  2637.1M|
[05/06 23:05:24   3758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/06 23:05:24   3758s] 
[05/06 23:05:24   3758s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2637.1M) ***
[05/06 23:05:24   3758s] 
[05/06 23:05:24   3758s] Deleting 0 temporary hard placement blockage(s).
[05/06 23:05:24   3758s] Total-nets :: 15654, Stn-nets :: 837, ratio :: 5.34688 %, Total-len 800581, Stn-len 50013.4
[05/06 23:05:24   3758s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2618.0M, EPOCH TIME: 1715051124.177218
[05/06 23:05:24   3758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15191).
[05/06 23:05:24   3758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:24   3758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:24   3758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:24   3758s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2556.0M, EPOCH TIME: 1715051124.250884
[05/06 23:05:24   3758s] TotalInstCnt at PhyDesignMc Destruction: 15191
[05/06 23:05:24   3758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.22
[05/06 23:05:24   3758s] *** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 1:02:38.8/1:17:54.9 (0.8), mem = 2556.0M
[05/06 23:05:24   3758s] 
[05/06 23:05:24   3758s] =============================================================================================
[05/06 23:05:24   3758s]  Step TAT Report : DrvOpt #2 / place_opt_design #2                              21.16-s078_1
[05/06 23:05:24   3758s] =============================================================================================
[05/06 23:05:24   3758s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 23:05:24   3758s] ---------------------------------------------------------------------------------------------
[05/06 23:05:24   3758s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:24   3758s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:24   3758s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  15.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:05:24   3758s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:24   3758s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:24   3758s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:24   3758s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 23:05:24   3758s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 23:05:24   3758s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:24   3758s] [ OptEval                ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.2
[05/06 23:05:24   3758s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:24   3758s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 23:05:24   3758s] [ IncrDelayCalc          ]      4   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/06 23:05:24   3758s] [ DrvFindVioNets         ]      3   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 23:05:24   3758s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.2
[05/06 23:05:24   3758s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 23:05:24   3758s] [ MISC                   ]          0:00:01.0  (  48.9 % )     0:00:01.0 /  0:00:00.9    1.0
[05/06 23:05:24   3758s] ---------------------------------------------------------------------------------------------
[05/06 23:05:24   3758s]  DrvOpt #2 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[05/06 23:05:24   3758s] ---------------------------------------------------------------------------------------------
[05/06 23:05:24   3758s] 
[05/06 23:05:24   3758s] End: GigaOpt postEco DRV Optimization
[05/06 23:05:24   3759s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.087 (bump = 0.087)
[05/06 23:05:24   3759s] GigaOpt: Skipping nonLegal postEco optimization
[05/06 23:05:25   3759s] Design TNS changes after trial route: 0.000 -> -5.584
[05/06 23:05:25   3759s] Begin: GigaOpt TNS non-legal recovery
[05/06 23:05:25   3759s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[05/06 23:05:25   3759s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/06 23:05:25   3759s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:25   3759s] Type 'man IMPECO-560' for more detail.
[05/06 23:05:25   3759s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 23:05:25   3759s] Type 'man IMPOPT-3115' for more detail.
[05/06 23:05:25   3759s] *Info: 10 ununiquified hinsts
[05/06 23:05:25   3759s] Info: 1 ideal net excluded from IPO operation.
[05/06 23:05:25   3759s] Info: 90 clock nets excluded from IPO operation.
[05/06 23:05:25   3759s] *** TnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 1:02:39.8/1:17:56.0 (0.8), mem = 2556.0M
[05/06 23:05:25   3759s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13976.23
[05/06 23:05:25   3759s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/06 23:05:25   3759s] ### Creating PhyDesignMc. totSessionCpu=1:02:40 mem=2556.0M
[05/06 23:05:25   3759s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/06 23:05:25   3759s] OPERPROF: Starting DPlace-Init at level 1, MEM:2556.0M, EPOCH TIME: 1715051125.282644
[05/06 23:05:25   3759s] Processing tracks to init pin-track alignment.
[05/06 23:05:25   3759s] z: 2, totalTracks: 1
[05/06 23:05:25   3759s] z: 4, totalTracks: 1
[05/06 23:05:25   3759s] z: 6, totalTracks: 1
[05/06 23:05:25   3759s] z: 8, totalTracks: 1
[05/06 23:05:25   3759s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:05:25   3759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2556.0M, EPOCH TIME: 1715051125.320818
[05/06 23:05:25   3759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:25   3759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:25   3759s] 
[05/06 23:05:25   3759s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:25   3759s] OPERPROF:     Starting CMU at level 3, MEM:2556.0M, EPOCH TIME: 1715051125.372847
[05/06 23:05:25   3759s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2556.0M, EPOCH TIME: 1715051125.376839
[05/06 23:05:25   3759s] 
[05/06 23:05:25   3759s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 23:05:25   3759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2556.0M, EPOCH TIME: 1715051125.384568
[05/06 23:05:25   3759s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2556.0M, EPOCH TIME: 1715051125.384739
[05/06 23:05:25   3759s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2556.0M, EPOCH TIME: 1715051125.384972
[05/06 23:05:25   3759s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2556.0MB).
[05/06 23:05:25   3759s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:2556.0M, EPOCH TIME: 1715051125.394115
[05/06 23:05:25   3760s] TotalInstCnt at PhyDesignMc Initialization: 15191
[05/06 23:05:25   3760s] ### Creating PhyDesignMc, finished. totSessionCpu=1:02:40 mem=2556.0M
[05/06 23:05:25   3760s] ### Creating RouteCongInterface, started
[05/06 23:05:25   3760s] 
[05/06 23:05:25   3760s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/06 23:05:25   3760s] 
[05/06 23:05:25   3760s] #optDebug: {0, 1.000}
[05/06 23:05:25   3760s] ### Creating RouteCongInterface, finished
[05/06 23:05:25   3760s] ### Creating LA Mngr. totSessionCpu=1:02:40 mem=2556.0M
[05/06 23:05:25   3760s] ### Creating LA Mngr, finished. totSessionCpu=1:02:40 mem=2556.0M
[05/06 23:05:26   3760s] *info: 90 clock nets excluded
[05/06 23:05:26   3760s] *info: 1 ideal net excluded from IPO operation.
[05/06 23:05:26   3760s] *info: 1444 no-driver nets excluded.
[05/06 23:05:26   3760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:26   3760s] Type 'man IMPECO-560' for more detail.
[05/06 23:05:26   3760s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:05:26   3760s] Type 'man IMPOPT-3213' for more detail.
[05/06 23:05:26   3760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:26   3760s] Type 'man IMPECO-560' for more detail.
[05/06 23:05:26   3760s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/06 23:05:26   3760s] Type 'man IMPOPT-3115' for more detail.
[05/06 23:05:26   3760s] *Info: 10 ununiquified hinsts
[05/06 23:05:26   3761s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.13976.5
[05/06 23:05:26   3761s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/06 23:05:26   3761s] PathGroup :  reg2reg  TargetSlack : 0 
[05/06 23:05:26   3761s] ** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -5.584 Density 43.02
[05/06 23:05:26   3761s] Optimizer TNS Opt
[05/06 23:05:26   3761s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.093| 0.000|
|reg2cgate | 0.679| 0.000|
|reg2reg   |-0.087|-5.584|
|HEPG      |-0.087|-5.584|
|All Paths |-0.087|-5.584|
+----------+------+------+

[05/06 23:05:27   3761s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.679ns TNS 0.000ns; reg2reg* WNS -0.087ns TNS -5.583ns; HEPG WNS -0.087ns TNS -5.583ns; all paths WNS -0.087ns TNS -5.583ns; Real time 0:35:02
[05/06 23:05:27   3761s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2615.2M, EPOCH TIME: 1715051127.026184
[05/06 23:05:27   3761s] Found 0 hard placement blockage before merging.
[05/06 23:05:27   3761s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2615.2M, EPOCH TIME: 1715051127.027822
[05/06 23:05:27   3762s] Active Path Group: reg2reg  
[05/06 23:05:27   3762s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:05:27   3762s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/06 23:05:27   3762s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:05:27   3762s] |  -0.087|   -0.087|  -5.584|   -5.584|   43.02%|   0:00:00.0| 2615.2M|   typical|  reg2reg| gen_regfile_ff_register_file_i/g_rf_flops_3__rf_re |
[05/06 23:05:27   3762s] |        |         |        |         |         |            |        |          |         | g_q_reg_14_/D                                      |
[05/06 23:05:27   3762s] |   0.000|    0.000|   0.000|    0.000|   43.02%|   0:00:00.0| 2638.8M|        NA|       NA| NA                                                 |
[05/06 23:05:27   3762s] |   0.000|    0.000|   0.000|    0.000|   43.02%|   0:00:00.0| 2638.8M|   typical|       NA| NA                                                 |
[05/06 23:05:27   3762s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/06 23:05:28   3762s] 
[05/06 23:05:28   3762s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2638.8M) ***
[05/06 23:05:28   3762s] 
[05/06 23:05:28   3762s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2638.8M) ***
[05/06 23:05:28   3762s] Deleting 0 temporary hard placement blockage(s).
[05/06 23:05:28   3762s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.093|0.000|
|reg2cgate |0.679|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[05/06 23:05:28   3762s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.679ns TNS 0.000ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:35:03
[05/06 23:05:28   3762s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.13976.7
[05/06 23:05:28   3762s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2638.8M, EPOCH TIME: 1715051128.104386
[05/06 23:05:28   3762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15192).
[05/06 23:05:28   3762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:28   3762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:28   3762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:28   3762s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.075, MEM:2638.8M, EPOCH TIME: 1715051128.179063
[05/06 23:05:28   3762s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2638.8M, EPOCH TIME: 1715051128.184491
[05/06 23:05:28   3762s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2638.8M, EPOCH TIME: 1715051128.184695
[05/06 23:05:28   3762s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2638.8M, EPOCH TIME: 1715051128.222567
[05/06 23:05:28   3762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:28   3762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:28   3762s] 
[05/06 23:05:28   3762s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:28   3762s] OPERPROF:       Starting CMU at level 4, MEM:2638.8M, EPOCH TIME: 1715051128.274325
[05/06 23:05:28   3762s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2638.8M, EPOCH TIME: 1715051128.278294
[05/06 23:05:28   3762s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.063, MEM:2638.8M, EPOCH TIME: 1715051128.285851
[05/06 23:05:28   3762s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2638.8M, EPOCH TIME: 1715051128.286023
[05/06 23:05:28   3762s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2638.8M, EPOCH TIME: 1715051128.286264
[05/06 23:05:28   3762s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.111, MEM:2638.8M, EPOCH TIME: 1715051128.295230
[05/06 23:05:28   3762s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.111, MEM:2638.8M, EPOCH TIME: 1715051128.295300
[05/06 23:05:28   3762s] TDRefine: refinePlace mode is spiral
[05/06 23:05:28   3762s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13976.18
[05/06 23:05:28   3762s] OPERPROF: Starting RefinePlace at level 1, MEM:2638.8M, EPOCH TIME: 1715051128.295372
[05/06 23:05:28   3762s] *** Starting refinePlace (1:02:43 mem=2638.8M) ***
[05/06 23:05:28   3762s] Total net bbox length = 7.399e+05 (3.496e+05 3.903e+05) (ext = 4.136e+04)
[05/06 23:05:28   3762s] 
[05/06 23:05:28   3762s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:28   3762s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:05:28   3762s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:28   3762s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:28   3762s] 
[05/06 23:05:28   3762s] Starting Small incrNP...
[05/06 23:05:28   3762s] User Input Parameters:
[05/06 23:05:28   3762s] - Congestion Driven    : Off
[05/06 23:05:28   3762s] - Timing Driven        : Off
[05/06 23:05:28   3762s] - Area-Violation Based : Off
[05/06 23:05:28   3762s] - Start Rollback Level : -5
[05/06 23:05:28   3762s] - Legalized            : On
[05/06 23:05:28   3762s] - Window Based         : Off
[05/06 23:05:28   3762s] - eDen incr mode       : Off
[05/06 23:05:28   3762s] - Small incr mode      : On
[05/06 23:05:28   3762s] 
[05/06 23:05:28   3762s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2638.8M, EPOCH TIME: 1715051128.384028
[05/06 23:05:28   3762s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2638.8M, EPOCH TIME: 1715051128.394090
[05/06 23:05:28   3762s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.011, MEM:2638.8M, EPOCH TIME: 1715051128.404876
[05/06 23:05:28   3762s] default core: bins with density > 0.750 = 19.37 % ( 61 / 315 )
[05/06 23:05:28   3762s] Density distribution unevenness ratio = 26.334%
[05/06 23:05:28   3762s] Density distribution unevenness ratio (U70) = 6.530%
[05/06 23:05:28   3762s] Density distribution unevenness ratio (U80) = 2.108%
[05/06 23:05:28   3762s] Density distribution unevenness ratio (U90) = 0.512%
[05/06 23:05:28   3762s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.021, MEM:2638.8M, EPOCH TIME: 1715051128.405092
[05/06 23:05:28   3762s] cost 0.994444, thresh 1.000000
[05/06 23:05:28   3762s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2638.8M)
[05/06 23:05:28   3762s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:05:28   3762s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2638.8M, EPOCH TIME: 1715051128.407578
[05/06 23:05:28   3762s] Starting refinePlace ...
[05/06 23:05:28   3762s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:28   3762s] One DDP V2 for no tweak run.
[05/06 23:05:28   3763s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:28   3763s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2638.8M, EPOCH TIME: 1715051128.513193
[05/06 23:05:28   3763s] DDP initSite1 nrRow 150 nrJob 150
[05/06 23:05:28   3763s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2638.8M, EPOCH TIME: 1715051128.513363
[05/06 23:05:28   3763s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2638.8M, EPOCH TIME: 1715051128.513708
[05/06 23:05:28   3763s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2638.8M, EPOCH TIME: 1715051128.513768
[05/06 23:05:28   3763s] DDP markSite nrRow 150 nrJob 150
[05/06 23:05:28   3763s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.003, MEM:2638.8M, EPOCH TIME: 1715051128.516844
[05/06 23:05:28   3763s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.004, MEM:2638.8M, EPOCH TIME: 1715051128.517020
[05/06 23:05:28   3763s]   Spread Effort: high, pre-route mode, useDDP on.
[05/06 23:05:28   3763s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2640.9MB) @(1:02:43 - 1:02:43).
[05/06 23:05:28   3763s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 23:05:28   3763s] wireLenOptFixPriorityInst 2049 inst fixed
[05/06 23:05:28   3763s] 
[05/06 23:05:28   3763s] Running Spiral with 1 thread in Normal Mode  fetchWidth=70 
[05/06 23:05:30   3764s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:05:30   3764s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:05:30   3764s] Move report: legalization moves 6 insts, mean move: 1.67 um, max move: 5.20 um spiral
[05/06 23:05:30   3764s] 	Max move on inst (u_ibex_core/id_stage_i/FE_OFC6867_n181): (252.40, 469.20) --> (254.00, 465.60)
[05/06 23:05:30   3764s] [CPU] RefinePlace/Spiral (cpu=0:00:00.7, real=0:00:00.0)
[05/06 23:05:30   3764s] [CPU] RefinePlace/Commit (cpu=0:00:00.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.9, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 23:05:30   3764s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2628.0MB) @(1:02:43 - 1:02:45).
[05/06 23:05:30   3764s] Move report: Detail placement moves 6 insts, mean move: 1.67 um, max move: 5.20 um 
[05/06 23:05:30   3764s] 	Max move on inst (u_ibex_core/id_stage_i/FE_OFC6867_n181): (252.40, 469.20) --> (254.00, 465.60)
[05/06 23:05:30   3764s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2628.0MB
[05/06 23:05:30   3764s] Statistics of distance of Instance movement in refine placement:
[05/06 23:05:30   3764s]   maximum (X+Y) =         5.20 um
[05/06 23:05:30   3764s]   inst (u_ibex_core/id_stage_i/FE_OFC6867_n181) with max move: (252.4, 469.2) -> (254, 465.6)
[05/06 23:05:30   3764s]   mean    (X+Y) =         1.67 um
[05/06 23:05:30   3764s] Summary Report:
[05/06 23:05:30   3764s] Instances move: 6 (out of 15192 movable)
[05/06 23:05:30   3764s] Instances flipped: 0
[05/06 23:05:30   3764s] Mean displacement: 1.67 um
[05/06 23:05:30   3764s] Max displacement: 5.20 um (Instance: u_ibex_core/id_stage_i/FE_OFC6867_n181) (252.4, 469.2) -> (254, 465.6)
[05/06 23:05:30   3764s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX3TS
[05/06 23:05:30   3764s] Total instances moved : 6
[05/06 23:05:30   3764s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.930, REAL:1.921, MEM:2628.0M, EPOCH TIME: 1715051130.328532
[05/06 23:05:30   3764s] Total net bbox length = 7.399e+05 (3.496e+05 3.903e+05) (ext = 4.136e+04)
[05/06 23:05:30   3764s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2628.0MB
[05/06 23:05:30   3764s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2628.0MB) @(1:02:43 - 1:02:45).
[05/06 23:05:30   3764s] *** Finished refinePlace (1:02:45 mem=2628.0M) ***
[05/06 23:05:30   3764s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13976.18
[05/06 23:05:30   3764s] OPERPROF: Finished RefinePlace at level 1, CPU:2.050, REAL:2.049, MEM:2628.0M, EPOCH TIME: 1715051130.344442
[05/06 23:05:30   3765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2628.0M, EPOCH TIME: 1715051130.436928
[05/06 23:05:30   3765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15192).
[05/06 23:05:30   3765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:30   3765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:30   3765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:30   3765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:2623.0M, EPOCH TIME: 1715051130.512582
[05/06 23:05:30   3765s] *** maximum move = 5.20 um ***
[05/06 23:05:30   3765s] *** Finished re-routing un-routed nets (2623.0M) ***
[05/06 23:05:30   3765s] OPERPROF: Starting DPlace-Init at level 1, MEM:2623.0M, EPOCH TIME: 1715051130.647449
[05/06 23:05:30   3765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2623.0M, EPOCH TIME: 1715051130.685959
[05/06 23:05:30   3765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:30   3765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:30   3765s] 
[05/06 23:05:30   3765s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:30   3765s] OPERPROF:     Starting CMU at level 3, MEM:2623.0M, EPOCH TIME: 1715051130.738069
[05/06 23:05:30   3765s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2623.0M, EPOCH TIME: 1715051130.742139
[05/06 23:05:30   3765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2623.0M, EPOCH TIME: 1715051130.749942
[05/06 23:05:30   3765s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2623.0M, EPOCH TIME: 1715051130.750112
[05/06 23:05:30   3765s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2639.0M, EPOCH TIME: 1715051130.750727
[05/06 23:05:30   3765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:2639.0M, EPOCH TIME: 1715051130.759989
[05/06 23:05:30   3765s] 
[05/06 23:05:30   3765s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=2639.0M) ***
[05/06 23:05:30   3765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.13976.7
[05/06 23:05:31   3765s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 43.02
[05/06 23:05:31   3765s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.093|0.000|
|reg2cgate |0.741|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[05/06 23:05:31   3765s] 
[05/06 23:05:31   3765s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=2639.0M) ***
[05/06 23:05:31   3765s] 
[05/06 23:05:31   3765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.13976.5
[05/06 23:05:31   3765s] Total-nets :: 15655, Stn-nets :: 838, ratio :: 5.35292 %, Total-len 800582, Stn-len 50014.2
[05/06 23:05:31   3765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2619.9M, EPOCH TIME: 1715051131.182204
[05/06 23:05:31   3765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:31   3765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:31   3765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:31   3765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:31   3765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2556.9M, EPOCH TIME: 1715051131.251326
[05/06 23:05:31   3765s] TotalInstCnt at PhyDesignMc Destruction: 15192
[05/06 23:05:31   3765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13976.23
[05/06 23:05:31   3765s] *** TnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 1:02:45.8/1:18:01.9 (0.8), mem = 2556.9M
[05/06 23:05:31   3765s] 
[05/06 23:05:31   3765s] =============================================================================================
[05/06 23:05:31   3765s]  Step TAT Report : TnsOpt #1 / place_opt_design #2                              21.16-s078_1
[05/06 23:05:31   3765s] =============================================================================================
[05/06 23:05:31   3765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 23:05:31   3765s] ---------------------------------------------------------------------------------------------
[05/06 23:05:31   3765s] [ SlackTraversorInit     ]      2   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:05:31   3765s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:31   3765s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:05:31   3765s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.3
[05/06 23:05:31   3765s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:31   3765s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:31   3765s] [ TransformInit          ]      1   0:00:01.2  (  19.4 % )     0:00:01.2 /  0:00:01.2    1.0
[05/06 23:05:31   3765s] [ OptimizationStep       ]      1   0:00:00.1  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:05:31   3765s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 23:05:31   3765s] [ OptGetWeight           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/06 23:05:31   3765s] [ OptEval                ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    1.0
[05/06 23:05:31   3765s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:31   3765s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.2
[05/06 23:05:31   3765s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/06 23:05:31   3765s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/06 23:05:31   3765s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:31   3765s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:31   3765s] [ RefinePlace            ]      1   0:00:02.8  (  46.1 % )     0:00:02.9 /  0:00:02.9    1.0
[05/06 23:05:31   3765s] [ TimingUpdate           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/06 23:05:31   3765s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/06 23:05:31   3765s] [ MISC                   ]          0:00:00.8  (  14.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/06 23:05:31   3765s] ---------------------------------------------------------------------------------------------
[05/06 23:05:31   3765s]  TnsOpt #1 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[05/06 23:05:31   3765s] ---------------------------------------------------------------------------------------------
[05/06 23:05:31   3765s] 
[05/06 23:05:31   3765s] End: GigaOpt TNS non-legal recovery
[05/06 23:05:31   3765s] Register exp ratio and priority group on 0 nets on 15722 nets : 
[05/06 23:05:31   3766s] 
[05/06 23:05:31   3766s] Active setup views:
[05/06 23:05:31   3766s]  typical
[05/06 23:05:31   3766s]   Dominating endpoints: 0
[05/06 23:05:31   3766s]   Dominating TNS: -0.000
[05/06 23:05:31   3766s] 
[05/06 23:05:31   3766s] Extraction called for design 'ibex_top' of instances=15192 and nets=17953 using extraction engine 'preRoute' .
[05/06 23:05:31   3766s] PreRoute RC Extraction called for design ibex_top.
[05/06 23:05:31   3766s] RC Extraction called in multi-corner(1) mode.
[05/06 23:05:31   3766s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 23:05:31   3766s] Type 'man IMPEXT-6197' for more detail.
[05/06 23:05:31   3766s] RCMode: PreRoute
[05/06 23:05:31   3766s]       RC Corner Indexes            0   
[05/06 23:05:31   3766s] Capacitance Scaling Factor   : 1.00000 
[05/06 23:05:31   3766s] Resistance Scaling Factor    : 1.00000 
[05/06 23:05:31   3766s] Clock Cap. Scaling Factor    : 1.00000 
[05/06 23:05:31   3766s] Clock Res. Scaling Factor    : 1.00000 
[05/06 23:05:31   3766s] Shrink Factor                : 1.00000
[05/06 23:05:31   3766s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/06 23:05:31   3766s] RC Grid backup saved.
[05/06 23:05:31   3766s] 
[05/06 23:05:31   3766s] Trim Metal Layers:
[05/06 23:05:31   3766s] LayerId::1 widthSet size::1
[05/06 23:05:31   3766s] LayerId::2 widthSet size::1
[05/06 23:05:31   3766s] LayerId::3 widthSet size::1
[05/06 23:05:31   3766s] LayerId::4 widthSet size::1
[05/06 23:05:31   3766s] LayerId::5 widthSet size::1
[05/06 23:05:31   3766s] LayerId::6 widthSet size::1
[05/06 23:05:31   3766s] LayerId::7 widthSet size::1
[05/06 23:05:31   3766s] LayerId::8 widthSet size::1
[05/06 23:05:31   3766s] Skipped RC grid update for preRoute extraction.
[05/06 23:05:31   3766s] eee: pegSigSF::1.070000
[05/06 23:05:31   3766s] Initializing multi-corner resistance tables ...
[05/06 23:05:31   3766s] eee: l::1 avDens::0.148906 usedTrk::4502.911483 availTrk::30240.000000 sigTrk::4502.911483
[05/06 23:05:31   3766s] eee: l::2 avDens::0.387931 usedTrk::11731.034291 availTrk::30240.000000 sigTrk::11731.034291
[05/06 23:05:31   3766s] eee: l::3 avDens::0.327772 usedTrk::9911.814339 availTrk::30240.000000 sigTrk::9911.814339
[05/06 23:05:31   3766s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/06 23:05:31   3766s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/06 23:05:31   3766s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 23:05:31   3766s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 23:05:31   3766s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/06 23:05:31   3766s] {RT typical_rc 0 3 3 0}
[05/06 23:05:31   3766s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/06 23:05:32   3766s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2569.320M)
[05/06 23:05:32   3766s] Skewing Data Summary (End_of_FINAL)
[05/06 23:05:32   3767s] --------------------------------------------------
[05/06 23:05:32   3767s]  Total skewed count:0
[05/06 23:05:32   3767s] --------------------------------------------------
[05/06 23:05:32   3767s] Starting delay calculation for Setup views
[05/06 23:05:33   3767s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/06 23:05:33   3767s] #################################################################################
[05/06 23:05:33   3767s] # Design Stage: PostRoute
[05/06 23:05:33   3767s] # Design Name: ibex_top
[05/06 23:05:33   3767s] # Design Mode: 130nm
[05/06 23:05:33   3767s] # Analysis Mode: MMMC OCV 
[05/06 23:05:33   3767s] # Parasitics Mode: No SPEF/RCDB 
[05/06 23:05:33   3767s] # Signoff Settings: SI Off 
[05/06 23:05:33   3767s] #################################################################################
[05/06 23:05:33   3768s] Calculate early delays in OCV mode...
[05/06 23:05:33   3768s] Calculate late delays in OCV mode...
[05/06 23:05:33   3768s] Topological Sorting (REAL = 0:00:00.0, MEM = 2570.9M, InitMEM = 2570.9M)
[05/06 23:05:33   3768s] Start delay calculation (fullDC) (1 T). (MEM=2570.93)
[05/06 23:05:34   3768s] End AAE Lib Interpolated Model. (MEM=2579.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 23:05:37   3772s] Total number of fetched objects 17379
[05/06 23:05:38   3772s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/06 23:05:38   3772s] End delay calculation. (MEM=2566.12 CPU=0:00:03.4 REAL=0:00:04.0)
[05/06 23:05:38   3772s] End delay calculation (fullDC). (MEM=2566.12 CPU=0:00:04.1 REAL=0:00:05.0)
[05/06 23:05:38   3772s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 2566.1M) ***
[05/06 23:05:39   3773s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=1:02:54 mem=2574.1M)
[05/06 23:05:39   3773s] OPTC: user 20.0
[05/06 23:05:39   3774s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 23:05:39   3774s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2566.12 MB )
[05/06 23:05:39   3774s] (I)      ==================== Layers =====================
[05/06 23:05:39   3774s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:05:39   3774s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/06 23:05:39   3774s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:05:39   3774s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/06 23:05:39   3774s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/06 23:05:39   3774s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/06 23:05:39   3774s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/06 23:05:39   3774s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/06 23:05:39   3774s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/06 23:05:39   3774s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/06 23:05:39   3774s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/06 23:05:39   3774s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:05:39   3774s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/06 23:05:39   3774s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/06 23:05:39   3774s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/06 23:05:39   3774s] (I)      +-----+----+---------+---------+--------+-------+
[05/06 23:05:39   3774s] (I)      Started Import and model ( Curr Mem: 2566.12 MB )
[05/06 23:05:39   3774s] (I)      Default pattern map key = ibex_top_default.
[05/06 23:05:39   3774s] (I)      == Non-default Options ==
[05/06 23:05:39   3774s] (I)      Build term to term wires                           : false
[05/06 23:05:39   3774s] (I)      Maximum routing layer                              : 3
[05/06 23:05:39   3774s] (I)      Minimum routing layer                              : 1
[05/06 23:05:39   3774s] (I)      Number of threads                                  : 1
[05/06 23:05:39   3774s] (I)      Method to set GCell size                           : row
[05/06 23:05:39   3774s] (I)      Counted 81277 PG shapes. We will not process PG shapes layer by layer.
[05/06 23:05:39   3774s] (I)      Use row-based GCell size
[05/06 23:05:39   3774s] (I)      Use row-based GCell align
[05/06 23:05:39   3774s] (I)      layer 0 area = 89000
[05/06 23:05:39   3774s] (I)      layer 1 area = 120000
[05/06 23:05:39   3774s] (I)      layer 2 area = 120000
[05/06 23:05:39   3774s] (I)      GCell unit size   : 3600
[05/06 23:05:39   3774s] (I)      GCell multiplier  : 1
[05/06 23:05:39   3774s] (I)      GCell row height  : 3600
[05/06 23:05:39   3774s] (I)      Actual row height : 3600
[05/06 23:05:39   3774s] (I)      GCell align ref   : 8400 8400
[05/06 23:05:39   3774s] [NR-eGR] Track table information for default rule: 
[05/06 23:05:39   3774s] [NR-eGR] M1 has single uniform track structure
[05/06 23:05:39   3774s] [NR-eGR] M2 has single uniform track structure
[05/06 23:05:39   3774s] [NR-eGR] M3 has single uniform track structure
[05/06 23:05:39   3774s] [NR-eGR] MQ has single uniform track structure
[05/06 23:05:39   3774s] [NR-eGR] MG has single uniform track structure
[05/06 23:05:39   3774s] [NR-eGR] LY has single uniform track structure
[05/06 23:05:39   3774s] [NR-eGR] E1 has single uniform track structure
[05/06 23:05:39   3774s] [NR-eGR] MA has single uniform track structure
[05/06 23:05:39   3774s] (I)      ============== Default via ===============
[05/06 23:05:39   3774s] (I)      +---+------------------+-----------------+
[05/06 23:05:39   3774s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/06 23:05:39   3774s] (I)      +---+------------------+-----------------+
[05/06 23:05:39   3774s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/06 23:05:39   3774s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/06 23:05:39   3774s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/06 23:05:39   3774s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/06 23:05:39   3774s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/06 23:05:39   3774s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/06 23:05:39   3774s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/06 23:05:39   3774s] (I)      +---+------------------+-----------------+
[05/06 23:05:39   3774s] [NR-eGR] Read 95438 PG shapes
[05/06 23:05:39   3774s] [NR-eGR] Read 0 clock shapes
[05/06 23:05:39   3774s] [NR-eGR] Read 0 other shapes
[05/06 23:05:39   3774s] [NR-eGR] #Routing Blockages  : 0
[05/06 23:05:39   3774s] [NR-eGR] #Instance Blockages : 511095
[05/06 23:05:39   3774s] [NR-eGR] #PG Blockages       : 95438
[05/06 23:05:39   3774s] [NR-eGR] #Halo Blockages     : 0
[05/06 23:05:39   3774s] [NR-eGR] #Boundary Blockages : 0
[05/06 23:05:39   3774s] [NR-eGR] #Clock Blockages    : 0
[05/06 23:05:39   3774s] [NR-eGR] #Other Blockages    : 0
[05/06 23:05:39   3774s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 23:05:39   3774s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 23:05:39   3774s] [NR-eGR] Read 15655 nets ( ignored 0 )
[05/06 23:05:39   3774s] (I)      early_global_route_priority property id does not exist.
[05/06 23:05:39   3774s] (I)      Read Num Blocks=606533  Num Prerouted Wires=0  Num CS=0
[05/06 23:05:39   3774s] (I)      Layer 0 (H) : #blockages 530198 : #preroutes 0
[05/06 23:05:39   3774s] (I)      Layer 1 (V) : #blockages 37801 : #preroutes 0
[05/06 23:05:39   3774s] (I)      Layer 2 (H) : #blockages 38534 : #preroutes 0
[05/06 23:05:39   3774s] (I)      Number of ignored nets                =      0
[05/06 23:05:39   3774s] (I)      Number of connected nets              =      0
[05/06 23:05:39   3774s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 23:05:39   3774s] (I)      Number of clock nets                  =     90.  Ignored: No
[05/06 23:05:39   3774s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 23:05:39   3774s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 23:05:39   3774s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 23:05:39   3774s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 23:05:39   3774s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 23:05:39   3774s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/06 23:05:39   3774s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/06 23:05:39   3774s] [NR-eGR] There are 90 clock nets ( 90 with NDR ).
[05/06 23:05:39   3774s] (I)      Ndr track 0 does not exist
[05/06 23:05:39   3774s] (I)      Ndr track 0 does not exist
[05/06 23:05:39   3774s] (I)      ---------------------Grid Graph Info--------------------
[05/06 23:05:39   3774s] (I)      Routing area        : (0, 0) - (754800, 556800)
[05/06 23:05:39   3774s] (I)      Core area           : (8400, 8400) - (746400, 548400)
[05/06 23:05:39   3774s] (I)      Site width          :   400  (dbu)
[05/06 23:05:39   3774s] (I)      Row height          :  3600  (dbu)
[05/06 23:05:39   3774s] (I)      GCell row height    :  3600  (dbu)
[05/06 23:05:39   3774s] (I)      GCell width         :  3600  (dbu)
[05/06 23:05:39   3774s] (I)      GCell height        :  3600  (dbu)
[05/06 23:05:39   3774s] (I)      Grid                :   210   155     3
[05/06 23:05:39   3774s] (I)      Layer numbers       :     1     2     3
[05/06 23:05:39   3774s] (I)      Vertical capacity   :     0  3600     0
[05/06 23:05:39   3774s] (I)      Horizontal capacity :  3600     0  3600
[05/06 23:05:39   3774s] (I)      Default wire width  :   160   200   200
[05/06 23:05:39   3774s] (I)      Default wire space  :   160   200   200
[05/06 23:05:39   3774s] (I)      Default wire pitch  :   320   400   400
[05/06 23:05:39   3774s] (I)      Default pitch size  :   400   400   400
[05/06 23:05:39   3774s] (I)      First track coord   :   200   200   200
[05/06 23:05:39   3774s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/06 23:05:39   3774s] (I)      Total num of tracks :  1392  1887  1392
[05/06 23:05:39   3774s] (I)      Num of masks        :     1     1     1
[05/06 23:05:39   3774s] (I)      Num of trim masks   :     0     0     0
[05/06 23:05:39   3774s] (I)      --------------------------------------------------------
[05/06 23:05:39   3774s] 
[05/06 23:05:39   3774s] [NR-eGR] ============ Routing rule table ============
[05/06 23:05:39   3774s] [NR-eGR] Rule id: 0  Nets: 65
[05/06 23:05:39   3774s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/06 23:05:39   3774s] (I)                    Layer    1    2    3 
[05/06 23:05:39   3774s] (I)                    Pitch  400  400  400 
[05/06 23:05:39   3774s] (I)             #Used tracks    1    1    1 
[05/06 23:05:39   3774s] (I)       #Fully used tracks    1    1    1 
[05/06 23:05:39   3774s] [NR-eGR] Rule id: 1  Nets: 15590
[05/06 23:05:39   3774s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/06 23:05:39   3774s] (I)                    Layer    1    2    3 
[05/06 23:05:39   3774s] (I)                    Pitch  800  800  800 
[05/06 23:05:39   3774s] (I)             #Used tracks    2    2    2 
[05/06 23:05:39   3774s] (I)       #Fully used tracks    1    1    1 
[05/06 23:05:39   3774s] [NR-eGR] ========================================
[05/06 23:05:39   3774s] [NR-eGR] 
[05/06 23:05:39   3774s] (I)      =============== Blocked Tracks ===============
[05/06 23:05:39   3774s] (I)      +-------+---------+----------+---------------+
[05/06 23:05:39   3774s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 23:05:39   3774s] (I)      +-------+---------+----------+---------------+
[05/06 23:05:39   3774s] (I)      |     1 |  292320 |   233937 |        80.03% |
[05/06 23:05:39   3774s] (I)      |     2 |  292485 |   246892 |        84.41% |
[05/06 23:05:39   3774s] (I)      |     3 |  292320 |    65064 |        22.26% |
[05/06 23:05:39   3774s] (I)      +-------+---------+----------+---------------+
[05/06 23:05:39   3774s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 2566.12 MB )
[05/06 23:05:39   3774s] (I)      Reset routing kernel
[05/06 23:05:39   3774s] (I)      Started Global Routing ( Curr Mem: 2566.12 MB )
[05/06 23:05:39   3774s] (I)      totalPins=50292  totalGlobalPin=48108 (95.66%)
[05/06 23:05:39   3774s] (I)      total 2D Cap : 490403 = (296229 H, 194174 V)
[05/06 23:05:39   3774s] [NR-eGR] Layer group 1: route 15655 net(s) in layer range [1, 3]
[05/06 23:05:39   3774s] (I)      
[05/06 23:05:39   3774s] (I)      ============  Phase 1a Route ============
[05/06 23:05:40   3774s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 23:05:40   3774s] (I)      Usage: 213476 = (101222 H, 112254 V) = (34.17% H, 57.81% V) = (3.644e+05um H, 4.041e+05um V)
[05/06 23:05:40   3774s] (I)      
[05/06 23:05:40   3774s] (I)      ============  Phase 1b Route ============
[05/06 23:05:40   3774s] (I)      Usage: 214441 = (101740 H, 112701 V) = (34.35% H, 58.04% V) = (3.663e+05um H, 4.057e+05um V)
[05/06 23:05:40   3774s] (I)      Overflow of layer group 1: 49.82% H + 99.14% V. EstWL: 7.719876e+05um
[05/06 23:05:40   3774s] (I)      Congestion metric : 49.82%H 99.14%V, 148.96%HV
[05/06 23:05:40   3774s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 23:05:40   3774s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 49.82% H + 99.14% V. 
[05/06 23:05:40   3774s] (I)      
[05/06 23:05:40   3774s] (I)      ============  Phase 1c Route ============
[05/06 23:05:40   3774s] (I)      Level2 Grid: 42 x 31
[05/06 23:05:40   3774s] (I)      Usage: 214441 = (101740 H, 112701 V) = (34.35% H, 58.04% V) = (3.663e+05um H, 4.057e+05um V)
[05/06 23:05:40   3774s] (I)      
[05/06 23:05:40   3774s] (I)      ============  Phase 1d Route ============
[05/06 23:05:40   3774s] (I)      Usage: 214441 = (101740 H, 112701 V) = (34.35% H, 58.04% V) = (3.663e+05um H, 4.057e+05um V)
[05/06 23:05:40   3774s] (I)      
[05/06 23:05:40   3774s] (I)      ============  Phase 1e Route ============
[05/06 23:05:40   3774s] (I)      Usage: 214441 = (101740 H, 112701 V) = (34.35% H, 58.04% V) = (3.663e+05um H, 4.057e+05um V)
[05/06 23:05:40   3774s] [NR-eGR] Early Global Route overflow of layer group 1: 49.82% H + 99.14% V. EstWL: 7.719876e+05um
[05/06 23:05:40   3774s] (I)      
[05/06 23:05:40   3774s] (I)      ============  Phase 1l Route ============
[05/06 23:05:40   3775s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 23:05:40   3775s] (I)      Layer  1:      68214      1293       206      162405      129150    (55.70%) 
[05/06 23:05:40   3775s] (I)      Layer  2:     203429    237578     67021           0      291060    ( 0.00%) 
[05/06 23:05:40   3775s] (I)      Layer  3:     238572    194855     28254           0      291555    ( 0.00%) 
[05/06 23:05:40   3775s] (I)      Total:        510215    433726     95481      162405      711765    (18.58%) 
[05/06 23:05:40   3775s] (I)      
[05/06 23:05:40   3775s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 23:05:40   3775s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/06 23:05:40   3775s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/06 23:05:40   3775s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-17)    OverCon
[05/06 23:05:40   3775s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 23:05:40   3775s] [NR-eGR]      M1 ( 1)       124( 0.86%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.86%) 
[05/06 23:05:40   3775s] [NR-eGR]      M2 ( 2)     14568(45.04%)      4566(14.12%)       396( 1.22%)        13( 0.04%)   (60.43%) 
[05/06 23:05:40   3775s] [NR-eGR]      M3 ( 3)      7194(22.21%)      1796( 5.54%)       169( 0.52%)        14( 0.04%)   (28.32%) 
[05/06 23:05:40   3775s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/06 23:05:40   3775s] [NR-eGR]        Total     21886(27.67%)      6362( 8.04%)       565( 0.71%)        27( 0.03%)   (36.47%) 
[05/06 23:05:40   3775s] [NR-eGR] 
[05/06 23:05:40   3775s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 2574.12 MB )
[05/06 23:05:40   3775s] (I)      total 2D Cap : 510468 = (309784 H, 200684 V)
[05/06 23:05:40   3775s] [NR-eGR] Overflow after Early Global Route 21.30% H + 60.04% V
[05/06 23:05:40   3775s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 0.93 sec, Curr Mem: 2574.12 MB )
[05/06 23:05:40   3775s] (I)      ========================================= Runtime Summary =========================================
[05/06 23:05:40   3775s] (I)       Step                                              %        Start       Finish      Real       CPU 
[05/06 23:05:40   3775s] (I)      ---------------------------------------------------------------------------------------------------
[05/06 23:05:40   3775s] (I)       Early Global Route kernel                   100.00%  3922.67 sec  3923.60 sec  0.93 sec  0.93 sec 
[05/06 23:05:40   3775s] (I)       +-Import and model                           39.48%  3922.67 sec  3923.04 sec  0.37 sec  0.36 sec 
[05/06 23:05:40   3775s] (I)       | +-Create place DB                          11.75%  3922.67 sec  3922.78 sec  0.11 sec  0.11 sec 
[05/06 23:05:40   3775s] (I)       | | +-Import place data                      11.73%  3922.67 sec  3922.78 sec  0.11 sec  0.11 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Read instances and placement          3.67%  3922.67 sec  3922.71 sec  0.03 sec  0.03 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Read nets                             8.02%  3922.71 sec  3922.78 sec  0.07 sec  0.08 sec 
[05/06 23:05:40   3775s] (I)       | +-Create route DB                          26.28%  3922.78 sec  3923.03 sec  0.25 sec  0.24 sec 
[05/06 23:05:40   3775s] (I)       | | +-Import route data (1T)                 26.21%  3922.78 sec  3923.03 sec  0.24 sec  0.24 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Read blockages ( Layer 1-3 )         11.51%  3922.80 sec  3922.91 sec  0.11 sec  0.10 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Read routing blockages              0.00%  3922.80 sec  3922.80 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Read instance blockages             7.51%  3922.80 sec  3922.87 sec  0.07 sec  0.07 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Read PG blockages                   3.71%  3922.87 sec  3922.91 sec  0.03 sec  0.03 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Read clock blockages                0.01%  3922.91 sec  3922.91 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Read other blockages                0.00%  3922.91 sec  3922.91 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Read halo blockages                 0.16%  3922.91 sec  3922.91 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Read boundary cut boxes             0.00%  3922.91 sec  3922.91 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Read blackboxes                       0.00%  3922.91 sec  3922.91 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Read prerouted                        2.02%  3922.91 sec  3922.93 sec  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Read unlegalized nets                 0.78%  3922.93 sec  3922.93 sec  0.01 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Read nets                             1.26%  3922.93 sec  3922.95 sec  0.01 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Set up via pillars                    0.03%  3922.95 sec  3922.95 sec  0.00 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Initialize 3D grid graph              0.05%  3922.95 sec  3922.95 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Model blockage capacity               7.34%  3922.95 sec  3923.02 sec  0.07 sec  0.06 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Initialize 3D capacity              6.91%  3922.95 sec  3923.02 sec  0.06 sec  0.06 sec 
[05/06 23:05:40   3775s] (I)       | +-Read aux data                             0.00%  3923.03 sec  3923.03 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | +-Others data preparation                   0.42%  3923.03 sec  3923.03 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | +-Create route kernel                       0.50%  3923.03 sec  3923.04 sec  0.00 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)       +-Global Routing                             58.91%  3923.04 sec  3923.59 sec  0.55 sec  0.55 sec 
[05/06 23:05:40   3775s] (I)       | +-Initialization                            1.45%  3923.04 sec  3923.05 sec  0.01 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)       | +-Net group 1                              56.34%  3923.06 sec  3923.58 sec  0.53 sec  0.53 sec 
[05/06 23:05:40   3775s] (I)       | | +-Generate topology                       2.16%  3923.06 sec  3923.08 sec  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | +-Phase 1a                               13.19%  3923.10 sec  3923.22 sec  0.12 sec  0.12 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Pattern routing (1T)                  9.36%  3923.10 sec  3923.19 sec  0.09 sec  0.08 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.08%  3923.19 sec  3923.21 sec  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Add via demand to 2D                  1.60%  3923.21 sec  3923.22 sec  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | +-Phase 1b                               17.76%  3923.22 sec  3923.39 sec  0.17 sec  0.16 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Monotonic routing (1T)               17.54%  3923.22 sec  3923.38 sec  0.16 sec  0.16 sec 
[05/06 23:05:40   3775s] (I)       | | +-Phase 1c                                2.41%  3923.39 sec  3923.41 sec  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Two level Routing                     2.39%  3923.39 sec  3923.41 sec  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Two Level Routing (Regular)         1.99%  3923.39 sec  3923.41 sec  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Two Level Routing (Strong)          0.26%  3923.41 sec  3923.41 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | +-Phase 1d                                0.00%  3923.41 sec  3923.41 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       | | +-Phase 1e                                1.58%  3923.41 sec  3923.42 sec  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Route legalization                    1.56%  3923.41 sec  3923.42 sec  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | | | +-Legalize Blockage Violations        1.54%  3923.41 sec  3923.42 sec  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)       | | +-Phase 1l                               16.75%  3923.42 sec  3923.58 sec  0.16 sec  0.15 sec 
[05/06 23:05:40   3775s] (I)       | | | +-Layer assignment (1T)                16.16%  3923.43 sec  3923.58 sec  0.15 sec  0.15 sec 
[05/06 23:05:40   3775s] (I)       | +-Clean cong LA                             0.00%  3923.58 sec  3923.58 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)       +-Export 3D cong map                          0.93%  3923.59 sec  3923.60 sec  0.01 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)       | +-Export 2D cong map                        0.24%  3923.60 sec  3923.60 sec  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)      ======================= Summary by functions ========================
[05/06 23:05:40   3775s] (I)       Lv  Step                                      %      Real       CPU 
[05/06 23:05:40   3775s] (I)      ---------------------------------------------------------------------
[05/06 23:05:40   3775s] (I)        0  Early Global Route kernel           100.00%  0.93 sec  0.93 sec 
[05/06 23:05:40   3775s] (I)        1  Global Routing                       58.91%  0.55 sec  0.55 sec 
[05/06 23:05:40   3775s] (I)        1  Import and model                     39.48%  0.37 sec  0.36 sec 
[05/06 23:05:40   3775s] (I)        1  Export 3D cong map                    0.93%  0.01 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)        2  Net group 1                          56.34%  0.53 sec  0.53 sec 
[05/06 23:05:40   3775s] (I)        2  Create route DB                      26.28%  0.25 sec  0.24 sec 
[05/06 23:05:40   3775s] (I)        2  Create place DB                      11.75%  0.11 sec  0.11 sec 
[05/06 23:05:40   3775s] (I)        2  Initialization                        1.45%  0.01 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)        2  Create route kernel                   0.50%  0.00 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)        2  Others data preparation               0.42%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        2  Export 2D cong map                    0.24%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        3  Import route data (1T)               26.21%  0.24 sec  0.24 sec 
[05/06 23:05:40   3775s] (I)        3  Phase 1b                             17.76%  0.17 sec  0.16 sec 
[05/06 23:05:40   3775s] (I)        3  Phase 1l                             16.75%  0.16 sec  0.15 sec 
[05/06 23:05:40   3775s] (I)        3  Phase 1a                             13.19%  0.12 sec  0.12 sec 
[05/06 23:05:40   3775s] (I)        3  Import place data                    11.73%  0.11 sec  0.11 sec 
[05/06 23:05:40   3775s] (I)        3  Phase 1c                              2.41%  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        3  Generate topology                     2.16%  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        3  Phase 1e                              1.58%  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        4  Monotonic routing (1T)               17.54%  0.16 sec  0.16 sec 
[05/06 23:05:40   3775s] (I)        4  Layer assignment (1T)                16.16%  0.15 sec  0.15 sec 
[05/06 23:05:40   3775s] (I)        4  Read blockages ( Layer 1-3 )         11.51%  0.11 sec  0.10 sec 
[05/06 23:05:40   3775s] (I)        4  Pattern routing (1T)                  9.36%  0.09 sec  0.08 sec 
[05/06 23:05:40   3775s] (I)        4  Read nets                             9.28%  0.09 sec  0.09 sec 
[05/06 23:05:40   3775s] (I)        4  Model blockage capacity               7.34%  0.07 sec  0.06 sec 
[05/06 23:05:40   3775s] (I)        4  Read instances and placement          3.67%  0.03 sec  0.03 sec 
[05/06 23:05:40   3775s] (I)        4  Two level Routing                     2.39%  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        4  Pattern Routing Avoiding Blockages    2.08%  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        4  Read prerouted                        2.02%  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        4  Add via demand to 2D                  1.60%  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        4  Route legalization                    1.56%  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        4  Read unlegalized nets                 0.78%  0.01 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.01 sec 
[05/06 23:05:40   3775s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        5  Read instance blockages               7.51%  0.07 sec  0.07 sec 
[05/06 23:05:40   3775s] (I)        5  Initialize 3D capacity                6.91%  0.06 sec  0.06 sec 
[05/06 23:05:40   3775s] (I)        5  Read PG blockages                     3.71%  0.03 sec  0.03 sec 
[05/06 23:05:40   3775s] (I)        5  Two Level Routing (Regular)           1.99%  0.02 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        5  Legalize Blockage Violations          1.54%  0.01 sec  0.02 sec 
[05/06 23:05:40   3775s] (I)        5  Two Level Routing (Strong)            0.26%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        5  Read halo blockages                   0.16%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/06 23:05:40   3775s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 23:05:40   3775s] OPERPROF: Starting HotSpotCal at level 1, MEM:2574.1M, EPOCH TIME: 1715051140.444343
[05/06 23:05:40   3775s] [hotspot] +------------+---------------+---------------+
[05/06 23:05:40   3775s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 23:05:40   3775s] [hotspot] +------------+---------------+---------------+
[05/06 23:05:40   3775s] [hotspot] | normalized |       1824.33 |       1824.78 |
[05/06 23:05:40   3775s] [hotspot] +------------+---------------+---------------+
[05/06 23:05:40   3775s] Local HotSpot Analysis: normalized max congestion hotspot area = 1824.33, normalized total congestion hotspot area = 1824.78 (area is in unit of 4 std-cell row bins)
[05/06 23:05:40   3775s] [hotspot] max/total 1824.33/1824.78, big hotspot (>10) total 1824.33
[05/06 23:05:40   3775s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 23:05:40   3775s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:05:40   3775s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 23:05:40   3775s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:05:40   3775s] [hotspot] |  1  |     1.20     1.20   750.00   559.20 |     1824.78   |
[05/06 23:05:40   3775s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:05:40   3775s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2590.1M, EPOCH TIME: 1715051140.458476
[05/06 23:05:40   3775s] [hotspot] Hotspot report including placement blocked areas
[05/06 23:05:40   3775s] OPERPROF: Starting HotSpotCal at level 1, MEM:2590.1M, EPOCH TIME: 1715051140.458789
[05/06 23:05:40   3775s] [hotspot] +------------+---------------+---------------+
[05/06 23:05:40   3775s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 23:05:40   3775s] [hotspot] +------------+---------------+---------------+
[05/06 23:05:40   3775s] [hotspot] | normalized |       1857.78 |       1858.22 |
[05/06 23:05:40   3775s] [hotspot] +------------+---------------+---------------+
[05/06 23:05:40   3775s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1857.78, normalized total congestion hotspot area = 1858.22 (area is in unit of 4 std-cell row bins)
[05/06 23:05:40   3775s] [hotspot] max/total 1857.78/1858.22, big hotspot (>10) total 1857.78
[05/06 23:05:40   3775s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/06 23:05:40   3775s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:05:40   3775s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/06 23:05:40   3775s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:05:40   3775s] [hotspot] |  1  |     1.20     1.20   757.20   559.20 |     1858.22   |
[05/06 23:05:40   3775s] [hotspot] +-----+-------------------------------------+---------------+
[05/06 23:05:40   3775s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2590.1M, EPOCH TIME: 1715051140.472891
[05/06 23:05:40   3775s] Reported timing to dir ./timingReports
[05/06 23:05:40   3775s] **optDesign ... cpu = 0:07:12, real = 0:07:12, mem = 1905.1M, totSessionCpu=1:02:55 **
[05/06 23:05:40   3775s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2533.1M, EPOCH TIME: 1715051140.523191
[05/06 23:05:40   3775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:40   3775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:40   3775s] 
[05/06 23:05:40   3775s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:40   3775s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2533.1M, EPOCH TIME: 1715051140.583582
[05/06 23:05:40   3775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:40   3775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:42   3777s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:42   3777s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:05:43   3777s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:43   3777s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:05:44   3777s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:44   3777s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:05:44   3778s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/06 23:05:44   3778s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/06 23:05:45   3778s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.742  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  4088   |  1994   |   89    |  3687   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     70 (70)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2541.3M, EPOCH TIME: 1715051145.644901
[05/06 23:05:45   3778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] 
[05/06 23:05:45   3778s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:45   3778s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.063, MEM:2541.3M, EPOCH TIME: 1715051145.707455
[05/06 23:05:45   3778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] Density: 43.020%
Routing Overflow: 21.30% H and 60.04% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2541.3M, EPOCH TIME: 1715051145.781521
[05/06 23:05:45   3778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] 
[05/06 23:05:45   3778s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:05:45   3778s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.061, MEM:2541.3M, EPOCH TIME: 1715051145.842519
[05/06 23:05:45   3778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:05:45   3778s] **optDesign ... cpu = 0:07:16, real = 0:07:17, mem = 1905.9M, totSessionCpu=1:02:58 **
[05/06 23:05:45   3778s] 
[05/06 23:05:45   3778s] TimeStamp Deleting Cell Server Begin ...
[05/06 23:05:45   3778s] Deleting Lib Analyzer.
[05/06 23:05:45   3778s] 
[05/06 23:05:45   3778s] TimeStamp Deleting Cell Server End ...
[05/06 23:05:45   3778s] *** Finished optDesign ***
[05/06 23:05:45   3778s] 
[05/06 23:05:45   3778s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:29 real=  0:07:30)
[05/06 23:05:45   3778s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:01:17 real=  0:01:17)
[05/06 23:05:45   3778s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[05/06 23:05:45   3778s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:04:19 real=  0:04:19)
[05/06 23:05:45   3778s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:40.8 real=0:00:40.9)
[05/06 23:05:45   3778s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.0 real=0:00:09.0)
[05/06 23:05:45   3778s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/06 23:05:45   3778s] clean pInstBBox. size 0
[05/06 23:05:46   3778s] Disable CTE adjustment.
[05/06 23:05:46   3778s] Info: pop threads available for lower-level modules during optimization.
[05/06 23:05:46   3778s] #optDebug: fT-D <X 1 0 0 0>
[05/06 23:05:46   3778s] VSMManager cleared!
[05/06 23:05:46   3778s] **place_opt_design ... cpu = 0:07:16, real = 0:07:18, mem = 2511.3M **
[05/06 23:05:46   3778s] *** Finished GigaPlace ***
[05/06 23:05:46   3778s] 
[05/06 23:05:46   3778s] *** Summary of all messages that are not suppressed in this session:
[05/06 23:05:46   3778s] Severity  ID               Count  Summary                                  
[05/06 23:05:46   3778s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[05/06 23:05:46   3778s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/06 23:05:46   3778s] WARNING   IMPECO-560          26  The netlist is not unique, because the m...
[05/06 23:05:46   3778s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/06 23:05:46   3778s] WARNING   IMPOPT-3115         11  Netlist is not uniquified, optimization ...
[05/06 23:05:46   3778s] WARNING   IMPOPT-3213         14  The netlist contains multi-instanciated ...
[05/06 23:05:46   3778s] WARNING   IMPPSP-1003          6  Found use of '%s'. This will continue to...
[05/06 23:05:46   3778s] *** Message Summary: 62 warning(s), 0 error(s)
[05/06 23:05:46   3778s] 
[05/06 23:05:46   3778s] *** place_opt_design #2 [finish] : cpu/real = 0:07:16.4/0:07:18.1 (1.0), totSession cpu/real = 1:02:58.7/1:18:16.8 (0.8), mem = 2511.3M
[05/06 23:05:46   3778s] 
[05/06 23:05:46   3778s] =============================================================================================
[05/06 23:05:46   3778s]  Final TAT Report : place_opt_design #2                                         21.16-s078_1
[05/06 23:05:46   3778s] =============================================================================================
[05/06 23:05:46   3778s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 23:05:46   3778s] ---------------------------------------------------------------------------------------------
[05/06 23:05:46   3778s] [ InitOpt                ]      1   0:00:03.4  (   0.8 % )     0:00:12.8 /  0:00:12.8    1.0
[05/06 23:05:46   3778s] [ WnsOpt                 ]      1   0:00:25.8  (   5.9 % )     0:00:40.8 /  0:00:40.7    1.0
[05/06 23:05:46   3778s] [ TnsOpt                 ]      1   0:00:03.1  (   0.7 % )     0:00:06.0 /  0:00:06.0    1.0
[05/06 23:05:46   3778s] [ GlobalOpt              ]      1   0:00:03.5  (   0.8 % )     0:00:03.5 /  0:00:03.5    1.0
[05/06 23:05:46   3778s] [ DrvOpt                 ]      2   0:00:06.3  (   1.4 % )     0:00:09.7 /  0:00:09.6    1.0
[05/06 23:05:46   3778s] [ SkewPreCTSReport       ]      1   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/06 23:05:46   3778s] [ AreaOpt                ]      3   0:01:12.9  (  16.6 % )     0:01:15.6 /  0:01:15.6    1.0
[05/06 23:05:46   3778s] [ ViewPruning            ]      8   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 23:05:46   3778s] [ OptSummaryReport       ]      3   0:00:01.0  (   0.2 % )     0:00:14.1 /  0:00:12.1    0.9
[05/06 23:05:46   3778s] [ DrvReport              ]      3   0:00:03.6  (   0.8 % )     0:00:03.6 /  0:00:01.6    0.5
[05/06 23:05:46   3778s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:05:46   3778s] [ SlackTraversorInit     ]     10   0:00:01.8  (   0.4 % )     0:00:01.8 /  0:00:01.8    1.0
[05/06 23:05:46   3778s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:46   3778s] [ PlacerInterfaceInit    ]      3   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/06 23:05:46   3778s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/06 23:05:46   3778s] [ ReportCapViolation     ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/06 23:05:46   3778s] [ ReportFanoutViolation  ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/06 23:05:46   3778s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/06 23:05:46   3778s] [ IncrReplace            ]      1   0:04:18.1  (  58.9 % )     0:04:25.4 /  0:04:25.7    1.0
[05/06 23:05:46   3778s] [ RefinePlace            ]      6   0:00:21.7  (   4.9 % )     0:00:22.7 /  0:00:22.8    1.0
[05/06 23:05:46   3778s] [ EarlyGlobalRoute       ]      2   0:00:02.4  (   0.5 % )     0:00:02.4 /  0:00:02.4    1.0
[05/06 23:05:46   3778s] [ ExtractRC              ]      3   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/06 23:05:46   3778s] [ TimingUpdate           ]     40   0:00:10.1  (   2.3 % )     0:00:19.8 /  0:00:19.8    1.0
[05/06 23:05:46   3778s] [ FullDelayCalc          ]      3   0:00:14.7  (   3.3 % )     0:00:14.7 /  0:00:14.7    1.0
[05/06 23:05:46   3778s] [ TimingReport           ]      3   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/06 23:05:46   3778s] [ GenerateReports        ]      1   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:00.9    0.9
[05/06 23:05:46   3778s] [ MISC                   ]          0:00:04.0  (   0.9 % )     0:00:04.0 /  0:00:04.1    1.0
[05/06 23:05:46   3778s] ---------------------------------------------------------------------------------------------
[05/06 23:05:46   3778s]  place_opt_design #2 TOTAL          0:07:18.1  ( 100.0 % )     0:07:18.1 /  0:07:16.4    1.0
[05/06 23:05:46   3778s] ---------------------------------------------------------------------------------------------
[05/06 23:05:46   3778s] 
[05/06 23:05:46   3778s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override
[05/06 23:05:46   3778s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override
[05/06 23:05:46   3778s] <CMD> globalNetConnect VDD -type tiehi
[05/06 23:05:46   3778s] <CMD> globalNetConnect VSS -type tielo
[05/06 23:05:46   3778s] <CMD> applyGlobalNets
[05/06 23:05:46   3778s] *** Checked 8 GNC rules.
[05/06 23:05:46   3778s] *** Applying global-net connections...
[05/06 23:05:46   3778s] 15192 new pwr-pin connections were made to global net 'VDD'.
[05/06 23:05:46   3778s] 15192 new gnd-pin connections were made to global net 'VSS'.
[05/06 23:05:46   3778s] *** Applied 8 GNC rules (cpu = 0:00:00.1)
[05/06 23:05:46   3778s] <CMD> globalDetailRoute
[05/06 23:05:46   3778s] #% Begin globalDetailRoute (date=05/06 23:05:46, mem=1872.0M)
[05/06 23:05:46   3778s] 
[05/06 23:05:46   3778s] globalDetailRoute
[05/06 23:05:46   3778s] 
[05/06 23:05:46   3778s] #Start globalDetailRoute on Mon May  6 23:05:46 2024
[05/06 23:05:46   3778s] #
[05/06 23:05:46   3778s] ### Time Record (globalDetailRoute) is installed.
[05/06 23:05:46   3778s] ### Time Record (Pre Callback) is installed.
[05/06 23:05:46   3778s] ### Time Record (Pre Callback) is uninstalled.
[05/06 23:05:46   3778s] ### Time Record (DB Import) is installed.
[05/06 23:05:46   3778s] ### Time Record (Timing Data Generation) is installed.
[05/06 23:05:46   3778s] #Generating timing data, please wait...
[05/06 23:05:46   3779s] #15722 total nets, 15655 already routed, 15655 will ignore in trialRoute
[05/06 23:05:46   3779s] ### run_trial_route starts on Mon May  6 23:05:46 2024 with memory = 1842.15 (MB), peak = 2047.16 (MB)
[05/06 23:05:46   3779s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 23:05:47   3779s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/06 23:05:47   3779s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:47   3779s] ### dump_timing_file starts on Mon May  6 23:05:47 2024 with memory = 1812.73 (MB), peak = 2047.16 (MB)
[05/06 23:05:47   3779s] ### extractRC starts on Mon May  6 23:05:47 2024 with memory = 1812.73 (MB), peak = 2047.16 (MB)
[05/06 23:05:47   3779s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/06 23:05:47   3779s] {RT typical_rc 0 3 3 0}
[05/06 23:05:47   3779s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:47   3779s] #Dump tif for version 2.1
[05/06 23:05:48   3781s] Start AAE Lib Loading. (MEM=2505.82)
[05/06 23:05:48   3781s] End AAE Lib Loading. (MEM=2524.9 CPU=0:00:00.0 Real=0:00:00.0)
[05/06 23:05:48   3781s] End AAE Lib Interpolated Model. (MEM=2524.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 23:05:52   3785s] Total number of fetched objects 17379
[05/06 23:05:52   3785s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/06 23:05:52   3785s] End delay calculation. (MEM=2566.12 CPU=0:00:03.3 REAL=0:00:03.0)
[05/06 23:05:55   3788s] #Current view: typical 
[05/06 23:05:55   3788s] #Current enabled view: typical 
[05/06 23:05:55   3788s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1848.25 (MB), peak = 2047.16 (MB)
[05/06 23:05:55   3788s] ### dump_timing_file cpu:00:00:08, real:00:00:08, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:55   3788s] #Done generating timing data.
[05/06 23:05:55   3788s] ### Time Record (Timing Data Generation) is uninstalled.
[05/06 23:05:55   3788s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/06 23:05:55   3788s] ### Net info: total nets: 17953
[05/06 23:05:55   3788s] ### Net info: dirty nets: 840
[05/06 23:05:55   3788s] ### Net info: marked as disconnected nets: 0
[05/06 23:05:55   3788s] #num needed restored net=0
[05/06 23:05:55   3788s] #need_extraction net=0 (total=17953)
[05/06 23:05:55   3788s] ### Net info: fully routed nets: 0
[05/06 23:05:55   3788s] ### Net info: trivial (< 2 pins) nets: 2297
[05/06 23:05:55   3788s] ### Net info: unrouted nets: 15656
[05/06 23:05:55   3788s] ### Net info: re-extraction nets: 0
[05/06 23:05:55   3788s] ### Net info: ignored nets: 0
[05/06 23:05:55   3788s] ### Net info: skip routing nets: 0
[05/06 23:05:55   3788s] #Start reading timing information from file .timing_file_13976.tif.gz ...
[05/06 23:05:56   3788s] #Read in timing information for 655 ports, 15192 instances from timing file .timing_file_13976.tif.gz.
[05/06 23:05:56   3788s] ### import design signature (88): route=677930629 fixed_route=677930629 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1767231994 dirty_area=0 del_dirty_area=0 cell=1437198119 placement=1162575900 pin_access=1680709193 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 23:05:56   3788s] ### Time Record (DB Import) is uninstalled.
[05/06 23:05:56   3788s] #NanoRoute Version 21.16-s078_1 NR221206-1807/21_16-UB
[05/06 23:05:56   3788s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430557f35edb24bd0a5e55867a1d994dbb429742
[05/06 23:05:56   3788s] #       9a1ef6edcd14069376d972cd8f97f77f4916cbaf973530c214c56ae0526d105ed744485c
[05/06 23:05:56   3788s] #       ac5071f944b8095b9fcfec7eb17c7bffa0b2845a77838164dbf7dd235407abf7ed3754a6
[05/06 23:05:56   3788s] #       d663e76130deb7b679f8e32227f06e3ce97130ee1f915c00b3bd350c92c1bbb031cd720e
[05/06 23:05:56   3788s] #       4c8fbe0fcc1b67b53bcc3802b66b9bdde572c8b93c0f3285303b6fff7258c45cdec48b9b
[05/06 23:05:56   3788s] #       aa1712a12852c58f0b92baebb59f6e5b601ecf26a48823a9242024adf5a6316eda289501
[05/06 23:05:56   3788s] #       1bbcb695765598bab1e37e4ee6a7ab9e5584186f2c3c5071cd35072781384f79746a8459
[05/06 23:05:56   3788s] #       c8f17b70ac665e00f2cb532114256431a3cad8ef202ce90a53003ba258e3a58a25bcfb01
[05/06 23:05:56   3788s] #       32b53e83
[05/06 23:05:56   3788s] #
[05/06 23:05:56   3788s] ### Time Record (Data Preparation) is installed.
[05/06 23:05:56   3788s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430537f35edb24bd0a5e55867a1d994db7429742
[05/06 23:05:56   3788s] #       9a1ef6edcd140693b6e97acd8ff0ffbfbc2e965f2f1b60846b14ab8e4bb54578dd102171
[05/06 23:05:56   3788s] #       b142c5e513e1361c7d3eb3fbc5f2edfd838a022add7406925ddb368f509eac3ed6df509a
[05/06 23:05:56   3788s] #       4af78d87ce785fdbfdc31f17198177fd45f79d71ff88e402986dad619074de8583619671
[05/06 23:05:56   3788s] #       60baf76d60de38abdd69c411b043bd3f4c5f879ccbeb224308d3ebf8d36511337913cf6f
[05/06 23:05:56   3788s] #       ba3d970879be56fcfc415235adf6c3b10566f16e428a38924a0242525b6ff6c60d1ba552
[05/06 23:05:56   3788s] #       609dd7b6d4ae0c5337b63f8ec9ecf2d4e3aaa0b010bfc9a69f9010e30dc2268b39fb109c
[05/06 23:05:56   3788s] #       04e27ccda3e3254cd39901b31c904f8f8f501490c68c2a62bf1185b9cd3039b0338a052f
[05/06 23:05:56   3788s] #       54ace1dd0f93204b39
[05/06 23:05:56   3788s] #
[05/06 23:05:56   3788s] ### Time Record (Data Preparation) is uninstalled.
[05/06 23:05:56   3788s] ### Time Record (Global Routing) is installed.
[05/06 23:05:56   3788s] ### Time Record (Global Routing) is uninstalled.
[05/06 23:05:56   3788s] #Total number of trivial nets (e.g. < 2 pins) = 2297 (skipped).
[05/06 23:05:56   3788s] #Total number of routable nets = 15656.
[05/06 23:05:56   3788s] #Total number of nets in the design = 17953.
[05/06 23:05:56   3788s] #15656 routable nets do not have any wires.
[05/06 23:05:56   3788s] #15656 nets will be global routed.
[05/06 23:05:56   3788s] #15629 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 23:05:56   3788s] ### Time Record (Data Preparation) is installed.
[05/06 23:05:56   3788s] #Start routing data preparation on Mon May  6 23:05:56 2024
[05/06 23:05:56   3788s] #
[05/06 23:05:56   3788s] #Minimum voltage of a net in the design = 0.000.
[05/06 23:05:56   3788s] #Maximum voltage of a net in the design = 1.200.
[05/06 23:05:56   3788s] #Voltage range [0.000 - 1.200] has 17328 nets.
[05/06 23:05:56   3788s] #Voltage range [0.000 - 0.000] has 611 nets.
[05/06 23:05:56   3788s] #Voltage range [1.200 - 1.200] has 14 nets.
[05/06 23:05:56   3788s] #Build and mark too close pins for the same net.
[05/06 23:05:56   3788s] ### Time Record (Cell Pin Access) is installed.
[05/06 23:05:56   3788s] #Initial pin access analysis.
[05/06 23:05:57   3789s] #Detail pin access analysis.
[05/06 23:05:57   3789s] ### Time Record (Cell Pin Access) is uninstalled.
[05/06 23:05:57   3789s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/06 23:05:57   3789s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/06 23:05:57   3789s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/06 23:05:57   3789s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/06 23:05:57   3789s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/06 23:05:57   3789s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/06 23:05:57   3789s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/06 23:05:57   3789s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/06 23:05:57   3789s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/06 23:05:57   3789s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[05/06 23:05:57   3789s] #pin_access_rlayer=2(M2)
[05/06 23:05:57   3789s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/06 23:05:57   3789s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/06 23:05:57   3790s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.21 (MB), peak = 2047.16 (MB)
[05/06 23:05:57   3790s] #Regenerating Ggrids automatically.
[05/06 23:05:57   3790s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/06 23:05:57   3790s] #Using automatically generated G-grids.
[05/06 23:05:57   3790s] #Done routing data preparation.
[05/06 23:05:57   3790s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1854.74 (MB), peak = 2047.16 (MB)
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #Connectivity extraction summary:
[05/06 23:05:57   3790s] #15656 (87.21%) nets are without wires.
[05/06 23:05:57   3790s] #2297 nets are fixed|skipped|trivial (not extracted).
[05/06 23:05:57   3790s] #Total number of nets = 17953.
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #Finished routing data preparation on Mon May  6 23:05:57 2024
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #Cpu time = 00:00:02
[05/06 23:05:57   3790s] #Elapsed time = 00:00:02
[05/06 23:05:57   3790s] #Increased memory = 5.36 (MB)
[05/06 23:05:57   3790s] #Total memory = 1854.75 (MB)
[05/06 23:05:57   3790s] #Peak memory = 2047.16 (MB)
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] ### Time Record (Data Preparation) is uninstalled.
[05/06 23:05:57   3790s] ### Time Record (Global Routing) is installed.
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #Start global routing on Mon May  6 23:05:57 2024
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #Start global routing initialization on Mon May  6 23:05:57 2024
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #Number of eco nets is 0
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] #Start global routing data preparation on Mon May  6 23:05:57 2024
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] ### build_merged_routing_blockage_rect_list starts on Mon May  6 23:05:57 2024 with memory = 1854.75 (MB), peak = 2047.16 (MB)
[05/06 23:05:57   3790s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:57   3790s] #Start routing resource analysis on Mon May  6 23:05:57 2024
[05/06 23:05:57   3790s] #
[05/06 23:05:57   3790s] ### init_is_bin_blocked starts on Mon May  6 23:05:57 2024 with memory = 1854.75 (MB), peak = 2047.16 (MB)
[05/06 23:05:57   3790s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:57   3790s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon May  6 23:05:57 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### adjust_flow_cap starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### adjust_flow_per_partial_route_obs starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### set_via_blocked starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### copy_flow starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] #Routing resource analysis is done on Mon May  6 23:05:58 2024
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] ### report_flow_cap starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] #  Resource Analysis:
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/06 23:05:58   3790s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/06 23:05:58   3790s] #  --------------------------------------------------------------
[05/06 23:05:58   3790s] #  M1             H         254        1138        6580    49.04%
[05/06 23:05:58   3790s] #  M2             V         291        1596        6580     0.00%
[05/06 23:05:58   3790s] #  M3             H        1040         352        6580     0.00%
[05/06 23:05:58   3790s] #  --------------------------------------------------------------
[05/06 23:05:58   3790s] #  Total                   1586      63.85%       19740    16.35%
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #  17887 nets (99.63%) with 1 preferred extra spacing.
[05/06 23:05:58   3790s] #WARNING (NRGR-7) There are too many nets (99.63%) with extra spacing. This may later cause serious detour problem.
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### analyze_m2_tracks starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### report_initial_resource starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### mark_pg_pins_accessibility starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### set_net_region starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #Global routing data preparation is done on Mon May  6 23:05:58 2024
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] ### prepare_level starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### init level 1 starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### Level 1 hgrid = 94 X 70
[05/06 23:05:58   3790s] ### prepare_level_flow starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #Global routing initialization is done on Mon May  6 23:05:58 2024
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] #
[05/06 23:05:58   3790s] #start global routing iteration 1...
[05/06 23:05:58   3790s] ### init_flow_edge starts on Mon May  6 23:05:58 2024 with memory = 1855.09 (MB), peak = 2047.16 (MB)
[05/06 23:05:58   3790s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:05:58   3790s] ### routing at level 1 (topmost level) iter 0
[05/06 23:06:12   3804s] ### measure_qor starts on Mon May  6 23:06:12 2024 with memory = 1857.45 (MB), peak = 2047.16 (MB)
[05/06 23:06:12   3804s] ### measure_congestion starts on Mon May  6 23:06:12 2024 with memory = 1857.45 (MB), peak = 2047.16 (MB)
[05/06 23:06:12   3804s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:12   3804s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:12   3804s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1855.24 (MB), peak = 2047.16 (MB)
[05/06 23:06:12   3804s] #
[05/06 23:06:12   3804s] #start global routing iteration 2...
[05/06 23:06:12   3804s] ### routing at level 1 (topmost level) iter 1
[05/06 23:06:28   3821s] ### measure_qor starts on Mon May  6 23:06:28 2024 with memory = 1855.70 (MB), peak = 2047.16 (MB)
[05/06 23:06:28   3821s] ### measure_congestion starts on Mon May  6 23:06:28 2024 with memory = 1855.70 (MB), peak = 2047.16 (MB)
[05/06 23:06:28   3821s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:28   3821s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:28   3821s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1854.19 (MB), peak = 2047.16 (MB)
[05/06 23:06:28   3821s] #
[05/06 23:06:28   3821s] #start global routing iteration 3...
[05/06 23:06:28   3821s] ### routing at level 1 (topmost level) iter 2
[05/06 23:06:42   3834s] ### measure_qor starts on Mon May  6 23:06:42 2024 with memory = 1855.17 (MB), peak = 2047.16 (MB)
[05/06 23:06:42   3834s] ### measure_congestion starts on Mon May  6 23:06:42 2024 with memory = 1855.17 (MB), peak = 2047.16 (MB)
[05/06 23:06:42   3834s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:42   3834s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:42   3834s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1854.16 (MB), peak = 2047.16 (MB)
[05/06 23:06:42   3834s] #
[05/06 23:06:42   3834s] #start global routing iteration 4...
[05/06 23:06:42   3834s] ### routing at level 1 (topmost level) iter 3
[05/06 23:06:56   3849s] ### measure_qor starts on Mon May  6 23:06:56 2024 with memory = 1855.13 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### measure_congestion starts on Mon May  6 23:06:56 2024 with memory = 1855.13 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] ### route_end starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #Total number of trivial nets (e.g. < 2 pins) = 2297 (skipped).
[05/06 23:06:56   3849s] #Total number of routable nets = 15656.
[05/06 23:06:56   3849s] #Total number of nets in the design = 17953.
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #15656 routable nets have routed wires.
[05/06 23:06:56   3849s] #15629 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #Routed nets constraints summary:
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #      Default              15591           38              27  
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #        Total              15591           38              27  
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #Routing constraints summary of the whole design:
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #      Default              15591           38              27  
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #        Total              15591           38              27  
[05/06 23:06:56   3849s] #-------------------------------------------------------------
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] ### adjust_flow_per_partial_route_obs starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### cal_base_flow starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### init_flow_edge starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### cal_flow starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### report_overcon starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #                 OverCon       OverCon       OverCon       OverCon          
[05/06 23:06:56   3849s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/06 23:06:56   3849s] #     Layer         (1-6)        (7-13)       (14-19)       (20-26)   OverCon  Flow/Cap
[05/06 23:06:56   3849s] #  ----------------------------------------------------------------------------------------
[05/06 23:06:56   3849s] #  M1          446(8.95%)      0(0.00%)      0(0.00%)      0(0.00%)   (8.95%)     0.81  
[05/06 23:06:56   3849s] #  M2         1414(21.5%)   3704(56.3%)   1154(17.5%)     88(1.34%)   (96.7%)     1.46  
[05/06 23:06:56   3849s] #  M3          402(6.11%)      5(0.08%)      0(0.00%)      0(0.00%)   (6.19%)     0.74  
[05/06 23:06:56   3849s] #  ----------------------------------------------------------------------------------------
[05/06 23:06:56   3849s] #     Total   2262(12.5%)   3709(20.4%)   1154(6.36%)     88(0.49%)   (39.8%)
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 26
[05/06 23:06:56   3849s] #  Overflow after GR: 4.70% H + 35.05% V
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### cal_base_flow starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### init_flow_edge starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### cal_flow starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### generate_cong_map_content starts on Mon May  6 23:06:56 2024 with memory = 1854.43 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### update starts on Mon May  6 23:06:56 2024 with memory = 1854.48 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] #Complete Global Routing.
[05/06 23:06:56   3849s] #Total number of nets with non-default rule or having extra spacing = 17887
[05/06 23:06:56   3849s] #Total wire length = 793027 um.
[05/06 23:06:56   3849s] #Total half perimeter of net bounding box = 774910 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER M1 = 35292 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER M2 = 392596 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER M3 = 365139 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER MQ = 0 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER MG = 0 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER LY = 0 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER E1 = 0 um.
[05/06 23:06:56   3849s] #Total wire length on LAYER MA = 0 um.
[05/06 23:06:56   3849s] #Total number of vias = 77811
[05/06 23:06:56   3849s] #Up-Via Summary (total 77811):
[05/06 23:06:56   3849s] #           
[05/06 23:06:56   3849s] #-----------------------
[05/06 23:06:56   3849s] # M1              49549
[05/06 23:06:56   3849s] # M2              28260
[05/06 23:06:56   3849s] # M3                  2
[05/06 23:06:56   3849s] #-----------------------
[05/06 23:06:56   3849s] #                 77811 
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### report_overcon starts on Mon May  6 23:06:56 2024 with memory = 1854.48 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### report_overcon starts on Mon May  6 23:06:56 2024 with memory = 1854.48 (MB), peak = 2047.16 (MB)
[05/06 23:06:56   3849s] #Max overcon = 40 tracks.
[05/06 23:06:56   3849s] #Total overcon = 65.10%.
[05/06 23:06:56   3849s] #Worst layer Gcell overcon rate = 70.40%.
[05/06 23:06:56   3849s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:56   3849s] ### global_route design signature (91): route=1816511712 net_attr=526289441
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #Global routing statistics:
[05/06 23:06:56   3849s] #Cpu time = 00:00:59
[05/06 23:06:56   3849s] #Elapsed time = 00:00:59
[05/06 23:06:56   3849s] #Increased memory = -0.27 (MB)
[05/06 23:06:56   3849s] #Total memory = 1854.48 (MB)
[05/06 23:06:56   3849s] #Peak memory = 2047.16 (MB)
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #Finished global routing on Mon May  6 23:06:56 2024
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] #
[05/06 23:06:56   3849s] ### Time Record (Global Routing) is uninstalled.
[05/06 23:06:56   3849s] ### Time Record (Data Preparation) is installed.
[05/06 23:06:56   3849s] ### Time Record (Data Preparation) is uninstalled.
[05/06 23:06:57   3849s] ### track-assign external-init starts on Mon May  6 23:06:57 2024 with memory = 1854.13 (MB), peak = 2047.16 (MB)
[05/06 23:06:57   3849s] ### Time Record (Track Assignment) is installed.
[05/06 23:06:57   3849s] ### Time Record (Track Assignment) is uninstalled.
[05/06 23:06:57   3849s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:57   3849s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.13 (MB), peak = 2047.16 (MB)
[05/06 23:06:57   3849s] ### track-assign engine-init starts on Mon May  6 23:06:57 2024 with memory = 1854.13 (MB), peak = 2047.16 (MB)
[05/06 23:06:57   3849s] ### Time Record (Track Assignment) is installed.
[05/06 23:06:57   3849s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/06 23:06:57   3849s] ### track-assign core-engine starts on Mon May  6 23:06:57 2024 with memory = 1854.13 (MB), peak = 2047.16 (MB)
[05/06 23:06:57   3849s] #Start Track Assignment.
[05/06 23:07:01   3853s] #Done with 18368 horizontal wires in 3 hboxes and 19810 vertical wires in 3 hboxes.
[05/06 23:07:05   3858s] #Done with 4452 horizontal wires in 3 hboxes and 7185 vertical wires in 3 hboxes.
[05/06 23:07:06   3858s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[05/06 23:07:06   3858s] #
[05/06 23:07:06   3858s] #Track assignment summary:
[05/06 23:07:06   3858s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/06 23:07:06   3858s] #------------------------------------------------------------------------
[05/06 23:07:06   3858s] # M1         34458.90 	  8.04%  	  0.16% 	  7.03%
[05/06 23:07:06   3858s] # M2        391135.22 	 10.18%  	  3.71% 	  0.00%
[05/06 23:07:06   3858s] # M3        359833.83 	  1.37%  	  0.09% 	  0.00%
[05/06 23:07:06   3858s] #------------------------------------------------------------------------
[05/06 23:07:06   3858s] # All      785427.95  	  6.05% 	  1.90% 	  0.00%
[05/06 23:07:06   3858s] #Complete Track Assignment.
[05/06 23:07:06   3858s] #Total number of nets with non-default rule or having extra spacing = 17887
[05/06 23:07:06   3858s] #Total wire length = 785513 um.
[05/06 23:07:06   3858s] #Total half perimeter of net bounding box = 774910 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER M1 = 34356 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER M2 = 391321 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER M3 = 359836 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER MQ = 0 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER MG = 0 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER LY = 0 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER E1 = 0 um.
[05/06 23:07:06   3858s] #Total wire length on LAYER MA = 0 um.
[05/06 23:07:06   3858s] #Total number of vias = 77811
[05/06 23:07:06   3858s] #Up-Via Summary (total 77811):
[05/06 23:07:06   3858s] #           
[05/06 23:07:06   3858s] #-----------------------
[05/06 23:07:06   3858s] # M1              49549
[05/06 23:07:06   3858s] # M2              28260
[05/06 23:07:06   3858s] # M3                  2
[05/06 23:07:06   3858s] #-----------------------
[05/06 23:07:06   3858s] #                 77811 
[05/06 23:07:06   3858s] #
[05/06 23:07:06   3858s] ### track_assign design signature (94): route=1996354956
[05/06 23:07:06   3858s] ### track-assign core-engine cpu:00:00:09, real:00:00:09, mem:1.8 GB, peak:2.0 GB
[05/06 23:07:06   3858s] ### Time Record (Track Assignment) is uninstalled.
[05/06 23:07:06   3858s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1854.23 (MB), peak = 2047.16 (MB)
[05/06 23:07:06   3858s] #
[05/06 23:07:06   3858s] #number of short segments in preferred routing layers
[05/06 23:07:06   3858s] #	M1        M2        M3        Total 
[05/06 23:07:06   3858s] #	426       12230     10686     23342     
[05/06 23:07:06   3858s] #
[05/06 23:07:06   3859s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/06 23:07:06   3859s] #Cpu time = 00:01:10
[05/06 23:07:06   3859s] #Elapsed time = 00:01:10
[05/06 23:07:06   3859s] #Increased memory = 5.26 (MB)
[05/06 23:07:06   3859s] #Total memory = 1854.65 (MB)
[05/06 23:07:06   3859s] #Peak memory = 2047.16 (MB)
[05/06 23:07:06   3859s] ### Time Record (Detail Routing) is installed.
[05/06 23:07:06   3859s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/06 23:07:06   3859s] #
[05/06 23:07:06   3859s] #Start Detail Routing..
[05/06 23:07:06   3859s] #start initial detail routing ...
[05/06 23:07:06   3859s] ### Design has 0 dirty nets
[05/06 23:26:01   4994s] ### Routing stats: routing = 100.00%
[05/06 23:26:01   4994s] #   number of violations = 3885
[05/06 23:26:01   4994s] #
[05/06 23:26:01   4994s] #    By Layer and Type :
[05/06 23:26:01   4994s] #	         MetSpc    Short     Loop   CutSpc   Totals
[05/06 23:26:01   4994s] #	M1            1       23        9      125      158
[05/06 23:26:01   4994s] #	M2            0     1518       16      270     1804
[05/06 23:26:01   4994s] #	M3            0     1912       11        0     1923
[05/06 23:26:01   4994s] #	Totals        1     3453       36      395     3885
[05/06 23:26:01   4994s] #cpu time = 00:18:55, elapsed time = 00:18:55, memory = 1929.73 (MB), peak = 2145.01 (MB)
[05/06 23:26:03   4997s] #start 1st optimization iteration ...
[05/06 23:29:15   5188s] ### Routing stats: routing = 100.00%
[05/06 23:29:15   5188s] #   number of violations = 1060
[05/06 23:29:15   5188s] #
[05/06 23:29:15   5188s] #    By Layer and Type :
[05/06 23:29:15   5188s] #	         MetSpc    Short   CutSpc   Totals
[05/06 23:29:15   5188s] #	M1            0        1       22       23
[05/06 23:29:15   5188s] #	M2            2      279       13      294
[05/06 23:29:15   5188s] #	M3            0      743        0      743
[05/06 23:29:15   5188s] #	Totals        2     1023       35     1060
[05/06 23:29:15   5188s] #    number of process antenna violations = 102
[05/06 23:29:15   5188s] #cpu time = 00:03:11, elapsed time = 00:03:11, memory = 1929.65 (MB), peak = 2145.01 (MB)
[05/06 23:29:16   5190s] #start 2nd optimization iteration ...
[05/06 23:31:12   5305s] ### Routing stats: routing = 100.00%
[05/06 23:31:12   5305s] #   number of violations = 372
[05/06 23:31:12   5305s] #
[05/06 23:31:12   5305s] #    By Layer and Type :
[05/06 23:31:12   5305s] #	          Short   CutSpc   Totals
[05/06 23:31:12   5305s] #	M1            3        4        7
[05/06 23:31:12   5305s] #	M2           93        1       94
[05/06 23:31:12   5305s] #	M3          271        0      271
[05/06 23:31:12   5305s] #	Totals      367        5      372
[05/06 23:31:12   5305s] #    number of process antenna violations = 86
[05/06 23:31:12   5305s] #cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1928.48 (MB), peak = 2145.01 (MB)
[05/06 23:31:12   5306s] #start 3rd optimization iteration ...
[05/06 23:31:56   5349s] ### Routing stats: routing = 100.00%
[05/06 23:31:56   5349s] #   number of violations = 257
[05/06 23:31:56   5349s] #
[05/06 23:31:56   5349s] #    By Layer and Type :
[05/06 23:31:56   5349s] #	          Short   CutSpc   Totals
[05/06 23:31:56   5349s] #	M1            0        0        0
[05/06 23:31:56   5349s] #	M2           66        2       68
[05/06 23:31:56   5349s] #	M3          189        0      189
[05/06 23:31:56   5349s] #	Totals      255        2      257
[05/06 23:31:56   5349s] #    number of process antenna violations = 84
[05/06 23:31:56   5349s] #cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1925.82 (MB), peak = 2145.01 (MB)
[05/06 23:31:56   5349s] #start 4th optimization iteration ...
[05/06 23:32:45   5399s] ### Routing stats: routing = 100.00%
[05/06 23:32:45   5399s] #   number of violations = 205
[05/06 23:32:45   5399s] #
[05/06 23:32:45   5399s] #    By Layer and Type :
[05/06 23:32:45   5399s] #	          Short   CutSpc   Totals
[05/06 23:32:45   5399s] #	M1            0        2        2
[05/06 23:32:45   5399s] #	M2           43        1       44
[05/06 23:32:45   5399s] #	M3          159        0      159
[05/06 23:32:45   5399s] #	Totals      202        3      205
[05/06 23:32:45   5399s] #    number of process antenna violations = 84
[05/06 23:32:45   5399s] #cpu time = 00:00:49, elapsed time = 00:00:49, memory = 1925.44 (MB), peak = 2145.01 (MB)
[05/06 23:32:46   5399s] #start 5th optimization iteration ...
[05/06 23:33:32   5445s] ### Routing stats: routing = 100.00%
[05/06 23:33:32   5445s] #   number of violations = 155
[05/06 23:33:32   5445s] #
[05/06 23:33:32   5445s] #    By Layer and Type :
[05/06 23:33:32   5445s] #	          Short   CutSpc   Totals
[05/06 23:33:32   5445s] #	M1            0        1        1
[05/06 23:33:32   5445s] #	M2           30        0       30
[05/06 23:33:32   5445s] #	M3          124        0      124
[05/06 23:33:32   5445s] #	Totals      154        1      155
[05/06 23:33:32   5445s] #    number of process antenna violations = 84
[05/06 23:33:32   5445s] #cpu time = 00:00:47, elapsed time = 00:00:46, memory = 1925.57 (MB), peak = 2145.01 (MB)
[05/06 23:33:32   5446s] #start 6th optimization iteration ...
[05/06 23:34:13   5486s] ### Routing stats: routing = 100.00%
[05/06 23:34:13   5486s] #   number of violations = 137
[05/06 23:34:13   5486s] #
[05/06 23:34:13   5486s] #    By Layer and Type :
[05/06 23:34:13   5486s] #	          Short   Totals
[05/06 23:34:13   5486s] #	M1            0        0
[05/06 23:34:13   5486s] #	M2           33       33
[05/06 23:34:13   5486s] #	M3          104      104
[05/06 23:34:13   5486s] #	Totals      137      137
[05/06 23:34:13   5486s] #    number of process antenna violations = 84
[05/06 23:34:13   5486s] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1925.76 (MB), peak = 2145.01 (MB)
[05/06 23:34:13   5486s] #start 7th optimization iteration ...
[05/06 23:34:57   5531s] ### Routing stats: routing = 100.00%
[05/06 23:34:57   5531s] #   number of violations = 143
[05/06 23:34:57   5531s] #
[05/06 23:34:57   5531s] #    By Layer and Type :
[05/06 23:34:57   5531s] #	          Short   Totals
[05/06 23:34:57   5531s] #	M1            0        0
[05/06 23:34:57   5531s] #	M2           26       26
[05/06 23:34:57   5531s] #	M3          117      117
[05/06 23:34:57   5531s] #	Totals      143      143
[05/06 23:34:57   5531s] #    number of process antenna violations = 84
[05/06 23:34:57   5531s] #cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1924.82 (MB), peak = 2145.01 (MB)
[05/06 23:34:58   5531s] #start 8th optimization iteration ...
[05/06 23:35:15   5548s] ### Routing stats: routing = 100.00%
[05/06 23:35:15   5548s] #   number of violations = 109
[05/06 23:35:15   5548s] #
[05/06 23:35:15   5548s] #    By Layer and Type :
[05/06 23:35:15   5548s] #	          Short   Totals
[05/06 23:35:15   5548s] #	M1            0        0
[05/06 23:35:15   5548s] #	M2           23       23
[05/06 23:35:15   5548s] #	M3           86       86
[05/06 23:35:15   5548s] #	Totals      109      109
[05/06 23:35:15   5548s] #    number of process antenna violations = 84
[05/06 23:35:15   5548s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1924.44 (MB), peak = 2145.01 (MB)
[05/06 23:35:15   5549s] #start 9th optimization iteration ...
[05/06 23:35:33   5567s] ### Routing stats: routing = 100.00%
[05/06 23:35:33   5567s] #   number of violations = 107
[05/06 23:35:33   5567s] #
[05/06 23:35:33   5567s] #    By Layer and Type :
[05/06 23:35:33   5567s] #	          Short   Totals
[05/06 23:35:33   5567s] #	M1            0        0
[05/06 23:35:33   5567s] #	M2           17       17
[05/06 23:35:33   5567s] #	M3           90       90
[05/06 23:35:33   5567s] #	Totals      107      107
[05/06 23:35:33   5567s] #    number of process antenna violations = 84
[05/06 23:35:33   5567s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1925.20 (MB), peak = 2145.01 (MB)
[05/06 23:35:33   5567s] #start 10th optimization iteration ...
[05/06 23:35:53   5586s] ### Routing stats: routing = 100.00%
[05/06 23:35:53   5586s] #   number of violations = 107
[05/06 23:35:53   5586s] #
[05/06 23:35:53   5586s] #    By Layer and Type :
[05/06 23:35:53   5586s] #	          Short   Totals
[05/06 23:35:53   5586s] #	M1            0        0
[05/06 23:35:53   5586s] #	M2           16       16
[05/06 23:35:53   5586s] #	M3           91       91
[05/06 23:35:53   5586s] #	Totals      107      107
[05/06 23:35:53   5586s] #    number of process antenna violations = 84
[05/06 23:35:53   5586s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1925.29 (MB), peak = 2145.01 (MB)
[05/06 23:35:53   5586s] #start 11th optimization iteration ...
[05/06 23:36:18   5611s] ### Routing stats: routing = 100.00%
[05/06 23:36:18   5611s] #   number of violations = 111
[05/06 23:36:18   5611s] #
[05/06 23:36:18   5611s] #    By Layer and Type :
[05/06 23:36:18   5611s] #	          Short   Totals
[05/06 23:36:18   5611s] #	M1            0        0
[05/06 23:36:18   5611s] #	M2           15       15
[05/06 23:36:18   5611s] #	M3           96       96
[05/06 23:36:18   5611s] #	Totals      111      111
[05/06 23:36:18   5611s] #    number of process antenna violations = 84
[05/06 23:36:18   5611s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1926.12 (MB), peak = 2145.01 (MB)
[05/06 23:36:18   5612s] #start 12th optimization iteration ...
[05/06 23:36:48   5642s] ### Routing stats: routing = 100.00%
[05/06 23:36:48   5642s] #   number of violations = 98
[05/06 23:36:48   5642s] #
[05/06 23:36:48   5642s] #    By Layer and Type :
[05/06 23:36:48   5642s] #	          Short   Totals
[05/06 23:36:48   5642s] #	M1            0        0
[05/06 23:36:48   5642s] #	M2           13       13
[05/06 23:36:48   5642s] #	M3           85       85
[05/06 23:36:48   5642s] #	Totals       98       98
[05/06 23:36:48   5642s] #    number of process antenna violations = 84
[05/06 23:36:48   5642s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1925.95 (MB), peak = 2145.01 (MB)
[05/06 23:36:48   5642s] #start 13th optimization iteration ...
[05/06 23:37:27   5680s] ### Routing stats: routing = 100.00%
[05/06 23:37:27   5680s] #   number of violations = 85
[05/06 23:37:27   5680s] #
[05/06 23:37:27   5680s] #    By Layer and Type :
[05/06 23:37:27   5680s] #	          Short   CutSpc   Totals
[05/06 23:37:27   5680s] #	M1            1        1        2
[05/06 23:37:27   5680s] #	M2           17        0       17
[05/06 23:37:27   5680s] #	M3           66        0       66
[05/06 23:37:27   5680s] #	Totals       84        1       85
[05/06 23:37:27   5680s] #    number of process antenna violations = 84
[05/06 23:37:27   5680s] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1926.36 (MB), peak = 2145.01 (MB)
[05/06 23:37:27   5680s] #start 14th optimization iteration ...
[05/06 23:37:45   5698s] ### Routing stats: routing = 100.00%
[05/06 23:37:45   5698s] #   number of violations = 93
[05/06 23:37:45   5698s] #
[05/06 23:37:45   5698s] #    By Layer and Type :
[05/06 23:37:45   5698s] #	          Short   CutSpc   Totals
[05/06 23:37:45   5698s] #	M1            1        2        3
[05/06 23:37:45   5698s] #	M2           19        0       19
[05/06 23:37:45   5698s] #	M3           71        0       71
[05/06 23:37:45   5698s] #	Totals       91        2       93
[05/06 23:37:45   5698s] #    number of process antenna violations = 84
[05/06 23:37:45   5698s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1924.84 (MB), peak = 2145.01 (MB)
[05/06 23:37:45   5698s] #start 15th optimization iteration ...
[05/06 23:38:02   5716s] ### Routing stats: routing = 100.00%
[05/06 23:38:02   5716s] #   number of violations = 78
[05/06 23:38:02   5716s] #
[05/06 23:38:02   5716s] #    By Layer and Type :
[05/06 23:38:02   5716s] #	          Short   CutSpc   Totals
[05/06 23:38:02   5716s] #	M1            0        1        1
[05/06 23:38:02   5716s] #	M2           12        4       16
[05/06 23:38:02   5716s] #	M3           61        0       61
[05/06 23:38:02   5716s] #	Totals       73        5       78
[05/06 23:38:02   5716s] #    number of process antenna violations = 84
[05/06 23:38:02   5716s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1924.91 (MB), peak = 2145.01 (MB)
[05/06 23:38:03   5716s] #start 16th optimization iteration ...
[05/06 23:38:23   5736s] ### Routing stats: routing = 100.00%
[05/06 23:38:23   5736s] #   number of violations = 74
[05/06 23:38:23   5736s] #
[05/06 23:38:23   5736s] #    By Layer and Type :
[05/06 23:38:23   5736s] #	          Short   CutSpc   Totals
[05/06 23:38:23   5736s] #	M1            1        1        2
[05/06 23:38:23   5736s] #	M2           10        0       10
[05/06 23:38:23   5736s] #	M3           62        0       62
[05/06 23:38:23   5736s] #	Totals       73        1       74
[05/06 23:38:23   5736s] #    number of process antenna violations = 84
[05/06 23:38:23   5736s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1926.95 (MB), peak = 2145.01 (MB)
[05/06 23:38:23   5736s] #start 17th optimization iteration ...
[05/06 23:38:42   5755s] ### Routing stats: routing = 100.00%
[05/06 23:38:42   5755s] #   number of violations = 60
[05/06 23:38:42   5755s] #
[05/06 23:38:42   5755s] #    By Layer and Type :
[05/06 23:38:42   5755s] #	         MetSpc    Short   CutSpc   Totals
[05/06 23:38:42   5755s] #	M1            0        0        1        1
[05/06 23:38:42   5755s] #	M2            2        3        1        6
[05/06 23:38:42   5755s] #	M3            0       53        0       53
[05/06 23:38:42   5755s] #	Totals        2       56        2       60
[05/06 23:38:42   5755s] #    number of process antenna violations = 84
[05/06 23:38:42   5755s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1926.71 (MB), peak = 2145.01 (MB)
[05/06 23:38:42   5755s] #start 18th optimization iteration ...
[05/06 23:39:04   5777s] ### Routing stats: routing = 100.00%
[05/06 23:39:04   5777s] #   number of violations = 56
[05/06 23:39:04   5777s] #
[05/06 23:39:04   5777s] #    By Layer and Type :
[05/06 23:39:04   5777s] #	          Short   CutSpc   Totals
[05/06 23:39:04   5777s] #	M1            0        1        1
[05/06 23:39:04   5777s] #	M2            8        2       10
[05/06 23:39:04   5777s] #	M3           45        0       45
[05/06 23:39:04   5777s] #	Totals       53        3       56
[05/06 23:39:04   5777s] #    number of process antenna violations = 84
[05/06 23:39:04   5777s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1926.66 (MB), peak = 2145.01 (MB)
[05/06 23:39:04   5777s] #start 19th optimization iteration ...
[05/06 23:39:30   5803s] ### Routing stats: routing = 100.00%
[05/06 23:39:30   5803s] #   number of violations = 57
[05/06 23:39:30   5803s] #
[05/06 23:39:30   5803s] #    By Layer and Type :
[05/06 23:39:30   5803s] #	         MetSpc    Short   CutSpc   Totals
[05/06 23:39:30   5803s] #	M1            0        0        1        1
[05/06 23:39:30   5803s] #	M2            3        6        1       10
[05/06 23:39:30   5803s] #	M3            1       45        0       46
[05/06 23:39:30   5803s] #	Totals        4       51        2       57
[05/06 23:39:30   5803s] #    number of process antenna violations = 84
[05/06 23:39:30   5803s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1926.88 (MB), peak = 2145.01 (MB)
[05/06 23:39:30   5804s] #start 20th optimization iteration ...
[05/06 23:39:42   5815s] ### Routing stats: routing = 100.00%
[05/06 23:39:42   5815s] #   number of violations = 57
[05/06 23:39:42   5815s] #
[05/06 23:39:42   5815s] #    By Layer and Type :
[05/06 23:39:42   5815s] #	          Short   CutSpc   Totals
[05/06 23:39:42   5815s] #	M1            0        1        1
[05/06 23:39:42   5815s] #	M2           11        1       12
[05/06 23:39:42   5815s] #	M3           44        0       44
[05/06 23:39:42   5815s] #	Totals       55        2       57
[05/06 23:39:42   5815s] #    number of process antenna violations = 84
[05/06 23:39:42   5815s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1925.01 (MB), peak = 2145.01 (MB)
[05/06 23:39:42   5816s] #start 21th optimization iteration ...
[05/06 23:39:55   5828s] ### Routing stats: routing = 100.00%
[05/06 23:39:55   5828s] #   number of violations = 52
[05/06 23:39:55   5828s] #
[05/06 23:39:55   5828s] #    By Layer and Type :
[05/06 23:39:55   5828s] #	          Short   CutSpc   Totals
[05/06 23:39:55   5828s] #	M1            0        1        1
[05/06 23:39:55   5828s] #	M2            5        1        6
[05/06 23:39:55   5828s] #	M3           45        0       45
[05/06 23:39:55   5828s] #	Totals       50        2       52
[05/06 23:39:55   5828s] #    number of process antenna violations = 84
[05/06 23:39:55   5828s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1926.78 (MB), peak = 2145.01 (MB)
[05/06 23:39:55   5828s] #start 22th optimization iteration ...
[05/06 23:40:06   5839s] ### Routing stats: routing = 100.00%
[05/06 23:40:06   5839s] #   number of violations = 45
[05/06 23:40:06   5839s] #
[05/06 23:40:06   5839s] #    By Layer and Type :
[05/06 23:40:06   5839s] #	          Short   Totals
[05/06 23:40:06   5839s] #	M1            0        0
[05/06 23:40:06   5839s] #	M2            2        2
[05/06 23:40:06   5839s] #	M3           43       43
[05/06 23:40:06   5839s] #	Totals       45       45
[05/06 23:40:06   5839s] #    number of process antenna violations = 84
[05/06 23:40:06   5839s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1927.04 (MB), peak = 2145.01 (MB)
[05/06 23:40:06   5839s] #start 23th optimization iteration ...
[05/06 23:40:21   5854s] ### Routing stats: routing = 100.00%
[05/06 23:40:21   5854s] #   number of violations = 51
[05/06 23:40:21   5854s] #
[05/06 23:40:21   5854s] #    By Layer and Type :
[05/06 23:40:21   5854s] #	          Short   Totals
[05/06 23:40:21   5854s] #	M1            0        0
[05/06 23:40:21   5854s] #	M2            2        2
[05/06 23:40:21   5854s] #	M3           49       49
[05/06 23:40:21   5854s] #	Totals       51       51
[05/06 23:40:21   5854s] #    number of process antenna violations = 84
[05/06 23:40:21   5854s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1926.43 (MB), peak = 2145.01 (MB)
[05/06 23:40:21   5854s] #start 24th optimization iteration ...
[05/06 23:40:40   5873s] ### Routing stats: routing = 100.00%
[05/06 23:40:40   5873s] #   number of violations = 41
[05/06 23:40:40   5873s] #
[05/06 23:40:40   5873s] #    By Layer and Type :
[05/06 23:40:40   5873s] #	          Short   Totals
[05/06 23:40:40   5873s] #	M1            0        0
[05/06 23:40:40   5873s] #	M2            1        1
[05/06 23:40:40   5873s] #	M3           40       40
[05/06 23:40:40   5873s] #	Totals       41       41
[05/06 23:40:40   5873s] #    number of process antenna violations = 84
[05/06 23:40:40   5873s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1926.64 (MB), peak = 2145.01 (MB)
[05/06 23:40:40   5873s] #start 25th optimization iteration ...
[05/06 23:41:02   5895s] ### Routing stats: routing = 100.00%
[05/06 23:41:02   5895s] #   number of violations = 43
[05/06 23:41:02   5895s] #
[05/06 23:41:02   5895s] #    By Layer and Type :
[05/06 23:41:02   5895s] #	          Short   CutSpc   Totals
[05/06 23:41:02   5895s] #	M1            0        0        0
[05/06 23:41:02   5895s] #	M2            5        1        6
[05/06 23:41:02   5895s] #	M3           37        0       37
[05/06 23:41:02   5895s] #	Totals       42        1       43
[05/06 23:41:02   5895s] #    number of process antenna violations = 84
[05/06 23:41:02   5895s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1926.82 (MB), peak = 2145.01 (MB)
[05/06 23:41:02   5896s] #start 26th optimization iteration ...
[05/06 23:41:18   5911s] ### Routing stats: routing = 100.00%
[05/06 23:41:18   5911s] #   number of violations = 42
[05/06 23:41:18   5911s] #
[05/06 23:41:18   5911s] #    By Layer and Type :
[05/06 23:41:18   5911s] #	          Short   Totals
[05/06 23:41:18   5911s] #	M1            0        0
[05/06 23:41:18   5911s] #	M2            3        3
[05/06 23:41:18   5911s] #	M3           39       39
[05/06 23:41:18   5911s] #	Totals       42       42
[05/06 23:41:18   5911s] #    number of process antenna violations = 84
[05/06 23:41:18   5911s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1925.10 (MB), peak = 2145.01 (MB)
[05/06 23:41:18   5912s] #start 27th optimization iteration ...
[05/06 23:41:34   5928s] ### Routing stats: routing = 100.00%
[05/06 23:41:34   5928s] #   number of violations = 42
[05/06 23:41:34   5928s] #
[05/06 23:41:34   5928s] #    By Layer and Type :
[05/06 23:41:34   5928s] #	          Short   CutSpc   Totals
[05/06 23:41:34   5928s] #	M1            0        0        0
[05/06 23:41:34   5928s] #	M2            1        1        2
[05/06 23:41:34   5928s] #	M3           40        0       40
[05/06 23:41:34   5928s] #	Totals       41        1       42
[05/06 23:41:34   5928s] #    number of process antenna violations = 84
[05/06 23:41:34   5928s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1925.23 (MB), peak = 2145.01 (MB)
[05/06 23:41:34   5928s] #start 28th optimization iteration ...
[05/06 23:41:52   5946s] ### Routing stats: routing = 100.00%
[05/06 23:41:52   5946s] #   number of violations = 40
[05/06 23:41:52   5946s] #
[05/06 23:41:52   5946s] #    By Layer and Type :
[05/06 23:41:52   5946s] #	          Short   CutSpc   Totals
[05/06 23:41:52   5946s] #	M1            0        0        0
[05/06 23:41:52   5946s] #	M2            1        1        2
[05/06 23:41:52   5946s] #	M3           38        0       38
[05/06 23:41:52   5946s] #	Totals       39        1       40
[05/06 23:41:52   5946s] #    number of process antenna violations = 84
[05/06 23:41:52   5946s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1925.22 (MB), peak = 2145.01 (MB)
[05/06 23:41:52   5946s] #start 29th optimization iteration ...
[05/06 23:42:10   5963s] ### Routing stats: routing = 100.00%
[05/06 23:42:10   5963s] #   number of violations = 45
[05/06 23:42:10   5963s] #
[05/06 23:42:10   5963s] #    By Layer and Type :
[05/06 23:42:10   5963s] #	         MetSpc    Short   CutSpc   Totals
[05/06 23:42:10   5963s] #	M1            0        0        1        1
[05/06 23:42:10   5963s] #	M2            1        1        0        2
[05/06 23:42:10   5963s] #	M3            0       42        0       42
[05/06 23:42:10   5963s] #	Totals        1       43        1       45
[05/06 23:42:10   5963s] #    number of process antenna violations = 84
[05/06 23:42:10   5964s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1925.97 (MB), peak = 2145.01 (MB)
[05/06 23:42:10   5964s] #start 30th optimization iteration ...
[05/06 23:42:32   5985s] ### Routing stats: routing = 100.00%
[05/06 23:42:32   5985s] #   number of violations = 32
[05/06 23:42:32   5985s] #
[05/06 23:42:32   5985s] #    By Layer and Type :
[05/06 23:42:32   5985s] #	          Short   CutSpc   Totals
[05/06 23:42:32   5985s] #	M1            0        1        1
[05/06 23:42:32   5985s] #	M2            2        0        2
[05/06 23:42:32   5985s] #	M3           29        0       29
[05/06 23:42:32   5985s] #	Totals       31        1       32
[05/06 23:42:32   5985s] #    number of process antenna violations = 84
[05/06 23:42:32   5985s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1926.48 (MB), peak = 2145.01 (MB)
[05/06 23:42:32   5985s] #start 31th optimization iteration ...
[05/06 23:42:58   6012s] ### Routing stats: routing = 100.00%
[05/06 23:42:58   6012s] #   number of violations = 30
[05/06 23:42:58   6012s] #
[05/06 23:42:58   6012s] #    By Layer and Type :
[05/06 23:42:58   6012s] #	          Short   CutSpc   Totals
[05/06 23:42:58   6012s] #	M1            0        1        1
[05/06 23:42:58   6012s] #	M2            1        0        1
[05/06 23:42:58   6012s] #	M3           28        0       28
[05/06 23:42:58   6012s] #	Totals       29        1       30
[05/06 23:42:58   6012s] #    number of process antenna violations = 84
[05/06 23:42:58   6012s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1926.74 (MB), peak = 2145.01 (MB)
[05/06 23:42:58   6012s] #start 32th optimization iteration ...
[05/06 23:43:18   6031s] ### Routing stats: routing = 100.00%
[05/06 23:43:18   6031s] #   number of violations = 31
[05/06 23:43:18   6031s] #
[05/06 23:43:18   6031s] #    By Layer and Type :
[05/06 23:43:18   6031s] #	          Short   CutSpc   Totals
[05/06 23:43:18   6031s] #	M1            0        1        1
[05/06 23:43:18   6031s] #	M2            1        0        1
[05/06 23:43:18   6031s] #	M3           29        0       29
[05/06 23:43:18   6031s] #	Totals       30        1       31
[05/06 23:43:18   6031s] #    number of process antenna violations = 84
[05/06 23:43:18   6031s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1926.08 (MB), peak = 2145.01 (MB)
[05/06 23:43:18   6032s] #start 33th optimization iteration ...
[05/06 23:43:43   6057s] ### Routing stats: routing = 100.00%
[05/06 23:43:43   6057s] #   number of violations = 25
[05/06 23:43:43   6057s] #
[05/06 23:43:43   6057s] #    By Layer and Type :
[05/06 23:43:43   6057s] #	         MetSpc    Short   CutSpc   Totals
[05/06 23:43:43   6057s] #	M1            0        0        1        1
[05/06 23:43:43   6057s] #	M2            2        1        0        3
[05/06 23:43:43   6057s] #	M3            0       21        0       21
[05/06 23:43:43   6057s] #	Totals        2       22        1       25
[05/06 23:43:43   6057s] #    number of process antenna violations = 84
[05/06 23:43:43   6057s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1925.68 (MB), peak = 2145.01 (MB)
[05/06 23:43:43   6057s] #start 34th optimization iteration ...
[05/06 23:44:06   6080s] ### Routing stats: routing = 100.00%
[05/06 23:44:06   6080s] #   number of violations = 24
[05/06 23:44:06   6080s] #
[05/06 23:44:06   6080s] #    By Layer and Type :
[05/06 23:44:06   6080s] #	          Short   CutSpc   Totals
[05/06 23:44:06   6080s] #	M1            0        1        1
[05/06 23:44:06   6080s] #	M2            2        0        2
[05/06 23:44:06   6080s] #	M3           21        0       21
[05/06 23:44:06   6080s] #	Totals       23        1       24
[05/06 23:44:06   6080s] #    number of process antenna violations = 84
[05/06 23:44:06   6080s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1925.28 (MB), peak = 2145.01 (MB)
[05/06 23:44:06   6080s] #start 35th optimization iteration ...
[05/06 23:44:28   6101s] ### Routing stats: routing = 100.00%
[05/06 23:44:28   6101s] #   number of violations = 18
[05/06 23:44:28   6101s] #
[05/06 23:44:28   6101s] #    By Layer and Type :
[05/06 23:44:28   6101s] #	          Short   CutSpc   Totals
[05/06 23:44:28   6101s] #	M1            0        1        1
[05/06 23:44:28   6101s] #	M2            0        0        0
[05/06 23:44:28   6101s] #	M3           17        0       17
[05/06 23:44:28   6101s] #	Totals       17        1       18
[05/06 23:44:28   6101s] #    number of process antenna violations = 84
[05/06 23:44:28   6101s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1925.34 (MB), peak = 2145.01 (MB)
[05/06 23:44:28   6101s] #start 36th optimization iteration ...
[05/06 23:44:55   6129s] ### Routing stats: routing = 100.00%
[05/06 23:44:55   6129s] #   number of violations = 18
[05/06 23:44:55   6129s] #
[05/06 23:44:55   6129s] #    By Layer and Type :
[05/06 23:44:55   6129s] #	          Short   CutSpc   Totals
[05/06 23:44:55   6129s] #	M1            0        1        1
[05/06 23:44:55   6129s] #	M2            1        0        1
[05/06 23:44:55   6129s] #	M3           16        0       16
[05/06 23:44:55   6129s] #	Totals       17        1       18
[05/06 23:44:55   6129s] #    number of process antenna violations = 84
[05/06 23:44:55   6129s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1925.63 (MB), peak = 2145.01 (MB)
[05/06 23:44:55   6129s] #start 37th optimization iteration ...
[05/06 23:45:22   6155s] ### Routing stats: routing = 100.00%
[05/06 23:45:22   6155s] #   number of violations = 22
[05/06 23:45:22   6155s] #
[05/06 23:45:22   6155s] #    By Layer and Type :
[05/06 23:45:22   6155s] #	          Short   CutSpc   Totals
[05/06 23:45:22   6155s] #	M1            0        1        1
[05/06 23:45:22   6155s] #	M2            0        1        1
[05/06 23:45:22   6155s] #	M3           20        0       20
[05/06 23:45:22   6155s] #	Totals       20        2       22
[05/06 23:45:22   6155s] #    number of process antenna violations = 84
[05/06 23:45:22   6155s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1924.98 (MB), peak = 2145.01 (MB)
[05/06 23:45:22   6155s] #start 38th optimization iteration ...
[05/06 23:45:48   6182s] ### Routing stats: routing = 100.00%
[05/06 23:45:48   6182s] #   number of violations = 18
[05/06 23:45:48   6182s] #
[05/06 23:45:48   6182s] #    By Layer and Type :
[05/06 23:45:48   6182s] #	          Short   CutSpc   Totals
[05/06 23:45:48   6182s] #	M1            0        1        1
[05/06 23:45:48   6182s] #	M2            0        0        0
[05/06 23:45:48   6182s] #	M3           17        0       17
[05/06 23:45:48   6182s] #	Totals       17        1       18
[05/06 23:45:48   6182s] #    number of process antenna violations = 84
[05/06 23:45:48   6182s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1924.67 (MB), peak = 2145.01 (MB)
[05/06 23:45:48   6182s] #start 39th optimization iteration ...
[05/06 23:46:20   6213s] ### Routing stats: routing = 100.00%
[05/06 23:46:20   6213s] #   number of violations = 21
[05/06 23:46:20   6213s] #
[05/06 23:46:20   6213s] #    By Layer and Type :
[05/06 23:46:20   6213s] #	          Short   CutSpc   Totals
[05/06 23:46:20   6213s] #	M1            0        1        1
[05/06 23:46:20   6213s] #	M2            1        0        1
[05/06 23:46:20   6213s] #	M3           19        0       19
[05/06 23:46:20   6213s] #	Totals       20        1       21
[05/06 23:46:20   6213s] #    number of process antenna violations = 84
[05/06 23:46:20   6213s] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1925.45 (MB), peak = 2145.01 (MB)
[05/06 23:46:20   6213s] #start 40th optimization iteration ...
[05/06 23:46:51   6245s] ### Routing stats: routing = 100.00%
[05/06 23:46:51   6245s] #   number of violations = 15
[05/06 23:46:51   6245s] #
[05/06 23:46:51   6245s] #    By Layer and Type :
[05/06 23:46:51   6245s] #	          Short   CutSpc   Totals
[05/06 23:46:51   6245s] #	M1            0        1        1
[05/06 23:46:51   6245s] #	M2            2        0        2
[05/06 23:46:51   6245s] #	M3           12        0       12
[05/06 23:46:51   6245s] #	Totals       14        1       15
[05/06 23:46:51   6245s] #    number of process antenna violations = 84
[05/06 23:46:52   6245s] #cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1925.45 (MB), peak = 2145.01 (MB)
[05/06 23:46:52   6245s] #start 41th optimization iteration ...
[05/06 23:47:09   6262s] ### Routing stats: routing = 100.00%
[05/06 23:47:09   6262s] #   number of violations = 16
[05/06 23:47:09   6262s] #
[05/06 23:47:09   6262s] #    By Layer and Type :
[05/06 23:47:09   6262s] #	          Short   CutSpc   Totals
[05/06 23:47:09   6262s] #	M1            0        1        1
[05/06 23:47:09   6262s] #	M2            0        0        0
[05/06 23:47:09   6262s] #	M3           15        0       15
[05/06 23:47:09   6262s] #	Totals       15        1       16
[05/06 23:47:09   6262s] #    number of process antenna violations = 84
[05/06 23:47:09   6262s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1926.53 (MB), peak = 2145.01 (MB)
[05/06 23:47:09   6263s] #start 42th optimization iteration ...
[05/06 23:47:25   6278s] ### Routing stats: routing = 100.00%
[05/06 23:47:25   6278s] #   number of violations = 16
[05/06 23:47:25   6278s] #
[05/06 23:47:25   6278s] #    By Layer and Type :
[05/06 23:47:25   6278s] #	          Short   CutSpc   Totals
[05/06 23:47:25   6278s] #	M1            0        1        1
[05/06 23:47:25   6278s] #	M2            0        0        0
[05/06 23:47:25   6278s] #	M3           15        0       15
[05/06 23:47:25   6278s] #	Totals       15        1       16
[05/06 23:47:25   6278s] #    number of process antenna violations = 84
[05/06 23:47:25   6278s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1926.18 (MB), peak = 2145.01 (MB)
[05/06 23:47:25   6278s] #start 43th optimization iteration ...
[05/06 23:47:41   6295s] ### Routing stats: routing = 100.00%
[05/06 23:47:41   6295s] #   number of violations = 17
[05/06 23:47:41   6295s] #
[05/06 23:47:41   6295s] #    By Layer and Type :
[05/06 23:47:41   6295s] #	          Short   CutSpc   Totals
[05/06 23:47:41   6295s] #	M1            0        1        1
[05/06 23:47:41   6295s] #	M2            1        0        1
[05/06 23:47:41   6295s] #	M3           15        0       15
[05/06 23:47:41   6295s] #	Totals       16        1       17
[05/06 23:47:41   6295s] #    number of process antenna violations = 84
[05/06 23:47:41   6295s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1926.13 (MB), peak = 2145.01 (MB)
[05/06 23:47:41   6295s] #start 44th optimization iteration ...
[05/06 23:47:56   6310s] ### Routing stats: routing = 100.00%
[05/06 23:47:56   6310s] #   number of violations = 15
[05/06 23:47:56   6310s] #
[05/06 23:47:56   6310s] #    By Layer and Type :
[05/06 23:47:56   6310s] #	          Short   CutSpc   Totals
[05/06 23:47:56   6310s] #	M1            0        1        1
[05/06 23:47:56   6310s] #	M2            3        0        3
[05/06 23:47:56   6310s] #	M3           11        0       11
[05/06 23:47:56   6310s] #	Totals       14        1       15
[05/06 23:47:56   6310s] #    number of process antenna violations = 84
[05/06 23:47:56   6310s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1925.87 (MB), peak = 2145.01 (MB)
[05/06 23:47:56   6310s] #start 45th optimization iteration ...
[05/06 23:48:17   6331s] ### Routing stats: routing = 100.00%
[05/06 23:48:17   6331s] #   number of violations = 13
[05/06 23:48:17   6331s] #
[05/06 23:48:17   6331s] #    By Layer and Type :
[05/06 23:48:17   6331s] #	          Short   CutSpc   Totals
[05/06 23:48:17   6331s] #	M1            0        1        1
[05/06 23:48:17   6331s] #	M2            0        0        0
[05/06 23:48:17   6331s] #	M3           12        0       12
[05/06 23:48:17   6331s] #	Totals       12        1       13
[05/06 23:48:17   6331s] #    number of process antenna violations = 84
[05/06 23:48:17   6331s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1925.45 (MB), peak = 2145.01 (MB)
[05/06 23:48:17   6331s] #start 46th optimization iteration ...
[05/06 23:48:31   6345s] ### Routing stats: routing = 100.00%
[05/06 23:48:31   6345s] #   number of violations = 10
[05/06 23:48:31   6345s] #
[05/06 23:48:31   6345s] #    By Layer and Type :
[05/06 23:48:31   6345s] #	          Short   CutSpc   Totals
[05/06 23:48:31   6345s] #	M1            0        1        1
[05/06 23:48:31   6345s] #	M2            1        0        1
[05/06 23:48:31   6345s] #	M3            8        0        8
[05/06 23:48:31   6345s] #	Totals        9        1       10
[05/06 23:48:31   6345s] #    number of process antenna violations = 84
[05/06 23:48:31   6345s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1925.26 (MB), peak = 2145.01 (MB)
[05/06 23:48:31   6345s] #start 47th optimization iteration ...
[05/06 23:48:46   6360s] ### Routing stats: routing = 100.00%
[05/06 23:48:46   6360s] #   number of violations = 15
[05/06 23:48:46   6360s] #
[05/06 23:48:46   6360s] #    By Layer and Type :
[05/06 23:48:46   6360s] #	          Short   CutSpc   Totals
[05/06 23:48:46   6360s] #	M1            0        1        1
[05/06 23:48:46   6360s] #	M2            0        1        1
[05/06 23:48:46   6360s] #	M3           13        0       13
[05/06 23:48:46   6360s] #	Totals       13        2       15
[05/06 23:48:46   6360s] #    number of process antenna violations = 84
[05/06 23:48:46   6360s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1925.38 (MB), peak = 2145.01 (MB)
[05/06 23:48:46   6360s] #start 48th optimization iteration ...
[05/06 23:49:02   6375s] ### Routing stats: routing = 100.00%
[05/06 23:49:02   6375s] #   number of violations = 13
[05/06 23:49:02   6375s] #
[05/06 23:49:02   6375s] #    By Layer and Type :
[05/06 23:49:02   6375s] #	          Short   CutSpc   Totals
[05/06 23:49:02   6375s] #	M1            0        1        1
[05/06 23:49:02   6375s] #	M2            2        0        2
[05/06 23:49:02   6375s] #	M3           10        0       10
[05/06 23:49:02   6375s] #	Totals       12        1       13
[05/06 23:49:02   6375s] #    number of process antenna violations = 84
[05/06 23:49:02   6375s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1925.43 (MB), peak = 2145.01 (MB)
[05/06 23:49:02   6375s] #start 49th optimization iteration ...
[05/06 23:49:19   6393s] ### Routing stats: routing = 100.00%
[05/06 23:49:19   6393s] #   number of violations = 13
[05/06 23:49:19   6393s] #
[05/06 23:49:19   6393s] #    By Layer and Type :
[05/06 23:49:19   6393s] #	          Short   CutSpc   Totals
[05/06 23:49:19   6393s] #	M1            0        1        1
[05/06 23:49:19   6393s] #	M2            0        0        0
[05/06 23:49:19   6393s] #	M3           12        0       12
[05/06 23:49:19   6393s] #	Totals       12        1       13
[05/06 23:49:19   6393s] #    number of process antenna violations = 84
[05/06 23:49:19   6393s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1926.18 (MB), peak = 2145.01 (MB)
[05/06 23:49:19   6393s] #start 50th optimization iteration ...
[05/06 23:49:35   6409s] ### Routing stats: routing = 100.00%
[05/06 23:49:35   6409s] #   number of violations = 11
[05/06 23:49:35   6409s] #
[05/06 23:49:35   6409s] #    By Layer and Type :
[05/06 23:49:35   6409s] #	          Short   CutSpc   Totals
[05/06 23:49:35   6409s] #	M1            0        1        1
[05/06 23:49:35   6409s] #	M2            0        0        0
[05/06 23:49:35   6409s] #	M3           10        0       10
[05/06 23:49:35   6409s] #	Totals       10        1       11
[05/06 23:49:35   6409s] #    number of process antenna violations = 84
[05/06 23:49:35   6409s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1925.80 (MB), peak = 2145.01 (MB)
[05/06 23:49:36   6409s] #start 51th optimization iteration ...
[05/06 23:49:52   6425s] ### Routing stats: routing = 100.00%
[05/06 23:49:52   6425s] #   number of violations = 15
[05/06 23:49:52   6425s] #
[05/06 23:49:52   6425s] #    By Layer and Type :
[05/06 23:49:52   6425s] #	          Short   CutSpc   Totals
[05/06 23:49:52   6425s] #	M1            0        1        1
[05/06 23:49:52   6425s] #	M2            0        0        0
[05/06 23:49:52   6425s] #	M3           14        0       14
[05/06 23:49:52   6425s] #	Totals       14        1       15
[05/06 23:49:52   6425s] #    number of process antenna violations = 84
[05/06 23:49:52   6425s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1926.02 (MB), peak = 2145.01 (MB)
[05/06 23:49:52   6425s] #start 52th optimization iteration ...
[05/06 23:50:07   6441s] ### Routing stats: routing = 100.00%
[05/06 23:50:07   6441s] #   number of violations = 12
[05/06 23:50:07   6441s] #
[05/06 23:50:07   6441s] #    By Layer and Type :
[05/06 23:50:07   6441s] #	          Short   CutSpc   Totals
[05/06 23:50:07   6441s] #	M1            0        1        1
[05/06 23:50:07   6441s] #	M2            0        0        0
[05/06 23:50:07   6441s] #	M3           11        0       11
[05/06 23:50:07   6441s] #	Totals       11        1       12
[05/06 23:50:07   6441s] #    number of process antenna violations = 84
[05/06 23:50:07   6441s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1925.70 (MB), peak = 2145.01 (MB)
[05/06 23:50:07   6441s] #start 53th optimization iteration ...
[05/06 23:50:24   6458s] ### Routing stats: routing = 100.00%
[05/06 23:50:24   6458s] #   number of violations = 14
[05/06 23:50:24   6458s] #
[05/06 23:50:24   6458s] #    By Layer and Type :
[05/06 23:50:24   6458s] #	          Short   CutSpc   Totals
[05/06 23:50:24   6458s] #	M1            0        1        1
[05/06 23:50:24   6458s] #	M2            1        1        2
[05/06 23:50:24   6458s] #	M3           11        0       11
[05/06 23:50:24   6458s] #	Totals       12        2       14
[05/06 23:50:24   6458s] #    number of process antenna violations = 84
[05/06 23:50:24   6458s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1925.70 (MB), peak = 2145.01 (MB)
[05/06 23:50:24   6458s] #start 54th optimization iteration ...
[05/06 23:50:40   6474s] ### Routing stats: routing = 100.00%
[05/06 23:50:40   6474s] #   number of violations = 17
[05/06 23:50:40   6474s] #
[05/06 23:50:40   6474s] #    By Layer and Type :
[05/06 23:50:40   6474s] #	          Short   CutSpc   Totals
[05/06 23:50:40   6474s] #	M1            0        1        1
[05/06 23:50:40   6474s] #	M2            3        0        3
[05/06 23:50:40   6474s] #	M3           13        0       13
[05/06 23:50:40   6474s] #	Totals       16        1       17
[05/06 23:50:40   6474s] #    number of process antenna violations = 84
[05/06 23:50:40   6474s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1925.51 (MB), peak = 2145.01 (MB)
[05/06 23:50:40   6474s] #start 55th optimization iteration ...
[05/06 23:50:57   6491s] ### Routing stats: routing = 100.00%
[05/06 23:50:57   6491s] #   number of violations = 17
[05/06 23:50:57   6491s] #
[05/06 23:50:57   6491s] #    By Layer and Type :
[05/06 23:50:57   6491s] #	         MetSpc    Short   CutSpc   Totals
[05/06 23:50:57   6491s] #	M1            0        1        1        2
[05/06 23:50:57   6491s] #	M2            1        3        1        5
[05/06 23:50:57   6491s] #	M3            0       10        0       10
[05/06 23:50:57   6491s] #	Totals        1       14        2       17
[05/06 23:50:57   6491s] #    number of process antenna violations = 84
[05/06 23:50:57   6491s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1926.13 (MB), peak = 2145.01 (MB)
[05/06 23:50:57   6491s] #start 56th optimization iteration ...
[05/06 23:51:11   6505s] ### Routing stats: routing = 100.00%
[05/06 23:51:11   6505s] #   number of violations = 12
[05/06 23:51:11   6505s] #
[05/06 23:51:11   6505s] #    By Layer and Type :
[05/06 23:51:11   6505s] #	          Short   CutSpc   Totals
[05/06 23:51:11   6505s] #	M1            0        1        1
[05/06 23:51:11   6505s] #	M2            1        0        1
[05/06 23:51:11   6505s] #	M3           10        0       10
[05/06 23:51:11   6505s] #	Totals       11        1       12
[05/06 23:51:11   6505s] #    number of process antenna violations = 84
[05/06 23:51:11   6505s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1925.73 (MB), peak = 2145.01 (MB)
[05/06 23:51:11   6505s] #start 57th optimization iteration ...
[05/06 23:51:24   6518s] ### Routing stats: routing = 100.00%
[05/06 23:51:24   6518s] #   number of violations = 9
[05/06 23:51:24   6518s] #
[05/06 23:51:24   6518s] #    By Layer and Type :
[05/06 23:51:24   6518s] #	          Short   CutSpc   Totals
[05/06 23:51:24   6518s] #	M1            0        1        1
[05/06 23:51:24   6518s] #	M2            2        0        2
[05/06 23:51:24   6518s] #	M3            6        0        6
[05/06 23:51:24   6518s] #	Totals        8        1        9
[05/06 23:51:24   6518s] #    number of process antenna violations = 84
[05/06 23:51:24   6518s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1928.13 (MB), peak = 2145.01 (MB)
[05/06 23:51:24   6518s] #start 58th optimization iteration ...
[05/06 23:51:39   6533s] ### Routing stats: routing = 100.00%
[05/06 23:51:39   6533s] #   number of violations = 8
[05/06 23:51:39   6533s] #
[05/06 23:51:39   6533s] #    By Layer and Type :
[05/06 23:51:39   6533s] #	          Short   CutSpc   Totals
[05/06 23:51:39   6533s] #	M1            0        1        1
[05/06 23:51:39   6533s] #	M2            0        0        0
[05/06 23:51:39   6533s] #	M3            7        0        7
[05/06 23:51:39   6533s] #	Totals        7        1        8
[05/06 23:51:39   6533s] #    number of process antenna violations = 84
[05/06 23:51:39   6533s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1928.91 (MB), peak = 2145.01 (MB)
[05/06 23:51:39   6533s] #start 59th optimization iteration ...
[05/06 23:51:53   6547s] ### Routing stats: routing = 100.00%
[05/06 23:51:53   6547s] #   number of violations = 4
[05/06 23:51:53   6547s] #
[05/06 23:51:53   6547s] #    By Layer and Type :
[05/06 23:51:53   6547s] #	          Short   CutSpc   Totals
[05/06 23:51:53   6547s] #	M1            0        1        1
[05/06 23:51:53   6547s] #	M2            0        0        0
[05/06 23:51:53   6547s] #	M3            3        0        3
[05/06 23:51:53   6547s] #	Totals        3        1        4
[05/06 23:51:53   6547s] #    number of process antenna violations = 84
[05/06 23:51:53   6547s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1929.18 (MB), peak = 2145.01 (MB)
[05/06 23:51:53   6547s] #start 60th optimization iteration ...
[05/06 23:52:08   6562s] ### Routing stats: routing = 100.00%
[05/06 23:52:08   6562s] #   number of violations = 5
[05/06 23:52:08   6562s] #
[05/06 23:52:08   6562s] #    By Layer and Type :
[05/06 23:52:08   6562s] #	          Short   CutSpc   Totals
[05/06 23:52:08   6562s] #	M1            0        1        1
[05/06 23:52:08   6562s] #	M2            0        0        0
[05/06 23:52:08   6562s] #	M3            4        0        4
[05/06 23:52:08   6562s] #	Totals        4        1        5
[05/06 23:52:08   6562s] #    number of process antenna violations = 84
[05/06 23:52:08   6562s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1931.40 (MB), peak = 2145.01 (MB)
[05/06 23:52:08   6562s] #start 61th optimization iteration ...
[05/06 23:52:23   6577s] ### Routing stats: routing = 100.00%
[05/06 23:52:23   6577s] #   number of violations = 11
[05/06 23:52:23   6577s] #
[05/06 23:52:23   6577s] #    By Layer and Type :
[05/06 23:52:23   6577s] #	          Short   Totals
[05/06 23:52:23   6577s] #	M1            0        0
[05/06 23:52:23   6577s] #	M2            1        1
[05/06 23:52:23   6577s] #	M3           10       10
[05/06 23:52:23   6577s] #	Totals       11       11
[05/06 23:52:23   6577s] #    number of process antenna violations = 84
[05/06 23:52:23   6577s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1929.30 (MB), peak = 2145.01 (MB)
[05/06 23:52:23   6577s] #start 62th optimization iteration ...
[05/06 23:52:35   6589s] ### Routing stats: routing = 100.00%
[05/06 23:52:35   6589s] #   number of violations = 11
[05/06 23:52:35   6589s] #
[05/06 23:52:35   6589s] #    By Layer and Type :
[05/06 23:52:35   6589s] #	          Short   Totals
[05/06 23:52:35   6589s] #	M1            0        0
[05/06 23:52:35   6589s] #	M2            0        0
[05/06 23:52:35   6589s] #	M3           11       11
[05/06 23:52:35   6589s] #	Totals       11       11
[05/06 23:52:35   6589s] #    number of process antenna violations = 84
[05/06 23:52:35   6589s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1930.09 (MB), peak = 2145.01 (MB)
[05/06 23:52:35   6589s] #start 63th optimization iteration ...
[05/06 23:52:49   6603s] ### Routing stats: routing = 100.00%
[05/06 23:52:49   6603s] #   number of violations = 9
[05/06 23:52:49   6603s] #
[05/06 23:52:49   6603s] #    By Layer and Type :
[05/06 23:52:49   6603s] #	          Short   Totals
[05/06 23:52:49   6603s] #	M1            0        0
[05/06 23:52:49   6603s] #	M2            0        0
[05/06 23:52:49   6603s] #	M3            9        9
[05/06 23:52:49   6603s] #	Totals        9        9
[05/06 23:52:49   6603s] #    number of process antenna violations = 84
[05/06 23:52:49   6603s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1931.66 (MB), peak = 2145.01 (MB)
[05/06 23:52:49   6603s] #start 64th optimization iteration ...
[05/06 23:53:03   6617s] ### Routing stats: routing = 100.00%
[05/06 23:53:03   6617s] #   number of violations = 8
[05/06 23:53:03   6617s] #
[05/06 23:53:03   6617s] #    By Layer and Type :
[05/06 23:53:03   6617s] #	          Short   Totals
[05/06 23:53:03   6617s] #	M1            0        0
[05/06 23:53:03   6617s] #	M2            0        0
[05/06 23:53:03   6617s] #	M3            8        8
[05/06 23:53:03   6617s] #	Totals        8        8
[05/06 23:53:03   6617s] #    number of process antenna violations = 84
[05/06 23:53:03   6617s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1930.81 (MB), peak = 2145.01 (MB)
[05/06 23:53:03   6617s] #start 65th optimization iteration ...
[05/06 23:53:17   6631s] ### Routing stats: routing = 100.00%
[05/06 23:53:17   6631s] #   number of violations = 8
[05/06 23:53:17   6631s] #
[05/06 23:53:17   6631s] #    By Layer and Type :
[05/06 23:53:17   6631s] #	          Short   Totals
[05/06 23:53:17   6631s] #	M1            0        0
[05/06 23:53:17   6631s] #	M2            0        0
[05/06 23:53:17   6631s] #	M3            8        8
[05/06 23:53:17   6631s] #	Totals        8        8
[05/06 23:53:17   6631s] #    number of process antenna violations = 84
[05/06 23:53:17   6631s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1930.79 (MB), peak = 2145.01 (MB)
[05/06 23:53:17   6631s] #start 66th optimization iteration ...
[05/06 23:53:32   6646s] ### Routing stats: routing = 100.00%
[05/06 23:53:32   6646s] #   number of violations = 8
[05/06 23:53:32   6646s] #
[05/06 23:53:32   6646s] #    By Layer and Type :
[05/06 23:53:32   6646s] #	          Short   Totals
[05/06 23:53:32   6646s] #	M1            0        0
[05/06 23:53:32   6646s] #	M2            0        0
[05/06 23:53:32   6646s] #	M3            8        8
[05/06 23:53:32   6646s] #	Totals        8        8
[05/06 23:53:32   6646s] #    number of process antenna violations = 84
[05/06 23:53:32   6646s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1930.39 (MB), peak = 2145.01 (MB)
[05/06 23:53:33   6646s] #Complete Detail Routing.
[05/06 23:53:33   6647s] #Total number of nets with non-default rule or having extra spacing = 17887
[05/06 23:53:33   6647s] #Total wire length = 935415 um.
[05/06 23:53:33   6647s] #Total half perimeter of net bounding box = 774910 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER M1 = 110568 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER M2 = 422160 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER M3 = 402687 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER MQ = 0 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER MG = 0 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER LY = 0 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER E1 = 0 um.
[05/06 23:53:33   6647s] #Total wire length on LAYER MA = 0 um.
[05/06 23:53:33   6647s] #Total number of vias = 203753
[05/06 23:53:33   6647s] #Total number of multi-cut vias = 156465 ( 76.8%)
[05/06 23:53:33   6647s] #Total number of single cut vias = 47288 ( 23.2%)
[05/06 23:53:33   6647s] #Up-Via Summary (total 203753):
[05/06 23:53:33   6647s] #                   single-cut          multi-cut      Total
[05/06 23:53:33   6647s] #-----------------------------------------------------------
[05/06 23:53:33   6647s] # M1             31406 ( 31.0%)     70052 ( 69.0%)     101458
[05/06 23:53:33   6647s] # M2             15882 ( 15.5%)     86413 ( 84.5%)     102295
[05/06 23:53:33   6647s] #-----------------------------------------------------------
[05/06 23:53:33   6647s] #                47288 ( 23.2%)    156465 ( 76.8%)     203753 
[05/06 23:53:33   6647s] #
[05/06 23:53:33   6647s] #Total number of DRC violations = 8
[05/06 23:53:33   6647s] #Total number of violations on LAYER M1 = 0
[05/06 23:53:33   6647s] #Total number of violations on LAYER M2 = 0
[05/06 23:53:33   6647s] #Total number of violations on LAYER M3 = 8
[05/06 23:53:33   6647s] #Total number of violations on LAYER MQ = 0
[05/06 23:53:33   6647s] #Total number of violations on LAYER MG = 0
[05/06 23:53:33   6647s] #Total number of violations on LAYER LY = 0
[05/06 23:53:33   6647s] #Total number of violations on LAYER E1 = 0
[05/06 23:53:33   6647s] #Total number of violations on LAYER MA = 0
[05/06 23:53:33   6647s] ### Time Record (Detail Routing) is uninstalled.
[05/06 23:53:33   6647s] #Cpu time = 00:46:28
[05/06 23:53:33   6647s] #Elapsed time = 00:46:27
[05/06 23:53:33   6647s] #Increased memory = 75.74 (MB)
[05/06 23:53:33   6647s] #Total memory = 1930.39 (MB)
[05/06 23:53:33   6647s] #Peak memory = 2145.01 (MB)
[05/06 23:53:33   6647s] ### Time Record (Antenna Fixing) is installed.
[05/06 23:53:33   6647s] #
[05/06 23:53:33   6647s] #start routing for process antenna violation fix ...
[05/06 23:53:33   6647s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/06 23:53:37   6651s] #
[05/06 23:53:37   6651s] #    By Layer and Type :
[05/06 23:53:37   6651s] #	          Short   Totals
[05/06 23:53:37   6651s] #	M1            0        0
[05/06 23:53:37   6651s] #	M2            0        0
[05/06 23:53:37   6651s] #	M3            8        8
[05/06 23:53:37   6651s] #	Totals        8        8
[05/06 23:53:37   6651s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1931.06 (MB), peak = 2145.01 (MB)
[05/06 23:53:37   6651s] #
[05/06 23:53:38   6651s] #Total number of nets with non-default rule or having extra spacing = 17887
[05/06 23:53:38   6651s] #Total wire length = 935456 um.
[05/06 23:53:38   6651s] #Total half perimeter of net bounding box = 774910 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER M1 = 110568 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER M2 = 422153 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER M3 = 402735 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER MQ = 0 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER MG = 0 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER LY = 0 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER E1 = 0 um.
[05/06 23:53:38   6651s] #Total wire length on LAYER MA = 0 um.
[05/06 23:53:38   6651s] #Total number of vias = 203927
[05/06 23:53:38   6651s] #Total number of multi-cut vias = 156465 ( 76.7%)
[05/06 23:53:38   6651s] #Total number of single cut vias = 47462 ( 23.3%)
[05/06 23:53:38   6651s] #Up-Via Summary (total 203927):
[05/06 23:53:38   6651s] #                   single-cut          multi-cut      Total
[05/06 23:53:38   6651s] #-----------------------------------------------------------
[05/06 23:53:38   6651s] # M1             31406 ( 31.0%)     70052 ( 69.0%)     101458
[05/06 23:53:38   6651s] # M2             16056 ( 15.7%)     86413 ( 84.3%)     102469
[05/06 23:53:38   6651s] #-----------------------------------------------------------
[05/06 23:53:38   6651s] #                47462 ( 23.3%)    156465 ( 76.7%)     203927 
[05/06 23:53:38   6651s] #
[05/06 23:53:38   6651s] #Total number of DRC violations = 8
[05/06 23:53:38   6651s] #Total number of process antenna violations = 4
[05/06 23:53:38   6651s] #Total number of net violated process antenna rule = 2
[05/06 23:53:38   6651s] #Total number of violations on LAYER M1 = 0
[05/06 23:53:38   6651s] #Total number of violations on LAYER M2 = 0
[05/06 23:53:38   6651s] #Total number of violations on LAYER M3 = 8
[05/06 23:53:38   6651s] #Total number of violations on LAYER MQ = 0
[05/06 23:53:38   6651s] #Total number of violations on LAYER MG = 0
[05/06 23:53:38   6651s] #Total number of violations on LAYER LY = 0
[05/06 23:53:38   6651s] #Total number of violations on LAYER E1 = 0
[05/06 23:53:38   6651s] #Total number of violations on LAYER MA = 0
[05/06 23:53:38   6651s] #
[05/06 23:53:38   6652s] #
[05/06 23:53:38   6652s] #start delete and reroute for process antenna violation fix ...
[05/06 23:53:51   6665s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1931.06 (MB), peak = 2145.01 (MB)
[05/06 23:53:51   6665s] #Total number of nets with non-default rule or having extra spacing = 17887
[05/06 23:53:51   6665s] #Total wire length = 935456 um.
[05/06 23:53:51   6665s] #Total half perimeter of net bounding box = 774910 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER M1 = 110568 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER M2 = 422153 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER M3 = 402735 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER MQ = 0 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER MG = 0 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER LY = 0 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER E1 = 0 um.
[05/06 23:53:51   6665s] #Total wire length on LAYER MA = 0 um.
[05/06 23:53:51   6665s] #Total number of vias = 203927
[05/06 23:53:51   6665s] #Total number of multi-cut vias = 156465 ( 76.7%)
[05/06 23:53:51   6665s] #Total number of single cut vias = 47462 ( 23.3%)
[05/06 23:53:51   6665s] #Up-Via Summary (total 203927):
[05/06 23:53:51   6665s] #                   single-cut          multi-cut      Total
[05/06 23:53:51   6665s] #-----------------------------------------------------------
[05/06 23:53:51   6665s] # M1             31406 ( 31.0%)     70052 ( 69.0%)     101458
[05/06 23:53:51   6665s] # M2             16056 ( 15.7%)     86413 ( 84.3%)     102469
[05/06 23:53:51   6665s] #-----------------------------------------------------------
[05/06 23:53:51   6665s] #                47462 ( 23.3%)    156465 ( 76.7%)     203927 
[05/06 23:53:51   6665s] #
[05/06 23:53:51   6665s] #Total number of DRC violations = 8
[05/06 23:53:51   6665s] #Total number of process antenna violations = 4
[05/06 23:53:51   6665s] #Total number of net violated process antenna rule = 2
[05/06 23:53:51   6665s] #Total number of violations on LAYER M1 = 0
[05/06 23:53:51   6665s] #Total number of violations on LAYER M2 = 0
[05/06 23:53:51   6665s] #Total number of violations on LAYER M3 = 8
[05/06 23:53:51   6665s] #Total number of violations on LAYER MQ = 0
[05/06 23:53:51   6665s] #Total number of violations on LAYER MG = 0
[05/06 23:53:51   6665s] #Total number of violations on LAYER LY = 0
[05/06 23:53:51   6665s] #Total number of violations on LAYER E1 = 0
[05/06 23:53:51   6665s] #Total number of violations on LAYER MA = 0
[05/06 23:53:51   6665s] #
[05/06 23:53:53   6667s] #
[05/06 23:53:53   6667s] #Total number of nets with non-default rule or having extra spacing = 17887
[05/06 23:53:53   6667s] #Total wire length = 935456 um.
[05/06 23:53:53   6667s] #Total half perimeter of net bounding box = 774910 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER M1 = 110568 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER M2 = 422153 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER M3 = 402735 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER MQ = 0 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER MG = 0 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER LY = 0 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER E1 = 0 um.
[05/06 23:53:53   6667s] #Total wire length on LAYER MA = 0 um.
[05/06 23:53:53   6667s] #Total number of vias = 203927
[05/06 23:53:53   6667s] #Total number of multi-cut vias = 156465 ( 76.7%)
[05/06 23:53:53   6667s] #Total number of single cut vias = 47462 ( 23.3%)
[05/06 23:53:53   6667s] #Up-Via Summary (total 203927):
[05/06 23:53:53   6667s] #                   single-cut          multi-cut      Total
[05/06 23:53:53   6667s] #-----------------------------------------------------------
[05/06 23:53:53   6667s] # M1             31406 ( 31.0%)     70052 ( 69.0%)     101458
[05/06 23:53:53   6667s] # M2             16056 ( 15.7%)     86413 ( 84.3%)     102469
[05/06 23:53:53   6667s] #-----------------------------------------------------------
[05/06 23:53:53   6667s] #                47462 ( 23.3%)    156465 ( 76.7%)     203927 
[05/06 23:53:53   6667s] #
[05/06 23:53:53   6667s] #Total number of DRC violations = 8
[05/06 23:53:53   6667s] #Total number of process antenna violations = 4
[05/06 23:53:53   6667s] #Total number of net violated process antenna rule = 2
[05/06 23:53:53   6667s] #Total number of violations on LAYER M1 = 0
[05/06 23:53:53   6667s] #Total number of violations on LAYER M2 = 0
[05/06 23:53:53   6667s] #Total number of violations on LAYER M3 = 8
[05/06 23:53:53   6667s] #Total number of violations on LAYER MQ = 0
[05/06 23:53:53   6667s] #Total number of violations on LAYER MG = 0
[05/06 23:53:53   6667s] #Total number of violations on LAYER LY = 0
[05/06 23:53:53   6667s] #Total number of violations on LAYER E1 = 0
[05/06 23:53:53   6667s] #Total number of violations on LAYER MA = 0
[05/06 23:53:53   6667s] #
[05/06 23:53:53   6667s] ### Time Record (Antenna Fixing) is uninstalled.
[05/06 23:53:53   6667s] #detailRoute Statistics:
[05/06 23:53:53   6667s] #Cpu time = 00:46:49
[05/06 23:53:53   6667s] #Elapsed time = 00:46:48
[05/06 23:53:53   6667s] #Increased memory = 76.41 (MB)
[05/06 23:53:53   6667s] #Total memory = 1931.06 (MB)
[05/06 23:53:53   6667s] #Peak memory = 2145.01 (MB)
[05/06 23:53:54   6668s] ### global_detail_route design signature (247): route=1615520866 flt_obj=0 vio=1454246334 shield_wire=1
[05/06 23:53:54   6668s] ### Time Record (DB Export) is installed.
[05/06 23:53:54   6668s] ### export design design signature (248): route=1615520866 fixed_route=677930629 flt_obj=0 vio=1454246334 swire=282492057 shield_wire=1 net_attr=627810915 dirty_area=0 del_dirty_area=0 cell=1437198119 placement=1162575900 pin_access=1757039103 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 23:53:55   6668s] ### Time Record (DB Export) is uninstalled.
[05/06 23:53:55   6668s] ### Time Record (Post Callback) is installed.
[05/06 23:53:55   6669s] ### Time Record (Post Callback) is uninstalled.
[05/06 23:53:55   6669s] #
[05/06 23:53:55   6669s] #globalDetailRoute statistics:
[05/06 23:53:55   6669s] #Cpu time = 00:48:10
[05/06 23:53:55   6669s] #Elapsed time = 00:48:09
[05/06 23:53:55   6669s] #Increased memory = -34.46 (MB)
[05/06 23:53:55   6669s] #Total memory = 1837.54 (MB)
[05/06 23:53:55   6669s] #Peak memory = 2145.01 (MB)
[05/06 23:53:55   6669s] #Number of warnings = 2
[05/06 23:53:55   6669s] #Total number of warnings = 12
[05/06 23:53:55   6669s] #Number of fails = 0
[05/06 23:53:55   6669s] #Total number of fails = 0
[05/06 23:53:55   6669s] #Complete globalDetailRoute on Mon May  6 23:53:55 2024
[05/06 23:53:55   6669s] #
[05/06 23:53:55   6669s] ### import design signature (249): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1757039103 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/06 23:53:55   6669s] ### Time Record (globalDetailRoute) is uninstalled.
[05/06 23:53:55   6669s] ### 
[05/06 23:53:55   6669s] ###   Scalability Statistics
[05/06 23:53:55   6669s] ### 
[05/06 23:53:55   6669s] ### --------------------------------+----------------+----------------+----------------+
[05/06 23:53:55   6669s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/06 23:53:55   6669s] ### --------------------------------+----------------+----------------+----------------+
[05/06 23:53:55   6669s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/06 23:53:55   6669s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/06 23:53:55   6669s] ###   Timing Data Generation        |        00:00:09|        00:00:09|             1.0|
[05/06 23:53:55   6669s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/06 23:53:55   6669s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/06 23:53:55   6669s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[05/06 23:53:55   6669s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/06 23:53:55   6669s] ###   Global Routing                |        00:00:59|        00:00:59|             1.0|
[05/06 23:53:55   6669s] ###   Track Assignment              |        00:00:09|        00:00:09|             1.0|
[05/06 23:53:55   6669s] ###   Detail Routing                |        00:46:28|        00:46:27|             1.0|
[05/06 23:53:55   6669s] ###   Antenna Fixing                |        00:00:21|        00:00:21|             1.0|
[05/06 23:53:55   6669s] ###   Entire Command                |        00:48:10|        00:48:09|             1.0|
[05/06 23:53:55   6669s] ### --------------------------------+----------------+----------------+----------------+
[05/06 23:53:55   6669s] ### 
[05/06 23:53:55   6669s] #% End globalDetailRoute (date=05/06 23:53:55, total cpu=0:48:11, real=0:48:09, peak res=2145.0M, current mem=1836.4M)
[05/06 23:53:55   6669s] <CMD> saveDesign ibex_top.routed.enc
[05/06 23:53:55   6669s] #% Begin save design ... (date=05/06 23:53:55, mem=1836.4M)
[05/06 23:53:55   6669s] % Begin Save ccopt configuration ... (date=05/06 23:53:55, mem=1836.4M)
[05/06 23:53:55   6669s] % End Save ccopt configuration ... (date=05/06 23:53:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1836.9M, current mem=1836.9M)
[05/06 23:53:55   6669s] % Begin Save netlist data ... (date=05/06 23:53:55, mem=1836.9M)
[05/06 23:53:55   6669s] Writing Binary DB to ibex_top.routed.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/06 23:53:55   6669s] % End Save netlist data ... (date=05/06 23:53:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1836.9M, current mem=1836.9M)
[05/06 23:53:55   6669s] Saving symbol-table file ...
[05/06 23:53:56   6669s] Saving congestion map file ibex_top.routed.enc.dat/ibex_top.route.congmap.gz ...
[05/06 23:53:56   6669s] % Begin Save AAE data ... (date=05/06 23:53:56, mem=1837.5M)
[05/06 23:53:56   6669s] Saving AAE Data ...
[05/06 23:53:56   6669s] % End Save AAE data ... (date=05/06 23:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1837.5M, current mem=1837.5M)
[05/06 23:53:57   6670s] Saving preference file ibex_top.routed.enc.dat/gui.pref.tcl ...
[05/06 23:53:57   6670s] Saving mode setting ...
[05/06 23:53:57   6670s] Saving global file ...
[05/06 23:53:57   6670s] % Begin Save floorplan data ... (date=05/06 23:53:57, mem=1837.9M)
[05/06 23:53:57   6670s] Saving floorplan file ...
[05/06 23:53:58   6670s] % End Save floorplan data ... (date=05/06 23:53:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=1837.9M, current mem=1837.9M)
[05/06 23:53:58   6670s] Saving PG file ibex_top.routed.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Mon May  6 23:53:58 2024)
[05/06 23:53:58   6670s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2529.1M) ***
[05/06 23:53:58   6670s] Saving Drc markers ...
[05/06 23:53:58   6670s] ... 12 markers are saved ...
[05/06 23:53:58   6670s] ... 8 geometry drc markers are saved ...
[05/06 23:53:58   6670s] ... 4 antenna drc markers are saved ...
[05/06 23:53:58   6670s] % Begin Save placement data ... (date=05/06 23:53:58, mem=1838.1M)
[05/06 23:53:58   6670s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/06 23:53:58   6670s] Save Adaptive View Pruning View Names to Binary file
[05/06 23:53:58   6670s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2532.1M) ***
[05/06 23:53:58   6670s] % End Save placement data ... (date=05/06 23:53:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1838.1M, current mem=1838.1M)
[05/06 23:53:58   6670s] % Begin Save routing data ... (date=05/06 23:53:58, mem=1838.1M)
[05/06 23:53:58   6670s] Saving route file ...
[05/06 23:53:59   6671s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2529.1M) ***
[05/06 23:53:59   6671s] % End Save routing data ... (date=05/06 23:53:59, total cpu=0:00:00.4, real=0:00:01.0, peak res=1838.3M, current mem=1838.3M)
[05/06 23:53:59   6671s] Saving property file ibex_top.routed.enc.dat/ibex_top.prop
[05/06 23:53:59   6671s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2532.1M) ***
[05/06 23:54:00   6671s] #Saving pin access data to file ibex_top.routed.enc.dat/ibex_top.apa ...
[05/06 23:54:00   6671s] #
[05/06 23:54:00   6671s] % Begin Save power constraints data ... (date=05/06 23:54:00, mem=1838.4M)
[05/06 23:54:00   6671s] % End Save power constraints data ... (date=05/06 23:54:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1838.4M, current mem=1838.4M)
[05/06 23:54:01   6671s] Generated self-contained design ibex_top.routed.enc.dat
[05/06 23:54:01   6671s] #% End save design ... (date=05/06 23:54:01, total cpu=0:00:02.4, real=0:00:06.0, peak res=1838.4M, current mem=1838.2M)
[05/06 23:54:01   6671s] *** Message Summary: 0 warning(s), 0 error(s)
[05/06 23:54:01   6671s] 
[05/06 23:54:04   6672s] <CMD> deselectAll
[05/06 23:54:04   6672s] <CMD> selectObject Module u_ibex_core/ex_block_i
[05/06 23:56:09   6682s] <CMD> setDrawView place
[05/06 23:56:10   6683s] <CMD> setDrawView ameba
[05/06 23:56:12   6683s] <CMD> deselectAll
[05/06 23:56:12   6683s] <CMD> selectObject Module u_ibex_core/cs_registers_i
[05/06 23:56:13   6683s] <CMD> setObjFPlanBox Module u_ibex_core/cs_registers_i -145.762 85.88 62.638 298.28
[05/06 23:56:17   6684s] <CMD> uiSetTool select
[05/06 23:56:18   6684s] <CMD> deselectAll
[05/06 23:56:18   6684s] <CMD> selectObject Module u_ibex_core/if_stage_i
[05/06 23:56:19   6684s] <CMD> deselectAll
[05/06 23:56:25   6685s] <CMD> setDrawView place
[05/06 23:56:32   6686s] <CMD> setLayerPreference violation -isVisible 0
[05/06 23:56:44   6687s] <CMD> zoomBox -107.58900 -83.37800 722.69800 659.90600
[05/06 23:56:45   6687s] <CMD> zoomBox 22.36600 66.22600 622.25000 603.25000
[05/06 23:56:48   6688s] <CMD> zoomBox 117.33500 175.40800 550.75300 563.41000
[05/06 23:56:51   6688s] <CMD> zoomBox 73.69900 125.14300 583.60300 581.61600
[05/06 23:56:51   6688s] <CMD> zoomBox 22.36300 66.00800 622.25000 603.03500
[05/06 23:56:52   6689s] <CMD> zoomBox -38.03300 -3.56300 667.71700 628.23400
[05/06 23:56:53   6689s] <CMD> zoomBox -109.08700 -85.41100 721.20800 657.88000
[05/06 23:56:58   6691s] <CMD> pan 61.22500 17.23200
[05/06 23:57:05   6692s] <CMD> setLayerPreference violation -isVisible 1
[05/06 23:57:07   6692s] <CMD> setDrawView fplan
[05/06 23:57:10   6693s] <CMD> setDrawView ameba
[05/06 23:57:18   6693s] <CMD> setDrawView place
[05/06 23:57:28   6694s] <CMD> setDrawView fplan
[05/06 23:58:26   6699s] ############################
[05/06 23:58:26   6699s] ###
[05/06 23:58:26   6699s] ### Add Decap or Fillers ...
[05/06 23:58:26   6699s] ###
[05/06 23:58:26   6699s] ############################
[05/06 23:58:26   6699s] <CMD> verify_drc
[05/06 23:58:26   6699s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 23:58:26   6699s]  *** Starting Verify DRC (MEM: 2533.2) ***
[05/06 23:58:26   6699s] 
[05/06 23:58:26   6699s]   VERIFY DRC ...... Starting Verification
[05/06 23:58:26   6699s]   VERIFY DRC ...... Initializing
[05/06 23:58:26   6699s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 23:58:26   6699s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 23:58:26   6699s]   VERIFY DRC ...... Using new threading
[05/06 23:58:26   6699s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 23:58:26   6700s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/06 23:58:26   6700s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 140.800} 2 of 20
[05/06 23:58:27   6700s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/06 23:58:27   6700s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 140.800} 3 of 20
[05/06 23:58:28   6701s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[05/06 23:58:28   6701s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 140.800} 4 of 20
[05/06 23:58:29   6702s]   VERIFY DRC ...... Sub-Area : 4 complete 7 Viols.
[05/06 23:58:29   6702s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 140.800} 5 of 20
[05/06 23:58:29   6702s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/06 23:58:29   6702s]   VERIFY DRC ...... Sub-Area: {0.000 140.800 151.040 281.600} 6 of 20
[05/06 23:58:30   6703s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/06 23:58:30   6703s]   VERIFY DRC ...... Sub-Area: {151.040 140.800 302.080 281.600} 7 of 20
[05/06 23:58:30   6704s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/06 23:58:30   6704s]   VERIFY DRC ...... Sub-Area: {302.080 140.800 453.120 281.600} 8 of 20
[05/06 23:58:31   6704s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/06 23:58:31   6704s]   VERIFY DRC ...... Sub-Area: {453.120 140.800 604.160 281.600} 9 of 20
[05/06 23:58:32   6705s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/06 23:58:32   6705s]   VERIFY DRC ...... Sub-Area: {604.160 140.800 754.800 281.600} 10 of 20
[05/06 23:58:32   6706s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/06 23:58:32   6706s]   VERIFY DRC ...... Sub-Area: {0.000 281.600 151.040 422.400} 11 of 20
[05/06 23:58:33   6706s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/06 23:58:33   6706s]   VERIFY DRC ...... Sub-Area: {151.040 281.600 302.080 422.400} 12 of 20
[05/06 23:58:33   6707s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/06 23:58:33   6707s]   VERIFY DRC ...... Sub-Area: {302.080 281.600 453.120 422.400} 13 of 20
[05/06 23:58:34   6707s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/06 23:58:34   6707s]   VERIFY DRC ...... Sub-Area: {453.120 281.600 604.160 422.400} 14 of 20
[05/06 23:58:34   6708s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/06 23:58:34   6708s]   VERIFY DRC ...... Sub-Area: {604.160 281.600 754.800 422.400} 15 of 20
[05/06 23:58:35   6708s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/06 23:58:35   6708s]   VERIFY DRC ...... Sub-Area: {0.000 422.400 151.040 556.800} 16 of 20
[05/06 23:58:35   6709s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/06 23:58:35   6709s]   VERIFY DRC ...... Sub-Area: {151.040 422.400 302.080 556.800} 17 of 20
[05/06 23:58:36   6710s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/06 23:58:36   6710s]   VERIFY DRC ...... Sub-Area: {302.080 422.400 453.120 556.800} 18 of 20
[05/06 23:58:37   6710s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/06 23:58:37   6710s]   VERIFY DRC ...... Sub-Area: {453.120 422.400 604.160 556.800} 19 of 20
[05/06 23:58:37   6711s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/06 23:58:37   6711s]   VERIFY DRC ...... Sub-Area: {604.160 422.400 754.800 556.800} 20 of 20
[05/06 23:58:38   6711s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/06 23:58:38   6711s] 
[05/06 23:58:38   6711s]   Verification Complete : 8 Viols.
[05/06 23:58:38   6711s] 
[05/06 23:58:38   6711s]  Violation Summary By Layer and Type:
[05/06 23:58:38   6711s] 
[05/06 23:58:38   6711s] 	          Short   Totals
[05/06 23:58:38   6711s] 	M3            8        8
[05/06 23:58:38   6711s] 	Totals        8        8
[05/06 23:58:38   6711s] 
[05/06 23:58:38   6711s]  *** End Verify DRC (CPU: 0:00:12.1  ELAPSED TIME: 12.00  MEM: 256.1M) ***
[05/06 23:58:38   6711s] 
[05/06 23:58:38   6711s] <CMD> addFiller -cell FILL16TS FILL1TS FILL2TS FILL32TS FILL4TS FILL64TS FILL8TS -prefix IBM13RFLPVT_FILLER
[05/06 23:58:38   6711s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/06 23:58:38   6711s] Type 'man IMPSP-5217' for more detail.
[05/06 23:58:38   6711s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2789.3M, EPOCH TIME: 1715054318.441628
[05/06 23:58:38   6711s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2789.3M, EPOCH TIME: 1715054318.445074
[05/06 23:58:38   6711s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2789.3M, EPOCH TIME: 1715054318.445270
[05/06 23:58:38   6711s] Processing tracks to init pin-track alignment.
[05/06 23:58:38   6711s] z: 2, totalTracks: 1
[05/06 23:58:38   6711s] z: 4, totalTracks: 1
[05/06 23:58:38   6711s] z: 6, totalTracks: 1
[05/06 23:58:38   6711s] z: 8, totalTracks: 1
[05/06 23:58:38   6711s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 23:58:38   6711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:38   6711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:38   6711s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2789.3M, EPOCH TIME: 1715054318.474021
[05/06 23:58:38   6711s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2789.3M, EPOCH TIME: 1715054318.474293
[05/06 23:58:38   6711s] All LLGs are deleted
[05/06 23:58:38   6711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:38   6711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:38   6711s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2789.3M, EPOCH TIME: 1715054318.474369
[05/06 23:58:38   6711s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2789.3M, EPOCH TIME: 1715054318.474474
[05/06 23:58:38   6711s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2789.3M, EPOCH TIME: 1715054318.477060
[05/06 23:58:38   6711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:38   6711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:38   6711s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2789.3M, EPOCH TIME: 1715054318.477637
[05/06 23:58:38   6711s] Max number of tech site patterns supported in site array is 256.
[05/06 23:58:38   6711s] Core basic site is IBM13SITE
[05/06 23:58:38   6711s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2789.3M, EPOCH TIME: 1715054318.512345
[05/06 23:58:38   6712s] After signature check, allow fast init is false, keep pre-filter is true.
[05/06 23:58:38   6712s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/06 23:58:38   6712s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.220, REAL:0.225, MEM:2789.3M, EPOCH TIME: 1715054318.737626
[05/06 23:58:38   6712s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/06 23:58:38   6712s] SiteArray: use 1,536,000 bytes
[05/06 23:58:38   6712s] SiteArray: current memory after site array memory allocation 2789.3M
[05/06 23:58:38   6712s] SiteArray: FP blocked sites are writable
[05/06 23:58:38   6712s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 23:58:38   6712s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2789.3M, EPOCH TIME: 1715054318.752108
[05/06 23:58:39   6712s] Process 572836 wires and vias for routing blockage and capacity analysis
[05/06 23:58:39   6712s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.450, REAL:0.455, MEM:2789.3M, EPOCH TIME: 1715054319.206823
[05/06 23:58:39   6712s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/06 23:58:39   6712s] Atter site array init, number of instance map data is 0.
[05/06 23:58:39   6712s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.730, REAL:0.735, MEM:2789.3M, EPOCH TIME: 1715054319.212765
[05/06 23:58:39   6712s] 
[05/06 23:58:39   6712s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/06 23:58:39   6712s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.740, REAL:0.750, MEM:2789.3M, EPOCH TIME: 1715054319.227194
[05/06 23:58:39   6712s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2789.3M, EPOCH TIME: 1715054319.227336
[05/06 23:58:39   6712s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2805.3M, EPOCH TIME: 1715054319.227845
[05/06 23:58:39   6712s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=2805.3MB).
[05/06 23:58:39   6712s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.780, REAL:0.788, MEM:2805.3M, EPOCH TIME: 1715054319.233157
[05/06 23:58:39   6712s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.790, REAL:0.788, MEM:2805.3M, EPOCH TIME: 1715054319.233215
[05/06 23:58:39   6712s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2805.3M, EPOCH TIME: 1715054319.233265
[05/06 23:58:39   6712s]   Signal wire search tree: 497049 elements. (cpu=0:00:00.3, mem=0.0M)
[05/06 23:58:39   6712s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.310, REAL:0.305, MEM:2805.3M, EPOCH TIME: 1715054319.538595
[05/06 23:58:39   6712s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2805.3M, EPOCH TIME: 1715054319.597091
[05/06 23:58:39   6712s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2805.3M, EPOCH TIME: 1715054319.597268
[05/06 23:58:39   6712s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2805.3M, EPOCH TIME: 1715054319.607610
[05/06 23:58:39   6712s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2805.3M, EPOCH TIME: 1715054319.609211
[05/06 23:58:39   6712s] AddFiller init all instances time CPU:0.010, REAL:0.006
[05/06 23:58:42   6715s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:58:42   6715s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:58:42   6715s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7f8a198a6848.
[05/06 23:58:42   6715s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/06 23:58:42   6715s] AddFiller main function time CPU:2.386, REAL:2.397
[05/06 23:58:42   6715s] Filler instance commit time CPU:0.371, REAL:0.367
[05/06 23:58:42   6715s] *INFO: Adding fillers to top-module.
[05/06 23:58:42   6715s] *INFO:   Added 212 filler insts (cell FILL64TS / prefix IBM13RFLPVT_FILLER).
[05/06 23:58:42   6715s] *INFO:   Added 1298 filler insts (cell FILL32TS / prefix IBM13RFLPVT_FILLER).
[05/06 23:58:42   6715s] *INFO:   Added 2507 filler insts (cell FILL16TS / prefix IBM13RFLPVT_FILLER).
[05/06 23:58:42   6715s] *INFO:   Added 3669 filler insts (cell FILL8TS / prefix IBM13RFLPVT_FILLER).
[05/06 23:58:42   6715s] *INFO:   Added 4510 filler insts (cell FILL4TS / prefix IBM13RFLPVT_FILLER).
[05/06 23:58:42   6715s] *INFO:   Added 4946 filler insts (cell FILL2TS / prefix IBM13RFLPVT_FILLER).
[05/06 23:58:42   6715s] *INFO:   Added 5191 filler insts (cell FILL1TS / prefix IBM13RFLPVT_FILLER).
[05/06 23:58:42   6715s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.410, REAL:2.406, MEM:2781.3M, EPOCH TIME: 1715054322.015645
[05/06 23:58:42   6715s] *INFO: Total 22333 filler insts added - prefix IBM13RFLPVT_FILLER (CPU: 0:00:03.6).
[05/06 23:58:42   6715s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:2.410, REAL:2.408, MEM:2781.3M, EPOCH TIME: 1715054322.015791
[05/06 23:58:42   6715s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2781.3M, EPOCH TIME: 1715054322.015848
[05/06 23:58:42   6715s] For 22333 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.050, REAL:0.055, MEM:2781.3M, EPOCH TIME: 1715054322.070867
[05/06 23:58:42   6715s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:2.470, REAL:2.474, MEM:2781.3M, EPOCH TIME: 1715054322.071002
[05/06 23:58:42   6715s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:2.470, REAL:2.474, MEM:2781.3M, EPOCH TIME: 1715054322.071081
[05/06 23:58:42   6715s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2781.3M, EPOCH TIME: 1715054322.072389
[05/06 23:58:42   6715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37525).
[05/06 23:58:42   6715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:42   6715s] All LLGs are deleted
[05/06 23:58:42   6715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:42   6715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 23:58:42   6715s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2781.3M, EPOCH TIME: 1715054322.237738
[05/06 23:58:42   6715s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:2779.8M, EPOCH TIME: 1715054322.238414
[05/06 23:58:42   6715s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.170, REAL:0.172, MEM:2517.8M, EPOCH TIME: 1715054322.244818
[05/06 23:58:42   6715s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.810, REAL:3.803, MEM:2517.8M, EPOCH TIME: 1715054322.244978
[05/06 23:58:42   6715s] <CMD> verify_drc
[05/06 23:58:42   6715s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 23:58:42   6715s]  *** Starting Verify DRC (MEM: 2517.8) ***
[05/06 23:58:42   6715s] 
[05/06 23:58:42   6715s]   VERIFY DRC ...... Starting Verification
[05/06 23:58:42   6715s]   VERIFY DRC ...... Initializing
[05/06 23:58:42   6715s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 23:58:42   6715s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 23:58:42   6715s]   VERIFY DRC ...... Using new threading
[05/06 23:58:42   6715s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 23:58:42   6716s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/06 23:58:42   6716s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 140.800} 2 of 20
[05/06 23:58:43   6716s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/06 23:58:43   6716s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 140.800} 3 of 20
[05/06 23:58:44   6717s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[05/06 23:58:44   6717s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 140.800} 4 of 20
[05/06 23:58:45   6718s]   VERIFY DRC ...... Sub-Area : 4 complete 7 Viols.
[05/06 23:58:45   6718s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 140.800} 5 of 20
[05/06 23:58:45   6719s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/06 23:58:45   6719s]   VERIFY DRC ...... Sub-Area: {0.000 140.800 151.040 281.600} 6 of 20
[05/06 23:58:46   6719s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/06 23:58:46   6719s]   VERIFY DRC ...... Sub-Area: {151.040 140.800 302.080 281.600} 7 of 20
[05/06 23:58:47   6720s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/06 23:58:47   6720s]   VERIFY DRC ...... Sub-Area: {302.080 140.800 453.120 281.600} 8 of 20
[05/06 23:58:47   6720s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/06 23:58:47   6720s]   VERIFY DRC ...... Sub-Area: {453.120 140.800 604.160 281.600} 9 of 20
[05/06 23:58:48   6721s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/06 23:58:48   6721s]   VERIFY DRC ...... Sub-Area: {604.160 140.800 754.800 281.600} 10 of 20
[05/06 23:58:48   6722s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/06 23:58:48   6722s]   VERIFY DRC ...... Sub-Area: {0.000 281.600 151.040 422.400} 11 of 20
[05/06 23:58:49   6722s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/06 23:58:49   6722s]   VERIFY DRC ...... Sub-Area: {151.040 281.600 302.080 422.400} 12 of 20
[05/06 23:58:50   6723s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/06 23:58:50   6723s]   VERIFY DRC ...... Sub-Area: {302.080 281.600 453.120 422.400} 13 of 20
[05/06 23:58:50   6723s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/06 23:58:50   6723s]   VERIFY DRC ...... Sub-Area: {453.120 281.600 604.160 422.400} 14 of 20
[05/06 23:58:51   6724s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/06 23:58:51   6724s]   VERIFY DRC ...... Sub-Area: {604.160 281.600 754.800 422.400} 15 of 20
[05/06 23:58:51   6725s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/06 23:58:51   6725s]   VERIFY DRC ...... Sub-Area: {0.000 422.400 151.040 556.800} 16 of 20
[05/06 23:58:52   6725s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/06 23:58:52   6725s]   VERIFY DRC ...... Sub-Area: {151.040 422.400 302.080 556.800} 17 of 20
[05/06 23:58:53   6726s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/06 23:58:53   6726s]   VERIFY DRC ...... Sub-Area: {302.080 422.400 453.120 556.800} 18 of 20
[05/06 23:58:53   6726s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/06 23:58:53   6726s]   VERIFY DRC ...... Sub-Area: {453.120 422.400 604.160 556.800} 19 of 20
[05/06 23:58:54   6727s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/06 23:58:54   6727s]   VERIFY DRC ...... Sub-Area: {604.160 422.400 754.800 556.800} 20 of 20
[05/06 23:58:54   6728s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/06 23:58:54   6728s] 
[05/06 23:58:54   6728s]   Verification Complete : 8 Viols.
[05/06 23:58:54   6728s] 
[05/06 23:58:54   6728s]  Violation Summary By Layer and Type:
[05/06 23:58:54   6728s] 
[05/06 23:58:54   6728s] 	          Short   Totals
[05/06 23:58:54   6728s] 	M3            8        8
[05/06 23:58:54   6728s] 	Totals        8        8
[05/06 23:58:54   6728s] 
[05/06 23:58:54   6728s]  *** End Verify DRC (CPU: 0:00:12.5  ELAPSED TIME: 12.00  MEM: 256.1M) ***
[05/06 23:58:54   6728s] 
[05/06 23:58:54   6728s] <CMD> redraw
[05/06 23:59:34   6731s] ##############
[05/06 23:59:34   6731s] ###
[05/06 23:59:34   6731s] ### Verify ...
[05/06 23:59:34   6731s] ###
[05/06 23:59:34   6731s] ##############
[05/06 23:59:34   6731s] <CMD> clearDrc
[05/06 23:59:34   6731s] <CMD> verify_drc
[05/06 23:59:34   6731s] #-check_same_via_cell true               # bool, default=false, user setting
[05/06 23:59:34   6731s]  *** Starting Verify DRC (MEM: 2773.9) ***
[05/06 23:59:34   6731s] 
[05/06 23:59:34   6731s]   VERIFY DRC ...... Starting Verification
[05/06 23:59:34   6731s]   VERIFY DRC ...... Initializing
[05/06 23:59:34   6731s]   VERIFY DRC ...... Deleting Existing Violations
[05/06 23:59:34   6731s]   VERIFY DRC ...... Creating Sub-Areas
[05/06 23:59:34   6731s]   VERIFY DRC ...... Using new threading
[05/06 23:59:34   6731s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 140.800} 1 of 20
[05/06 23:59:35   6732s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/06 23:59:35   6732s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 140.800} 2 of 20
[05/06 23:59:36   6732s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/06 23:59:36   6732s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 140.800} 3 of 20
[05/06 23:59:37   6733s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[05/06 23:59:37   6733s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 140.800} 4 of 20
[05/06 23:59:37   6734s]   VERIFY DRC ...... Sub-Area : 4 complete 7 Viols.
[05/06 23:59:37   6734s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 140.800} 5 of 20
[05/06 23:59:38   6734s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/06 23:59:38   6734s]   VERIFY DRC ...... Sub-Area: {0.000 140.800 151.040 281.600} 6 of 20
[05/06 23:59:38   6735s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/06 23:59:38   6735s]   VERIFY DRC ...... Sub-Area: {151.040 140.800 302.080 281.600} 7 of 20
[05/06 23:59:39   6736s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/06 23:59:39   6736s]   VERIFY DRC ...... Sub-Area: {302.080 140.800 453.120 281.600} 8 of 20
[05/06 23:59:40   6736s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/06 23:59:40   6736s]   VERIFY DRC ...... Sub-Area: {453.120 140.800 604.160 281.600} 9 of 20
[05/06 23:59:40   6737s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/06 23:59:40   6737s]   VERIFY DRC ...... Sub-Area: {604.160 140.800 754.800 281.600} 10 of 20
[05/06 23:59:41   6737s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/06 23:59:41   6737s]   VERIFY DRC ...... Sub-Area: {0.000 281.600 151.040 422.400} 11 of 20
[05/06 23:59:42   6738s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/06 23:59:42   6738s]   VERIFY DRC ...... Sub-Area: {151.040 281.600 302.080 422.400} 12 of 20
[05/06 23:59:42   6739s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/06 23:59:42   6739s]   VERIFY DRC ...... Sub-Area: {302.080 281.600 453.120 422.400} 13 of 20
[05/06 23:59:43   6739s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/06 23:59:43   6739s]   VERIFY DRC ...... Sub-Area: {453.120 281.600 604.160 422.400} 14 of 20
[05/06 23:59:43   6740s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/06 23:59:43   6740s]   VERIFY DRC ...... Sub-Area: {604.160 281.600 754.800 422.400} 15 of 20
[05/06 23:59:44   6740s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/06 23:59:44   6740s]   VERIFY DRC ...... Sub-Area: {0.000 422.400 151.040 556.800} 16 of 20
[05/06 23:59:44   6741s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/06 23:59:44   6741s]   VERIFY DRC ...... Sub-Area: {151.040 422.400 302.080 556.800} 17 of 20
[05/06 23:59:45   6742s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/06 23:59:45   6742s]   VERIFY DRC ...... Sub-Area: {302.080 422.400 453.120 556.800} 18 of 20
[05/06 23:59:46   6742s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/06 23:59:46   6742s]   VERIFY DRC ...... Sub-Area: {453.120 422.400 604.160 556.800} 19 of 20
[05/06 23:59:46   6743s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/06 23:59:46   6743s]   VERIFY DRC ...... Sub-Area: {604.160 422.400 754.800 556.800} 20 of 20
[05/06 23:59:47   6743s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/06 23:59:47   6743s] 
[05/06 23:59:47   6743s]   Verification Complete : 8 Viols.
[05/06 23:59:47   6743s] 
[05/06 23:59:47   6743s]  Violation Summary By Layer and Type:
[05/06 23:59:47   6743s] 
[05/06 23:59:47   6743s] 	          Short   Totals
[05/06 23:59:47   6743s] 	M3            8        8
[05/06 23:59:47   6743s] 	Totals        8        8
[05/06 23:59:47   6743s] 
[05/06 23:59:47   6743s]  *** End Verify DRC (CPU: 0:00:12.5  ELAPSED TIME: 13.00  MEM: 0.0M) ***
[05/06 23:59:47   6743s] 
[05/06 23:59:47   6743s] <CMD> verifyConnectivity -type regular -error 1000 -warning 50
[05/06 23:59:47   6743s] VERIFY_CONNECTIVITY use new engine.
[05/06 23:59:47   6743s] 
[05/06 23:59:47   6743s] ******** Start: VERIFY CONNECTIVITY ********
[05/06 23:59:47   6743s] Start Time: Mon May  6 23:59:47 2024
[05/06 23:59:47   6743s] 
[05/06 23:59:47   6743s] Design Name: ibex_top
[05/06 23:59:47   6743s] Database Units: 1000
[05/06 23:59:47   6743s] Design Boundary: (0.0000, 0.0000) (754.8000, 556.8000)
[05/06 23:59:47   6743s] Error Limit = 1000; Warning Limit = 50
[05/06 23:59:47   6743s] Check specified nets
[05/06 23:59:47   6744s] **** 23:59:47 **** Processed 5000 nets.
[05/06 23:59:48   6744s] **** 23:59:48 **** Processed 10000 nets.
[05/06 23:59:48   6744s] **** 23:59:48 **** Processed 15000 nets.
[05/06 23:59:49   6745s] 
[05/06 23:59:49   6745s] Begin Summary 
[05/06 23:59:49   6745s]   Found no problems or warnings.
[05/06 23:59:49   6745s] End Summary
[05/06 23:59:49   6745s] 
[05/06 23:59:49   6745s] End Time: Mon May  6 23:59:49 2024
[05/06 23:59:49   6745s] Time Elapsed: 0:00:02.0
[05/06 23:59:49   6745s] 
[05/06 23:59:49   6745s] ******** End: VERIFY CONNECTIVITY ********
[05/06 23:59:49   6745s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/06 23:59:49   6745s]   (CPU Time: 0:00:01.7  MEM: -0.879M)
[05/06 23:59:49   6745s] 
[05/06 23:59:49   6745s] <CMD> verifyProcessAntenna
[05/06 23:59:49   6745s] 
[05/06 23:59:49   6745s] ******* START VERIFY ANTENNA ********
[05/06 23:59:49   6745s] Report File: ibex_top.antenna.rpt
[05/06 23:59:49   6745s] LEF Macro File: ibex_top.antenna.lef
[05/06 23:59:49   6746s] 5000 nets processed: 0 violations
[05/06 23:59:50   6746s] 10000 nets processed: 4 violations
[05/06 23:59:50   6747s] 15000 nets processed: 4 violations
[05/06 23:59:50   6747s] Verification Complete: 4 Violations
[05/06 23:59:50   6747s] ******* DONE VERIFY ANTENNA ********
[05/06 23:59:50   6747s] (CPU Time: 0:00:01.5  MEM: 0.000M)
[05/06 23:59:50   6747s] 
[05/06 23:59:50   6747s] #######################
[05/06 23:59:50   6747s] ###
[05/06 23:59:50   6747s] ### Produce Outputs ...
[05/06 23:59:50   6747s] ###
[05/06 23:59:50   6747s] #######################
[05/06 23:59:50   6747s] <CMD> report_power -leakage -cap -nworst -pg_pin -outfile ibex_top.power.rpt
[05/06 23:59:50   6747s] env CDS_WORKAREA is set to /homes/user/stud/fall23/yl5334/ibex_/ibex/APR/innovus/ibex
[05/06 23:59:50   6747s] 
[05/06 23:59:50   6747s] Power Net Detected:
[05/06 23:59:50   6747s]         Voltage	    Name
[05/06 23:59:50   6747s]              0V	    VSS
[05/06 23:59:50   6747s]            1.2V	    VDD
[05/06 23:59:51   6747s] #################################################################################
[05/06 23:59:51   6747s] # Design Stage: PostRoute
[05/06 23:59:51   6747s] # Design Name: ibex_top
[05/06 23:59:51   6747s] # Design Mode: 130nm
[05/06 23:59:51   6747s] # Analysis Mode: MMMC OCV 
[05/06 23:59:51   6747s] # Parasitics Mode: No SPEF/RCDB 
[05/06 23:59:51   6747s] # Signoff Settings: SI Off 
[05/06 23:59:51   6747s] #################################################################################
[05/06 23:59:52   6748s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2783.5M) ***
[05/06 23:59:52   6749s] 
[05/06 23:59:52   6749s] Begin Power Analysis
[05/06 23:59:52   6749s] 
[05/06 23:59:53   6749s]              0V	    VSS
[05/06 23:59:53   6749s]            1.2V	    VDD
[05/06 23:59:53   6749s] Begin Processing Timing Library for Power Calculation
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] Begin Processing Timing Library for Power Calculation
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] Begin Processing Power Net/Grid for Power Calculation
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.45MB/4266.13MB/2144.88MB)
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] Begin Processing Timing Window Data for Power Calculation
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] clk_i(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.73MB/4266.13MB/2144.88MB)
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] Begin Processing User Attributes
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.81MB/4266.13MB/2144.88MB)
[05/06 23:59:53   6749s] 
[05/06 23:59:53   6749s] Begin Processing Signal Activity
[05/06 23:59:53   6749s] 
[05/06 23:59:54   6750s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1888.25MB/4266.13MB/2144.88MB)
[05/06 23:59:54   6750s] 
[05/06 23:59:54   6750s] Begin Power Computation
[05/06 23:59:54   6750s] 
[05/06 23:59:54   6750s]       ----------------------------------------------------------
[05/06 23:59:54   6750s]       # of cell(s) missing both power/leakage table: 0
[05/06 23:59:54   6750s]       # of cell(s) missing power table: 0
[05/06 23:59:54   6750s]       # of cell(s) missing leakage table: 0
[05/06 23:59:54   6750s]       ----------------------------------------------------------
[05/06 23:59:54   6750s] 
[05/06 23:59:54   6750s] 
[05/06 23:59:55   6751s]       # of MSMV cell(s) missing power_level: 0
[05/06 23:59:55   6751s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1889.22MB/4274.13MB/2144.88MB)
[05/06 23:59:55   6751s] 
[05/06 23:59:55   6751s] Begin Processing User Attributes
[05/06 23:59:55   6751s] 
[05/06 23:59:55   6751s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1889.23MB/4274.13MB/2144.88MB)
[05/06 23:59:55   6751s] 
[05/06 23:59:55   6751s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1889.29MB/4274.13MB/2144.88MB)
[05/06 23:59:55   6751s] 
[05/06 23:59:55   6751s] *



[05/06 23:59:55   6751s] Total Power
[05/06 23:59:55   6751s] -----------------------------------------------------------------------------------------
[05/06 23:59:55   6751s] Total Leakage Power:         0.00019609
[05/06 23:59:55   6751s] -----------------------------------------------------------------------------------------
[05/06 23:59:56   6752s] Processing average sequential pin duty cycle 
[05/06 23:59:56   6752s] 
[05/06 23:59:56   6752s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 23:59:56   6752s] Summary for sequential cells identification: 
[05/06 23:59:56   6752s]   Identified SBFF number: 120
[05/06 23:59:56   6752s]   Identified MBFF number: 0
[05/06 23:59:56   6752s]   Identified SB Latch number: 0
[05/06 23:59:56   6752s]   Identified MB Latch number: 0
[05/06 23:59:56   6752s]   Not identified SBFF number: 0
[05/06 23:59:56   6752s]   Not identified MBFF number: 0
[05/06 23:59:56   6752s]   Not identified SB Latch number: 0
[05/06 23:59:56   6752s]   Not identified MB Latch number: 0
[05/06 23:59:56   6752s]   Number of sequential cells which are not FFs: 34
[05/06 23:59:56   6752s]  Visiting view : typical
[05/06 23:59:56   6752s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 23:59:56   6752s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 23:59:56   6752s]  Visiting view : typical
[05/06 23:59:56   6752s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/06 23:59:56   6752s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/06 23:59:56   6752s] TLC MultiMap info (StdDelay):
[05/06 23:59:56   6752s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/06 23:59:56   6752s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/06 23:59:56   6752s]  Setting StdDelay to: 55.8ps
[05/06 23:59:56   6752s] 
[05/06 23:59:56   6752s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 23:59:56   6752s] <CMD> write_lef_abstract ibex_top.lef -5.7 -PgpinLayers {1 2 3 4 5} -specifyTopLayer 5 -stripePin
[05/06 23:59:57   6753s] <CMD> defOut -floorplan -netlist -routing ibex_top.final.def
[05/06 23:59:57   6753s] Writing DEF file 'ibex_top.final.def', current time is Mon May  6 23:59:57 2024 ...
[05/06 23:59:57   6753s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/06 23:59:58   6754s] DEF file 'ibex_top.final.def' is written, current time is Mon May  6 23:59:58 2024 ...
[05/06 23:59:58   6754s] <CMD> streamOut ibex_top.gds -mapFile /courses/ee6321/share/ibm13rflpvt/mapfiles/enc2gds.map -libName ibm13rflpvt -structureName ibex_top -units 1000 -mode ALL
[05/06 23:59:58   6754s] Parse flat map file...
[05/06 23:59:58   6754s] Writing GDSII file ...
[05/06 23:59:58   6754s] 	****** db unit per micron = 1000 ******
[05/06 23:59:58   6754s] 	****** output gds2 file unit per micron = 1000 ******
[05/06 23:59:58   6754s] 	****** unit scaling factor = 1 ******
[05/06 23:59:58   6754s] Output for instance
[05/06 23:59:58   6754s] Output for bump
[05/06 23:59:58   6754s] Output for physical terminals
[05/06 23:59:58   6754s] Output for logical terminals
[05/06 23:59:58   6754s] Output for regular nets
[05/07 00:00:00   6755s] Output for special nets and metal fills
[05/07 00:00:00   6756s] Output for via structure generation total number 43
[05/07 00:00:00   6756s] Statistics for GDS generated (version 3)
[05/07 00:00:00   6756s] ----------------------------------------
[05/07 00:00:00   6756s] Stream Out Layer Mapping Information:
[05/07 00:00:00   6756s] GDS Layer Number          GDS Layer Name
[05/07 00:00:00   6756s] ----------------------------------------
[05/07 00:00:00   6756s]     6                            DIEAREA
[05/07 00:00:00   6756s]     81                                MA
[05/07 00:00:00   6756s]     128                               F1
[05/07 00:00:00   6756s]     83                                E1
[05/07 00:00:00   6756s]     84                                FT
[05/07 00:00:00   6756s]     42                                LY
[05/07 00:00:00   6756s]     86                                FY
[05/07 00:00:00   6756s]     65                                MG
[05/07 00:00:00   6756s]     18                                V2
[05/07 00:00:00   6756s]     17                                M2
[05/07 00:00:00   6756s]     15                                M1
[05/07 00:00:00   6756s]     34                                MQ
[05/07 00:00:00   6756s]     19                                M3
[05/07 00:00:00   6756s]     16                                V1
[05/07 00:00:00   6756s]     35                                VL
[05/07 00:00:00   6756s]     33                                VQ
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Stream Out Information Processed for GDS version 3:
[05/07 00:00:00   6756s] Units: 1000 DBU
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Object                             Count
[05/07 00:00:00   6756s] ----------------------------------------
[05/07 00:00:00   6756s] Instances                          37525
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Ports/Pins                           655
[05/07 00:00:00   6756s]     metal layer M2                   332
[05/07 00:00:00   6756s]     metal layer M3                   323
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Nets                              293089
[05/07 00:00:00   6756s]     metal layer M1                 46714
[05/07 00:00:00   6756s]     metal layer M2                155815
[05/07 00:00:00   6756s]     metal layer M3                 90560
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s]     Via Instances                 203960
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Special Nets                        1377
[05/07 00:00:00   6756s]     metal layer M1                   303
[05/07 00:00:00   6756s]     metal layer M2                     4
[05/07 00:00:00   6756s]     metal layer M3                   184
[05/07 00:00:00   6756s]     metal layer MQ                   522
[05/07 00:00:00   6756s]     metal layer MG                   364
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s]     Via Instances                  79900
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Metal Fills                            0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s]     Via Instances                      0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Metal FillOPCs                         0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s]     Via Instances                      0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Metal FillDRCs                         0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s]     Via Instances                      0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Text                                 657
[05/07 00:00:00   6756s]     metal layer M2                   334
[05/07 00:00:00   6756s]     metal layer M3                   323
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Blockages                              0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Custom Text                            0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Custom Box                             0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] Trim Metal                             0
[05/07 00:00:00   6756s] 
[05/07 00:00:00   6756s] ######Streamout is finished!
[05/07 00:00:00   6756s] <CMD> saveNetlist -phys -excludeLeafCell -excludeCellInst {FILL1TS FILL2TS FILL4TS FILL8TS FILL16TS FILL32TS FILL64TS} ibex_top.phy.v
[05/07 00:00:00   6756s] Writing Netlist "ibex_top.phy.v" ...
[05/07 00:00:00   6756s] Pwr name (VDD).
[05/07 00:00:00   6756s] Gnd name (VSS).
[05/07 00:00:00   6756s] 1 Pwr names and 1 Gnd names.
[05/07 00:00:00   6756s] <CMD> saveNetlist ibex_top.nophy.v
[05/07 00:00:00   6756s] Writing Netlist "ibex_top.nophy.v" ...
[05/07 00:00:01   6756s] <CMD> extractRC -outfile ibex_top.cap
[05/07 00:00:01   6756s] Extraction called for design 'ibex_top' of instances=37525 and nets=17953 using extraction engine 'preRoute' .
[05/07 00:00:01   6756s] PreRoute RC Extraction called for design ibex_top.
[05/07 00:00:01   6756s] RC Extraction called in multi-corner(1) mode.
[05/07 00:00:01   6756s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/07 00:00:01   6756s] Type 'man IMPEXT-6197' for more detail.
[05/07 00:00:01   6756s] RCMode: PreRoute
[05/07 00:00:01   6756s]       RC Corner Indexes            0   
[05/07 00:00:01   6756s] Capacitance Scaling Factor   : 1.00000 
[05/07 00:00:01   6756s] Resistance Scaling Factor    : 1.00000 
[05/07 00:00:01   6756s] Clock Cap. Scaling Factor    : 1.00000 
[05/07 00:00:01   6756s] Clock Res. Scaling Factor    : 1.00000 
[05/07 00:00:01   6756s] Shrink Factor                : 1.00000
[05/07 00:00:01   6756s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 00:00:01   6756s] 
[05/07 00:00:01   6756s] Trim Metal Layers:
[05/07 00:00:01   6756s] LayerId::1 widthSet size::1
[05/07 00:00:01   6756s] LayerId::2 widthSet size::1
[05/07 00:00:01   6756s] LayerId::3 widthSet size::1
[05/07 00:00:01   6756s] LayerId::4 widthSet size::1
[05/07 00:00:01   6756s] LayerId::5 widthSet size::1
[05/07 00:00:01   6756s] LayerId::6 widthSet size::1
[05/07 00:00:01   6756s] LayerId::7 widthSet size::1
[05/07 00:00:01   6756s] LayerId::8 widthSet size::1
[05/07 00:00:01   6756s] Updating RC grid for preRoute extraction ...
[05/07 00:00:01   6756s] eee: pegSigSF::1.070000
[05/07 00:00:01   6756s] Initializing multi-corner resistance tables ...
[05/07 00:00:01   6756s] eee: l::1 avDens::0.215013 usedTrk::6502.002338 availTrk::30240.000000 sigTrk::6502.002338
[05/07 00:00:01   6756s] eee: l::2 avDens::0.397693 usedTrk::12026.235797 availTrk::30240.000000 sigTrk::12026.235797
[05/07 00:00:01   6756s] eee: l::3 avDens::0.383479 usedTrk::11596.405563 availTrk::30240.000000 sigTrk::11596.405563
[05/07 00:00:01   6756s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/07 00:00:01   6756s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/07 00:00:01   6756s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:01   6756s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:01   6756s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:01   6756s] {RT typical_rc 0 3 3 0}
[05/07 00:00:01   6756s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000873 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/07 00:00:01   6757s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2781.875M)
[05/07 00:00:01   6757s] <CMD> rcOut -spef ibex_top.spef
[05/07 00:00:04   6759s] <CMD> write_sdf -version 2.1 "$design_name.sdf"
[05/07 00:00:04   6759s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[05/07 00:00:04   6759s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/07 00:00:04   6759s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/07 00:00:04   6759s] AAE DB initialization (MEM=2779.88 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/07 00:00:04   6760s] #################################################################################
[05/07 00:00:04   6760s] # Design Stage: PostRoute
[05/07 00:00:04   6760s] # Design Name: ibex_top
[05/07 00:00:04   6760s] # Design Mode: 130nm
[05/07 00:00:04   6760s] # Analysis Mode: MMMC OCV 
[05/07 00:00:04   6760s] # Parasitics Mode: No SPEF/RCDB 
[05/07 00:00:04   6760s] # Signoff Settings: SI Off 
[05/07 00:00:04   6760s] #################################################################################
[05/07 00:00:05   6760s] Topological Sorting (REAL = 0:00:00.0, MEM = 2788.1M, InitMEM = 2788.1M)
[05/07 00:00:05   6760s] Start delay calculation (fullDC) (1 T). (MEM=2788.09)
[05/07 00:00:06   6761s] Start AAE Lib Loading. (MEM=2788.09)
[05/07 00:00:06   6761s] End AAE Lib Loading. (MEM=2807.16 CPU=0:00:00.0 Real=0:00:00.0)
[05/07 00:00:06   6761s] End AAE Lib Interpolated Model. (MEM=2807.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 00:00:12   6767s] Total number of fetched objects 17379
[05/07 00:00:12   6767s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/07 00:00:12   6767s] End delay calculation. (MEM=2816.7 CPU=0:00:05.5 REAL=0:00:06.0)
[05/07 00:00:12   6767s] End delay calculation (fullDC). (MEM=2780.08 CPU=0:00:06.6 REAL=0:00:07.0)
[05/07 00:00:12   6767s] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 2780.1M) ***
[05/07 00:00:14   6769s] <CMD> write_sdf -version 2.1 -target_application verilog "$design_name.verilog.sdf"
[05/07 00:00:15   6769s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/07 00:00:15   6769s] #################################################################################
[05/07 00:00:15   6769s] # Design Stage: PostRoute
[05/07 00:00:15   6769s] # Design Name: ibex_top
[05/07 00:00:15   6769s] # Design Mode: 130nm
[05/07 00:00:15   6769s] # Analysis Mode: MMMC OCV 
[05/07 00:00:15   6769s] # Parasitics Mode: No SPEF/RCDB 
[05/07 00:00:15   6769s] # Signoff Settings: SI Off 
[05/07 00:00:15   6769s] #################################################################################
[05/07 00:00:16   6770s] Topological Sorting (REAL = 0:00:01.0, MEM = 2780.1M, InitMEM = 2780.1M)
[05/07 00:00:16   6770s] Start delay calculation (fullDC) (1 T). (MEM=2780.08)
[05/07 00:00:16   6771s] End AAE Lib Interpolated Model. (MEM=2780.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 00:00:23   6777s] Total number of fetched objects 17379
[05/07 00:00:23   6778s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/07 00:00:23   6778s] End delay calculation. (MEM=2780.08 CPU=0:00:06.2 REAL=0:00:06.0)
[05/07 00:00:23   6778s] End delay calculation (fullDC). (MEM=2780.08 CPU=0:00:07.3 REAL=0:00:07.0)
[05/07 00:00:23   6778s] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 2780.1M) ***
[05/07 00:00:25   6779s] <CMD> setAnalysisMode -checkType hold -useDetailRC true
[05/07 00:00:25   6780s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/07 00:00:25   6780s] Type 'man IMPEXT-3493' for more detail.
[05/07 00:00:25   6780s] 
[05/07 00:00:25   6780s] TimeStamp Deleting Cell Server Begin ...
[05/07 00:00:25   6780s] 
[05/07 00:00:25   6780s] TimeStamp Deleting Cell Server End ...
[05/07 00:00:25   6780s] <CMD> report_timing -check_type hold -nworst 10 > "$design_name.hold.rpt"
[05/07 00:00:25   6780s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/07 00:00:25   6780s] #################################################################################
[05/07 00:00:25   6780s] # Design Stage: PostRoute
[05/07 00:00:25   6780s] # Design Name: ibex_top
[05/07 00:00:25   6780s] # Design Mode: 130nm
[05/07 00:00:25   6780s] # Analysis Mode: MMMC OCV 
[05/07 00:00:25   6780s] # Parasitics Mode: No SPEF/RCDB 
[05/07 00:00:25   6780s] # Signoff Settings: SI Off 
[05/07 00:00:25   6780s] #################################################################################
[05/07 00:00:25   6780s] Extraction called for design 'ibex_top' of instances=37525 and nets=17953 using extraction engine 'preRoute' .
[05/07 00:00:25   6780s] PreRoute RC Extraction called for design ibex_top.
[05/07 00:00:25   6780s] RC Extraction called in multi-corner(1) mode.
[05/07 00:00:25   6780s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/07 00:00:25   6780s] Type 'man IMPEXT-6197' for more detail.
[05/07 00:00:25   6780s] RCMode: PreRoute
[05/07 00:00:25   6780s]       RC Corner Indexes            0   
[05/07 00:00:25   6780s] Capacitance Scaling Factor   : 1.00000 
[05/07 00:00:25   6780s] Resistance Scaling Factor    : 1.00000 
[05/07 00:00:25   6780s] Clock Cap. Scaling Factor    : 1.00000 
[05/07 00:00:25   6780s] Clock Res. Scaling Factor    : 1.00000 
[05/07 00:00:25   6780s] Shrink Factor                : 1.00000
[05/07 00:00:25   6780s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 00:00:25   6780s] 
[05/07 00:00:25   6780s] Trim Metal Layers:
[05/07 00:00:26   6780s] LayerId::1 widthSet size::1
[05/07 00:00:26   6780s] LayerId::2 widthSet size::1
[05/07 00:00:26   6780s] LayerId::3 widthSet size::1
[05/07 00:00:26   6780s] LayerId::4 widthSet size::1
[05/07 00:00:26   6780s] LayerId::5 widthSet size::1
[05/07 00:00:26   6780s] LayerId::6 widthSet size::1
[05/07 00:00:26   6780s] LayerId::7 widthSet size::1
[05/07 00:00:26   6780s] LayerId::8 widthSet size::1
[05/07 00:00:26   6780s] Updating RC grid for preRoute extraction ...
[05/07 00:00:26   6780s] eee: pegSigSF::1.070000
[05/07 00:00:26   6780s] Initializing multi-corner resistance tables ...
[05/07 00:00:26   6780s] eee: l::1 avDens::0.215013 usedTrk::6502.002338 availTrk::30240.000000 sigTrk::6502.002338
[05/07 00:00:26   6780s] eee: l::2 avDens::0.397693 usedTrk::12026.235797 availTrk::30240.000000 sigTrk::12026.235797
[05/07 00:00:26   6780s] eee: l::3 avDens::0.383479 usedTrk::11596.405563 availTrk::30240.000000 sigTrk::11596.405563
[05/07 00:00:26   6780s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/07 00:00:26   6780s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/07 00:00:26   6780s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:26   6780s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:26   6780s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:26   6780s] {RT typical_rc 0 3 3 0}
[05/07 00:00:26   6780s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000873 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/07 00:00:26   6781s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2779.883M)
[05/07 00:00:27   6782s] Calculate late delays in OCV mode...
[05/07 00:00:27   6782s] Calculate early delays in OCV mode...
[05/07 00:00:27   6782s] Topological Sorting (REAL = 0:00:00.0, MEM = 2791.5M, InitMEM = 2791.5M)
[05/07 00:00:27   6782s] Start delay calculation (fullDC) (1 T). (MEM=2791.49)
[05/07 00:00:27   6782s] End AAE Lib Interpolated Model. (MEM=2799.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 00:00:32   6787s] Total number of fetched objects 17379
[05/07 00:00:32   6787s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/07 00:00:32   6787s] End delay calculation. (MEM=2791.61 CPU=0:00:04.0 REAL=0:00:04.0)
[05/07 00:00:32   6787s] End delay calculation (fullDC). (MEM=2791.61 CPU=0:00:05.1 REAL=0:00:05.0)
[05/07 00:00:32   6787s] *** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 2791.6M) ***
[05/07 00:00:33   6788s] <CMD> setAnalysisMode -checkType setup -useDetailRC true
[05/07 00:00:33   6788s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/07 00:00:33   6788s] Type 'man IMPEXT-3493' for more detail.
[05/07 00:00:33   6788s] <CMD> report_timing -check_type setup -nworst 10 > "$design_name.setup.rpt"
[05/07 00:00:34   6789s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/07 00:00:34   6789s] #################################################################################
[05/07 00:00:34   6789s] # Design Stage: PostRoute
[05/07 00:00:34   6789s] # Design Name: ibex_top
[05/07 00:00:34   6789s] # Design Mode: 130nm
[05/07 00:00:34   6789s] # Analysis Mode: MMMC OCV 
[05/07 00:00:34   6789s] # Parasitics Mode: No SPEF/RCDB 
[05/07 00:00:34   6789s] # Signoff Settings: SI Off 
[05/07 00:00:34   6789s] #################################################################################
[05/07 00:00:34   6789s] Extraction called for design 'ibex_top' of instances=37525 and nets=17953 using extraction engine 'preRoute' .
[05/07 00:00:34   6789s] PreRoute RC Extraction called for design ibex_top.
[05/07 00:00:34   6789s] RC Extraction called in multi-corner(1) mode.
[05/07 00:00:34   6789s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/07 00:00:34   6789s] Type 'man IMPEXT-6197' for more detail.
[05/07 00:00:34   6789s] RCMode: PreRoute
[05/07 00:00:34   6789s]       RC Corner Indexes            0   
[05/07 00:00:34   6789s] Capacitance Scaling Factor   : 1.00000 
[05/07 00:00:34   6789s] Resistance Scaling Factor    : 1.00000 
[05/07 00:00:34   6789s] Clock Cap. Scaling Factor    : 1.00000 
[05/07 00:00:34   6789s] Clock Res. Scaling Factor    : 1.00000 
[05/07 00:00:34   6789s] Shrink Factor                : 1.00000
[05/07 00:00:34   6789s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 00:00:34   6789s] 
[05/07 00:00:34   6789s] Trim Metal Layers:
[05/07 00:00:34   6789s] LayerId::1 widthSet size::1
[05/07 00:00:34   6789s] LayerId::2 widthSet size::1
[05/07 00:00:34   6789s] LayerId::3 widthSet size::1
[05/07 00:00:34   6789s] LayerId::4 widthSet size::1
[05/07 00:00:34   6789s] LayerId::5 widthSet size::1
[05/07 00:00:34   6789s] LayerId::6 widthSet size::1
[05/07 00:00:34   6789s] LayerId::7 widthSet size::1
[05/07 00:00:34   6789s] LayerId::8 widthSet size::1
[05/07 00:00:34   6789s] Updating RC grid for preRoute extraction ...
[05/07 00:00:34   6789s] eee: pegSigSF::1.070000
[05/07 00:00:34   6789s] Initializing multi-corner resistance tables ...
[05/07 00:00:34   6789s] eee: l::1 avDens::0.215013 usedTrk::6502.002338 availTrk::30240.000000 sigTrk::6502.002338
[05/07 00:00:34   6789s] eee: l::2 avDens::0.397693 usedTrk::12026.235797 availTrk::30240.000000 sigTrk::12026.235797
[05/07 00:00:34   6789s] eee: l::3 avDens::0.383479 usedTrk::11596.405563 availTrk::30240.000000 sigTrk::11596.405563
[05/07 00:00:34   6789s] eee: l::4 avDens::0.275218 usedTrk::4161.297916 availTrk::15120.000000 sigTrk::4161.297916
[05/07 00:00:34   6789s] eee: l::5 avDens::0.276091 usedTrk::4174.496755 availTrk::15120.000000 sigTrk::4174.496755
[05/07 00:00:34   6789s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:34   6789s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:34   6789s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 00:00:34   6789s] {RT typical_rc 0 3 3 0}
[05/07 00:00:34   6789s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000873 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/07 00:00:35   6789s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2779.883M)
[05/07 00:00:35   6790s] Calculate early delays in OCV mode...
[05/07 00:00:35   6790s] Calculate late delays in OCV mode...
[05/07 00:00:36   6790s] Topological Sorting (REAL = 0:00:01.0, MEM = 2791.5M, InitMEM = 2791.5M)
[05/07 00:00:36   6790s] Start delay calculation (fullDC) (1 T). (MEM=2791.49)
[05/07 00:00:36   6791s] End AAE Lib Interpolated Model. (MEM=2799.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 00:00:40   6795s] Total number of fetched objects 17379
[05/07 00:00:41   6795s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/07 00:00:41   6795s] End delay calculation. (MEM=2791.61 CPU=0:00:04.0 REAL=0:00:04.0)
[05/07 00:00:41   6795s] End delay calculation (fullDC). (MEM=2791.61 CPU=0:00:05.1 REAL=0:00:05.0)
[05/07 00:00:41   6795s] *** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 2791.6M) ***
[05/07 00:00:42   6797s] <CMD> reportCapViolation -outfile final_cap.tarpt
[05/07 00:00:42   6797s] *info: 90 clock nets excluded
[05/07 00:00:42   6797s] *info: 1 ideal net excluded from IPO operation.
[05/07 00:00:42   6797s] *info: 1444 no-driver nets excluded.
[05/07 00:00:42   6797s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/07 00:00:42   6797s] Type 'man IMPECO-560' for more detail.
[05/07 00:00:42   6797s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/07 00:00:42   6797s] Type 'man IMPOPT-3213' for more detail.
[05/07 00:00:42   6797s] *info: capacitance violations report
[05/07 00:00:42   6797s] 
[05/07 00:00:42   6797s] *info: there are 5 max_cap violations in the design.
[05/07 00:00:42   6797s] *info: 0 violation is real (remark R).
[05/07 00:00:42   6797s] *info: 5 violations may not be fixable:
[05/07 00:00:42   6797s] *info:     5 violations on clock net.
[05/07 00:00:42   6797s]  *** Starting Verify Geometry (MEM: 2799.6) ***
[05/07 00:00:42   6797s] 
[05/07 00:00:42   6797s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[05/07 00:00:42   6797s]   VERIFY GEOMETRY ...... Starting Verification
[05/07 00:00:42   6797s]   VERIFY GEOMETRY ...... Initializing
[05/07 00:00:42   6797s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/07 00:00:42   6797s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/07 00:00:42   6797s]                   ...... bin size: 2560
[05/07 00:00:42   6797s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[05/07 00:00:44   6799s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:44   6799s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:44   6799s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:44   6799s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:44   6799s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/07 00:00:44   6799s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[05/07 00:00:46   6800s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:46   6800s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:46   6800s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:46   6800s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:46   6800s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[05/07 00:00:46   6800s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[05/07 00:00:48   6802s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:48   6802s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:48   6802s]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[05/07 00:00:48   6802s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:48   6802s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 8 Viols. 0 Wrngs.
[05/07 00:00:48   6802s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[05/07 00:00:49   6804s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:49   6804s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:49   6804s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:49   6804s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:49   6804s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[05/07 00:00:49   6804s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[05/07 00:00:51   6805s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:51   6805s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:51   6805s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:51   6805s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:51   6805s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[05/07 00:00:51   6805s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[05/07 00:00:52   6807s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:52   6807s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:52   6807s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:52   6807s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:52   6807s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[05/07 00:00:52   6807s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[05/07 00:00:54   6809s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:54   6809s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:54   6809s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:54   6809s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:54   6809s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[05/07 00:00:54   6809s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[05/07 00:00:56   6810s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:56   6810s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:56   6810s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:56   6810s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:56   6810s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[05/07 00:00:56   6810s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[05/07 00:00:57   6812s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:57   6812s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:57   6812s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:57   6812s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:57   6812s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[05/07 00:00:57   6812s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[05/07 00:00:59   6813s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:00:59   6813s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:00:59   6813s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:00:59   6813s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:00:59   6813s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[05/07 00:00:59   6813s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[05/07 00:01:00   6815s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:01:00   6815s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:01:00   6815s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:01:00   6815s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:01:00   6815s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[05/07 00:01:00   6815s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[05/07 00:01:01   6816s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:01:01   6816s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:01:01   6816s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:01:01   6816s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:01:01   6816s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[05/07 00:01:01   6816s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[05/07 00:01:03   6817s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:01:03   6817s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:01:03   6817s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:01:03   6817s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:01:03   6818s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[05/07 00:01:03   6818s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[05/07 00:01:05   6819s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:01:05   6819s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:01:05   6819s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:01:05   6819s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:01:05   6819s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[05/07 00:01:05   6819s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[05/07 00:01:06   6821s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:01:06   6821s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:01:06   6821s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:01:06   6821s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:01:06   6821s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[05/07 00:01:06   6821s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[05/07 00:01:08   6822s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 00:01:08   6822s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 00:01:08   6822s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 00:01:08   6822s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 00:01:08   6822s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[05/07 00:01:08   6822s] VG: elapsed time: 26.00
[05/07 00:01:08   6822s] Begin Summary ...
[05/07 00:01:08   6822s]   Cells       : 0
[05/07 00:01:08   6822s]   SameNet     : 0
[05/07 00:01:08   6822s]   Wiring      : 0
[05/07 00:01:08   6822s]   Antenna     : 0
[05/07 00:01:08   6822s]   Short       : 8
[05/07 00:01:08   6822s]   Overlap     : 0
[05/07 00:01:08   6822s] End Summary
[05/07 00:01:08   6822s] 
[05/07 00:01:08   6822s]   Verification Complete : 8 Viols.  0 Wrngs.
[05/07 00:01:08   6822s] 
[05/07 00:01:08   6822s] **********End: VERIFY GEOMETRY**********
[05/07 00:01:08   6822s]  *** verify geometry (CPU: 0:00:25.4  MEM: 256.1M)
[05/07 00:01:08   6822s] 
[05/07 00:01:08   6822s] <CMD> verifyConnectivity -type all
[05/07 00:01:08   6822s] VERIFY_CONNECTIVITY use new engine.
[05/07 00:01:08   6822s] 
[05/07 00:01:08   6822s] ******** Start: VERIFY CONNECTIVITY ********
[05/07 00:01:08   6822s] Start Time: Tue May  7 00:01:08 2024
[05/07 00:01:08   6822s] 
[05/07 00:01:08   6822s] Design Name: ibex_top
[05/07 00:01:08   6822s] Database Units: 1000
[05/07 00:01:08   6822s] Design Boundary: (0.0000, 0.0000) (754.8000, 556.8000)
[05/07 00:01:08   6822s] Error Limit = 1000; Warning Limit = 50
[05/07 00:01:08   6822s] Check all nets
[05/07 00:01:08   6823s] **** 00:01:08 **** Processed 5000 nets.
[05/07 00:01:08   6823s] **** 00:01:08 **** Processed 10000 nets.
[05/07 00:01:09   6823s] **** 00:01:09 **** Processed 15000 nets.
[05/07 00:01:10   6825s] 
[05/07 00:01:10   6825s] Begin Summary 
[05/07 00:01:10   6825s]   Found no problems or warnings.
[05/07 00:01:10   6825s] End Summary
[05/07 00:01:10   6825s] 
[05/07 00:01:10   6825s] End Time: Tue May  7 00:01:10 2024
[05/07 00:01:10   6825s] Time Elapsed: 0:00:02.0
[05/07 00:01:10   6825s] 
[05/07 00:01:10   6825s] ******** End: VERIFY CONNECTIVITY ********
[05/07 00:01:10   6825s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/07 00:01:10   6825s]   (CPU Time: 0:00:02.2  MEM: -0.676M)
[05/07 00:01:10   6825s] 
[05/07 00:01:10   6825s] <CMD> summaryReport -outfile ibex_top.summary.rpt
[05/07 00:01:10   6825s] Creating directory summaryReport.
[05/07 00:01:10   6825s] Start to collect the design information.
[05/07 00:01:10   6825s] Build netlist information for Cell ibex_top.
[05/07 00:01:10   6825s] Found 2 instances for Non-leaf cell prim_generic_buf_s00000020.
[05/07 00:01:10   6825s] Finished collecting the design information.
[05/07 00:01:10   6825s] Generating standard cells used in the design report.
[05/07 00:01:10   6825s] Analyze library ... 
[05/07 00:01:10   6825s] Analyze netlist ... 
[05/07 00:01:10   6825s] Generate no-driven nets information report.
[05/07 00:01:10   6825s] Generating design unique report.
[05/07 00:01:10   6825s] 
[05/07 00:01:10   6825s] **WARN: (IMPDB-1270):	Some nets (3) did not have valid net lengths.
[05/07 00:01:10   6825s] Analyze timing ... 
[05/07 00:01:10   6825s] Analyze floorplan/placement ... 
[05/07 00:01:10   6825s] All LLGs are deleted
[05/07 00:01:10   6825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 00:01:10   6825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 00:01:10   6825s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3055.7M, EPOCH TIME: 1715054470.610757
[05/07 00:01:10   6825s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3055.7M, EPOCH TIME: 1715054470.611026
[05/07 00:01:10   6825s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3055.7M, EPOCH TIME: 1715054470.656804
[05/07 00:01:10   6825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 00:01:10   6825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 00:01:10   6825s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3055.7M, EPOCH TIME: 1715054470.657577
[05/07 00:01:10   6825s] Max number of tech site patterns supported in site array is 256.
[05/07 00:01:10   6825s] Core basic site is IBM13SITE
[05/07 00:01:10   6825s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3055.7M, EPOCH TIME: 1715054470.698767
[05/07 00:01:10   6825s] After signature check, allow fast init is false, keep pre-filter is true.
[05/07 00:01:10   6825s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/07 00:01:10   6825s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.026, MEM:3055.7M, EPOCH TIME: 1715054470.724510
[05/07 00:01:10   6825s] SiteArray: non-trimmed site array dimensions = 150 x 1845
[05/07 00:01:10   6825s] SiteArray: use 1,536,000 bytes
[05/07 00:01:10   6825s] SiteArray: current memory after site array memory allocation 3057.1M
[05/07 00:01:10   6825s] SiteArray: FP blocked sites are writable
[05/07 00:01:10   6825s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3057.1M, EPOCH TIME: 1715054470.747654
[05/07 00:01:10   6825s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.200, REAL:0.200, MEM:3057.1M, EPOCH TIME: 1715054470.947464
[05/07 00:01:10   6825s] SiteArray: number of non floorplan blocked sites for llg default is 276750
[05/07 00:01:10   6825s] Atter site array init, number of instance map data is 0.
[05/07 00:01:10   6825s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.290, REAL:0.299, MEM:3057.1M, EPOCH TIME: 1715054470.956431
[05/07 00:01:10   6825s] 
[05/07 00:01:10   6825s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/07 00:01:10   6825s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.320, REAL:0.328, MEM:3057.1M, EPOCH TIME: 1715054470.985266
[05/07 00:01:11   6825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 00:01:11   6825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/07 00:01:11   6825s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3057.1M, EPOCH TIME: 1715054471.055905
[05/07 00:01:11   6825s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3057.1M, EPOCH TIME: 1715054471.056195
[05/07 00:01:11   6825s] Analysis Routing ...
[05/07 00:01:11   6825s] Report saved in file ibex_top.summary.rpt
[05/07 00:01:11   6825s] <CMD> reportCritNet -outfile ibex_top.critnet.rpt
[05/07 00:01:11   6826s] Critical nets number = 4937.
[05/07 00:23:38   6927s] <CMD> setDrawView ameba
[05/07 00:23:42   6927s] <CMD> setDrawView fplan
[05/07 00:23:45   6927s] <CMD> setLayerPreference violation -isVisible 0
[05/07 00:24:06   6929s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue May  7 00:24:06 2024
  Total CPU time:     1:55:46
  Total real time:    2:36:57
  Peak memory (main): 2144.88MB

[05/07 00:24:06   6929s] 
[05/07 00:24:06   6929s] *** Memory Usage v#1 (Current mem = 3057.133M, initial mem = 476.047M) ***
[05/07 00:24:06   6929s] 
[05/07 00:24:06   6929s] *** Summary of all messages that are not suppressed in this session:
[05/07 00:24:06   6929s] Severity  ID               Count  Summary                                  
[05/07 00:24:06   6929s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/07 00:24:06   6929s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/07 00:24:06   6929s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/07 00:24:06   6929s] WARNING   IMPEXT-6197         14  The Cap table file is not specified. Thi...
[05/07 00:24:06   6929s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/07 00:24:06   6929s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/07 00:24:06   6929s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/07 00:24:06   6929s] WARNING   IMPEXT-3493          3  The design extraction status has been re...
[05/07 00:24:06   6929s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[05/07 00:24:06   6929s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[05/07 00:24:06   6929s] WARNING   IMPSYT-13030         1  -prePlaceOpt is disabled when -increment...
[05/07 00:24:06   6929s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[05/07 00:24:06   6929s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/07 00:24:06   6929s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[05/07 00:24:06   6929s] WARNING   IMPDB-1270           1  Some nets (%d) did not have valid net le...
[05/07 00:24:06   6929s] WARNING   IMPECO-560          60  The netlist is not unique, because the m...
[05/07 00:24:06   6929s] WARNING   IMPDC-1629           6  The default delay limit was set to %d. T...
[05/07 00:24:06   6929s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[05/07 00:24:06   6929s] WARNING   IMPVFG-1103          3  VERIFY DRC did not complete:             
[05/07 00:24:06   6929s] WARNING   IMPPP-532            2  ViaGen Warning: The top layer and bottom...
[05/07 00:24:06   6929s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[05/07 00:24:06   6929s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[05/07 00:24:06   6929s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[05/07 00:24:06   6929s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/07 00:24:06   6929s] WARNING   IMPSP-9516           1  -prePlaceOpt is disabled when -increment...
[05/07 00:24:06   6929s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[05/07 00:24:06   6929s] WARNING   IMPOPT-3115         28  Netlist is not uniquified, optimization ...
[05/07 00:24:06   6929s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/07 00:24:06   6929s] WARNING   IMPOPT-3213         28  The netlist contains multi-instanciated ...
[05/07 00:24:06   6929s] WARNING   IMPOPT-7098         65  WARNING: %s is an undriven net with %d f...
[05/07 00:24:06   6929s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before synthe...
[05/07 00:24:06   6929s] WARNING   NRGR-7               2  There are too many nets (%.2f%%) with ex...
[05/07 00:24:06   6929s] WARNING   NRIG-1303            3  The congestion map does not match the GC...
[05/07 00:24:06   6929s] WARNING   NRIF-91              2  Option setNanoRouteMode -routeTopRouting...
[05/07 00:24:06   6929s] WARNING   IMPPSP-1003         13  Found use of '%s'. This will continue to...
[05/07 00:24:06   6929s] WARNING   SDF-808              1  The software is currently operating in a...
[05/07 00:24:06   6929s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/07 00:24:06   6929s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/07 00:24:06   6929s] *** Message Summary: 1995 warning(s), 1 error(s)
[05/07 00:24:06   6929s] 
[05/07 00:24:06   6929s] --- Ending "Innovus" (totcpu=1:55:30, real=2:36:45, mem=3057.1M) ---
