DDR (Double data rate ) ciruit using verilog code which produce output(two data in one cycle,i.e one data at posedge and one data at negedge)

