$date
	Fri Jun 26 04:24:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module processor_tb $end
$scope module cpu $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
$end
