// Seed: 4013435876
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply1 id_3;
  wire id_4;
  assign id_3 = id_3;
  always_comb @(*)
    if (1) begin
      id_1 = id_3 == id_3;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial id_5 = id_4;
  module_0(
      id_3, id_6
  );
endmodule
