0.4
2016.2
C:/Users/eleni/Documents/GitHub/TFG/Practica 2/Practica 2.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/eleni/Documents/GitHub/TFG/Practica 2/Practica 2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1597337638,verilog,,,,,,../../../Practica 2.ip_user_files/ipstatic/Documents/GitHub/TFG/Practica 2/Practica 2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1,,,,,
C:/Users/eleni/Documents/GitHub/TFG/Practica 2/Practica 2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1597337638,verilog,,,,,,../../../Practica 2.ip_user_files/ipstatic/Documents/GitHub/TFG/Practica 2/Practica 2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1,,,,,
C:/Users/eleni/Documents/GitHub/TFG/Practica 2/bola.vhd,1596897799,vhdl,,,,,,,,,,,
C:/Users/eleni/Documents/GitHub/TFG/Practica 2/controlador_vga_640_x_480_60.vhd,1597337601,vhdl,,,,,,,,,,,
C:/Users/eleni/Documents/GitHub/TFG/Practica 2/vga_top.vhd,1596897617,vhdl,,,,,,,,,,,
C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,1465086321,verilog,,,,,,../../../Practica 2.ip_user_files/ipstatic/Documents/GitHub/TFG/Practica 2/Practica 2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1,,,,,
