INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sim_1/new/dmemory32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dememory32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
