TimeQuest Timing Analyzer report for DE2_i2sound
Fri Mar 10 01:07:50 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'AUD_ADCLRCK'
 12. Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 13. Slow Model Setup: 'AUD_BCLK'
 14. Slow Model Setup: 'i2c:b2v_inst|END_TR'
 15. Slow Model Setup: 'keytr:b2v_inst1|KEYON'
 16. Slow Model Setup: 'CLOCK_50'
 17. Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 18. Slow Model Hold: 'CLOCK_50'
 19. Slow Model Hold: 'AUD_ADCLRCK'
 20. Slow Model Hold: 'AUD_BCLK'
 21. Slow Model Hold: 'i2c:b2v_inst|END_TR'
 22. Slow Model Hold: 'keytr:b2v_inst1|KEYON'
 23. Slow Model Recovery: 'i2c:b2v_inst|END_TR'
 24. Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 25. Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 26. Slow Model Removal: 'i2c:b2v_inst|END_TR'
 27. Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'
 28. Slow Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 30. Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 31. Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 32. Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'AUD_ADCLRCK'
 43. Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 44. Fast Model Setup: 'AUD_BCLK'
 45. Fast Model Setup: 'i2c:b2v_inst|END_TR'
 46. Fast Model Setup: 'keytr:b2v_inst1|KEYON'
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 49. Fast Model Hold: 'CLOCK_50'
 50. Fast Model Hold: 'AUD_ADCLRCK'
 51. Fast Model Hold: 'AUD_BCLK'
 52. Fast Model Hold: 'i2c:b2v_inst|END_TR'
 53. Fast Model Hold: 'keytr:b2v_inst1|KEYON'
 54. Fast Model Recovery: 'i2c:b2v_inst|END_TR'
 55. Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 56. Fast Model Removal: 'i2c:b2v_inst|END_TR'
 57. Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 58. Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'
 59. Fast Model Minimum Pulse Width: 'CLOCK_50'
 60. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 61. Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 62. Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 63. Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_i2sound                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; AUD_ADCLRCK                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_ADCLRCK }                        ;
; AUD_BCLK                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_BCLK }                           ;
; CLOCK_50                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                           ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_500:b2v_inst4|COUNTER_500[9] } ;
; i2c:b2v_inst|END_TR                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2c:b2v_inst|END_TR }                ;
; keytr:b2v_inst1|KEYON              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keytr:b2v_inst1|KEYON }              ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                           ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 15.52 MHz  ; 15.52 MHz       ; AUD_ADCLRCK                        ;                                                               ;
; 187.44 MHz ; 187.44 MHz      ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;                                                               ;
; 215.89 MHz ; 215.89 MHz      ; AUD_BCLK                           ;                                                               ;
; 267.52 MHz ; 267.52 MHz      ; i2c:b2v_inst|END_TR                ;                                                               ;
; 309.5 MHz  ; 309.5 MHz       ; keytr:b2v_inst1|KEYON              ;                                                               ;
; 363.5 MHz  ; 340.02 MHz      ; CLOCK_50                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; AUD_ADCLRCK                        ; -63.449 ; -7875.429     ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -4.335  ; -87.497       ;
; AUD_BCLK                           ; -3.632  ; -91.688       ;
; i2c:b2v_inst|END_TR                ; -2.738  ; -33.896       ;
; keytr:b2v_inst1|KEYON              ; -2.231  ; -17.848       ;
; CLOCK_50                           ; -1.751  ; -13.041       ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -3.579 ; -23.445       ;
; CLOCK_50                           ; -2.330 ; -4.181        ;
; AUD_ADCLRCK                        ; -0.249 ; -0.254        ;
; AUD_BCLK                           ; 0.113  ; 0.000         ;
; i2c:b2v_inst|END_TR                ; 0.499  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 1.161  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -2.329 ; -12.439       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.176 ; -12.936       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.857 ; -7.713        ;
; i2c:b2v_inst|END_TR                ; -0.292 ; -1.460        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -2.567 ; -11705.873    ;
; CLOCK_50                           ; -1.941 ; -19.749       ;
; AUD_BCLK                           ; -1.777 ; -65.589       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.742 ; -47.488       ;
; i2c:b2v_inst|END_TR                ; -0.742 ; -25.228       ;
; keytr:b2v_inst1|KEYON              ; -0.742 ; -11.872       ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_ADCLRCK'                                                                                                                                                                ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                       ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -63.449 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.643     ; 63.846     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.414 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.798     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.274 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.661     ;
; -63.238 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.661     ; 63.617     ;
; -63.203 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.643     ; 63.600     ;
; -63.038 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.643     ; 63.435     ;
; -63.008 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.661     ; 63.387     ;
; -62.846 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][15] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 63.233     ;
; -62.714 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][15] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 63.098     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.687 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.665     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.685 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.059     ; 62.666     ;
; -62.649 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.067     ; 62.622     ;
; -62.616 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.049     ; 62.607     ;
; -62.607 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.643     ; 63.004     ;
; -62.588 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.062     ; 62.566     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.656     ; 62.956     ;
; -62.563 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.643     ; 62.960     ;
; -62.557 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.661     ; 62.936     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
; -62.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.653     ; 62.893     ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                               ;
+--------+----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.335 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 5.381      ;
; -4.032 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 5.079      ;
; -4.027 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 5.073      ;
; -4.016 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 5.062      ;
; -3.816 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 4.863      ;
; -3.811 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.857      ;
; -3.761 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.807      ;
; -3.718 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 4.765      ;
; -3.713 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.759      ;
; -3.591 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.637      ;
; -3.591 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.637      ;
; -3.591 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.637      ;
; -3.580 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.626      ;
; -3.519 ; i2c:b2v_inst|SD[2]         ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.559      ;
; -3.434 ; i2c:b2v_inst|SD[3]         ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.001     ; 4.473      ;
; -3.375 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.421      ;
; -3.375 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.421      ;
; -3.375 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.421      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.419      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.419      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.419      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.419      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.419      ;
; -3.373 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.419      ;
; -3.356 ; i2c:b2v_inst|SD[4]         ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.396      ;
; -3.349 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 4.396      ;
; -3.344 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.390      ;
; -3.336 ; i2c:b2v_inst|SD[6]         ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.376      ;
; -3.277 ; i2c:b2v_inst|SD[5]         ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.317      ;
; -3.277 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.323      ;
; -3.277 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.323      ;
; -3.277 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.323      ;
; -3.256 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 4.303      ;
; -3.251 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.297      ;
; -3.229 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 4.278      ;
; -3.167 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 4.216      ;
; -3.157 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.203      ;
; -3.157 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.203      ;
; -3.157 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.203      ;
; -3.157 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.203      ;
; -3.157 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.203      ;
; -3.157 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.203      ;
; -3.068 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.108      ;
; -3.068 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.108      ;
; -3.068 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.108      ;
; -3.068 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.108      ;
; -3.068 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.108      ;
; -3.068 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.108      ;
; -3.059 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.105      ;
; -3.059 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.105      ;
; -3.059 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.105      ;
; -3.059 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.105      ;
; -3.059 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.105      ;
; -3.059 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.105      ;
; -3.052 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 4.101      ;
; -3.034 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.074      ;
; -3.034 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.074      ;
; -3.034 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.074      ;
; -3.034 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.074      ;
; -3.034 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.074      ;
; -3.034 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.074      ;
; -2.922 ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.971      ;
; -2.917 ; keytr:b2v_inst1|counter[0] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.957      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.954      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.954      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.954      ;
; -2.907 ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 3.954      ;
; -2.902 ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.948      ;
; -2.882 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.931      ;
; -2.869 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.909      ;
; -2.869 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.909      ;
; -2.869 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.909      ;
; -2.869 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.909      ;
; -2.869 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.909      ;
; -2.869 ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.909      ;
; -2.815 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.861      ;
; -2.815 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.861      ;
; -2.815 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.861      ;
; -2.739 ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.788      ;
; -2.705 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.745      ;
; -2.705 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.745      ;
; -2.705 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.745      ;
; -2.705 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.745      ;
; -2.705 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.745      ;
; -2.705 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.745      ;
; -2.690 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.736      ;
; -2.690 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.736      ;
; -2.690 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.736      ;
; -2.690 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.736      ;
; -2.690 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.736      ;
; -2.690 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.736      ;
; -2.633 ; i2c:b2v_inst|SD[11]        ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.673      ;
; -2.597 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.643      ;
; -2.597 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.643      ;
; -2.597 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.643      ;
; -2.597 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.643      ;
; -2.597 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.643      ;
; -2.597 ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.643      ;
; -2.581 ; keytr:b2v_inst1|counter[1] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.621      ;
; -2.562 ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.611      ;
+--------+----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                 ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.632 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.672      ;
; -3.451 ; parallel_to_serial:b2v_inst38|data_buffer[11] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 4.146      ;
; -3.263 ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.958      ;
; -3.255 ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.950      ;
; -3.079 ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.774      ;
; -3.014 ; parallel_to_serial:b2v_inst38|data_buffer[10] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.709      ;
; -3.005 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.770      ;
; -3.005 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.770      ;
; -3.004 ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.699      ;
; -2.995 ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.690      ;
; -2.994 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.759      ;
; -2.994 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.759      ;
; -2.881 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.921      ;
; -2.775 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.239     ; 3.576      ;
; -2.775 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.239     ; 3.576      ;
; -2.742 ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.437      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.735 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.857      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.724 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.846      ;
; -2.699 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.238     ; 3.501      ;
; -2.654 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.419      ;
; -2.654 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.419      ;
; -2.587 ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.282      ;
; -2.542 ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 3.237      ;
; -2.505 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.270      ;
; -2.505 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.270      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.418 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.107      ; 3.565      ;
; -2.402 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.167      ;
; -2.402 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 3.167      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.384 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.506      ;
; -2.281 ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.345     ; 2.976      ;
; -2.277 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.067      ; 3.384      ;
; -2.266 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.067      ; 3.373      ;
; -2.252 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.344     ; 2.948      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.235 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.357      ;
; -2.203 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 2.968      ;
; -2.203 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.275     ; 2.968      ;
; -2.190 ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.231      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.132 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.082      ; 3.254      ;
; -2.080 ; dsp_subsystem:dsp_instance|output_sample[15]  ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.701     ; 1.919      ;
; -2.051 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.092      ;
; -2.051 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.092      ;
; -2.051 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.092      ;
; -2.051 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.092      ;
; -2.040 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.081      ;
; -2.040 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.081      ;
; -2.040 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.081      ;
; -2.040 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.001      ; 3.081      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -2.738 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.778      ;
; -2.738 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.778      ;
; -2.738 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.778      ;
; -2.738 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.778      ;
; -2.738 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.778      ;
; -2.693 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.733      ;
; -2.693 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.733      ;
; -2.693 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.733      ;
; -2.693 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.733      ;
; -2.693 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.733      ;
; -2.459 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 3.505      ;
; -2.444 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.484      ;
; -2.444 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.484      ;
; -2.444 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.484      ;
; -2.444 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.484      ;
; -2.444 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.484      ;
; -2.369 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 3.414      ;
; -2.111 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 3.156      ;
; -2.056 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 2.265      ;
; -1.968 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 3.009      ;
; -1.968 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 3.009      ;
; -1.968 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 3.009      ;
; -1.968 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 3.009      ;
; -1.968 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 3.009      ;
; -1.961 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 3.006      ;
; -1.912 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.957      ;
; -1.884 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.929      ;
; -1.864 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 2.073      ;
; -1.863 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 2.072      ;
; -1.758 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.804      ;
; -1.715 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.761      ;
; -1.617 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.662      ;
; -1.592 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.007      ; 2.639      ;
; -1.559 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.604      ;
; -1.558 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.603      ;
; -1.530 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.576      ;
; -1.522 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.567      ;
; -1.518 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.564      ;
; -1.495 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.541      ;
; -1.489 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 1.698      ;
; -1.485 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.530      ;
; -1.484 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.529      ;
; -1.481 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.526      ;
; -1.481 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.526      ;
; -1.467 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.507      ;
; -1.467 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.507      ;
; -1.467 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.507      ;
; -1.467 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.507      ;
; -1.467 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.507      ;
; -1.444 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.489      ;
; -1.388 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.434      ;
; -1.382 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 2.421      ;
; -1.337 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 2.376      ;
; -1.330 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.375      ;
; -1.326 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.371      ;
; -1.325 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.370      ;
; -1.325 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.370      ;
; -1.295 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.007      ; 2.342      ;
; -1.270 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.316      ;
; -1.270 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.316      ;
; -1.269 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.309      ;
; -1.269 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.309      ;
; -1.269 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.309      ;
; -1.269 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.309      ;
; -1.269 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.309      ;
; -1.257 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.302      ;
; -1.250 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.295      ;
; -1.250 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 2.295      ;
; -1.227 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 2.266      ;
; -1.199 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.245      ;
; -1.199 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.245      ;
; -1.192 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.238      ;
; -1.190 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 2.236      ;
; -1.151 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.330     ; 1.361      ;
; -1.088 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 2.127      ;
; -0.873 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.330     ; 1.083      ;
; -0.872 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.330     ; 1.082      ;
; -0.737 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 1.776      ;
; -0.612 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.652      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.231 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.271      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.145      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -2.045 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.085      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.801 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.841      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.800 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.840      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.620 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.660      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.548 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.588      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
; -1.464 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.504      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                   ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.751 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.791      ;
; -1.698 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.738      ;
; -1.665 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.705      ;
; -1.613 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.653      ;
; -1.612 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.652      ;
; -1.579 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.619      ;
; -1.527 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.567      ;
; -1.526 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.566      ;
; -1.493 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.533      ;
; -1.479 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.519      ;
; -1.441 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.481      ;
; -1.440 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.480      ;
; -1.407 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.447      ;
; -1.393 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.433      ;
; -1.355 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.395      ;
; -1.354 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.394      ;
; -1.339 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.379      ;
; -1.321 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.361      ;
; -1.307 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.347      ;
; -1.307 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.347      ;
; -1.269 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.309      ;
; -1.268 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.308      ;
; -1.253 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.293      ;
; -1.235 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.275      ;
; -1.221 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.261      ;
; -1.221 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.261      ;
; -1.183 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.223      ;
; -1.182 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.222      ;
; -1.167 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.207      ;
; -1.167 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.207      ;
; -1.149 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.189      ;
; -1.136 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.176      ;
; -1.135 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.175      ;
; -1.135 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.175      ;
; -1.097 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.137      ;
; -1.096 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.136      ;
; -1.081 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.121      ;
; -1.081 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.121      ;
; -1.050 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.090      ;
; -1.049 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.089      ;
; -1.049 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.089      ;
; -1.011 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.051      ;
; -1.005 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.045      ;
; -0.995 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.035      ;
; -0.995 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.035      ;
; -0.964 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.004      ;
; -0.963 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.003      ;
; -0.963 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.003      ;
; -0.959 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.999      ;
; -0.919 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.959      ;
; -0.909 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.949      ;
; -0.909 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.949      ;
; -0.906 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.946      ;
; -0.484 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.524      ;
; -0.483 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.523      ;
; -0.483 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.523      ;
; -0.482 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.522      ;
; -0.440 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.480      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.428 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.468      ;
; -0.422 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.462      ;
; -0.024 ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.064      ;
; 0.235  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.805      ;
; 2.085  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 3.211      ; 1.970      ;
; 2.564  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 3.211      ; 1.491      ;
; 2.585  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 3.211      ; 1.970      ;
; 3.064  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 3.211      ; 1.491      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                         ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.579 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.774      ; 0.805      ;
; -3.079 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.774      ; 0.805      ;
; -1.543 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 2.838      ;
; -1.543 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 2.838      ;
; -1.543 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 2.838      ;
; -1.543 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 2.838      ;
; -1.543 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 2.838      ;
; -1.543 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 2.838      ;
; -1.325 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 3.056      ;
; -1.325 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 3.056      ;
; -1.325 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 3.056      ;
; -1.043 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 2.838      ;
; -1.043 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 2.838      ;
; -1.043 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 2.838      ;
; -1.043 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 2.838      ;
; -1.043 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 2.838      ;
; -1.043 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 2.838      ;
; -0.889 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 3.492      ;
; -0.884 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.772      ; 3.498      ;
; -0.825 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 3.056      ;
; -0.825 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 3.056      ;
; -0.825 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 3.056      ;
; -0.810 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.565      ;
; -0.810 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.565      ;
; -0.810 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.565      ;
; -0.810 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.565      ;
; -0.810 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.565      ;
; -0.810 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.565      ;
; -0.389 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 3.492      ;
; -0.384 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.772      ; 3.498      ;
; -0.310 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.565      ;
; -0.310 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.565      ;
; -0.310 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.565      ;
; -0.310 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.565      ;
; -0.310 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.565      ;
; -0.310 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.565      ;
; 0.080  ; CLOCK_500:b2v_inst4|DATA_A[2]       ; i2c:b2v_inst|SD[2]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.041      ;
; 0.082  ; CLOCK_500:b2v_inst4|DATA_A[12]      ; i2c:b2v_inst|SD[12]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.043      ;
; 0.089  ; CLOCK_500:b2v_inst4|DATA_A[3]       ; i2c:b2v_inst|SD[3]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.050      ;
; 0.390  ; CLOCK_500:b2v_inst4|DATA_A[5]       ; i2c:b2v_inst|SD[5]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.154      ; 1.350      ;
; 0.390  ; CLOCK_500:b2v_inst4|DATA_A[6]       ; i2c:b2v_inst|SD[6]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.154      ; 1.350      ;
; 0.474  ; CLOCK_500:b2v_inst4|DATA_A[0]       ; i2c:b2v_inst|SD[0]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.435      ;
; 0.499  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; i2c:b2v_inst|SCLK                   ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; i2c:b2v_inst|SDO                    ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.544  ; CLOCK_500:b2v_inst4|DATA_A[4]       ; i2c:b2v_inst|SD[4]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.505      ;
; 0.545  ; CLOCK_500:b2v_inst4|DATA_A[1]       ; i2c:b2v_inst|SD[1]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.506      ;
; 0.546  ; CLOCK_500:b2v_inst4|DATA_A[10]      ; i2c:b2v_inst|SD[10]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.507      ;
; 0.551  ; CLOCK_500:b2v_inst4|DATA_A[9]       ; i2c:b2v_inst|SD[9]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.512      ;
; 0.560  ; CLOCK_500:b2v_inst4|DATA_A[11]      ; i2c:b2v_inst|SD[11]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 1.521      ;
; 0.779  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.085      ;
; 1.101  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.407      ;
; 1.177  ; keytr:b2v_inst1|counter[9]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.483      ;
; 1.181  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.487      ;
; 1.182  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.488      ;
; 1.182  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.488      ;
; 1.185  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.491      ;
; 1.190  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.496      ;
; 1.210  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.516      ;
; 1.212  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.518      ;
; 1.216  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.522      ;
; 1.225  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.531      ;
; 1.474  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.780      ;
; 1.518  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.824      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.552  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.858      ;
; 1.626  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.554      ; 2.486      ;
; 1.626  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.554      ; 2.486      ;
; 1.626  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.554      ; 2.486      ;
; 1.626  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.554      ; 2.486      ;
; 1.626  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.554      ; 2.486      ;
; 1.626  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.554      ; 2.486      ;
; 1.655  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.961      ;
; 1.659  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.965      ;
; 1.659  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.965      ;
; 1.661  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.967      ;
; 1.664  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.970      ;
; 1.668  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.974      ;
; 1.696  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.002      ;
; 1.705  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.011      ;
; 1.722  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.028      ;
; 1.724  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.030      ;
; 1.735  ; CLOCK_500:b2v_inst4|address[0]      ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 2.696      ;
; 1.735  ; CLOCK_500:b2v_inst4|address[0]      ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 2.696      ;
; 1.735  ; CLOCK_500:b2v_inst4|address[0]      ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 2.696      ;
; 1.735  ; CLOCK_500:b2v_inst4|address[0]      ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 2.696      ;
; 1.735  ; CLOCK_500:b2v_inst4|address[0]      ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 2.696      ;
; 1.735  ; CLOCK_500:b2v_inst4|address[0]      ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.155      ; 2.696      ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.330 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 3.211      ; 1.491      ;
; -1.851 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 3.211      ; 1.970      ;
; -1.830 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 3.211      ; 1.491      ;
; -1.351 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 3.211      ; 1.970      ;
; 0.499  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.758  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 1.156  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.162  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.468      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.174  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.480      ;
; 1.216  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.522      ;
; 1.217  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.217  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.218  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.524      ;
; 1.640  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.946      ;
; 1.643  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.949      ;
; 1.643  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.949      ;
; 1.653  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.959      ;
; 1.693  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.999      ;
; 1.697  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.003      ;
; 1.697  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.003      ;
; 1.698  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.004      ;
; 1.729  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.035      ;
; 1.729  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.035      ;
; 1.739  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.045      ;
; 1.745  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.051      ;
; 1.783  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.089      ;
; 1.783  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.089      ;
; 1.784  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.090      ;
; 1.815  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.121      ;
; 1.815  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.121      ;
; 1.830  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.136      ;
; 1.831  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.137      ;
; 1.869  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.175      ;
; 1.869  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.175      ;
; 1.870  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.176      ;
; 1.883  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.189      ;
; 1.901  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.207      ;
; 1.901  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.207      ;
; 1.916  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.222      ;
; 1.917  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.223      ;
; 1.955  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.955  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.969  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.275      ;
; 1.987  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.293      ;
; 2.002  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.308      ;
; 2.003  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.309      ;
; 2.041  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.347      ;
; 2.041  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.347      ;
; 2.055  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.361      ;
; 2.073  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.379      ;
; 2.088  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.394      ;
; 2.089  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.395      ;
; 2.127  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.433      ;
; 2.141  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.447      ;
; 2.174  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.480      ;
; 2.175  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.481      ;
; 2.213  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.519      ;
; 2.227  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.533      ;
; 2.260  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.566      ;
; 2.261  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.567      ;
; 2.313  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.619      ;
; 2.346  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.652      ;
; 2.347  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.653      ;
; 2.399  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.705      ;
; 2.432  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.738      ;
; 2.485  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.791      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.249 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[48][12]                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[49][12]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.856      ; 1.913      ;
; -0.005 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[45][12]                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][12]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.777      ; 2.078      ;
; 0.116  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[48][13]                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[49][13]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.938      ; 2.360      ;
; 0.226  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[38][2]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[39][2]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.845      ; 2.377      ;
; 0.304  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[3] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg3 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.017      ; 2.588      ;
; 0.310  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[2] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg2 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.017      ; 2.594      ;
; 0.312  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.017      ; 2.596      ;
; 0.338  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[1] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg1 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.017      ; 2.622      ;
; 0.347  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[3] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg3 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.974      ; 2.588      ;
; 0.350  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[4] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.017      ; 2.634      ;
; 0.353  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[2] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg2 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.974      ; 2.594      ;
; 0.355  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.974      ; 2.596      ;
; 0.381  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[1] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg1 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.974      ; 2.622      ;
; 0.390  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][15]                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[47][15]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.806      ; 2.502      ;
; 0.393  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[4] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.974      ; 2.634      ;
; 0.427  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[48][3]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[49][3]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.564      ; 2.297      ;
; 0.454  ; serial_to_parallel:b2v_inst37|data[15]                                                                                                                           ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][15]~_Duplicate_1                                                                                                                        ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.631      ; 1.891      ;
; 0.511  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[45][4]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][4]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.765      ; 2.582      ;
; 0.558  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[38][5]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[39][5]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.890      ; 2.754      ;
; 0.577  ; serial_to_parallel:b2v_inst37|data[1]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[1]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.717      ;
; 0.631  ; serial_to_parallel:b2v_inst37|data[6]                                                                                                                            ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][6]~_Duplicate_1                                                                                                                         ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.320      ; 1.757      ;
; 0.640  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[44][5]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[45][5]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.882      ; 2.828      ;
; 0.649  ; serial_to_parallel:b2v_inst37|data[8]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[8]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.789      ;
; 0.649  ; serial_to_parallel:b2v_inst37|data[7]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[7]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.789      ;
; 0.649  ; serial_to_parallel:b2v_inst37|data[5]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[5]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.789      ;
; 0.657  ; serial_to_parallel:b2v_inst37|data[6]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[6]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.797      ;
; 0.657  ; serial_to_parallel:b2v_inst37|data[0]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[0]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.797      ;
; 0.703  ; serial_to_parallel:b2v_inst37|data[2]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[2]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.843      ;
; 0.707  ; serial_to_parallel:b2v_inst37|data[3]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[3]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.847      ;
; 0.721  ; serial_to_parallel:b2v_inst37|data[4]                                                                                                                            ; dsp_subsystem:dsp_instance|echo_machine:param|feedbackloop[4]                                                                                                                                       ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.334      ; 1.861      ;
; 0.733  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[55][0]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[56][0]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.039      ;
; 0.740  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][2]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.046      ;
; 0.741  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][1]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][7]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][7]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][6]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][12]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][12]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][3]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][2]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][2]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][5]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][5]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][0]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][12]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][12]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][6]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][9]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][11]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][14]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][15]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][15]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[4][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][4]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][6]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][13]                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[64][13]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][0]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[53][1]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[54][1]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][6]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][10]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][0]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][0]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][3]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[29][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[32][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][10]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][13]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][13]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[17][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][1]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][11]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][14]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][14]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.057      ;
; 0.752  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.058      ;
; 0.753  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[16][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][12]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][12]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][15]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][15]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.059      ;
; 0.755  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][0]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[47][0]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.061      ;
; 0.756  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.062      ;
; 0.756  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][8]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.062      ;
; 0.757  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][13]                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][13]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.063      ;
; 0.757  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][15]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][15]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.063      ;
; 0.757  ; serial_to_parallel:b2v_inst37|data[11]                                                                                                                           ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][11]~_Duplicate_1                                                                                                                        ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.343      ; 1.906      ;
; 0.758  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][1]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.064      ;
; 0.800  ; serial_to_parallel:b2v_inst37|data[13]                                                                                                                           ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][13]~_Duplicate_1                                                                                                                        ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.289      ; 1.895      ;
; 0.807  ; serial_to_parallel:b2v_inst37|data[10]                                                                                                                           ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][10]~_Duplicate_1                                                                                                                        ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.355      ; 1.968      ;
; 0.820  ; serial_to_parallel:b2v_inst37|data[3]                                                                                                                            ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][3]~_Duplicate_1                                                                                                                         ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.320      ; 1.946      ;
; 0.892  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[35][14]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.198      ;
; 0.893  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[35][0]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.199      ;
; 0.896  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[57][0]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[58][0]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.202      ;
; 0.897  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[29][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][0]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.203      ;
; 0.897  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[37][0]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[38][0]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.203      ;
; 0.898  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[16][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[17][2]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.204      ;
; 0.898  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[56][9]                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[57][9]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.204      ;
; 0.898  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[35][10]                                                                                                                                    ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.204      ;
; 0.898  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.204      ;
; 0.898  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.204      ;
; 0.898  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][14]~_Duplicate_1                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.204      ;
; 0.899  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][2]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][2]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.205      ;
; 0.899  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][2]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.205      ;
; 0.899  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[17][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][4]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.205      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                ;
+-------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.113 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.907      ; 5.326      ;
; 0.299 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.013      ; 5.618      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[0] ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[2] ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[3] ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[1] ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[0] ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[2] ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[3] ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.571 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 5.014      ; 5.891      ;
; 0.613 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.907      ; 5.326      ;
; 0.751 ; serial_to_parallel:b2v_inst37|data[7]        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.757 ; serial_to_parallel:b2v_inst37|data[3]        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.762 ; serial_to_parallel:b2v_inst37|bit_counter[2] ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.068      ;
; 0.799 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.013      ; 5.618      ;
; 0.852 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.669      ; 5.827      ;
; 0.908 ; serial_to_parallel:b2v_inst37|data[6]        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.214      ;
; 0.910 ; serial_to_parallel:b2v_inst37|data[2]        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.216      ;
; 0.914 ; serial_to_parallel:b2v_inst37|data[4]        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.220      ;
; 0.919 ; serial_to_parallel:b2v_inst37|data[0]        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; serial_to_parallel:b2v_inst37|data[1]        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.226      ;
; 0.928 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.668      ; 5.902      ;
; 0.928 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.668      ; 5.902      ;
; 1.047 ; serial_to_parallel:b2v_inst37|data[9]        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.353      ;
; 1.058 ; serial_to_parallel:b2v_inst37|data[10]       ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.364      ;
; 1.065 ; parallel_to_serial:b2v_inst38|bit_counter[2] ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.371      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.071 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 5.014      ; 5.891      ;
; 1.084 ; serial_to_parallel:b2v_inst37|lrclk_d2       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.390      ;
; 1.097 ; serial_to_parallel:b2v_inst37|data[5]        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.403      ;
; 1.185 ; serial_to_parallel:b2v_inst37|bit_counter[0] ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; serial_to_parallel:b2v_inst37|bit_counter[0] ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; serial_to_parallel:b2v_inst37|bit_counter[0] ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.493      ;
; 1.236 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.238 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.544      ;
; 1.241 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.547      ;
; 1.336 ; parallel_to_serial:b2v_inst38|lrclk_d1       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.642      ;
; 1.352 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.669      ; 5.827      ;
; 1.363 ; serial_to_parallel:b2v_inst37|data[12]       ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.066      ; 1.735      ;
; 1.421 ; dsp_subsystem:dsp_instance|output_sample[4]  ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.050      ; 1.277      ;
; 1.428 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.668      ; 5.902      ;
; 1.428 ; AUD_ADCLRCK                                  ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.668      ; 5.902      ;
; 1.428 ; parallel_to_serial:b2v_inst38|bit_counter[0] ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.344     ; 1.390      ;
; 1.430 ; parallel_to_serial:b2v_inst38|bit_counter[0] ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.344     ; 1.392      ;
; 1.476 ; parallel_to_serial:b2v_inst38|bit_counter[1] ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.782      ;
; 1.477 ; parallel_to_serial:b2v_inst38|bit_counter[1] ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.783      ;
; 1.502 ; dsp_subsystem:dsp_instance|output_sample[8]  ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.050      ; 1.358      ;
; 1.504 ; dsp_subsystem:dsp_instance|output_sample[11] ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.050      ; 1.360      ;
; 1.544 ; serial_to_parallel:b2v_inst37|data[11]       ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.850      ;
; 1.580 ; parallel_to_serial:b2v_inst38|lrclk_d1       ; serial_to_parallel:b2v_inst37|lrclk_d2        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.886      ;
; 1.598 ; parallel_to_serial:b2v_inst38|bit_counter[2] ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.344      ; 2.248      ;
; 1.625 ; parallel_to_serial:b2v_inst38|bit_counter[3] ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.344      ; 2.275      ;
; 1.655 ; dsp_subsystem:dsp_instance|output_sample[7]  ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.050      ; 1.511      ;
; 1.676 ; serial_to_parallel:b2v_inst37|bit_counter[2] ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.982      ;
; 1.687 ; serial_to_parallel:b2v_inst37|bit_counter[3] ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.993      ;
; 1.852 ; parallel_to_serial:b2v_inst38|bit_counter[0] ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.344     ; 1.814      ;
; 1.897 ; parallel_to_serial:b2v_inst38|bit_counter[1] ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.344      ; 2.547      ;
; 1.929 ; serial_to_parallel:b2v_inst37|data[13]       ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.342     ; 1.893      ;
; 1.983 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.290      ;
; 1.983 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.290      ;
; 1.983 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.290      ;
; 1.983 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.290      ;
; 1.987 ; dsp_subsystem:dsp_instance|output_sample[3]  ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.050      ; 1.843      ;
; 2.005 ; parallel_to_serial:b2v_inst38|bit_counter[1] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.311      ;
; 2.095 ; serial_to_parallel:b2v_inst37|data[8]        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.081     ; 2.320      ;
; 2.112 ; parallel_to_serial:b2v_inst38|bit_counter[2] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.418      ;
; 2.139 ; parallel_to_serial:b2v_inst38|bit_counter[3] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.445      ;
; 2.182 ; serial_to_parallel:b2v_inst37|lrclk_d2       ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.489      ;
; 2.182 ; serial_to_parallel:b2v_inst37|lrclk_d2       ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.489      ;
; 2.182 ; serial_to_parallel:b2v_inst37|lrclk_d2       ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.489      ;
; 2.182 ; serial_to_parallel:b2v_inst37|lrclk_d2       ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.489      ;
; 2.206 ; parallel_to_serial:b2v_inst38|lrclk_d1       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.106      ; 2.618      ;
; 2.209 ; serial_to_parallel:b2v_inst37|bit_counter[1] ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.067      ; 2.582      ;
; 2.285 ; serial_to_parallel:b2v_inst37|bit_counter[0] ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 2.592      ;
+-------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.499 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.805      ;
; 1.186 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.492      ;
; 1.235 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.541      ;
; 1.243 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.549      ;
; 1.246 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.552      ;
; 1.402 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.708      ;
; 1.471 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 1.776      ;
; 1.486 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 1.793      ;
; 1.606 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.330     ; 1.082      ;
; 1.607 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.330     ; 1.083      ;
; 1.665 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.971      ;
; 1.715 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.021      ;
; 1.723 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.029      ;
; 1.723 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.029      ;
; 1.751 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.057      ;
; 1.801 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.107      ;
; 1.809 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.115      ;
; 1.822 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 2.127      ;
; 1.837 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.143      ;
; 1.885 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.330     ; 1.361      ;
; 1.895 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.201      ;
; 1.924 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.236      ;
; 1.926 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.238      ;
; 1.933 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.245      ;
; 1.933 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.245      ;
; 1.961 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 2.266      ;
; 1.964 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 2.271      ;
; 1.966 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.277      ;
; 1.973 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.284      ;
; 1.981 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.287      ;
; 1.984 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.295      ;
; 1.984 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.295      ;
; 2.003 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.309      ;
; 2.003 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.309      ;
; 2.003 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.309      ;
; 2.003 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.309      ;
; 2.004 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.316      ;
; 2.004 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.316      ;
; 2.029 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.007      ; 2.342      ;
; 2.050 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 2.357      ;
; 2.059 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.370      ;
; 2.059 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.370      ;
; 2.060 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.371      ;
; 2.064 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.375      ;
; 2.071 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 2.376      ;
; 2.116 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 2.421      ;
; 2.122 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.434      ;
; 2.136 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 2.443      ;
; 2.178 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.489      ;
; 2.201 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.507      ;
; 2.201 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.507      ;
; 2.201 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.507      ;
; 2.215 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.526      ;
; 2.215 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.526      ;
; 2.218 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.529      ;
; 2.219 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.530      ;
; 2.222 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 2.529      ;
; 2.223 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 1.698      ;
; 2.229 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.541      ;
; 2.252 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.564      ;
; 2.256 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.567      ;
; 2.264 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.576      ;
; 2.292 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.603      ;
; 2.293 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.604      ;
; 2.326 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.007      ; 2.639      ;
; 2.351 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.662      ;
; 2.449 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.761      ;
; 2.450 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.762      ;
; 2.492 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 2.804      ;
; 2.501 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.812      ;
; 2.597 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 2.072      ;
; 2.598 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 2.073      ;
; 2.618 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 2.929      ;
; 2.695 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 3.006      ;
; 2.790 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 2.265      ;
; 2.845 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 3.156      ;
; 3.178 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 3.484      ;
; 3.427 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 3.733      ;
; 3.427 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 3.733      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 1.161 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.467      ;
; 1.185 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.492      ;
; 1.195 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.501      ;
; 1.210 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.516      ;
; 1.242 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.548      ;
; 1.245 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.551      ;
; 1.440 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.746      ;
; 1.663 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.970      ;
; 1.674 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.980      ;
; 1.674 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.980      ;
; 1.721 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.027      ;
; 1.722 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.028      ;
; 1.722 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.028      ;
; 1.749 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.055      ;
; 1.750 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.056      ;
; 1.760 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.066      ;
; 1.807 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.113      ;
; 1.808 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.114      ;
; 1.808 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.114      ;
; 1.835 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.141      ;
; 1.836 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.142      ;
; 1.893 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.199      ;
; 1.894 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.200      ;
; 1.894 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.200      ;
; 1.921 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.227      ;
; 1.922 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.228      ;
; 1.979 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.285      ;
; 1.980 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.286      ;
; 2.007 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.313      ;
; 2.065 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.371      ;
; 2.066 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.372      ;
; 2.093 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.399      ;
; 2.151 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.457      ;
; 2.198 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.504      ;
; 2.198 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.504      ;
; 2.198 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.504      ;
; 2.198 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.504      ;
; 2.198 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.504      ;
; 2.237 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.543      ;
; 2.282 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.588      ;
; 2.282 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.588      ;
; 2.282 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.588      ;
; 2.282 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.588      ;
; 2.354 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.660      ;
; 2.354 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.660      ;
; 2.354 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.660      ;
; 2.534 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.840      ;
; 2.534 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.840      ;
; 2.535 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.841      ;
; 2.535 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.841      ;
; 2.535 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.841      ;
; 2.535 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.841      ;
; 2.535 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.841      ;
; 2.535 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.841      ;
; 2.535 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.841      ;
; 2.779 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.085      ;
; 2.965 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.271      ;
; 2.965 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.271      ;
; 2.965 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.271      ;
; 2.965 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.271      ;
; 2.965 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.271      ;
; 2.965 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.271      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -2.329 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.602     ; 2.267      ;
; -2.022 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.601     ; 1.961      ;
; -2.022 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.601     ; 1.961      ;
; -2.022 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.601     ; 1.961      ;
; -2.022 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.601     ; 1.961      ;
; -2.022 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.601     ; 1.961      ;
; 0.219  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.610      ; 3.235      ;
; 0.526  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.611      ; 2.929      ;
; 0.526  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.611      ; 2.929      ;
; 0.526  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.611      ; 2.929      ;
; 0.526  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.611      ; 2.929      ;
; 0.526  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.611      ; 2.929      ;
; 0.719  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.610      ; 3.235      ;
; 1.026  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.611      ; 2.929      ;
; 1.026  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.611      ; 2.929      ;
; 1.026  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.611      ; 2.929      ;
; 1.026  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.611      ; 2.929      ;
; 1.026  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.611      ; 2.929      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; -1.176 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.216      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.765      ; 3.518      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.765      ; 3.518      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.765      ; 3.518      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.765      ; 3.518      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.765      ; 3.518      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.774      ; 3.527      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.765      ; 3.518      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.774      ; 3.527      ;
; 1.091  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 3.771      ; 3.524      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.765      ; 3.518      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.765      ; 3.518      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.765      ; 3.518      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.765      ; 3.518      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.765      ; 3.518      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.774      ; 3.527      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.765      ; 3.518      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.774      ; 3.527      ;
; 1.591  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 3.771      ; 3.524      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.518      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.518      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.518      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.518      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.518      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.774      ; 3.527      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.765      ; 3.518      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.774      ; 3.527      ;
; -0.857 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 3.771      ; 3.524      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.518      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.518      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.518      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.518      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.518      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.774      ; 3.527      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.765      ; 3.518      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.774      ; 3.527      ;
; -0.357 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 3.771      ; 3.524      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
; 1.910  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.216      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.292 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.611      ; 2.929      ;
; -0.292 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.611      ; 2.929      ;
; -0.292 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.611      ; 2.929      ;
; -0.292 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.611      ; 2.929      ;
; -0.292 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.611      ; 2.929      ;
; 0.015  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.610      ; 3.235      ;
; 0.208  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.611      ; 2.929      ;
; 0.208  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.611      ; 2.929      ;
; 0.208  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.611      ; 2.929      ;
; 0.208  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.611      ; 2.929      ;
; 0.208  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.611      ; 2.929      ;
; 0.515  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.610      ; 3.235      ;
; 2.756  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.601     ; 1.961      ;
; 2.756  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.601     ; 1.961      ;
; 2.756  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.601     ; 1.961      ;
; 2.756  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.601     ; 1.961      ;
; 2.756  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.601     ; 1.961      ;
; 3.063  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.602     ; 2.267      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[100] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[100] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[101] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[101] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[102] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[102] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[103] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[103] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[104] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[104] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[105] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[105] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[106] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[106] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[107] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[107] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[108] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[108] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[109] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[109] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[10]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[10]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[110] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[110] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[111] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[111] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[114] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[114] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[115] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[115] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[116] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[116] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[117] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[117] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[118] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[118] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[119] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[119] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[11]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[11]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[120] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[120] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[121] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[121] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[122] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[122] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[123] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[123] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[124] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[124] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[125] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[125] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[126] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[126] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[127] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[127] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[12]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[12]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[130] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[130] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[131] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[131] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[132] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[132] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[133] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[133] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[134] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[134] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[135] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[135] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[136] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[136] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[137] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[137] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[138] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[138] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[139] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[139] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[13]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[13]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[140] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[140] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[141] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[141] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[142] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[142] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[143] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[143] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[146] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[146] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[147] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[147] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[148] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[148] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[149] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[149] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[14]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[14]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[150] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[150] ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 0.574  ; 0.574  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 0.574  ; 0.574  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 0.333  ; 0.333  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; 4.008  ; 4.008  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.194  ; 1.194  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.326 ; -0.326 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; -0.326 ; -0.326 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.573  ; 0.573  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.573  ; 0.573  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 1.691  ; 1.691  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 1.691  ; 1.691  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 1.680  ; 1.680  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; -3.742 ; -3.742 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.113 ; -0.113 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.592  ; 0.592  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.592  ; 0.592  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.270 ; -0.270 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; -0.270 ; -0.270 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 12.982 ; 12.982 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 12.064 ; 12.064 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 18.435 ; 18.435 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12.031 ; 12.031 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.993 ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 12.982 ; 12.982 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 12.064 ; 12.064 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 16.106 ; 11.993 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12.031 ; 12.031 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.993 ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; AUD_ADCLRCK                        ; -16.820 ; -1785.604     ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.695  ; -10.752       ;
; AUD_BCLK                           ; -0.413  ; -9.480        ;
; i2c:b2v_inst|END_TR                ; -0.301  ; -2.328        ;
; keytr:b2v_inst1|KEYON              ; -0.135  ; -1.080        ;
; CLOCK_50                           ; 0.034   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.633 ; -15.884       ;
; CLOCK_50                           ; -1.434 ; -2.730        ;
; AUD_ADCLRCK                        ; -0.050 ; -0.062        ;
; AUD_BCLK                           ; -0.028 ; -0.045        ;
; i2c:b2v_inst|END_TR                ; 0.215  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 0.364  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.757 ; -4.112        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.129  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.478 ; -2.782        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.311 ; -2.799        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -1.627 ; -7573.898     ;
; CLOCK_50                           ; -1.380 ; -13.380       ;
; AUD_BCLK                           ; -1.222 ; -44.222       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500 ; -32.000       ;
; i2c:b2v_inst|END_TR                ; -0.500 ; -17.000       ;
; keytr:b2v_inst1|KEYON              ; -0.500 ; -8.000        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_ADCLRCK'                                                                                                                                                                ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                       ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.820 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.581     ;
; -16.751 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.512     ;
; -16.730 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.285     ; 17.477     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.717 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.533     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.457     ;
; -16.689 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.285     ; 17.436     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.629 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.452     ;
; -16.619 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.378     ; 17.273     ;
; -16.588 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.285     ; 17.335     ;
; -16.572 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.392     ; 17.212     ;
; -16.571 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.332     ;
; -16.558 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.319     ;
; -16.550 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][1]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.378     ; 17.204     ;
; -16.518 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][15] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.334     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.516 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.323     ; 17.225     ;
; -16.507 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.285     ; 17.254     ;
; -16.506 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][15] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.329     ;
; -16.502 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.263     ;
; -16.495 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][2]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.378     ; 17.149     ;
; -16.488 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][1]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.392     ; 17.128     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.471 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.316     ; 17.187     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.216     ; 17.284     ;
; -16.468 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.285     ; 17.215     ;
; -16.455 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.216     ;
; -16.447 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.208     ;
; -16.440 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.285     ; 17.187     ;
; -16.436 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.197     ;
; -16.426 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.271     ; 17.187     ;
; -16.406 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.229     ;
; -16.406 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.209     ; 17.229     ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                  ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.695 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.733      ;
; -0.694 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 1.731      ;
; -0.657 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.695      ;
; -0.656 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 1.693      ;
; -0.650 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.688      ;
; -0.628 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.666      ;
; -0.627 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 1.664      ;
; -0.578 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.616      ;
; -0.578 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.616      ;
; -0.578 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.616      ;
; -0.558 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.596      ;
; -0.540 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.578      ;
; -0.540 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.578      ;
; -0.540 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.578      ;
; -0.512 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.550      ;
; -0.511 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 1.548      ;
; -0.511 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.549      ;
; -0.511 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.549      ;
; -0.511 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.549      ;
; -0.507 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.545      ;
; -0.507 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.545      ;
; -0.507 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.545      ;
; -0.507 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.545      ;
; -0.507 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.545      ;
; -0.507 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.545      ;
; -0.506 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.409      ;
; -0.506 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.409      ;
; -0.506 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.409      ;
; -0.506 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.409      ;
; -0.506 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.409      ;
; -0.506 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.409      ;
; -0.490 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.528      ;
; -0.489 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 1.526      ;
; -0.478 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.381      ;
; -0.478 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.381      ;
; -0.478 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.381      ;
; -0.478 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.381      ;
; -0.478 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.381      ;
; -0.478 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.381      ;
; -0.475 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.378      ;
; -0.475 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.378      ;
; -0.475 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.378      ;
; -0.475 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.378      ;
; -0.475 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.378      ;
; -0.475 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.378      ;
; -0.474 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.512      ;
; -0.469 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.507      ;
; -0.469 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.507      ;
; -0.469 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.507      ;
; -0.469 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.507      ;
; -0.469 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.507      ;
; -0.469 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.507      ;
; -0.462 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.365      ;
; -0.462 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.365      ;
; -0.462 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.365      ;
; -0.462 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.365      ;
; -0.462 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.365      ;
; -0.462 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.365      ;
; -0.440 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.478      ;
; -0.440 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.478      ;
; -0.440 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.478      ;
; -0.440 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.478      ;
; -0.440 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.478      ;
; -0.440 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.478      ;
; -0.413 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.451      ;
; -0.402 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.305      ;
; -0.402 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.305      ;
; -0.402 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.305      ;
; -0.402 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.305      ;
; -0.402 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.305      ;
; -0.402 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.371      ; 1.305      ;
; -0.395 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.433      ;
; -0.395 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.433      ;
; -0.395 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.433      ;
; -0.391 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.423      ;
; -0.391 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.423      ;
; -0.391 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.423      ;
; -0.391 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.423      ;
; -0.391 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.423      ;
; -0.391 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.423      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.409      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.409      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.409      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.409      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.409      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.409      ;
; -0.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.411      ;
; -0.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.411      ;
; -0.373 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.411      ;
; -0.371 ; i2c:b2v_inst|SD[2]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.403      ;
; -0.352 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.390      ;
; -0.351 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.005      ; 1.388      ;
; -0.345 ; i2c:b2v_inst|SD[3]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.377      ;
; -0.344 ; i2c:b2v_inst|SD[6]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.376      ;
; -0.331 ; i2c:b2v_inst|SD[5]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.363      ;
; -0.329 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.008      ; 1.369      ;
; -0.328 ; i2c:b2v_inst|SD[4]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.360      ;
; -0.324 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.362      ;
; -0.324 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.362      ;
; -0.324 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.362      ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                 ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.413 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.352      ;
; -0.413 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.352      ;
; -0.411 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.350      ;
; -0.411 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.350      ;
; -0.408 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.440      ;
; -0.387 ; dsp_subsystem:dsp_instance|output_sample[15]  ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.271     ; 0.648      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.356 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.405      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.354 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.403      ;
; -0.347 ; dsp_subsystem:dsp_instance|output_sample[5]   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.708      ;
; -0.336 ; parallel_to_serial:b2v_inst38|data_buffer[11] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.268      ;
; -0.330 ; dsp_subsystem:dsp_instance|output_sample[14]  ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.691      ;
; -0.328 ; dsp_subsystem:dsp_instance|output_sample[1]   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.689      ;
; -0.328 ; dsp_subsystem:dsp_instance|output_sample[2]   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.689      ;
; -0.323 ; dsp_subsystem:dsp_instance|output_sample[13]  ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.684      ;
; -0.313 ; dsp_subsystem:dsp_instance|output_sample[15]  ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.674      ;
; -0.309 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.064     ; 1.277      ;
; -0.309 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.064     ; 1.277      ;
; -0.306 ; dsp_subsystem:dsp_instance|output_sample[0]   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.164     ; 0.674      ;
; -0.305 ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.237      ;
; -0.290 ; dsp_subsystem:dsp_instance|output_sample[12]  ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.164     ; 0.658      ;
; -0.289 ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.221      ;
; -0.287 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.226      ;
; -0.287 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.226      ;
; -0.260 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.199      ;
; -0.260 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.199      ;
; -0.249 ; dsp_subsystem:dsp_instance|output_sample[6]   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.610      ;
; -0.246 ; dsp_subsystem:dsp_instance|output_sample[10]  ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.607      ;
; -0.245 ; dsp_subsystem:dsp_instance|output_sample[9]   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.171     ; 0.606      ;
; -0.238 ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.170      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.230 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.279      ;
; -0.220 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.159      ;
; -0.220 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.159      ;
; -0.216 ; parallel_to_serial:b2v_inst38|data_buffer[10] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.148      ;
; -0.216 ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.148      ;
; -0.207 ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.139      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.036      ; 1.271      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.203 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.252      ;
; -0.202 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.234      ;
; -0.196 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.235      ;
; -0.194 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.233      ;
; -0.185 ; dsp_subsystem:dsp_instance|output_sample[3]   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; -0.064     ; 0.653      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.163 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.017      ; 1.212      ;
; -0.159 ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.091      ;
; -0.158 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.064     ; 1.126      ;
; -0.152 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.091      ;
; -0.152 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.093     ; 1.091      ;
; -0.150 ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 1.082      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.301 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.090     ; 0.743      ;
; -0.298 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.091     ; 0.739      ;
; -0.280 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.090     ; 0.722      ;
; -0.256 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.288      ;
; -0.256 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.288      ;
; -0.256 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.288      ;
; -0.256 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.288      ;
; -0.256 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.288      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.285      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.285      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.285      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.285      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.285      ;
; -0.180 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.212      ;
; -0.180 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.212      ;
; -0.180 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.212      ;
; -0.180 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.212      ;
; -0.180 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.212      ;
; -0.134 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.091     ; 0.575      ;
; -0.092 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 1.129      ;
; -0.091 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 1.129      ;
; -0.046 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 1.079      ;
; -0.046 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 1.079      ;
; -0.046 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 1.079      ;
; -0.046 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 1.079      ;
; -0.046 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.001      ; 1.079      ;
; -0.035 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.090     ; 0.477      ;
; -0.001 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 1.037      ;
; 0.020  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 1.017      ;
; 0.031  ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.090     ; 0.411      ;
; 0.032  ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.090     ; 0.410      ;
; 0.047  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.989      ;
; 0.057  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.975      ;
; 0.057  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.975      ;
; 0.057  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.975      ;
; 0.057  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.975      ;
; 0.057  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.975      ;
; 0.064  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.972      ;
; 0.074  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.962      ;
; 0.120  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.917      ;
; 0.128  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.910      ;
; 0.136  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.901      ;
; 0.146  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.886      ;
; 0.150  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.886      ;
; 0.152  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.884      ;
; 0.157  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.879      ;
; 0.159  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.877      ;
; 0.163  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.874      ;
; 0.163  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.874      ;
; 0.168  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.870      ;
; 0.186  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.851      ;
; 0.188  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.849      ;
; 0.191  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.845      ;
; 0.192  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.844      ;
; 0.192  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.844      ;
; 0.193  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.843      ;
; 0.196  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.841      ;
; 0.201  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.835      ;
; 0.227  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.809      ;
; 0.229  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.807      ;
; 0.231  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.805      ;
; 0.235  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.004      ; 0.801      ;
; 0.237  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.800      ;
; 0.249  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.789      ;
; 0.254  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 0.777      ;
; 0.257  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 0.774      ;
; 0.263  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.774      ;
; 0.279  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.758      ;
; 0.280  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 0.751      ;
; 0.282  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.755      ;
; 0.284  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.753      ;
; 0.285  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 0.752      ;
; 0.330  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 0.701      ;
; 0.440  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.001     ; 0.591      ;
; 0.464  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.568      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.135 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.167      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.066 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.098      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.048 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.080      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.041      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.014  ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.018      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.070  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.962      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.936      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.928      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.034 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.998      ;
; 0.048 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.984      ;
; 0.069 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.963      ;
; 0.083 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.949      ;
; 0.088 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.944      ;
; 0.104 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.928      ;
; 0.118 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.914      ;
; 0.123 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.909      ;
; 0.139 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.893      ;
; 0.153 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.879      ;
; 0.158 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.874      ;
; 0.161 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.871      ;
; 0.174 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.858      ;
; 0.188 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.844      ;
; 0.193 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.839      ;
; 0.196 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.836      ;
; 0.209 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.823      ;
; 0.211 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.821      ;
; 0.223 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.809      ;
; 0.228 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.804      ;
; 0.231 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.801      ;
; 0.231 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.801      ;
; 0.244 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.788      ;
; 0.246 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.786      ;
; 0.258 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.774      ;
; 0.263 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.769      ;
; 0.266 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.266 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.279 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.753      ;
; 0.281 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.751      ;
; 0.281 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.751      ;
; 0.293 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.739      ;
; 0.298 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.734      ;
; 0.300 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.732      ;
; 0.301 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.301 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.316 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.333 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.699      ;
; 0.335 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.697      ;
; 0.336 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.336 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.346 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.686      ;
; 0.351 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.351 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.370 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.373 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.659      ;
; 0.381 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.651      ;
; 0.386 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.387 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.645      ;
; 0.510 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.513 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.519      ;
; 0.519 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.513      ;
; 0.522 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.510      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.526 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.506      ;
; 0.634 ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 1.676 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.658      ; 0.655      ;
; 1.814 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.658      ; 0.517      ;
; 2.176 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.658      ; 0.655      ;
; 2.314 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.658      ; 0.517      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                    ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.633 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.707      ; 0.367      ;
; -1.133 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.707      ; 0.367      ;
; -0.959 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.039      ;
; -0.959 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.039      ;
; -0.959 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.039      ;
; -0.959 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.039      ;
; -0.959 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.039      ;
; -0.959 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.039      ;
; -0.888 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.110      ;
; -0.888 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.110      ;
; -0.888 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.110      ;
; -0.772 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.704      ; 1.225      ;
; -0.771 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.227      ;
; -0.715 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.277      ;
; -0.715 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.277      ;
; -0.715 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.277      ;
; -0.715 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.277      ;
; -0.715 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.277      ;
; -0.715 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.277      ;
; -0.459 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.039      ;
; -0.459 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.039      ;
; -0.459 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.039      ;
; -0.459 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.039      ;
; -0.459 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.039      ;
; -0.459 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.039      ;
; -0.388 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.110      ;
; -0.388 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.110      ;
; -0.388 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.110      ;
; -0.272 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.704      ; 1.225      ;
; -0.271 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.227      ;
; -0.215 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.277      ;
; -0.215 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.277      ;
; -0.215 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.277      ;
; -0.215 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.277      ;
; -0.215 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.277      ;
; -0.215 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.277      ;
; 0.215  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SCLK              ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SDO               ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.255  ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.407      ;
; 0.360  ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; keytr:b2v_inst1|counter[9]     ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; keytr:b2v_inst1|counter[2]     ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; keytr:b2v_inst1|counter[7]     ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|SD[2]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.372      ; 0.389      ;
; 0.366  ; keytr:b2v_inst1|counter[4]     ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|SD[12]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.372      ; 0.390      ;
; 0.369  ; keytr:b2v_inst1|counter[8]     ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|SD[3]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.372      ; 0.393      ;
; 0.373  ; keytr:b2v_inst1|counter[3]     ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; keytr:b2v_inst1|counter[6]     ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.379  ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.532      ;
; 0.443  ; keytr:b2v_inst1|counter[5]     ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.595      ;
; 0.448  ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|SD[5]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.372      ; 0.472      ;
; 0.450  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|SD[6]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.372      ; 0.474      ;
; 0.498  ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; keytr:b2v_inst1|counter[2]     ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.656      ;
; 0.504  ; keytr:b2v_inst1|counter[4]     ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.656      ;
; 0.509  ; keytr:b2v_inst1|counter[8]     ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.661      ;
; 0.513  ; keytr:b2v_inst1|counter[3]     ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; keytr:b2v_inst1|counter[6]     ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.519  ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.671      ;
; 0.520  ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.672      ;
; 0.532  ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|SD[0]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.373      ; 0.557      ;
; 0.533  ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|SD[4]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.373      ; 0.559      ;
; 0.536  ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|SD[10]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.373      ; 0.561      ;
; 0.537  ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|SD[1]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.372      ; 0.561      ;
; 0.538  ; keytr:b2v_inst1|counter[2]     ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; keytr:b2v_inst1|counter[4]     ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.691      ;
; 0.539  ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.691      ;
; 0.539  ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|SD[9]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.373      ; 0.564      ;
; 0.541  ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|SD[11]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.373      ; 0.566      ;
; 0.548  ; keytr:b2v_inst1|counter[3]     ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.700      ;
; 0.554  ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.706      ;
; 0.558  ; keytr:b2v_inst1|counter[7]     ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.710      ;
; 0.568  ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.721      ;
; 0.573  ; keytr:b2v_inst1|counter[2]     ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; keytr:b2v_inst1|counter[4]     ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.726      ;
; 0.581  ; keytr:b2v_inst1|counter[5]     ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.733      ;
; 0.583  ; keytr:b2v_inst1|counter[3]     ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.735      ;
; 0.589  ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.741      ;
; 0.590  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.742      ;
; 0.593  ; keytr:b2v_inst1|counter[7]     ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.745      ;
; 0.594  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.746      ;
; 0.594  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.746      ;
; 0.594  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.746      ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.434 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.658      ; 0.517      ;
; -1.296 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.658      ; 0.655      ;
; -0.934 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.658      ; 0.517      ;
; -0.796 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.658      ; 0.655      ;
; 0.215  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.246  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.354  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.493  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.499  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.507  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.529  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.534  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.544  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.547  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.564  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.580  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.582  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.734      ;
; 0.587  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.739      ;
; 0.599  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.601  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.753      ;
; 0.614  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.614  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.617  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.769      ;
; 0.622  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.774      ;
; 0.634  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.636  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.649  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.649  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.652  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.657  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.669  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.671  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.684  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.836      ;
; 0.687  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.839      ;
; 0.692  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.844      ;
; 0.706  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.858      ;
; 0.719  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.871      ;
; 0.722  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.874      ;
; 0.727  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.879      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.893      ;
; 0.757  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.762  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.776  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.792  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.797  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.811  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.832  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.984      ;
; 0.846  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.998      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.050 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[45][12]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][12]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.593      ; 0.695      ;
; -0.012 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[48][12]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[49][12]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.548      ; 0.688      ;
; 0.071  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[38][2]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[39][2]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.635      ; 0.858      ;
; 0.080  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg3   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.660      ; 0.878      ;
; 0.084  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg3   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.656      ; 0.878      ;
; 0.085  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg2   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.660      ; 0.883      ;
; 0.087  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[0]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg0   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.660      ; 0.885      ;
; 0.089  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg2   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.656      ; 0.883      ;
; 0.091  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[0]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg0   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.656      ; 0.885      ;
; 0.099  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[1]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg1   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.660      ; 0.897      ;
; 0.103  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[1]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg1   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.656      ; 0.897      ;
; 0.107  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~portb_address_reg4   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.660      ; 0.905      ;
; 0.111  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_address_reg4   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.656      ; 0.905      ;
; 0.112  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[44][5]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[45][5]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.662      ; 0.926      ;
; 0.119  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][15]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[47][15]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.568      ; 0.839      ;
; 0.126  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[48][13]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[49][13]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.562      ; 0.840      ;
; 0.158  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[38][5]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[39][5]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.660      ; 0.970      ;
; 0.164  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[45][4]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][4]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.545      ; 0.861      ;
; 0.176  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[48][3]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[49][3]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.481      ; 0.809      ;
; 0.236  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[55][0]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[56][0]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][3]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][2]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][12]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][0]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][0]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][2]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][2]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][5]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][5]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][6]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][12]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][14]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[4][1]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][1]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[53][1]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[54][1]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][6]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][6]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][9]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][11]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][10]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][15]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][4]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][6]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[29][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[32][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][10]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][13]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][13]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[64][13]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[17][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[16][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][11]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[34][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][14]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][1]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][1]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][0]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][0]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][14]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[297] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a308~porta_datain_reg5  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.068      ; 0.450      ;
; 0.244  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][13]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][13]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][15]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][15]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][0]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[47][0]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][12]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][15]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][15]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.398      ;
; 0.264  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~portb_address_reg2  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.471      ; 0.873      ;
; 0.267  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[0]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~portb_address_reg0  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.471      ; 0.876      ;
; 0.268  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~porta_address_reg2  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.873      ;
; 0.271  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[0]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~porta_address_reg0  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.876      ;
; 0.274  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[468] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a472~porta_datain_reg10 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.047      ; 0.459      ;
; 0.274  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[1]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~portb_address_reg1  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.471      ; 0.883      ;
; 0.278  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[1]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~porta_address_reg1  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.883      ;
; 0.281  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[45][1]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[46][1]                                                                                                                                       ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.606      ; 1.039      ;
; 0.287  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~portb_address_reg4  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.471      ; 0.896      ;
; 0.288  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][12]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][12]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.475      ;
; 0.291  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|cntr_7mf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~porta_address_reg4  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.896      ;
; 0.295  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[277] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a266~porta_datain_reg23 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.448      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[494] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a472~porta_datain_reg34 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[330] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a308~porta_datain_reg34 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[326] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a308~porta_datain_reg30 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[268] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a266~porta_datain_reg16 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[237] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a226~porta_datain_reg25 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[226] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a226~porta_datain_reg14 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[204] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a184~porta_datain_reg32 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[124] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a102~porta_datain_reg34 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[122] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a102~porta_datain_reg32 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[78]  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a60~porta_datain_reg30  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[31]  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~porta_datain_reg25  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.296  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[3]   ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a2~porta_datain_reg15   ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.449      ;
; 0.297  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[370] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a348~porta_datain_reg32 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.450      ;
; 0.297  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[249] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a226~porta_datain_reg35 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.450      ;
; 0.297  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[147] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a142~porta_datain_reg17 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.450      ;
; 0.297  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[23]  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|ram_block3a20~porta_datain_reg17  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.015      ; 0.450      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                  ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.028 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.031      ; 2.155      ;
; -0.017 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.202      ;
; 0.128  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.967      ; 2.247      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.173  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.067      ; 2.392      ;
; 0.215  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; serial_to_parallel:b2v_inst37|data[7]         ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.244  ; serial_to_parallel:b2v_inst37|data[3]         ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.250  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.402      ;
; 0.279  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.967      ; 2.398      ;
; 0.279  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.967      ; 2.398      ;
; 0.322  ; serial_to_parallel:b2v_inst37|data[9]         ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.474      ;
; 0.327  ; serial_to_parallel:b2v_inst37|data[10]        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; serial_to_parallel:b2v_inst37|data[2]         ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; serial_to_parallel:b2v_inst37|data[4]         ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; serial_to_parallel:b2v_inst37|data[6]         ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.332  ; serial_to_parallel:b2v_inst37|data[0]         ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333  ; serial_to_parallel:b2v_inst37|data[1]         ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.485      ;
; 0.346  ; serial_to_parallel:b2v_inst37|data[5]         ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.498      ;
; 0.366  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.521      ;
; 0.380  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.535      ;
; 0.388  ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.540      ;
; 0.389  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.541      ;
; 0.415  ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.567      ;
; 0.430  ; serial_to_parallel:b2v_inst37|data[12]        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.589      ;
; 0.443  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.100     ; 0.495      ;
; 0.443  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.100     ; 0.495      ;
; 0.464  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.616      ;
; 0.465  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.617      ;
; 0.472  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.031      ; 2.155      ;
; 0.476  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.100      ; 0.728      ;
; 0.483  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.202      ;
; 0.498  ; serial_to_parallel:b2v_inst37|data[11]        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.650      ;
; 0.516  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.100      ; 0.768      ;
; 0.520  ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|lrclk_d2        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.672      ;
; 0.539  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.691      ;
; 0.541  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.693      ;
; 0.560  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.100     ; 0.612      ;
; 0.620  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.100      ; 0.872      ;
; 0.624  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.776      ;
; 0.626  ; serial_to_parallel:b2v_inst37|data[13]        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.100     ; 0.678      ;
; 0.627  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.779      ;
; 0.628  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.967      ; 2.247      ;
; 0.664  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.816      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.673  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.067      ; 2.392      ;
; 0.679  ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.036      ; 0.867      ;
; 0.690  ; serial_to_parallel:b2v_inst37|data[8]         ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.017     ; 0.825      ;
; 0.745  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.897      ;
; 0.745  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.897      ;
; 0.745  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.897      ;
; 0.745  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.897      ;
; 0.752  ; parallel_to_serial:b2v_inst38|data_buffer[12] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.904      ;
; 0.776  ; parallel_to_serial:b2v_inst38|data_buffer[15] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.100     ; 0.828      ;
; 0.779  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.967      ; 2.398      ;
; 0.779  ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.967      ; 2.398      ;
; 0.808  ; serial_to_parallel:b2v_inst37|data[14]        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.960      ;
; 0.813  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.965      ;
; 0.813  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.965      ;
; 0.813  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.965      ;
; 0.813  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.965      ;
; 0.815  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.974      ;
; 0.853  ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.005      ;
; 0.853  ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.005      ;
; 0.853  ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.005      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.215 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.367      ;
; 0.364 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.516      ;
; 0.376 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.532      ;
; 0.440 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 0.591      ;
; 0.448 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 0.601      ;
; 0.451 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.603      ;
; 0.502 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.654      ;
; 0.516 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.668      ;
; 0.519 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.672      ;
; 0.537 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.689      ;
; 0.550 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 0.701      ;
; 0.551 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.703      ;
; 0.554 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.706      ;
; 0.572 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.724      ;
; 0.583 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 0.736      ;
; 0.589 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.741      ;
; 0.595 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.752      ;
; 0.596 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.753      ;
; 0.598 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.755      ;
; 0.600 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 0.751      ;
; 0.601 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.758      ;
; 0.617 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.774      ;
; 0.618 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 0.771      ;
; 0.620 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.777      ;
; 0.623 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 0.774      ;
; 0.624 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.001     ; 0.777      ;
; 0.631 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.789      ;
; 0.643 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.800      ;
; 0.643 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.799      ;
; 0.645 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.801      ;
; 0.649 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.805      ;
; 0.651 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.807      ;
; 0.653 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 0.806      ;
; 0.653 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.809      ;
; 0.684 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.841      ;
; 0.687 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.843      ;
; 0.688 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.844      ;
; 0.688 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.844      ;
; 0.688 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.001      ; 0.841      ;
; 0.689 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.845      ;
; 0.692 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.849      ;
; 0.694 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.851      ;
; 0.712 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.870      ;
; 0.717 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.874      ;
; 0.717 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.874      ;
; 0.721 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.877      ;
; 0.723 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.879      ;
; 0.728 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.884      ;
; 0.730 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.886      ;
; 0.734 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.886      ;
; 0.734 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.886      ;
; 0.734 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.886      ;
; 0.734 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.886      ;
; 0.744 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.901      ;
; 0.752 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.910      ;
; 0.753 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.911      ;
; 0.760 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.917      ;
; 0.778 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.935      ;
; 0.806 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.962      ;
; 0.816 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.972      ;
; 0.823 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.975      ;
; 0.823 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.975      ;
; 0.823 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.975      ;
; 0.833 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 0.989      ;
; 0.848 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.090     ; 0.410      ;
; 0.849 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.090     ; 0.411      ;
; 0.881 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.004      ; 1.037      ;
; 0.915 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.090     ; 0.477      ;
; 1.014 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.091     ; 0.575      ;
; 1.060 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.212      ;
; 1.133 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.285      ;
; 1.133 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.285      ;
; 1.160 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.090     ; 0.722      ;
; 1.178 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.091     ; 0.739      ;
; 1.181 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.090     ; 0.743      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.364 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.516      ;
; 0.370 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.523      ;
; 0.378 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.532      ;
; 0.443 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.595      ;
; 0.502 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.654      ;
; 0.508 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.661      ;
; 0.518 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.672      ;
; 0.537 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.689      ;
; 0.543 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.695      ;
; 0.553 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.705      ;
; 0.555 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.707      ;
; 0.572 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.724      ;
; 0.572 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.724      ;
; 0.588 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.742      ;
; 0.607 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.759      ;
; 0.623 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.775      ;
; 0.625 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.777      ;
; 0.642 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.794      ;
; 0.658 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.810      ;
; 0.660 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.812      ;
; 0.677 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.829      ;
; 0.693 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.845      ;
; 0.728 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.880      ;
; 0.776 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.928      ;
; 0.784 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.936      ;
; 0.810 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.962      ;
; 0.810 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.962      ;
; 0.810 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.962      ;
; 0.866 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.018      ;
; 0.866 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.018      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.041      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.041      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.041      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.041      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.041      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.041      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.041      ;
; 0.928 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.080      ;
; 1.015 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.167      ;
; 1.015 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.167      ;
; 1.015 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.167      ;
; 1.015 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.167      ;
; 1.015 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.167      ;
; 1.015 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.167      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.757 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.332     ; 0.957      ;
; -0.671 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 0.872      ;
; -0.671 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 0.872      ;
; -0.671 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 0.872      ;
; -0.671 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 0.872      ;
; -0.671 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.331     ; 0.872      ;
; 0.772  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.327      ; 1.228      ;
; 0.858  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.328      ; 1.143      ;
; 0.858  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.328      ; 1.143      ;
; 0.858  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.328      ; 1.143      ;
; 0.858  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.328      ; 1.143      ;
; 0.858  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.328      ; 1.143      ;
; 1.272  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.327      ; 1.228      ;
; 1.358  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.328      ; 1.143      ;
; 1.358  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.328      ; 1.143      ;
; 1.358  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.328      ; 1.143      ;
; 1.358  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.328      ; 1.143      ;
; 1.358  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.328      ; 1.143      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                            ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.129 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.903      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.699      ; 1.681      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.699      ; 1.681      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.699      ; 1.681      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.699      ; 1.681      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.699      ; 1.681      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.707      ; 1.689      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.699      ; 1.681      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.707      ; 1.689      ;
; 0.691 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.705      ; 1.687      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.699      ; 1.681      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.699      ; 1.681      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.699      ; 1.681      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.699      ; 1.681      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.699      ; 1.681      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.707      ; 1.689      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.699      ; 1.681      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.707      ; 1.689      ;
; 1.191 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.705      ; 1.687      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.478 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.328      ; 1.143      ;
; -0.478 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.328      ; 1.143      ;
; -0.478 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.328      ; 1.143      ;
; -0.478 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.328      ; 1.143      ;
; -0.478 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.328      ; 1.143      ;
; -0.392 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.327      ; 1.228      ;
; 0.022  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.328      ; 1.143      ;
; 0.022  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.328      ; 1.143      ;
; 0.022  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.328      ; 1.143      ;
; 0.022  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.328      ; 1.143      ;
; 0.022  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.328      ; 1.143      ;
; 0.108  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.327      ; 1.228      ;
; 1.551  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 0.872      ;
; 1.551  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 0.872      ;
; 1.551  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 0.872      ;
; 1.551  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 0.872      ;
; 1.551  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.331     ; 0.872      ;
; 1.637  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.332     ; 0.957      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.681      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.681      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.681      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.681      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.681      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.707      ; 1.689      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.699      ; 1.681      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.707      ; 1.689      ;
; -0.311 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.705      ; 1.687      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.681      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.681      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.681      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.681      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.681      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.707      ; 1.689      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.699      ; 1.681      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.707      ; 1.689      ;
; 0.189  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.705      ; 1.687      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.903      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[130] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[130] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[131] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[131] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[132] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[132] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[133] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[133] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[134] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[134] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[135] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[135] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[136] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[136] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[137] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[137] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[138] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[138] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[139] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[139] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[140] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[140] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[141] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[141] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[142] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[142] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[143] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[143] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[146] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[146] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[147] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[147] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[148] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[148] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[149] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[149] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[150] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_p1v:auto_generated|altsyncram_gba1:altsyncram2|q_b[150] ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; -0.029 ; -0.029 ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; -0.029 ; -0.029 ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; -0.102 ; -0.102 ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; 2.090  ; 2.090  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 0.399  ; 0.399  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.521 ; -0.521 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; -0.521 ; -0.521 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.172 ; -0.172 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; -0.172 ; -0.172 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 0.846  ; 0.846  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 0.846  ; 0.846  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 0.771  ; 0.771  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; -1.970 ; -1.970 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 0.028  ; 0.028  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.641  ; 0.641  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.641  ; 0.641  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.292  ; 0.292  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.292  ; 0.292  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.270 ; 5.270 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 5.160 ; 5.160 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 7.052 ; 7.052 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.092 ; 5.092 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.500 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.270 ; 5.270 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 5.160 ; 5.160 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 6.345 ; 4.500 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.092 ; 5.092 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.500 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                               ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -63.449   ; -3.579  ; -2.329   ; -0.857  ; -2.567              ;
;  AUD_ADCLRCK                        ; -63.449   ; -0.249  ; N/A      ; N/A     ; -2.567              ;
;  AUD_BCLK                           ; -3.632    ; -0.028  ; N/A      ; N/A     ; -1.777              ;
;  CLOCK_50                           ; -1.751    ; -2.330  ; N/A      ; N/A     ; -1.941              ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -4.335    ; -3.579  ; -1.176   ; -0.857  ; -0.742              ;
;  i2c:b2v_inst|END_TR                ; -2.738    ; 0.215   ; -2.329   ; -0.478  ; -0.742              ;
;  keytr:b2v_inst1|KEYON              ; -2.231    ; 0.364   ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                     ; -8119.399 ; -27.88  ; -25.375  ; -9.173  ; -11875.799          ;
;  AUD_ADCLRCK                        ; -7875.429 ; -0.254  ; N/A      ; N/A     ; -11705.873          ;
;  AUD_BCLK                           ; -91.688   ; -0.045  ; N/A      ; N/A     ; -65.589             ;
;  CLOCK_50                           ; -13.041   ; -4.181  ; N/A      ; N/A     ; -19.749             ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -87.497   ; -23.445 ; -12.936  ; -7.713  ; -47.488             ;
;  i2c:b2v_inst|END_TR                ; -33.896   ; 0.000   ; -12.439  ; -2.782  ; -25.228             ;
;  keytr:b2v_inst1|KEYON              ; -17.848   ; 0.000   ; N/A      ; N/A     ; -11.872             ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 0.574  ; 0.574  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 0.574  ; 0.574  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 0.333  ; 0.333  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; 4.008  ; 4.008  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.194  ; 1.194  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.326 ; -0.326 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; -0.326 ; -0.326 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.573  ; 0.573  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.573  ; 0.573  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 1.691  ; 1.691  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 1.691  ; 1.691  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 1.680  ; 1.680  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; -1.970 ; -1.970 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 0.028  ; 0.028  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.641  ; 0.641  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.641  ; 0.641  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.292  ; 0.292  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.292  ; 0.292  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 12.982 ; 12.982 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 12.064 ; 12.064 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 18.435 ; 18.435 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12.031 ; 12.031 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.993 ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.270 ; 5.270 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 5.160 ; 5.160 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 6.345 ; 4.500 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.092 ; 5.092 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.500 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0            ; 184      ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0            ; 0        ; 36       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0            ; 0        ; 0        ; 194      ;
; CLOCK_50                           ; CLOCK_50                           ; 64           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2            ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282          ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13           ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11           ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 0        ; 99       ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100          ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0            ; 184      ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0            ; 0        ; 36       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0            ; 0        ; 0        ; 194      ;
; CLOCK_50                           ; CLOCK_50                           ; 64           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2            ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282          ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13           ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11           ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 0        ; 99       ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100          ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                  ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 1706  ; 1706 ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 10 01:07:45 2017
Info: Command: quartus_sta DE2_i2sound -c DE2_i2sound
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_i2sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_500:b2v_inst4|COUNTER_500[9] CLOCK_500:b2v_inst4|COUNTER_500[9]
    Info (332105): create_clock -period 1.000 -name i2c:b2v_inst|END_TR i2c:b2v_inst|END_TR
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name keytr:b2v_inst1|KEYON keytr:b2v_inst1|KEYON
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -63.449
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -63.449     -7875.429 AUD_ADCLRCK 
    Info (332119):    -4.335       -87.497 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -3.632       -91.688 AUD_BCLK 
    Info (332119):    -2.738       -33.896 i2c:b2v_inst|END_TR 
    Info (332119):    -2.231       -17.848 keytr:b2v_inst1|KEYON 
    Info (332119):    -1.751       -13.041 CLOCK_50 
Info (332146): Worst-case hold slack is -3.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.579       -23.445 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -2.330        -4.181 CLOCK_50 
    Info (332119):    -0.249        -0.254 AUD_ADCLRCK 
    Info (332119):     0.113         0.000 AUD_BCLK 
    Info (332119):     0.499         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     1.161         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -2.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.329       -12.439 i2c:b2v_inst|END_TR 
    Info (332119):    -1.176       -12.936 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case removal slack is -0.857
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.857        -7.713 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.292        -1.460 i2c:b2v_inst|END_TR 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567    -11705.873 AUD_ADCLRCK 
    Info (332119):    -1.941       -19.749 CLOCK_50 
    Info (332119):    -1.777       -65.589 AUD_BCLK 
    Info (332119):    -0.742       -47.488 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.742       -25.228 i2c:b2v_inst|END_TR 
    Info (332119):    -0.742       -11.872 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.820
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.820     -1785.604 AUD_ADCLRCK 
    Info (332119):    -0.695       -10.752 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.413        -9.480 AUD_BCLK 
    Info (332119):    -0.301        -2.328 i2c:b2v_inst|END_TR 
    Info (332119):    -0.135        -1.080 keytr:b2v_inst1|KEYON 
    Info (332119):     0.034         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.633
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.633       -15.884 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -1.434        -2.730 CLOCK_50 
    Info (332119):    -0.050        -0.062 AUD_ADCLRCK 
    Info (332119):    -0.028        -0.045 AUD_BCLK 
    Info (332119):     0.215         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     0.364         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -0.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.757        -4.112 i2c:b2v_inst|END_TR 
    Info (332119):     0.129         0.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case removal slack is -0.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.478        -2.782 i2c:b2v_inst|END_TR 
    Info (332119):    -0.311        -2.799 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -7573.898 AUD_ADCLRCK 
    Info (332119):    -1.380       -13.380 CLOCK_50 
    Info (332119):    -1.222       -44.222 AUD_BCLK 
    Info (332119):    -0.500       -32.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.500       -17.000 i2c:b2v_inst|END_TR 
    Info (332119):    -0.500        -8.000 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 560 megabytes
    Info: Processing ended: Fri Mar 10 01:07:50 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


