[2025-09-18 09:48:16] START suite=qualcomm_srv trace=srv721_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv721_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2606059 heartbeat IPC: 3.837 cumulative IPC: 3.837 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5057592 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5057592 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5057593 heartbeat IPC: 4.079 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14171768 heartbeat IPC: 1.097 cumulative IPC: 1.097 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 23406018 heartbeat IPC: 1.083 cumulative IPC: 1.09 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32541945 heartbeat IPC: 1.095 cumulative IPC: 1.092 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41613569 heartbeat IPC: 1.102 cumulative IPC: 1.094 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50680876 heartbeat IPC: 1.103 cumulative IPC: 1.096 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59739667 heartbeat IPC: 1.104 cumulative IPC: 1.097 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 68919297 heartbeat IPC: 1.089 cumulative IPC: 1.096 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 77983664 heartbeat IPC: 1.103 cumulative IPC: 1.097 (Simulation time: 00 hr 10 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv721_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 87030945 heartbeat IPC: 1.105 cumulative IPC: 1.098 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91071013 cumulative IPC: 1.098 (Simulation time: 00 hr 12 min 13 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91071013 cumulative IPC: 1.098 (Simulation time: 00 hr 12 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv721_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.098 instructions: 100000000 cycles: 91071013
CPU 0 Branch Prediction Accuracy: 90.96% MPKI: 15.9 Average ROB Occupancy at Mispredict: 25.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3797
BRANCH_INDIRECT: 0.415
BRANCH_CONDITIONAL: 12.97
BRANCH_DIRECT_CALL: 0.9169
BRANCH_INDIRECT_CALL: 0.6029
BRANCH_RETURN: 0.6159


====Backend Stall Breakdown====
ROB_STALL: 32682
LQ_STALL: 0
SQ_STALL: 506996


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 110.666664
REPLAY_LOAD: 41.7
NON_REPLAY_LOAD: 9.490572

== Total ==
ADDR_TRANS: 2324
REPLAY_LOAD: 1668
NON_REPLAY_LOAD: 28690

== Counts ==
ADDR_TRANS: 21
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 3023

cpu0->cpu0_STLB TOTAL        ACCESS:    1862114 HIT:    1858230 MISS:       3884 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1862114 HIT:    1858230 MISS:       3884 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 240.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8536447 HIT:    7296821 MISS:    1239626 MSHR_MERGE:      52690
cpu0->cpu0_L2C LOAD         ACCESS:    6739342 HIT:    5765474 MISS:     973868 MSHR_MERGE:       4527
cpu0->cpu0_L2C RFO          ACCESS:     554080 HIT:     401750 MISS:     152330 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     244160 HIT:     153942 MISS:      90218 MSHR_MERGE:      48163
cpu0->cpu0_L2C WRITE        ACCESS:     991854 HIT:     975131 MISS:      16723 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7011 HIT:        524 MISS:       6487 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     192385 ISSUED:     165556 USEFUL:       7047 USELESS:      11569
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15011712 HIT:    8050730 MISS:    6960982 MSHR_MERGE:    1644178
cpu0->cpu0_L1I LOAD         ACCESS:   15011712 HIT:    8050730 MISS:    6960982 MSHR_MERGE:    1644178
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30923426 HIT:   27297770 MISS:    3625656 MSHR_MERGE:    1556789
cpu0->cpu0_L1D LOAD         ACCESS:   17121615 HIT:   15314800 MISS:    1806815 MSHR_MERGE:     384277
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     462571 HIT:     304259 MISS:     158312 MSHR_MERGE:      73097
cpu0->cpu0_L1D WRITE        ACCESS:   13331384 HIT:   11677969 MISS:    1653415 MSHR_MERGE:    1099312
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7856 HIT:        742 MISS:       7114 MSHR_MERGE:        103
cpu0->cpu0_L1D PREFETCH REQUESTED:     659921 ISSUED:     462571 USEFUL:      19677 USELESS:      40757
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12448290 HIT:   10543376 MISS:    1904914 MSHR_MERGE:     953544
cpu0->cpu0_ITLB LOAD         ACCESS:   12448290 HIT:   10543376 MISS:    1904914 MSHR_MERGE:     953544
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.065 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28906849 HIT:   27686894 MISS:    1219955 MSHR_MERGE:     309211
cpu0->cpu0_DTLB LOAD         ACCESS:   28906849 HIT:   27686894 MISS:    1219955 MSHR_MERGE:     309211
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.964 cycles
cpu0->LLC TOTAL        ACCESS:    1417697 HIT:    1363870 MISS:      53827 MSHR_MERGE:       1371
cpu0->LLC LOAD         ACCESS:     969341 HIT:     952831 MISS:      16510 MSHR_MERGE:        278
cpu0->LLC RFO          ACCESS:     152330 HIT:     129084 MISS:      23246 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      42055 HIT:      31874 MISS:      10181 MSHR_MERGE:       1093
cpu0->LLC WRITE        ACCESS:     247484 HIT:     247302 MISS:        182 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6487 HIT:       2779 MISS:       3708 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2675
  ROW_BUFFER_MISS:      49595
  AVG DBUS CONGESTED CYCLE: 3.417
Channel 0 WQ ROW_BUFFER_HIT:        752
  ROW_BUFFER_MISS:      18644
  FULL:          0
Channel 0 REFRESHES ISSUED:       7589

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       508131       434802        85661         2291
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          109          367          229
  STLB miss resolved @ L2C                0           73          121          204           85
  STLB miss resolved @ LLC                0          133          256         1504          558
  STLB miss resolved @ MEM                0            2          313         2032         2059

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             165189        47875      1246746       154089          310
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           86           61           20
  STLB miss resolved @ L2C                0           44           94           34            3
  STLB miss resolved @ LLC                0           58          200          257           60
  STLB miss resolved @ MEM                0            0           68          179           64
[2025-09-18 10:00:30] END   suite=qualcomm_srv trace=srv721_ap (rc=0)
