// Seed: 977021843
module module_0 ();
  wire id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    output tri1 id_0,
    input wire id_1,
    output wand id_2,
    output uwire _id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    output supply0 id_14,
    output supply1 id_15
);
  module_0 modCall_1 ();
  static logic [1 : id_3] id_17;
endmodule
