// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Attention_layer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v23_address0,
        v23_ce0,
        v23_q0,
        v23_address1,
        v23_ce1,
        v23_q1,
        v23_address2,
        v23_ce2,
        v23_q2,
        v23_address3,
        v23_ce3,
        v23_q3,
        v23_address4,
        v23_ce4,
        v23_q4,
        v23_address5,
        v23_ce5,
        v23_q5,
        v23_address6,
        v23_ce6,
        v23_q6,
        v23_address7,
        v23_ce7,
        v23_q7,
        v23_address8,
        v23_ce8,
        v23_q8,
        v23_address9,
        v23_ce9,
        v23_q9,
        v23_address10,
        v23_ce10,
        v23_q10,
        v23_address11,
        v23_ce11,
        v23_q11,
        v23_address12,
        v23_ce12,
        v23_q12,
        v23_address13,
        v23_ce13,
        v23_q13,
        v23_address14,
        v23_ce14,
        v23_q14,
        v23_address15,
        v23_ce15,
        v23_q15,
        v24_address0,
        v24_ce0,
        v24_q0,
        v24_address1,
        v24_ce1,
        v24_q1,
        v24_address2,
        v24_ce2,
        v24_q2,
        v24_address3,
        v24_ce3,
        v24_q3,
        v24_address4,
        v24_ce4,
        v24_q4,
        v24_address5,
        v24_ce5,
        v24_q5,
        v24_address6,
        v24_ce6,
        v24_q6,
        v24_address7,
        v24_ce7,
        v24_q7,
        v24_address8,
        v24_ce8,
        v24_q8,
        v24_address9,
        v24_ce9,
        v24_q9,
        v24_address10,
        v24_ce10,
        v24_q10,
        v24_address11,
        v24_ce11,
        v24_q11,
        v24_address12,
        v24_ce12,
        v24_q12,
        v24_address13,
        v24_ce13,
        v24_q13,
        v24_address14,
        v24_ce14,
        v24_q14,
        v24_address15,
        v24_ce15,
        v24_q15,
        v25_address0,
        v25_ce0,
        v25_we0,
        v25_d0,
        grp_fu_253_p_din0,
        grp_fu_253_p_din1,
        grp_fu_253_p_dout0,
        grp_fu_253_p_ce,
        grp_fu_257_p_din0,
        grp_fu_257_p_din1,
        grp_fu_257_p_dout0,
        grp_fu_257_p_ce,
        grp_fu_261_p_din0,
        grp_fu_261_p_din1,
        grp_fu_261_p_dout0,
        grp_fu_261_p_ce,
        grp_fu_265_p_din0,
        grp_fu_265_p_din1,
        grp_fu_265_p_dout0,
        grp_fu_265_p_ce,
        grp_fu_269_p_din0,
        grp_fu_269_p_din1,
        grp_fu_269_p_dout0,
        grp_fu_269_p_ce,
        grp_fu_273_p_din0,
        grp_fu_273_p_din1,
        grp_fu_273_p_dout0,
        grp_fu_273_p_ce,
        grp_fu_277_p_din0,
        grp_fu_277_p_din1,
        grp_fu_277_p_dout0,
        grp_fu_277_p_ce,
        grp_fu_281_p_din0,
        grp_fu_281_p_din1,
        grp_fu_281_p_dout0,
        grp_fu_281_p_ce,
        grp_fu_285_p_din0,
        grp_fu_285_p_din1,
        grp_fu_285_p_dout0,
        grp_fu_285_p_ce,
        grp_fu_289_p_din0,
        grp_fu_289_p_din1,
        grp_fu_289_p_dout0,
        grp_fu_289_p_ce,
        grp_fu_293_p_din0,
        grp_fu_293_p_din1,
        grp_fu_293_p_dout0,
        grp_fu_293_p_ce,
        grp_fu_297_p_din0,
        grp_fu_297_p_din1,
        grp_fu_297_p_dout0,
        grp_fu_297_p_ce,
        grp_fu_301_p_din0,
        grp_fu_301_p_din1,
        grp_fu_301_p_dout0,
        grp_fu_301_p_ce
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] v23_address0;
output   v23_ce0;
input  [23:0] v23_q0;
output  [9:0] v23_address1;
output   v23_ce1;
input  [23:0] v23_q1;
output  [9:0] v23_address2;
output   v23_ce2;
input  [23:0] v23_q2;
output  [9:0] v23_address3;
output   v23_ce3;
input  [23:0] v23_q3;
output  [9:0] v23_address4;
output   v23_ce4;
input  [23:0] v23_q4;
output  [9:0] v23_address5;
output   v23_ce5;
input  [23:0] v23_q5;
output  [9:0] v23_address6;
output   v23_ce6;
input  [23:0] v23_q6;
output  [9:0] v23_address7;
output   v23_ce7;
input  [23:0] v23_q7;
output  [9:0] v23_address8;
output   v23_ce8;
input  [23:0] v23_q8;
output  [9:0] v23_address9;
output   v23_ce9;
input  [23:0] v23_q9;
output  [9:0] v23_address10;
output   v23_ce10;
input  [23:0] v23_q10;
output  [9:0] v23_address11;
output   v23_ce11;
input  [23:0] v23_q11;
output  [9:0] v23_address12;
output   v23_ce12;
input  [23:0] v23_q12;
output  [9:0] v23_address13;
output   v23_ce13;
input  [23:0] v23_q13;
output  [9:0] v23_address14;
output   v23_ce14;
input  [23:0] v23_q14;
output  [9:0] v23_address15;
output   v23_ce15;
input  [23:0] v23_q15;
output  [9:0] v24_address0;
output   v24_ce0;
input  [23:0] v24_q0;
output  [9:0] v24_address1;
output   v24_ce1;
input  [23:0] v24_q1;
output  [9:0] v24_address2;
output   v24_ce2;
input  [23:0] v24_q2;
output  [9:0] v24_address3;
output   v24_ce3;
input  [23:0] v24_q3;
output  [9:0] v24_address4;
output   v24_ce4;
input  [23:0] v24_q4;
output  [9:0] v24_address5;
output   v24_ce5;
input  [23:0] v24_q5;
output  [9:0] v24_address6;
output   v24_ce6;
input  [23:0] v24_q6;
output  [9:0] v24_address7;
output   v24_ce7;
input  [23:0] v24_q7;
output  [9:0] v24_address8;
output   v24_ce8;
input  [23:0] v24_q8;
output  [9:0] v24_address9;
output   v24_ce9;
input  [23:0] v24_q9;
output  [9:0] v24_address10;
output   v24_ce10;
input  [23:0] v24_q10;
output  [9:0] v24_address11;
output   v24_ce11;
input  [23:0] v24_q11;
output  [9:0] v24_address12;
output   v24_ce12;
input  [23:0] v24_q12;
output  [9:0] v24_address13;
output   v24_ce13;
input  [23:0] v24_q13;
output  [9:0] v24_address14;
output   v24_ce14;
input  [23:0] v24_q14;
output  [9:0] v24_address15;
output   v24_ce15;
input  [23:0] v24_q15;
output  [7:0] v25_address0;
output   v25_ce0;
output   v25_we0;
output  [31:0] v25_d0;
output  [39:0] grp_fu_253_p_din0;
output  [39:0] grp_fu_253_p_din1;
input  [71:0] grp_fu_253_p_dout0;
output   grp_fu_253_p_ce;
output  [39:0] grp_fu_257_p_din0;
output  [39:0] grp_fu_257_p_din1;
input  [71:0] grp_fu_257_p_dout0;
output   grp_fu_257_p_ce;
output  [39:0] grp_fu_261_p_din0;
output  [39:0] grp_fu_261_p_din1;
input  [71:0] grp_fu_261_p_dout0;
output   grp_fu_261_p_ce;
output  [39:0] grp_fu_265_p_din0;
output  [39:0] grp_fu_265_p_din1;
input  [71:0] grp_fu_265_p_dout0;
output   grp_fu_265_p_ce;
output  [39:0] grp_fu_269_p_din0;
output  [39:0] grp_fu_269_p_din1;
input  [71:0] grp_fu_269_p_dout0;
output   grp_fu_269_p_ce;
output  [39:0] grp_fu_273_p_din0;
output  [39:0] grp_fu_273_p_din1;
input  [71:0] grp_fu_273_p_dout0;
output   grp_fu_273_p_ce;
output  [39:0] grp_fu_277_p_din0;
output  [39:0] grp_fu_277_p_din1;
input  [71:0] grp_fu_277_p_dout0;
output   grp_fu_277_p_ce;
output  [39:0] grp_fu_281_p_din0;
output  [39:0] grp_fu_281_p_din1;
input  [71:0] grp_fu_281_p_dout0;
output   grp_fu_281_p_ce;
output  [39:0] grp_fu_285_p_din0;
output  [39:0] grp_fu_285_p_din1;
input  [71:0] grp_fu_285_p_dout0;
output   grp_fu_285_p_ce;
output  [39:0] grp_fu_289_p_din0;
output  [39:0] grp_fu_289_p_din1;
input  [71:0] grp_fu_289_p_dout0;
output   grp_fu_289_p_ce;
output  [39:0] grp_fu_293_p_din0;
output  [39:0] grp_fu_293_p_din1;
input  [71:0] grp_fu_293_p_dout0;
output   grp_fu_293_p_ce;
output  [39:0] grp_fu_297_p_din0;
output  [39:0] grp_fu_297_p_din1;
input  [71:0] grp_fu_297_p_dout0;
output   grp_fu_297_p_ce;
output  [31:0] grp_fu_301_p_din0;
output  [31:0] grp_fu_301_p_din1;
input  [31:0] grp_fu_301_p_dout0;
output   grp_fu_301_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] v25_address0;
reg v25_ce0;
reg v25_we0;
reg[31:0] v25_d0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] outp_V_address0;
reg    outp_V_ce0;
reg    outp_V_we0;
reg   [23:0] outp_V_d0;
wire   [23:0] outp_V_q0;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_done;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_idle;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_ready;
wire   [7:0] grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_address0;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_ce0;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_we0;
wire   [23:0] grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_d0;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_done;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_idle;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_ready;
wire   [7:0] grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_address0;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_ce0;
wire    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_we0;
wire   [31:0] grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_d0;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_idle;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_ready;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address0;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce0;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce1;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address2;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce2;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address3;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce3;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address4;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce4;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address5;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce5;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address6;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce6;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address7;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce7;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address8;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce8;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address9;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce9;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address10;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce10;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address11;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce11;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address12;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce12;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address13;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce13;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address14;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce14;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address15;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce15;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address0;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce0;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce1;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address2;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce2;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address3;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce3;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address4;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce4;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address5;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce5;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address6;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce6;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address7;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce7;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address8;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce8;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address9;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce9;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address10;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce10;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address11;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce11;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address12;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce12;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address13;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce13;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address14;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce14;
wire   [9:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address15;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce15;
wire   [7:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_address0;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_ce0;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_we0;
wire   [23:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_d0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_ce;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din0;
wire  signed [39:0] grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din1;
wire    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_ce;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_idle;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_ready;
wire   [7:0] grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_address0;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_ce0;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_we0;
wire   [31:0] grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_d0;
wire   [7:0] grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_address0;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_ce0;
wire   [31:0] grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din0;
wire   [31:0] grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din1;
wire    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_ce;
reg    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg;
reg    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_fu_48_ce;
reg    grp_fu_52_ce;
reg    grp_fu_56_ce;
reg    grp_fu_60_ce;
reg    grp_fu_64_ce;
reg    grp_fu_68_ce;
reg    grp_fu_72_ce;
reg    grp_fu_76_ce;
reg    grp_fu_80_ce;
reg    grp_fu_84_ce;
reg    grp_fu_88_ce;
reg    grp_fu_92_ce;
reg    grp_fu_96_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg = 1'b0;
#0 grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg = 1'b0;
#0 grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg = 1'b0;
#0 grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg = 1'b0;
end

Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
outp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outp_V_address0),
    .ce0(outp_V_ce0),
    .we0(outp_V_we0),
    .d0(outp_V_d0),
    .q0(outp_V_q0)
);

Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start),
    .ap_done(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_done),
    .ap_idle(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_idle),
    .ap_ready(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_ready),
    .outp_V_address0(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_address0),
    .outp_V_ce0(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_ce0),
    .outp_V_we0(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_we0),
    .outp_V_d0(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_d0)
);

Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4 grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start),
    .ap_done(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_done),
    .ap_idle(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_idle),
    .ap_ready(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_ready),
    .v25_address0(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_address0),
    .v25_ce0(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_ce0),
    .v25_we0(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_we0),
    .v25_d0(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_d0)
);

Bert_layer_Attention_layer_Pipeline_l_gemm_i2_l_j2 grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start),
    .ap_done(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done),
    .ap_idle(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_idle),
    .ap_ready(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_ready),
    .v23_address0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address0),
    .v23_ce0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce0),
    .v23_q0(v23_q0),
    .v23_address1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address1),
    .v23_ce1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce1),
    .v23_q1(v23_q1),
    .v23_address2(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address2),
    .v23_ce2(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce2),
    .v23_q2(v23_q2),
    .v23_address3(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address3),
    .v23_ce3(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce3),
    .v23_q3(v23_q3),
    .v23_address4(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address4),
    .v23_ce4(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce4),
    .v23_q4(v23_q4),
    .v23_address5(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address5),
    .v23_ce5(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce5),
    .v23_q5(v23_q5),
    .v23_address6(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address6),
    .v23_ce6(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce6),
    .v23_q6(v23_q6),
    .v23_address7(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address7),
    .v23_ce7(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce7),
    .v23_q7(v23_q7),
    .v23_address8(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address8),
    .v23_ce8(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce8),
    .v23_q8(v23_q8),
    .v23_address9(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address9),
    .v23_ce9(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce9),
    .v23_q9(v23_q9),
    .v23_address10(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address10),
    .v23_ce10(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce10),
    .v23_q10(v23_q10),
    .v23_address11(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address11),
    .v23_ce11(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce11),
    .v23_q11(v23_q11),
    .v23_address12(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address12),
    .v23_ce12(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce12),
    .v23_q12(v23_q12),
    .v23_address13(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address13),
    .v23_ce13(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce13),
    .v23_q13(v23_q13),
    .v23_address14(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address14),
    .v23_ce14(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce14),
    .v23_q14(v23_q14),
    .v23_address15(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address15),
    .v23_ce15(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce15),
    .v23_q15(v23_q15),
    .v24_address0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address0),
    .v24_ce0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce0),
    .v24_q0(v24_q0),
    .v24_address1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address1),
    .v24_ce1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce1),
    .v24_q1(v24_q1),
    .v24_address2(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address2),
    .v24_ce2(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce2),
    .v24_q2(v24_q2),
    .v24_address3(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address3),
    .v24_ce3(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce3),
    .v24_q3(v24_q3),
    .v24_address4(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address4),
    .v24_ce4(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce4),
    .v24_q4(v24_q4),
    .v24_address5(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address5),
    .v24_ce5(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce5),
    .v24_q5(v24_q5),
    .v24_address6(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address6),
    .v24_ce6(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce6),
    .v24_q6(v24_q6),
    .v24_address7(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address7),
    .v24_ce7(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce7),
    .v24_q7(v24_q7),
    .v24_address8(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address8),
    .v24_ce8(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce8),
    .v24_q8(v24_q8),
    .v24_address9(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address9),
    .v24_ce9(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce9),
    .v24_q9(v24_q9),
    .v24_address10(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address10),
    .v24_ce10(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce10),
    .v24_q10(v24_q10),
    .v24_address11(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address11),
    .v24_ce11(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce11),
    .v24_q11(v24_q11),
    .v24_address12(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address12),
    .v24_ce12(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce12),
    .v24_q12(v24_q12),
    .v24_address13(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address13),
    .v24_ce13(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce13),
    .v24_q13(v24_q13),
    .v24_address14(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address14),
    .v24_ce14(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce14),
    .v24_q14(v24_q14),
    .v24_address15(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address15),
    .v24_ce15(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce15),
    .v24_q15(v24_q15),
    .outp_V_address0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_address0),
    .outp_V_ce0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_ce0),
    .outp_V_we0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_we0),
    .outp_V_d0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_d0),
    .outp_V_q0(outp_V_q0),
    .grp_fu_48_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din0),
    .grp_fu_48_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din1),
    .grp_fu_48_p_dout0(grp_fu_253_p_dout0),
    .grp_fu_48_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_ce),
    .grp_fu_52_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din0),
    .grp_fu_52_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din1),
    .grp_fu_52_p_dout0(grp_fu_257_p_dout0),
    .grp_fu_52_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_ce),
    .grp_fu_56_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din0),
    .grp_fu_56_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din1),
    .grp_fu_56_p_dout0(grp_fu_261_p_dout0),
    .grp_fu_56_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_ce),
    .grp_fu_60_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din0),
    .grp_fu_60_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din1),
    .grp_fu_60_p_dout0(grp_fu_265_p_dout0),
    .grp_fu_60_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_ce),
    .grp_fu_64_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din0),
    .grp_fu_64_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din1),
    .grp_fu_64_p_dout0(grp_fu_269_p_dout0),
    .grp_fu_64_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_ce),
    .grp_fu_68_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din0),
    .grp_fu_68_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din1),
    .grp_fu_68_p_dout0(grp_fu_273_p_dout0),
    .grp_fu_68_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_ce),
    .grp_fu_72_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din0),
    .grp_fu_72_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din1),
    .grp_fu_72_p_dout0(grp_fu_277_p_dout0),
    .grp_fu_72_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_ce),
    .grp_fu_76_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din0),
    .grp_fu_76_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din1),
    .grp_fu_76_p_dout0(grp_fu_281_p_dout0),
    .grp_fu_76_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_ce),
    .grp_fu_80_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din0),
    .grp_fu_80_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din1),
    .grp_fu_80_p_dout0(grp_fu_285_p_dout0),
    .grp_fu_80_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_ce),
    .grp_fu_84_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din0),
    .grp_fu_84_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din1),
    .grp_fu_84_p_dout0(grp_fu_289_p_dout0),
    .grp_fu_84_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_ce),
    .grp_fu_88_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din0),
    .grp_fu_88_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din1),
    .grp_fu_88_p_dout0(grp_fu_293_p_dout0),
    .grp_fu_88_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_ce),
    .grp_fu_92_p_din0(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din0),
    .grp_fu_92_p_din1(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din1),
    .grp_fu_92_p_dout0(grp_fu_297_p_dout0),
    .grp_fu_92_p_ce(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_ce)
);

Bert_layer_Attention_layer_Pipeline_l_norm_i3_l_j3 grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start),
    .ap_done(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done),
    .ap_idle(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_idle),
    .ap_ready(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_ready),
    .v25_address0(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_address0),
    .v25_ce0(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_ce0),
    .v25_we0(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_we0),
    .v25_d0(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_d0),
    .outp_V_address0(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_address0),
    .outp_V_ce0(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_ce0),
    .outp_V_q0(outp_V_q0),
    .grp_fu_96_p_din0(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din0),
    .grp_fu_96_p_din1(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din1),
    .grp_fu_96_p_dout0(grp_fu_301_p_dout0),
    .grp_fu_96_p_ce(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg <= 1'b1;
        end else if ((grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_ready == 1'b1)) begin
            grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg <= 1'b1;
        end else if ((grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_ready == 1'b1)) begin
            grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg <= 1'b1;
        end else if ((grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_ready == 1'b1)) begin
            grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg <= 1'b1;
        end else if ((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_ready == 1'b1)) begin
            grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_48_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_ce;
    end else begin
        grp_fu_48_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_52_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_ce;
    end else begin
        grp_fu_52_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_56_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_ce;
    end else begin
        grp_fu_56_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_60_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_ce;
    end else begin
        grp_fu_60_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_64_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_ce;
    end else begin
        grp_fu_64_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_68_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_ce;
    end else begin
        grp_fu_68_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_72_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_ce;
    end else begin
        grp_fu_72_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_76_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_ce;
    end else begin
        grp_fu_76_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_80_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_ce;
    end else begin
        grp_fu_80_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_84_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_ce;
    end else begin
        grp_fu_84_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_88_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_ce;
    end else begin
        grp_fu_88_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_92_ce = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_ce;
    end else begin
        grp_fu_92_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_96_ce = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_ce;
    end else begin
        grp_fu_96_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        outp_V_address0 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        outp_V_address0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp_V_address0 = grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_address0;
    end else begin
        outp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        outp_V_ce0 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        outp_V_ce0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp_V_ce0 = grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_ce0;
    end else begin
        outp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        outp_V_d0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp_V_d0 = grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_d0;
    end else begin
        outp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        outp_V_we0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp_V_we0 = grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_we0;
    end else begin
        outp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v25_address0 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v25_address0 = grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_address0;
    end else begin
        v25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v25_ce0 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v25_ce0 = grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_ce0;
    end else begin
        v25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v25_d0 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v25_d0 = grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_d0;
    end else begin
        v25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v25_we0 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v25_we0 = grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_we0;
    end else begin
        v25_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_done == 1'b0) | (grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_done == 1'b0));
end

assign grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start = grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg;

assign grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start = grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg;

assign grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg;

assign grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg;

assign grp_fu_253_p_ce = grp_fu_48_ce;

assign grp_fu_253_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din0;

assign grp_fu_253_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din1;

assign grp_fu_257_p_ce = grp_fu_52_ce;

assign grp_fu_257_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din0;

assign grp_fu_257_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din1;

assign grp_fu_261_p_ce = grp_fu_56_ce;

assign grp_fu_261_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din0;

assign grp_fu_261_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din1;

assign grp_fu_265_p_ce = grp_fu_60_ce;

assign grp_fu_265_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din0;

assign grp_fu_265_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din1;

assign grp_fu_269_p_ce = grp_fu_64_ce;

assign grp_fu_269_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din0;

assign grp_fu_269_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din1;

assign grp_fu_273_p_ce = grp_fu_68_ce;

assign grp_fu_273_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din0;

assign grp_fu_273_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din1;

assign grp_fu_277_p_ce = grp_fu_72_ce;

assign grp_fu_277_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din0;

assign grp_fu_277_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din1;

assign grp_fu_281_p_ce = grp_fu_76_ce;

assign grp_fu_281_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din0;

assign grp_fu_281_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din1;

assign grp_fu_285_p_ce = grp_fu_80_ce;

assign grp_fu_285_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din0;

assign grp_fu_285_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din1;

assign grp_fu_289_p_ce = grp_fu_84_ce;

assign grp_fu_289_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din0;

assign grp_fu_289_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din1;

assign grp_fu_293_p_ce = grp_fu_88_ce;

assign grp_fu_293_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din0;

assign grp_fu_293_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din1;

assign grp_fu_297_p_ce = grp_fu_92_ce;

assign grp_fu_297_p_din0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din0;

assign grp_fu_297_p_din1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din1;

assign grp_fu_301_p_ce = grp_fu_96_ce;

assign grp_fu_301_p_din0 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din0;

assign grp_fu_301_p_din1 = grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din1;

assign v23_address0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address0;

assign v23_address1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address1;

assign v23_address10 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address10;

assign v23_address11 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address11;

assign v23_address12 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address12;

assign v23_address13 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address13;

assign v23_address14 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address14;

assign v23_address15 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address15;

assign v23_address2 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address2;

assign v23_address3 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address3;

assign v23_address4 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address4;

assign v23_address5 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address5;

assign v23_address6 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address6;

assign v23_address7 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address7;

assign v23_address8 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address8;

assign v23_address9 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address9;

assign v23_ce0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce0;

assign v23_ce1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce1;

assign v23_ce10 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce10;

assign v23_ce11 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce11;

assign v23_ce12 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce12;

assign v23_ce13 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce13;

assign v23_ce14 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce14;

assign v23_ce15 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce15;

assign v23_ce2 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce2;

assign v23_ce3 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce3;

assign v23_ce4 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce4;

assign v23_ce5 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce5;

assign v23_ce6 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce6;

assign v23_ce7 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce7;

assign v23_ce8 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce8;

assign v23_ce9 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce9;

assign v24_address0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address0;

assign v24_address1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address1;

assign v24_address10 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address10;

assign v24_address11 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address11;

assign v24_address12 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address12;

assign v24_address13 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address13;

assign v24_address14 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address14;

assign v24_address15 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address15;

assign v24_address2 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address2;

assign v24_address3 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address3;

assign v24_address4 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address4;

assign v24_address5 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address5;

assign v24_address6 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address6;

assign v24_address7 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address7;

assign v24_address8 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address8;

assign v24_address9 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address9;

assign v24_ce0 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce0;

assign v24_ce1 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce1;

assign v24_ce10 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce10;

assign v24_ce11 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce11;

assign v24_ce12 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce12;

assign v24_ce13 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce13;

assign v24_ce14 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce14;

assign v24_ce15 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce15;

assign v24_ce2 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce2;

assign v24_ce3 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce3;

assign v24_ce4 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce4;

assign v24_ce5 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce5;

assign v24_ce6 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce6;

assign v24_ce7 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce7;

assign v24_ce8 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce8;

assign v24_ce9 = grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce9;

endmodule //Bert_layer_Attention_layer
