--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_FROM_KEY
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RAM2DATA<0> |    3.909(R)|   -1.762(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<1> |    4.542(R)|   -2.267(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<2> |    4.246(R)|   -2.036(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<3> |    4.886(R)|   -2.541(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<4> |    3.626(R)|   -1.537(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<5> |    4.539(R)|   -2.268(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<6> |    5.540(R)|   -3.073(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<7> |    3.957(R)|   -1.807(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<8> |    3.774(R)|   -1.665(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<9> |    3.570(R)|   -1.500(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<10>|    3.288(R)|   -0.163(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<11>|    3.310(R)|   -0.189(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<12>|    3.320(R)|   -0.201(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<13>|    3.305(R)|   -0.183(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<14>|    3.310(R)|   -0.189(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<15>|    3.780(R)|   -1.655(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<0>   |    2.519(R)|   -0.763(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<1>   |    2.139(R)|   -0.459(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<2>   |    1.128(R)|    0.352(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<3>   |    1.926(R)|   -0.287(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<4>   |    1.443(R)|    0.097(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<5>   |    1.409(R)|    0.124(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<6>   |    1.945(R)|   -0.303(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<7>   |    1.853(R)|   -0.230(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<8>   |    1.933(R)|   -0.294(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<9>   |    2.297(R)|   -0.585(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<10>  |    2.595(R)|   -0.826(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<11>  |    2.852(R)|   -1.032(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<12>  |    3.394(R)|   -1.463(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<13>  |    3.398(R)|   -1.467(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<14>  |    3.233(R)|   -1.336(R)|CLK_FROM_KEY_BUFGP|   0.000|
SW_DIP<15>  |    3.081(R)|   -1.214(R)|CLK_FROM_KEY_BUFGP|   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_FROM_KEY to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
FPGA_LED<0> |    6.269(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<1> |    6.269(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<2> |    6.253(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<3> |    6.272(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<4> |    6.260(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<5> |    6.260(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<6> |    6.245(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<7> |    6.245(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<8> |    6.232(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<9> |    6.236(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<10>|   11.246(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<11>|   12.124(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<12>|   11.630(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<13>|   11.708(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<14>|   11.664(R)|CLK_FROM_KEY_BUFGP|   0.000|
FPGA_LED<15>|    6.278(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<0> |    9.506(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<1> |    9.638(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<2> |    9.451(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<3> |    9.186(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<4> |    9.979(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<5> |   10.326(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<6> |    9.386(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<7> |    9.314(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<8> |    9.097(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<9> |    9.338(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<10>|    8.792(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<11>|    8.973(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<12>|    9.239(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<13>|    8.091(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<14>|    9.104(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<15>|    8.194(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<0> |    8.652(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<1> |    9.201(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<2> |    9.180(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<3> |    9.474(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<4> |    8.650(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<5> |    9.297(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<6> |   10.006(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<7> |    9.582(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<8> |    8.932(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<9> |    8.021(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<10>|    9.213(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<11>|    9.305(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<12>|    7.433(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<13>|    8.552(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<14>|    8.935(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<15>|    7.704(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2_OE     |    8.175(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2_RW     |    8.454(R)|CLK_FROM_KEY_BUFGP|   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_FROM_KEY
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_FROM_KEY   |    8.608|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 10:02:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



