{"vcs1":{"timestamp_begin":1751059657.821660836, "rt":0.34, "ut":0.21, "st":0.07}}
{"vcselab":{"timestamp_begin":1751059658.231284505, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1751059658.494516433, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751059657.504028202}
{"VCS_COMP_START_TIME": 1751059657.504028202}
{"VCS_COMP_END_TIME": 1751059658.825140518}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2857679}}
{"stitch_vcselab": {"peak_mem": 2857719}}
