Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 14 13:02:14 2023
| Host         : lgy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       186         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
HPDR-1     Warning           Port pin direction inconsistency                                  1           
TIMING-16  Warning           Large setup violation                                             777         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1423)
5. checking no_input_delay (12)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: configs/clock_20k_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1423)
---------------------------------------------------
 There are 1423 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.631    -1164.167                    783                 2476        0.052        0.000                      0                 2476        3.000        0.000                       0                   805  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.398        0.000                      0                  713        0.183        0.000                      0                  713       20.333        0.000                       0                   419  
  clk_out2_clk_wiz_0       29.053        0.000                      0                  974        0.171        0.000                      0                  974       19.500        0.000                       0                   382  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -2.617    -1126.416                    766                  766        0.052        0.000                      0                  766  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -2.631      -37.751                     17                   17        0.059        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       36.227        0.000                      0                   12        0.970        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk/inst/clk_in1
  To Clock:  clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_10_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.606ns (10.546%)  route 5.140ns (89.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 38.732 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          2.279     0.329    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X59Y111        LUT4 (Prop_lut4_I2_O)        0.150     0.479 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_145/O
                         net (fo=10, routed)          2.861     3.340    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_101_alias
    SLICE_X69Y100        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_10_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.497    38.732    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y100        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_10_psbram_2/C
                         clock pessimism              0.506    39.238    
                         clock uncertainty           -0.093    39.145    
    SLICE_X69Y100        FDRE (Setup_fdre_C_CE)      -0.407    38.738    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_10_psbram_2
  -------------------------------------------------------------------
                         required time                         38.738    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.920ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.580ns (10.814%)  route 4.783ns (89.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.826ns = ( 38.841 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.841     1.891    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y118        LUT2 (Prop_lut2_I0_O)        0.124     2.015 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_175/O
                         net (fo=1, routed)           0.942     2.957    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_116
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.606    38.841    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.489    39.330    
                         clock uncertainty           -0.093    39.238    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.878    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                 35.920    

Slack (MET) :             35.942ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.608ns (11.736%)  route 4.573ns (88.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 38.727 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          2.576     0.626    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X65Y101        LUT4 (Prop_lut4_I2_O)        0.152     0.778 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_97/O
                         net (fo=10, routed)          1.997     2.775    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_77_alias
    SLICE_X64Y112        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.492    38.727    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y112        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.489    39.216    
                         clock uncertainty           -0.093    39.123    
    SLICE_X64Y112        FDRE (Setup_fdre_C_CE)      -0.407    38.716    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 35.942    

Slack (MET) :             35.942ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.608ns (11.736%)  route 4.573ns (88.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 38.727 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          2.576     0.626    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X65Y101        LUT4 (Prop_lut4_I2_O)        0.152     0.778 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_97/O
                         net (fo=10, routed)          1.997     2.775    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_77_alias
    SLICE_X64Y112        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.492    38.727    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y112        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.489    39.216    
                         clock uncertainty           -0.093    39.123    
    SLICE_X64Y112        FDRE (Setup_fdre_C_CE)      -0.407    38.716    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                 35.942    

Slack (MET) :             35.998ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.606ns (12.055%)  route 4.421ns (87.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.803ns = ( 38.864 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          2.947     0.997    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.150     1.147 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_167/O
                         net (fo=1, routed)           1.474     2.621    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_112
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.629    38.864    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410    39.273    
                         clock uncertainty           -0.093    39.181    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    38.619    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.619    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                 35.998    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_15_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.580ns (10.915%)  route 4.734ns (89.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 38.729 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          2.279     0.329    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X59Y111        LUT4 (Prop_lut4_I2_O)        0.124     0.453 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_107/O
                         net (fo=10, routed)          2.455     2.908    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_82_alias
    SLICE_X68Y110        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_15_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.494    38.729    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y110        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_15_psbram/C
                         clock pessimism              0.506    39.235    
                         clock uncertainty           -0.093    39.142    
    SLICE_X68Y110        FDRE (Setup_fdre_C_CE)      -0.205    38.937    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_15_psbram
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.164ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 0.606ns (12.282%)  route 4.328ns (87.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 38.745 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          2.279     0.329    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X59Y111        LUT4 (Prop_lut4_I2_O)        0.150     0.479 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_145/O
                         net (fo=10, routed)          2.049     2.528    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_101_alias
    SLICE_X60Y98         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.510    38.745    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y98         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_2/C
                         clock pessimism              0.410    39.155    
                         clock uncertainty           -0.093    39.063    
    SLICE_X60Y98         FDRE (Setup_fdre_C_CE)      -0.371    38.692    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_2
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                 36.164    

Slack (MET) :             36.216ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.608ns (12.307%)  route 4.332ns (87.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 38.725 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          2.576     0.626    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X65Y101        LUT4 (Prop_lut4_I2_O)        0.152     0.778 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_97/O
                         net (fo=10, routed)          1.757     2.534    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_77_alias
    SLICE_X62Y114        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.490    38.725    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y114        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.489    39.214    
                         clock uncertainty           -0.093    39.121    
    SLICE_X62Y114        FDRE (Setup_fdre_C_CE)      -0.371    38.750    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                 36.216    

Slack (MET) :             36.273ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.580ns (11.707%)  route 4.374ns (88.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.803ns = ( 38.864 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.616    -2.406    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.274     1.325    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X80Y101        LUT2 (Prop_lut2_I0_O)        0.124     1.449 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_169/O
                         net (fo=1, routed)           1.100     2.548    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_113
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.629    38.864    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410    39.273    
                         clock uncertainty           -0.093    39.181    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.821    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -2.548    
  -------------------------------------------------------------------
                         slack                                 36.273    

Slack (MET) :             36.283ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_13_psbram_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.454ns (48.662%)  route 2.589ns (51.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 38.726 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.672    -2.350    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.104 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.589     2.693    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_13_psbram_n_2
    SLICE_X61Y109        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_13_psbram_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.491    38.726    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y109        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_13_psbram_2/C
                         clock pessimism              0.410    39.135    
                         clock uncertainty           -0.093    39.043    
    SLICE_X61Y109        FDRE (Setup_fdre_C_D)       -0.067    38.976    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_13_psbram_2
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                 36.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.457%)  route 0.128ns (47.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.561    -0.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          0.128    -0.584    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X68Y109        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.833    -1.278    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y109        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.441    -0.837    
    SLICE_X68Y109        FDRE (Hold_fdre_C_D)         0.070    -0.767    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.561    -0.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y107        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.577    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X62Y107        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.831    -1.279    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y107        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.426    -0.853    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.059    -0.794    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.098%)  route 0.497ns (77.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.561    -0.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y107        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          0.497    -0.215    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]
    SLICE_X64Y96         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.840    -1.271    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y96         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.697    -0.574    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.070    -0.504    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.096%)  route 0.379ns (72.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.561    -0.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.379    -0.332    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]
    SLICE_X66Y103        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.834    -1.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y103        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.463    -0.814    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.059    -0.755    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.823%)  route 0.385ns (73.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.558    -0.856    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.385    -0.330    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.829    -1.282    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.426    -0.856    
    SLICE_X61Y111        FDRE (Hold_fdre_C_D)         0.070    -0.786    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.415%)  route 0.434ns (72.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.562    -0.852    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y103        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=3, routed)           0.434    -0.254    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X58Y109        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.830    -1.281    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y109        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.463    -0.818    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.063    -0.755    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.953%)  route 0.532ns (79.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.557    -0.857    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y116        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=40, routed)          0.532    -0.184    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.829    -1.282    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.463    -0.819    
    SLICE_X61Y111        FDRE (Hold_fdre_C_D)         0.072    -0.747    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.656%)  route 0.639ns (75.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.562    -0.852    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y103        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.688 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=3, routed)           0.372    -0.316    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_183/O
                         net (fo=2, routed)           0.267    -0.004    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_120_alias
    SLICE_X72Y97         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.868    -1.243    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y97         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
                         clock pessimism              0.697    -0.546    
    SLICE_X72Y97         FDRE (Hold_fdre_C_CE)       -0.039    -0.585    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.416%)  route 0.882ns (82.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.563    -0.851    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    SLICE_X71Y102        FDCE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.710 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=3, routed)           0.565    -0.145    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_71
    SLICE_X76Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.100 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_87_LOPT_REMAP/O
                         net (fo=1, routed)           0.317     0.217    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_72
    RAMB36_X3Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.915    -1.195    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.697    -0.498    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.402    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.585ns (63.922%)  route 0.330ns (36.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.610    -0.803    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    -0.218 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.330     0.112    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram_n
    SLICE_X67Y101        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.835    -1.276    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y101        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram/C
                         clock pessimism              0.697    -0.579    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.070    -0.509    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y14     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y15     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y19     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y16     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y25     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y26     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y12     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y13     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y88     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y88     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y108    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y108    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y105    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y105    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y88     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y88     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y102    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y108    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y108    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y105    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y105    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.053ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[6]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.668ns (6.454%)  route 9.682ns (93.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 37.069 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         8.649     7.925    vga/address[0]_i_2_n_0
    SLICE_X63Y70         FDRE                                         r  vga/address_reg[6]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.500    37.069    vga/clk_out2
    SLICE_X63Y70         FDRE                                         r  vga/address_reg[6]_replica_3/C
                         clock pessimism              0.410    37.479    
                         clock uncertainty           -0.092    37.387    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.409    36.978    vga/address_reg[6]_replica_3
  -------------------------------------------------------------------
                         required time                         36.978    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                 29.053    

Slack (MET) :             29.053ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[8]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.668ns (6.454%)  route 9.682ns (93.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 37.069 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         8.649     7.925    vga/address[0]_i_2_n_0
    SLICE_X63Y70         FDRE                                         r  vga/address_reg[8]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.500    37.069    vga/clk_out2
    SLICE_X63Y70         FDRE                                         r  vga/address_reg[8]_replica_3/C
                         clock pessimism              0.410    37.479    
                         clock uncertainty           -0.092    37.387    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.409    36.978    vga/address_reg[8]_replica_3
  -------------------------------------------------------------------
                         required time                         36.978    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                 29.053    

Slack (MET) :             29.139ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[2]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.301ns  (logic 0.668ns (6.485%)  route 9.633ns (93.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 37.069 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         8.600     7.875    vga/address[0]_i_2_n_0
    SLICE_X62Y69         FDRE                                         r  vga/address_reg[2]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.500    37.069    vga/clk_out2
    SLICE_X62Y69         FDRE                                         r  vga/address_reg[2]_replica_3/C
                         clock pessimism              0.410    37.479    
                         clock uncertainty           -0.092    37.387    
    SLICE_X62Y69         FDRE (Setup_fdre_C_CE)      -0.373    37.014    vga/address_reg[2]_replica_3
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 29.139    

Slack (MET) :             29.202ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[7]_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 0.668ns (6.549%)  route 9.533ns (93.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 37.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         8.500     7.775    vga/address[0]_i_2_n_0
    SLICE_X63Y71         FDRE                                         r  vga/address_reg[7]_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.499    37.068    vga/clk_out2
    SLICE_X63Y71         FDRE                                         r  vga/address_reg[7]_replica_5/C
                         clock pessimism              0.410    37.478    
                         clock uncertainty           -0.092    37.386    
    SLICE_X63Y71         FDRE (Setup_fdre_C_CE)      -0.409    36.977    vga/address_reg[7]_replica_5
  -------------------------------------------------------------------
                         required time                         36.977    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 29.202    

Slack (MET) :             29.278ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[10]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.161ns  (logic 0.668ns (6.574%)  route 9.493ns (93.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 37.069 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         8.460     7.735    vga/address[0]_i_2_n_0
    SLICE_X62Y70         FDRE                                         r  vga/address_reg[10]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.500    37.069    vga/clk_out2
    SLICE_X62Y70         FDRE                                         r  vga/address_reg[10]_replica_3/C
                         clock pessimism              0.410    37.479    
                         clock uncertainty           -0.092    37.387    
    SLICE_X62Y70         FDRE (Setup_fdre_C_CE)      -0.373    37.014    vga/address_reg[10]_replica_3
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 29.278    

Slack (MET) :             29.427ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[12]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.011ns  (logic 0.668ns (6.672%)  route 9.343ns (93.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 37.068 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         8.310     7.585    vga/address[0]_i_2_n_0
    SLICE_X62Y71         FDRE                                         r  vga/address_reg[12]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.499    37.068    vga/clk_out2
    SLICE_X62Y71         FDRE                                         r  vga/address_reg[12]_replica_3/C
                         clock pessimism              0.410    37.478    
                         clock uncertainty           -0.092    37.386    
    SLICE_X62Y71         FDRE (Setup_fdre_C_CE)      -0.373    37.013    vga/address_reg[12]_replica_3
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 29.427    

Slack (MET) :             29.724ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[4]_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 0.668ns (6.878%)  route 9.044ns (93.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 37.065 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         8.011     7.286    vga/address[0]_i_2_n_0
    SLICE_X62Y73         FDRE                                         r  vga/address_reg[4]_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.496    37.065    vga/clk_out2
    SLICE_X62Y73         FDRE                                         r  vga/address_reg[4]_replica_2/C
                         clock pessimism              0.410    37.474    
                         clock uncertainty           -0.092    37.383    
    SLICE_X62Y73         FDRE (Setup_fdre_C_CE)      -0.373    37.010    vga/address_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 29.724    

Slack (MET) :             29.930ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[13]_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 0.668ns (6.985%)  route 8.896ns (93.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 37.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         7.863     7.138    vga/address[0]_i_2_n_0
    SLICE_X72Y85         FDRE                                         r  vga/address_reg[13]_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.590    37.159    vga/clk_out2
    SLICE_X72Y85         FDRE                                         r  vga/address_reg[13]_replica_6/C
                         clock pessimism              0.410    37.569    
                         clock uncertainty           -0.092    37.477    
    SLICE_X72Y85         FDRE (Setup_fdre_C_CE)      -0.409    37.068    vga/address_reg[13]_replica_6
  -------------------------------------------------------------------
                         required time                         37.068    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 29.930    

Slack (MET) :             29.963ns  (required time - arrival time)
  Source:                 vga/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[16]_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.718ns (7.495%)  route 8.861ns (92.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X57Y128        FDRE                                         r  vga/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.419    -2.007 r  vga/vCounter_reg[8]/Q
                         net (fo=5, routed)           0.901    -1.106    vga/vCounter_reg_n_0_[8]
    SLICE_X57Y128        LUT5 (Prop_lut5_I1_O)        0.299    -0.807 r  vga/address[0]_i_1/O
                         net (fo=171, routed)         7.961     7.154    vga/clear
    SLICE_X81Y133        FDRE                                         r  vga/address_reg[16]_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.580    37.148    vga/clk_out2
    SLICE_X81Y133        FDRE                                         r  vga/address_reg[16]_replica_5/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.092    37.545    
    SLICE_X81Y133        FDRE (Setup_fdre_C_R)       -0.429    37.116    vga/address_reg[16]_replica_5
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 29.963    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/address_reg[3]_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.668ns (7.092%)  route 8.751ns (92.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 37.066 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.596    -2.426    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.908 f  vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.033    -0.875    vga/hCounter[5]
    SLICE_X58Y126        LUT5 (Prop_lut5_I4_O)        0.150    -0.725 r  vga/address[0]_i_2/O
                         net (fo=170, routed)         7.717     6.993    vga/address[0]_i_2_n_0
    SLICE_X67Y73         FDRE                                         r  vga/address_reg[3]_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.497    37.066    vga/clk_out2
    SLICE_X67Y73         FDRE                                         r  vga/address_reg[3]_replica_5/C
                         clock pessimism              0.410    37.475    
                         clock uncertainty           -0.092    37.384    
    SLICE_X67Y73         FDRE (Setup_fdre_C_CE)      -0.409    36.975    vga/address_reg[3]_replica_5
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                 29.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/middle_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/middle_pixel_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.537%)  route 0.122ns (46.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.560    -0.854    vga/clk_out2
    SLICE_X61Y144        FDRE                                         r  vga/middle_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  vga/middle_count_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.590    vga/middle_count[3]
    SLICE_X60Y145        FDRE                                         r  vga/middle_pixel_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.831    -1.280    vga/clk_out2
    SLICE_X60Y145        FDRE                                         r  vga/middle_pixel_count_reg[3]/C
                         clock pessimism              0.442    -0.838    
    SLICE_X60Y145        FDRE (Hold_fdre_C_D)         0.076    -0.762    vga/middle_pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/middle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/middle_pixel_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.560    -0.854    vga/clk_out2
    SLICE_X61Y145        FDRE                                         r  vga/middle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  vga/middle_count_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.594    vga/middle_count[5]
    SLICE_X60Y145        FDRE                                         r  vga/middle_pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.831    -1.280    vga/clk_out2
    SLICE_X60Y145        FDRE                                         r  vga/middle_pixel_count_reg[5]/C
                         clock pessimism              0.439    -0.841    
    SLICE_X60Y145        FDRE (Hold_fdre_C_D)         0.063    -0.778    vga/middle_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.551    -0.863    vga/clk_out2
    SLICE_X56Y130        FDRE                                         r  vga/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.699 r  vga/vCounter_reg[3]/Q
                         net (fo=6, routed)           0.083    -0.616    vga/vCounter_reg_n_0_[3]
    SLICE_X57Y130        LUT6 (Prop_lut6_I1_O)        0.045    -0.571 r  vga/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.571    vga/data0[5]
    SLICE_X57Y130        FDRE                                         r  vga/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.819    -1.292    vga/clk_out2
    SLICE_X57Y130        FDRE                                         r  vga/vCounter_reg[5]/C
                         clock pessimism              0.442    -0.850    
    SLICE_X57Y130        FDRE (Hold_fdre_C_D)         0.092    -0.758    vga/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/middle_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/middle_pixel_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.404%)  route 0.156ns (52.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.560    -0.854    vga/clk_out2
    SLICE_X61Y144        FDRE                                         r  vga/middle_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  vga/middle_count_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.556    vga/middle_count[4]
    SLICE_X60Y145        FDRE                                         r  vga/middle_pixel_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.831    -1.280    vga/clk_out2
    SLICE_X60Y145        FDRE                                         r  vga/middle_pixel_count_reg[4]/C
                         clock pessimism              0.442    -0.838    
    SLICE_X60Y145        FDRE (Hold_fdre_C_D)         0.076    -0.762    vga/middle_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/right_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/right_pixel_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.183%)  route 0.144ns (46.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.550    -0.864    vga/clk_out2
    SLICE_X58Y128        FDRE                                         r  vga/right_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.700 r  vga/right_count_reg[2]/Q
                         net (fo=2, routed)           0.144    -0.555    vga/right_count[2]
    SLICE_X60Y128        FDRE                                         r  vga/right_pixel_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.819    -1.292    vga/clk_out2
    SLICE_X60Y128        FDRE                                         r  vga/right_pixel_count_reg[2]/C
                         clock pessimism              0.442    -0.850    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.085    -0.765    vga/right_pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/right_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/right_pixel_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.891%)  route 0.146ns (47.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.554    -0.860    vga/clk_out2
    SLICE_X58Y132        FDRE                                         r  vga/right_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  vga/right_count_reg[19]/Q
                         net (fo=2, routed)           0.146    -0.550    vga/right_count[19]
    SLICE_X60Y132        FDRE                                         r  vga/right_pixel_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.822    -1.288    vga/clk_out2
    SLICE_X60Y132        FDRE                                         r  vga/right_pixel_count_reg[19]/C
                         clock pessimism              0.442    -0.846    
    SLICE_X60Y132        FDRE (Hold_fdre_C_D)         0.083    -0.763    vga/right_pixel_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/middle_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/middle_pixel_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.538%)  route 0.162ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.560    -0.854    vga/clk_out2
    SLICE_X61Y146        FDRE                                         r  vga/middle_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  vga/middle_count_reg[10]/Q
                         net (fo=2, routed)           0.162    -0.551    vga/middle_count[10]
    SLICE_X59Y148        FDRE                                         r  vga/middle_pixel_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.832    -1.279    vga/clk_out2
    SLICE_X59Y148        FDRE                                         r  vga/middle_pixel_count_reg[10]/C
                         clock pessimism              0.442    -0.837    
    SLICE_X59Y148        FDRE (Hold_fdre_C_D)         0.070    -0.767    vga/middle_pixel_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.211%)  route 0.173ns (47.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.547    -0.867    vga/clk_out2
    SLICE_X59Y125        FDRE                                         r  vga/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.726 r  vga/hCounter_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.553    vga/hCounter[0]
    SLICE_X60Y126        LUT4 (Prop_lut4_I1_O)        0.048    -0.505 r  vga/hCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    vga/p_1_in[3]
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.816    -1.295    vga/clk_out2
    SLICE_X60Y126        FDRE                                         r  vga/hCounter_reg[3]/C
                         clock pessimism              0.442    -0.853    
    SLICE_X60Y126        FDRE (Hold_fdre_C_D)         0.131    -0.722    vga/hCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.551    -0.863    vga/clk_out2
    SLICE_X56Y130        FDRE                                         r  vga/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.699 r  vga/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.115    -0.584    vga/vCounter_reg_n_0_[0]
    SLICE_X57Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.539 r  vga/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.539    vga/data0[4]
    SLICE_X57Y130        FDRE                                         r  vga/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.819    -1.292    vga/clk_out2
    SLICE_X57Y130        FDRE                                         r  vga/vCounter_reg[4]/C
                         clock pessimism              0.442    -0.850    
    SLICE_X57Y130        FDRE (Hold_fdre_C_D)         0.091    -0.759    vga/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.296ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.547    -0.867    vga/clk_out2
    SLICE_X58Y125        FDRE                                         r  vga/hCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  vga/hCounter_reg[7]/Q
                         net (fo=11, routed)          0.147    -0.555    vga/hCounter[7]
    SLICE_X60Y125        LUT6 (Prop_lut6_I2_O)        0.045    -0.510 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.510    vga/blank_i_1_n_0
    SLICE_X60Y125        FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.815    -1.296    vga/clk_out2
    SLICE_X60Y125        FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.442    -0.854    
    SLICE_X60Y125        FDRE (Hold_fdre_C_D)         0.120    -0.734    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y132    car_left_or_right_ctrl/lr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X59Y132    car_left_or_right_ctrl/lr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y97     configs/clock_20k_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X55Y96     configs/clock_20k_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y97     configs/clock_20k_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y96     configs/clock_20k_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y96     configs/clock_20k_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X55Y96     configs/clock_20k_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y132    car_left_or_right_ctrl/lr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y132    car_left_or_right_ctrl/lr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y132    car_left_or_right_ctrl/lr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y132    car_left_or_right_ctrl/lr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y96     configs/clock_20k_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y96     configs/clock_20k_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y132    car_left_or_right_ctrl/lr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y132    car_left_or_right_ctrl/lr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y132    car_left_or_right_ctrl/lr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y132    car_left_or_right_ctrl/lr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y96     configs/clock_20k_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y96     configs/clock_20k_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y97     configs/clock_20k_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          766  Failing Endpoints,  Worst Slack       -2.617ns,  Total Violation    -1126.416ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.617ns  (required time - arrival time)
  Source:                 vga/address_reg[14]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.547ns  (logic 0.642ns (18.099%)  route 2.905ns (81.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 38.856 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.405ns = ( 37.595 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.617    37.595    vga/clk_out2
    SLICE_X62Y102        FDRE                                         r  vga/address_reg[14]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518    38.113 f  vga/address_reg[14]_replica_1/Q
                         net (fo=36, routed)          2.184    40.297    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/frame_addr[13]_repN_1_alias
    SLICE_X70Y107        LUT6 (Prop_lut6_I0_O)        0.124    40.421 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.721    41.142    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/ramloop[40].ram.ram_enb
    RAMB36_X2Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.621    38.856    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.181    
                         clock uncertainty           -0.213    38.968    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.525    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                         -41.142    
  -------------------------------------------------------------------
                         slack                                 -2.617    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 vga/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.908%)  route 2.850ns (83.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 38.785 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 37.594 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.616    37.594    vga/clk_out2
    SLICE_X63Y104        FDRE                                         r  vga/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.456    38.050 r  vga/address_reg[17]/Q
                         net (fo=50, routed)          1.935    39.985    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X9Y107         LUT6 (Prop_lut6_I2_O)        0.124    40.109 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.915    41.024    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ramloop[28].ram.ram_enb
    RAMB36_X0Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.550    38.785    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.110    
                         clock uncertainty           -0.213    38.897    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.454    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                         -41.024    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.532ns  (required time - arrival time)
  Source:                 vga/address_reg[14]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.366ns  (logic 0.642ns (19.074%)  route 2.724ns (80.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 38.760 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.405ns = ( 37.595 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.617    37.595    vga/clk_out2
    SLICE_X62Y102        FDRE                                         r  vga/address_reg[14]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518    38.113 f  vga/address_reg[14]_replica_1/Q
                         net (fo=36, routed)          1.960    40.073    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/frame_addr[13]_repN_1_alias
    SLICE_X62Y120        LUT6 (Prop_lut6_I0_O)        0.124    40.197 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.764    40.961    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ramloop[15].ram.ram_enb
    RAMB36_X1Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.525    38.760    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.085    
                         clock uncertainty           -0.213    38.872    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.429    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -40.961    
  -------------------------------------------------------------------
                         slack                                 -2.532    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 vga/address_reg[13]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.359ns  (logic 0.580ns (17.267%)  route 2.779ns (82.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.895ns = ( 38.772 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.413ns = ( 37.587 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.609    37.587    vga/clk_out2
    SLICE_X68Y116        FDRE                                         r  vga/address_reg[13]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.456    38.043 f  vga/address_reg[13]_replica_2/Q
                         net (fo=21, routed)          2.105    40.149    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/frame_addr[12]_repN_2_alias
    SLICE_X62Y107        LUT6 (Prop_lut6_I5_O)        0.124    40.273 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.674    40.946    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/ramloop[35].ram.ram_enb
    RAMB36_X1Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.537    38.772    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.097    
                         clock uncertainty           -0.213    38.884    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.441    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -40.946    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 vga/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.420ns  (logic 0.580ns (16.957%)  route 2.840ns (83.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.806ns = ( 38.861 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 37.594 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.616    37.594    vga/clk_out2
    SLICE_X63Y104        FDRE                                         r  vga/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.456    38.050 f  vga/address_reg[17]/Q
                         net (fo=50, routed)          1.596    39.646    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X74Y88         LUT2 (Prop_lut2_I0_O)        0.124    39.770 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=4, routed)           1.245    41.015    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.626    38.861    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.325    39.185    
                         clock uncertainty           -0.213    38.973    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.530    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -41.015    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.467ns  (required time - arrival time)
  Source:                 vga/address_reg[15]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.312ns  (logic 0.580ns (17.513%)  route 2.732ns (82.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 38.789 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( 37.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.634    37.612    vga/clk_out2
    SLICE_X65Y97         FDRE                                         r  vga/address_reg[15]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    38.069 f  vga/address_reg[15]_replica_1/Q
                         net (fo=17, routed)          1.944    40.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/frame_addr[14]_repN_1_alias
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.137 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.788    40.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/ramloop[42].ram.ram_enb
    RAMB36_X1Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.554    38.789    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.113    
                         clock uncertainty           -0.213    38.901    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.458    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -40.924    
  -------------------------------------------------------------------
                         slack                                 -2.467    

Slack (VIOLATED) :        -2.458ns  (required time - arrival time)
  Source:                 vga/address_reg[14]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.299ns  (logic 0.642ns (19.462%)  route 2.657ns (80.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.900ns = ( 38.767 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.405ns = ( 37.595 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.617    37.595    vga/clk_out2
    SLICE_X62Y102        FDRE                                         r  vga/address_reg[14]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518    38.113 r  vga/address_reg[14]_replica_1/Q
                         net (fo=36, routed)          1.693    39.806    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/frame_addr[13]_repN_1_alias
    SLICE_X63Y125        LUT6 (Prop_lut6_I0_O)        0.124    39.930 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.963    40.894    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ramloop[21].ram.ram_enb
    RAMB36_X1Y27         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.532    38.767    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y27         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.092    
                         clock uncertainty           -0.213    38.879    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.436    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -40.894    
  -------------------------------------------------------------------
                         slack                                 -2.458    

Slack (VIOLATED) :        -2.456ns  (required time - arrival time)
  Source:                 vga/address_reg[16]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.049%)  route 2.822ns (82.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 38.873 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.404ns = ( 37.596 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.618    37.596    vga/clk_out2
    SLICE_X65Y100        FDRE                                         r  vga/address_reg[16]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    38.052 f  vga/address_reg[16]_replica_1/Q
                         net (fo=21, routed)          2.044    40.096    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/frame_addr[15]_repN_1_alias
    SLICE_X70Y97         LUT6 (Prop_lut6_I4_O)        0.124    40.220 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.778    40.998    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/ramloop[41].ram.ram_enb
    RAMB36_X2Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.638    38.873    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.197    
                         clock uncertainty           -0.213    38.985    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.542    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                         -40.998    
  -------------------------------------------------------------------
                         slack                                 -2.456    

Slack (VIOLATED) :        -2.429ns  (required time - arrival time)
  Source:                 vga/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.273ns  (logic 0.580ns (17.719%)  route 2.693ns (82.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.898ns = ( 38.769 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 37.594 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.616    37.594    vga/clk_out2
    SLICE_X63Y104        FDRE                                         r  vga/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.456    38.050 f  vga/address_reg[17]/Q
                         net (fo=50, routed)          1.927    39.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X66Y112        LUT6 (Prop_lut6_I2_O)        0.124    40.101 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.767    40.867    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ramloop[10].ram.ram_enb
    RAMB36_X1Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.534    38.769    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.094    
                         clock uncertainty           -0.213    38.881    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.438    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -40.867    
  -------------------------------------------------------------------
                         slack                                 -2.429    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 vga/address_reg[13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.321ns  (logic 0.580ns (17.463%)  route 2.741ns (82.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 38.865 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( 37.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233    41.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    34.163 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    35.882    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.978 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.634    37.612    vga/clk_out2
    SLICE_X65Y98         FDRE                                         r  vga/address_reg[13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456    38.069 r  vga/address_reg[13]_replica_1/Q
                         net (fo=15, routed)          1.965    40.034    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/frame_addr[12]_repN_1_alias
    SLICE_X75Y102        LUT6 (Prop_lut6_I5_O)        0.124    40.158 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.776    40.934    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ramloop[24].ram.ram_enb
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    42.829    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.630    38.865    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    39.190    
                         clock uncertainty           -0.213    38.977    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.534    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                         -40.934    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vga/address_reg[3]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.694%)  route 0.656ns (82.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.603    -0.811    vga/clk_out2
    SLICE_X81Y98         FDRE                                         r  vga/address_reg[3]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  vga/address_reg[3]_replica_7/Q
                         net (fo=5, routed)           0.656    -0.014    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/frame_addr[2]_repN_7_alias
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.904    -1.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.745    -0.462    
                         clock uncertainty            0.213    -0.249    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga/address_reg[13]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.222ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.596    -0.818    vga/clk_out2
    SLICE_X82Y115        FDRE                                         r  vga/address_reg[13]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  vga/address_reg[13]_replica_7/Q
                         net (fo=1, routed)           0.659    -0.018    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/frame_addr[12]_repN_7_alias
    RAMB36_X2Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.888    -1.222    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745    -0.478    
                         clock uncertainty            0.213    -0.265    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.082    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vga/address_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.137%)  route 0.682ns (82.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.567    -0.847    vga/clk_out2
    SLICE_X9Y110         FDRE                                         r  vga/address_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  vga/address_reg[12]_replica/Q
                         net (fo=1, routed)           0.682    -0.024    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/frame_addr[11]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.880    -1.230    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745    -0.486    
                         clock uncertainty            0.213    -0.273    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.090    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vga/address_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.939%)  route 0.659ns (80.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.568    -0.846    vga/clk_out2
    SLICE_X8Y109         FDRE                                         r  vga/address_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  vga/address_reg[6]_replica_1/Q
                         net (fo=1, routed)           0.659    -0.023    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/frame_addr[5]_repN_1_alias
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.880    -1.230    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745    -0.486    
                         clock uncertainty            0.213    -0.273    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.090    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/address_reg[7]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.216%)  route 0.678ns (82.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.597    -0.817    vga/clk_out2
    SLICE_X81Y100        FDRE                                         r  vga/address_reg[7]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga/address_reg[7]_replica_8/Q
                         net (fo=5, routed)           0.678     0.002    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/frame_addr[6]_repN_8_alias
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.904    -1.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.745    -0.462    
                         clock uncertainty            0.213    -0.249    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/address_reg[4]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.491%)  route 0.714ns (83.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.561    -0.853    vga/clk_out2
    SLICE_X71Y81         FDRE                                         r  vga/address_reg[4]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  vga/address_reg[4]_replica_8/Q
                         net (fo=9, routed)           0.714     0.002    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/frame_addr[3]_repN_8_alias
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.900    -1.210    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.745    -0.466    
                         clock uncertainty            0.213    -0.253    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.070    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/address_reg[4]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.409%)  route 0.718ns (83.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.561    -0.853    vga/clk_out2
    SLICE_X71Y81         FDRE                                         r  vga/address_reg[4]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  vga/address_reg[4]_replica_8/Q
                         net (fo=9, routed)           0.718     0.006    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/frame_addr[3]_repN_8_alias
    RAMB18_X2Y34         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.904    -1.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.745    -0.462    
                         clock uncertainty            0.213    -0.249    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/address_reg[16]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.982%)  route 0.689ns (83.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.583    -0.831    vga/clk_out2
    SLICE_X72Y76         FDRE                                         r  vga/address_reg[16]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.690 r  vga/address_reg[16]_replica_4/Q
                         net (fo=4, routed)           0.689    -0.001    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/frame_addr[15]_repN_4_alias
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.900    -1.210    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.745    -0.466    
                         clock uncertainty            0.213    -0.253    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180    -0.073    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/address_reg[8]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.119%)  route 0.683ns (82.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.597    -0.817    vga/clk_out2
    SLICE_X81Y100        FDRE                                         r  vga/address_reg[8]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga/address_reg[8]_replica_7/Q
                         net (fo=5, routed)           0.683     0.007    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/frame_addr[7]_repN_7_alias
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.904    -1.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.745    -0.462    
                         clock uncertainty            0.213    -0.249    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/address_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.012%)  route 0.688ns (82.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.568    -0.846    vga/clk_out2
    SLICE_X9Y109         FDRE                                         r  vga/address_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  vga/address_reg[11]_replica/Q
                         net (fo=1, routed)           0.688    -0.017    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/frame_addr[10]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.880    -1.230    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745    -0.486    
                         clock uncertainty            0.213    -0.273    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.090    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -2.631ns,  Total Violation      -37.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.631ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_red_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.819ns  (logic 1.244ns (32.571%)  route 2.575ns (67.429%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 957.061 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456   956.378 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.291   957.669    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X56Y110        LUT6 (Prop_lut6_I2_O)        0.124   957.793 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000   957.793    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15_n_0
    SLICE_X56Y110        MUXF7 (Prop_muxf7_I1_O)      0.247   958.040 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   958.040    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_8_n_0
    SLICE_X56Y110        MUXF8 (Prop_muxf8_I0_O)      0.098   958.138 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.667   958.806    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I5_O)        0.319   959.125 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.617   959.742    vga/doutb[9]
    SLICE_X61Y103        FDRE                                         r  vga/vga_red_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.493   957.061    vga/clk_out2
    SLICE_X61Y103        FDRE                                         r  vga/vga_red_reg[1]_lopt_replica/C
                         clock pessimism              0.325   957.385    
                         clock uncertainty           -0.213   957.173    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.062   957.111    vga/vga_red_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        957.111    
                         arrival time                        -959.742    
  -------------------------------------------------------------------
                         slack                                 -2.631    

Slack (VIOLATED) :        -2.623ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.834ns  (logic 1.244ns (32.450%)  route 2.590ns (67.550%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 957.061 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456   956.378 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.291   957.669    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X56Y110        LUT6 (Prop_lut6_I2_O)        0.124   957.793 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000   957.793    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15_n_0
    SLICE_X56Y110        MUXF7 (Prop_muxf7_I1_O)      0.247   958.040 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   958.040    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_8_n_0
    SLICE_X56Y110        MUXF8 (Prop_muxf8_I0_O)      0.098   958.138 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.667   958.806    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I5_O)        0.319   959.125 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.631   959.756    vga/doutb[9]
    SLICE_X61Y103        FDRE                                         r  vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.493   957.061    vga/clk_out2
    SLICE_X61Y103        FDRE                                         r  vga/vga_red_reg[1]/C
                         clock pessimism              0.325   957.385    
                         clock uncertainty           -0.213   957.173    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.040   957.133    vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                        957.133    
                         arrival time                        -959.756    
  -------------------------------------------------------------------
                         slack                                 -2.623    

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_green_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.814ns  (logic 1.086ns (28.471%)  route 2.728ns (71.529%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 957.082 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456   956.378 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.353   957.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X66Y101        LUT6 (Prop_lut6_I2_O)        0.124   957.855 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   957.855    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X66Y101        MUXF7 (Prop_muxf7_I0_O)      0.209   958.064 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.763   958.827    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I1_O)        0.297   959.124 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           0.613   959.737    vga/doutb[4]
    SLICE_X66Y99         FDRE                                         r  vga/vga_green_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.513   957.082    vga/clk_out2
    SLICE_X66Y99         FDRE                                         r  vga/vga_green_reg[0]_lopt_replica/C
                         clock pessimism              0.325   957.406    
                         clock uncertainty           -0.213   957.194    
    SLICE_X66Y99         FDRE (Setup_fdre_C_D)       -0.028   957.166    vga/vga_green_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        957.166    
                         arrival time                        -959.737    
  -------------------------------------------------------------------
                         slack                                 -2.571    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.796ns  (logic 1.300ns (34.250%)  route 2.496ns (65.750%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 957.079 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.518   956.440 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_2/Q
                         net (fo=1, routed)           0.953   957.394    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[10].ram.ram_doutb[6]
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   957.518 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14/O
                         net (fo=1, routed)           0.000   957.518    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_n_0
    SLICE_X59Y113        MUXF7 (Prop_muxf7_I0_O)      0.238   957.756 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   957.756    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8_n_0
    SLICE_X59Y113        MUXF8 (Prop_muxf8_I0_O)      0.104   957.860 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.863   958.723    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I5_O)        0.316   959.039 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           0.679   959.718    vga/doutb[8]
    SLICE_X60Y99         FDRE                                         r  vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.510   957.079    vga/clk_out2
    SLICE_X60Y99         FDRE                                         r  vga/vga_red_reg[0]/C
                         clock pessimism              0.325   957.403    
                         clock uncertainty           -0.213   957.191    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.028   957.163    vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                        957.163    
                         arrival time                        -959.718    
  -------------------------------------------------------------------
                         slack                                 -2.555    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.809ns  (logic 0.704ns (18.482%)  route 3.105ns (81.518%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 957.153 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456   956.378 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.358   957.736    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X68Y98         LUT4 (Prop_lut4_I0_O)        0.124   957.860 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.039   958.899    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I1_O)        0.124   959.023 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.709   959.732    vga/doutb[1]
    SLICE_X73Y79         FDRE                                         r  vga/vga_blue_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.584   957.153    vga/clk_out2
    SLICE_X73Y79         FDRE                                         r  vga/vga_blue_reg[1]_lopt_replica/C
                         clock pessimism              0.325   957.477    
                         clock uncertainty           -0.213   957.265    
    SLICE_X73Y79         FDRE (Setup_fdre_C_D)       -0.067   957.198    vga/vga_blue_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        957.198    
                         arrival time                        -959.732    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_red_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.782ns  (logic 1.300ns (34.374%)  route 2.482ns (65.626%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 957.079 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.518   956.440 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_2/Q
                         net (fo=1, routed)           0.953   957.394    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[10].ram.ram_doutb[6]
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   957.518 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14/O
                         net (fo=1, routed)           0.000   957.518    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_n_0
    SLICE_X59Y113        MUXF7 (Prop_muxf7_I0_O)      0.238   957.756 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   957.756    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8_n_0
    SLICE_X59Y113        MUXF8 (Prop_muxf8_I0_O)      0.104   957.860 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.863   958.723    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I5_O)        0.316   959.039 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           0.666   959.704    vga/doutb[8]
    SLICE_X60Y99         FDRE                                         r  vga/vga_red_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.510   957.079    vga/clk_out2
    SLICE_X60Y99         FDRE                                         r  vga/vga_red_reg[0]_lopt_replica/C
                         clock pessimism              0.325   957.403    
                         clock uncertainty           -0.213   957.191    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.013   957.178    vga/vga_red_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        957.178    
                         arrival time                        -959.704    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.520ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.711ns  (logic 1.577ns (42.491%)  route 2.134ns (57.509%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 957.172 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.269ns = ( 956.064 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.753   956.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028   957.092 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065   957.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   957.583 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.349   958.932    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X81Y95         LUT6 (Prop_lut6_I5_O)        0.124   959.056 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.720   959.776    vga/doutb[0]
    SLICE_X80Y95         FDRE                                         r  vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.603   957.172    vga/clk_out2
    SLICE_X80Y95         FDRE                                         r  vga/vga_blue_reg[0]/C
                         clock pessimism              0.325   957.496    
                         clock uncertainty           -0.213   957.284    
    SLICE_X80Y95         FDRE (Setup_fdre_C_D)       -0.028   957.256    vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                        957.256    
                         arrival time                        -959.776    
  -------------------------------------------------------------------
                         slack                                 -2.520    

Slack (VIOLATED) :        -2.334ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.522ns  (logic 1.577ns (44.774%)  route 1.945ns (55.226%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 957.172 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.269ns = ( 956.064 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.753   956.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028   957.092 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065   957.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   957.583 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.349   958.932    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X81Y95         LUT6 (Prop_lut6_I5_O)        0.124   959.056 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.531   959.587    vga/doutb[0]
    SLICE_X80Y95         FDRE                                         r  vga/vga_blue_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.603   957.172    vga/clk_out2
    SLICE_X80Y95         FDRE                                         r  vga/vga_blue_reg[0]_lopt_replica/C
                         clock pessimism              0.325   957.496    
                         clock uncertainty           -0.213   957.284    
    SLICE_X80Y95         FDRE (Setup_fdre_C_D)       -0.031   957.253    vga/vga_blue_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        957.253    
                         arrival time                        -959.586    
  -------------------------------------------------------------------
                         slack                                 -2.334    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.436ns  (logic 1.245ns (36.233%)  route 2.191ns (63.767%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 957.057 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456   956.378 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.401   957.779    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X65Y109        LUT6 (Prop_lut6_I2_O)        0.124   957.903 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   957.903    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11_n_0
    SLICE_X65Y109        MUXF7 (Prop_muxf7_I1_O)      0.245   958.148 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   958.148    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X65Y109        MUXF8 (Prop_muxf8_I0_O)      0.104   958.252 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.790   959.043    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I3_O)        0.316   959.359 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000   959.359    vga/doutb[2]
    SLICE_X64Y116        FDRE                                         r  vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.489   957.057    vga/clk_out2
    SLICE_X64Y116        FDRE                                         r  vga/vga_blue_reg[2]/C
                         clock pessimism              0.325   957.381    
                         clock uncertainty           -0.213   957.169    
    SLICE_X64Y116        FDRE (Setup_fdre_C_D)        0.029   957.198    vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                        957.198    
                         arrival time                        -959.358    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.339ns  (logic 1.096ns (32.824%)  route 2.243ns (67.176%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 957.058 - 960.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 955.922 - 958.333 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    E3                   IBUF                         0.000   958.333 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233   959.566    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   952.496 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   954.215    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   954.311 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         1.611   955.922    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y111        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456   956.378 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          1.382   957.761    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X64Y111        LUT5 (Prop_lut5_I2_O)        0.124   957.885 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   957.885    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X64Y111        MUXF7 (Prop_muxf7_I1_O)      0.217   958.102 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.861   958.963    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I1_O)        0.299   959.262 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000   959.262    vga/doutb[10]
    SLICE_X65Y115        FDRE                                         r  vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    E3                   IBUF                         0.000   960.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162   961.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   953.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   955.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   955.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.490   957.058    vga/clk_out2
    SLICE_X65Y115        FDRE                                         r  vga/vga_red_reg[2]/C
                         clock pessimism              0.325   957.382    
                         clock uncertainty           -0.213   957.170    
    SLICE_X65Y115        FDRE (Setup_fdre_C_D)        0.029   957.199    vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                        957.199    
                         arrival time                        -959.261    
  -------------------------------------------------------------------
                         slack                                 -2.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.395ns (58.020%)  route 0.286ns (41.980%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.556    -0.858    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y117        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15_psbram_3/Q
                         net (fo=1, routed)           0.121    -0.595    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[11].ram.ram_doutb[0]
    SLICE_X64Y117        LUT6 (Prop_lut6_I5_O)        0.045    -0.550 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    -0.550    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15_n_0
    SLICE_X64Y117        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.476 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    -0.476    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X64Y117        MUXF8 (Prop_muxf8_I0_O)      0.023    -0.453 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.165    -0.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I5_O)        0.112    -0.177 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.177    vga/doutb[2]
    SLICE_X64Y116        FDRE                                         r  vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.827    -1.284    vga/clk_out2
    SLICE_X64Y116        FDRE                                         r  vga/vga_blue_reg[2]/C
                         clock pessimism              0.745    -0.539    
                         clock uncertainty            0.213    -0.327    
    SLICE_X64Y116        FDRE (Hold_fdre_C_D)         0.091    -0.236    vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.382ns (54.281%)  route 0.322ns (45.719%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.556    -0.858    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y113        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_psbram_2/Q
                         net (fo=1, routed)           0.146    -0.570    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[20].ram.ram_doutb[1]
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.045    -0.525 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    -0.525    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.461 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    -0.461    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9_n_0
    SLICE_X60Y112        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.442 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.175    -0.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X61Y112        LUT6 (Prop_lut6_I5_O)        0.113    -0.154 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.154    vga/doutb[3]
    SLICE_X61Y112        FDRE                                         r  vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.827    -1.284    vga/clk_out2
    SLICE_X61Y112        FDRE                                         r  vga/vga_blue_reg[3]/C
                         clock pessimism              0.745    -0.539    
                         clock uncertainty            0.213    -0.327    
    SLICE_X61Y112        FDRE (Hold_fdre_C_D)         0.091    -0.236    vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.249ns (37.232%)  route 0.420ns (62.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.623    -0.791    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.587 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.420    -0.167    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1][0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.045    -0.122 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.000    -0.122    vga/doutb[1]
    SLICE_X72Y79         FDRE                                         r  vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.856    -1.255    vga/clk_out2
    SLICE_X72Y79         FDRE                                         r  vga/vga_blue_reg[1]/C
                         clock pessimism              0.745    -0.510    
                         clock uncertainty            0.213    -0.298    
    SLICE_X72Y79         FDRE (Hold_fdre_C_D)         0.091    -0.207    vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.357%)  route 0.528ns (71.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.596    -0.818    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y104        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.654 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/Q
                         net (fo=1, routed)           0.528    -0.126    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X80Y110        LUT6 (Prop_lut6_I1_O)        0.045    -0.081 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.081    vga/doutb[11]
    SLICE_X80Y110        FDRE                                         r  vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.866    -1.245    vga/clk_out2
    SLICE_X80Y110        FDRE                                         r  vga/vga_red_reg[3]/C
                         clock pessimism              0.745    -0.500    
                         clock uncertainty            0.213    -0.288    
    SLICE_X80Y110        FDRE (Hold_fdre_C_D)         0.120    -0.168    vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.359ns (50.359%)  route 0.354ns (49.641%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.554    -0.860    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y113        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_psbram_1/Q
                         net (fo=1, routed)           0.214    -0.504    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[44].ram.ram_doutb[5]
    SLICE_X57Y114        LUT5 (Prop_lut5_I3_O)        0.045    -0.459 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.459    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X57Y114        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.394 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.139    -0.255    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I1_O)        0.108    -0.147 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    -0.147    vga/doutb[7]
    SLICE_X57Y114        FDRE                                         r  vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.824    -1.287    vga/clk_out2
    SLICE_X57Y114        FDRE                                         r  vga/vga_green_reg[3]/C
                         clock pessimism              0.745    -0.542    
                         clock uncertainty            0.213    -0.330    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.092    -0.238    vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.778%)  route 0.353ns (48.222%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.563    -0.851    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y100        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_psbram_3/Q
                         net (fo=1, routed)           0.217    -0.493    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[33].ram.ram_doutb[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.448 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    -0.448    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X64Y100        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.386 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    -0.386    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X64Y100        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.367 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.136    -0.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X67Y99         LUT6 (Prop_lut6_I3_O)        0.112    -0.119 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           0.000    -0.119    vga/doutb[4]
    SLICE_X67Y99         FDRE                                         r  vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.841    -1.270    vga/clk_out2
    SLICE_X67Y99         FDRE                                         r  vga/vga_green_reg[0]/C
                         clock pessimism              0.745    -0.525    
                         clock uncertainty            0.213    -0.313    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.092    -0.221    vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.392ns (53.464%)  route 0.341ns (46.536%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.555    -0.859    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y118        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_psbram_2/Q
                         net (fo=1, routed)           0.139    -0.579    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[10].ram.ram_doutb[8]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.045    -0.534 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    -0.534    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.463 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    -0.463    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8_n_0
    SLICE_X65Y117        MUXF8 (Prop_muxf8_I0_O)      0.023    -0.440 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.202    -0.238    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.112    -0.126 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.126    vga/doutb[10]
    SLICE_X65Y115        FDRE                                         r  vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.828    -1.283    vga/clk_out2
    SLICE_X65Y115        FDRE                                         r  vga/vga_red_reg[2]/C
                         clock pessimism              0.745    -0.538    
                         clock uncertainty            0.213    -0.326    
    SLICE_X65Y115        FDRE (Hold_fdre_C_D)         0.091    -0.235    vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.403ns (51.834%)  route 0.374ns (48.166%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.559    -0.855    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y108        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_psbram_1/Q
                         net (fo=1, routed)           0.185    -0.505    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[34].ram.ram_doutb[3]
    SLICE_X58Y110        LUT6 (Prop_lut6_I0_O)        0.045    -0.460 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    -0.460    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X58Y110        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    -0.398    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7_n_0
    SLICE_X58Y110        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.379 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.189    -0.190    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X61Y112        LUT6 (Prop_lut6_I3_O)        0.113    -0.077 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.077    vga/doutb[5]
    SLICE_X61Y112        FDRE                                         r  vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.827    -1.284    vga/clk_out2
    SLICE_X61Y112        FDRE                                         r  vga/vga_green_reg[1]/C
                         clock pessimism              0.745    -0.539    
                         clock uncertainty            0.213    -0.327    
    SLICE_X61Y112        FDRE (Hold_fdre_C_D)         0.092    -0.235    vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_blue_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.249ns (32.050%)  route 0.528ns (67.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.638    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.572 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.347    -0.224    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X81Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.179 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.181     0.001    vga/doutb[0]
    SLICE_X80Y95         FDRE                                         r  vga/vga_blue_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.874    -1.237    vga/clk_out2
    SLICE_X80Y95         FDRE                                         r  vga/vga_blue_reg[0]_lopt_replica/C
                         clock pessimism              0.745    -0.492    
                         clock uncertainty            0.213    -0.280    
    SLICE_X80Y95         FDRE (Hold_fdre_C_D)         0.059    -0.221    vga/vga_blue_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.405ns (45.351%)  route 0.488ns (54.649%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout1_buf/O
                         net (fo=417, routed)         0.553    -0.861    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y118        FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram_3/Q
                         net (fo=1, routed)           0.186    -0.510    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[19].ram.ram_doutb[4]
    SLICE_X60Y118        LUT6 (Prop_lut6_I5_O)        0.045    -0.465 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    -0.465    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X60Y118        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.401 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    -0.401    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X60Y118        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.382 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.302    -0.081    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X54Y112        LUT6 (Prop_lut6_I5_O)        0.113     0.032 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.032    vga/doutb[6]
    SLICE_X54Y112        FDRE                                         r  vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.823    -1.287    vga/clk_out2
    SLICE_X54Y112        FDRE                                         r  vga/vga_green_reg[2]/C
                         clock pessimism              0.745    -0.542    
                         clock uncertainty            0.213    -0.330    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.121    -0.209    vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.227ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.111%)  route 2.622ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.872     0.811    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.505    37.074    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[1]/C
                         clock pessimism              0.417    37.491    
                         clock uncertainty           -0.092    37.399    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.361    37.038    configs/clock_20k_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 36.227    

Slack (MET) :             36.227ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.111%)  route 2.622ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.872     0.811    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.505    37.074    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[8]/C
                         clock pessimism              0.417    37.491    
                         clock uncertainty           -0.092    37.399    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.361    37.038    configs/clock_20k_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 36.227    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.111%)  route 2.622ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.872     0.811    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.505    37.074    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[0]/C
                         clock pessimism              0.417    37.491    
                         clock uncertainty           -0.092    37.399    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    37.080    configs/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.111%)  route 2.622ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.872     0.811    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.505    37.074    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[7]/C
                         clock pessimism              0.417    37.491    
                         clock uncertainty           -0.092    37.399    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    37.080    configs/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.111%)  route 2.622ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.872     0.811    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.505    37.074    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[9]/C
                         clock pessimism              0.417    37.491    
                         clock uncertainty           -0.092    37.399    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    37.080    configs/clock_20k_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.320ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.929%)  route 2.484ns (81.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.733     0.673    configs/cyc_count_reg[0]
    SLICE_X55Y96         FDCE                                         f  configs/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.504    37.073    configs/clk
    SLICE_X55Y96         FDCE                                         r  configs/clock_20k_cnt_reg[10]/C
                         clock pessimism              0.417    37.489    
                         clock uncertainty           -0.092    37.398    
    SLICE_X55Y96         FDCE (Recov_fdce_C_CLR)     -0.405    36.993    configs/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         36.993    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                 36.320    

Slack (MET) :             36.320ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.929%)  route 2.484ns (81.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.733     0.673    configs/cyc_count_reg[0]
    SLICE_X55Y96         FDCE                                         f  configs/clock_20k_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.504    37.073    configs/clk
    SLICE_X55Y96         FDCE                                         r  configs/clock_20k_cnt_reg[4]/C
                         clock pessimism              0.417    37.489    
                         clock uncertainty           -0.092    37.398    
    SLICE_X55Y96         FDCE (Recov_fdce_C_CLR)     -0.405    36.993    configs/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         36.993    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                 36.320    

Slack (MET) :             36.320ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.929%)  route 2.484ns (81.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.733     0.673    configs/cyc_count_reg[0]
    SLICE_X55Y96         FDCE                                         f  configs/clock_20k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.504    37.073    configs/clk
    SLICE_X55Y96         FDCE                                         r  configs/clock_20k_reg/C
                         clock pessimism              0.417    37.489    
                         clock uncertainty           -0.092    37.398    
    SLICE_X55Y96         FDCE (Recov_fdce_C_CLR)     -0.405    36.993    configs/clock_20k_reg
  -------------------------------------------------------------------
                         required time                         36.993    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                 36.320    

Slack (MET) :             36.364ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.929%)  route 2.484ns (81.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.733     0.673    configs/cyc_count_reg[0]
    SLICE_X54Y96         FDCE                                         f  configs/clock_20k_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.504    37.073    configs/clk
    SLICE_X54Y96         FDCE                                         r  configs/clock_20k_cnt_reg[3]/C
                         clock pessimism              0.417    37.489    
                         clock uncertainty           -0.092    37.398    
    SLICE_X54Y96         FDCE (Recov_fdce_C_CLR)     -0.361    37.037    configs/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                 36.364    

Slack (MET) :             36.406ns  (required time - arrival time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.929%)  route 2.484ns (81.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.233     1.233    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.630    -2.391    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.751    -1.185    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124    -1.061 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.733     0.673    configs/cyc_count_reg[0]
    SLICE_X54Y96         FDCE                                         f  configs/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          1.162    41.162    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         1.504    37.073    configs/clk
    SLICE_X54Y96         FDCE                                         r  configs/clock_20k_cnt_reg[2]/C
                         clock pessimism              0.417    37.489    
                         clock uncertainty           -0.092    37.398    
    SLICE_X54Y96         FDCE (Recov_fdce_C_CLR)     -0.319    37.079    configs/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         37.079    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                 36.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.910%)  route 0.983ns (84.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.720     0.318    configs/cyc_count_reg[0]
    SLICE_X54Y96         FDCE                                         f  configs/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.834    -1.277    configs/clk
    SLICE_X54Y96         FDCE                                         r  configs/clock_20k_cnt_reg[2]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X54Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    configs/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.910%)  route 0.983ns (84.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.720     0.318    configs/cyc_count_reg[0]
    SLICE_X54Y96         FDCE                                         f  configs/clock_20k_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.834    -1.277    configs/clk
    SLICE_X54Y96         FDCE                                         r  configs/clock_20k_cnt_reg[3]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X54Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    configs/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.910%)  route 0.983ns (84.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.720     0.318    configs/cyc_count_reg[0]
    SLICE_X54Y96         FDCE                                         f  configs/clock_20k_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.834    -1.277    configs/clk
    SLICE_X54Y96         FDCE                                         r  configs/clock_20k_cnt_reg[5]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X54Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    configs/clock_20k_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.910%)  route 0.983ns (84.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.720     0.318    configs/cyc_count_reg[0]
    SLICE_X54Y96         FDCE                                         f  configs/clock_20k_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.834    -1.277    configs/clk
    SLICE_X54Y96         FDCE                                         r  configs/clock_20k_cnt_reg[6]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X54Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    configs/clock_20k_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.910%)  route 0.983ns (84.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.720     0.318    configs/cyc_count_reg[0]
    SLICE_X55Y96         FDCE                                         f  configs/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.834    -1.277    configs/clk
    SLICE_X55Y96         FDCE                                         r  configs/clock_20k_cnt_reg[10]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X55Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    configs/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.910%)  route 0.983ns (84.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.720     0.318    configs/cyc_count_reg[0]
    SLICE_X55Y96         FDCE                                         f  configs/clock_20k_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.834    -1.277    configs/clk
    SLICE_X55Y96         FDCE                                         r  configs/clock_20k_cnt_reg[4]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X55Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    configs/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.910%)  route 0.983ns (84.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.720     0.318    configs/cyc_count_reg[0]
    SLICE_X55Y96         FDCE                                         f  configs/clock_20k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.834    -1.277    configs/clk
    SLICE_X55Y96         FDCE                                         r  configs/clock_20k_reg/C
                         clock pessimism              0.692    -0.585    
    SLICE_X55Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    configs/clock_20k_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.215%)  route 1.036ns (84.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.774     0.372    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.835    -1.276    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[0]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X54Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    configs/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.215%)  route 1.036ns (84.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.774     0.372    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.835    -1.276    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[1]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X54Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    configs/clock_20k_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            configs/clock_20k_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.215%)  route 1.036ns (84.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.440     0.440    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.563    -0.851    power/clk
    SLICE_X47Y87         FDRE                                         r  power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.447    power/reset_OBUF
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.774     0.372    configs/cyc_count_reg[0]
    SLICE_X54Y97         FDCE                                         f  configs/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.480    clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk/inst/clkout2_buf/O
                         net (fo=381, routed)         0.835    -1.276    configs/clk
    SLICE_X54Y97         FDCE                                         r  configs/clock_20k_cnt_reg[7]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X54Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    configs/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  1.022    





