<profile>

<section name = "Vitis HLS Report for 'msn_table'" level="0">
<item name = "Date">Tue Aug 15 18:30:19 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.602 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 19.200 ns, 19.200 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">5, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 153, -</column>
<column name="Register">-, -, 425, 64, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="msn_table_dma_length_V_U">msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 32, 1, 16000</column>
<column name="msn_table_r_key_V_U">msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 32, 1, 16000</column>
<column name="msn_table_vaddr_V_U">msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 500, 64, 1, 32000</column>
<column name="msn_table_msn_V_U">state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 24, 1, 12000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_87">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op44_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op81_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op88_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_130_i_nbreadreq_fu_118_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_252_nbreadreq_fu_104_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_90_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="if2msnTable_init_blk_n">9, 2, 1, 2</column>
<column name="msnTable2rxExh_rsp_blk_n">9, 2, 1, 2</column>
<column name="msnTable2txExh_rsp_blk_n">9, 2, 1, 2</column>
<column name="msn_table_dma_length_V_address1">13, 3, 9, 27</column>
<column name="msn_table_dma_length_V_d1">13, 3, 32, 96</column>
<column name="msn_table_msn_V_address1">17, 4, 9, 36</column>
<column name="msn_table_msn_V_d1">13, 3, 24, 72</column>
<column name="msn_table_r_key_V_address1">17, 4, 9, 36</column>
<column name="msn_table_vaddr_V_address1">13, 3, 9, 27</column>
<column name="msn_table_vaddr_V_d1">13, 3, 64, 192</column>
<column name="rxExh2msnTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="txExh2msnTable_req_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="qpn_V_reg_396">16, 0, 16, 0</column>
<column name="rxRequest_dma_length_V_reg_373">32, 0, 32, 0</column>
<column name="rxRequest_dma_length_V_reg_373_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="rxRequest_msn_V_reg_382">24, 0, 24, 0</column>
<column name="rxRequest_msn_V_reg_382_pp0_iter1_reg">24, 0, 24, 0</column>
<column name="rxRequest_qpn_V_reg_368">16, 0, 16, 0</column>
<column name="rxRequest_qpn_V_reg_368_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="rxRequest_vaddr_V_reg_387">64, 0, 64, 0</column>
<column name="rxRequest_vaddr_V_reg_387_pp0_iter1_reg">64, 0, 64, 0</column>
<column name="rxRequest_write_reg_378">1, 0, 1, 0</column>
<column name="tmp_i_252_reg_392">1, 0, 1, 0</column>
<column name="tmp_i_252_reg_392_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_i_reg_364">1, 0, 1, 0</column>
<column name="rxRequest_write_reg_378">64, 32, 1, 0</column>
<column name="tmp_i_reg_364">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, msn_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, msn_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, msn_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, msn_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, msn_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, msn_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, msn_table, return value</column>
<column name="rxExh2msnTable_upd_req_dout">in, 137, ap_fifo, rxExh2msnTable_upd_req, pointer</column>
<column name="rxExh2msnTable_upd_req_num_data_valid">in, 2, ap_fifo, rxExh2msnTable_upd_req, pointer</column>
<column name="rxExh2msnTable_upd_req_fifo_cap">in, 2, ap_fifo, rxExh2msnTable_upd_req, pointer</column>
<column name="rxExh2msnTable_upd_req_empty_n">in, 1, ap_fifo, rxExh2msnTable_upd_req, pointer</column>
<column name="rxExh2msnTable_upd_req_read">out, 1, ap_fifo, rxExh2msnTable_upd_req, pointer</column>
<column name="txExh2msnTable_req_dout">in, 16, ap_fifo, txExh2msnTable_req, pointer</column>
<column name="txExh2msnTable_req_num_data_valid">in, 2, ap_fifo, txExh2msnTable_req, pointer</column>
<column name="txExh2msnTable_req_fifo_cap">in, 2, ap_fifo, txExh2msnTable_req, pointer</column>
<column name="txExh2msnTable_req_empty_n">in, 1, ap_fifo, txExh2msnTable_req, pointer</column>
<column name="txExh2msnTable_req_read">out, 1, ap_fifo, txExh2msnTable_req, pointer</column>
<column name="if2msnTable_init_dout">in, 48, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_num_data_valid">in, 2, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_fifo_cap">in, 2, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_empty_n">in, 1, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_read">out, 1, ap_fifo, if2msnTable_init, pointer</column>
<column name="msnTable2txExh_rsp_din">out, 56, ap_fifo, msnTable2txExh_rsp, pointer</column>
<column name="msnTable2txExh_rsp_num_data_valid">in, 2, ap_fifo, msnTable2txExh_rsp, pointer</column>
<column name="msnTable2txExh_rsp_fifo_cap">in, 2, ap_fifo, msnTable2txExh_rsp, pointer</column>
<column name="msnTable2txExh_rsp_full_n">in, 1, ap_fifo, msnTable2txExh_rsp, pointer</column>
<column name="msnTable2txExh_rsp_write">out, 1, ap_fifo, msnTable2txExh_rsp, pointer</column>
<column name="msnTable2rxExh_rsp_din">out, 152, ap_fifo, msnTable2rxExh_rsp, pointer</column>
<column name="msnTable2rxExh_rsp_num_data_valid">in, 2, ap_fifo, msnTable2rxExh_rsp, pointer</column>
<column name="msnTable2rxExh_rsp_fifo_cap">in, 2, ap_fifo, msnTable2rxExh_rsp, pointer</column>
<column name="msnTable2rxExh_rsp_full_n">in, 1, ap_fifo, msnTable2rxExh_rsp, pointer</column>
<column name="msnTable2rxExh_rsp_write">out, 1, ap_fifo, msnTable2rxExh_rsp, pointer</column>
</table>
</item>
</section>
</profile>
