From 66358354f100bd4c0bf04235943f3e68feb5e966 Mon Sep 17 00:00:00 2001
From: Kunihito Higashiyama <kunihito.higashiyama.ur@renesas.com>
Date: Mon, 29 Jul 2013 13:25:14 +0900
Subject: [PATCH 0767/1083] sh-pfc: r8a7791: Add MSIOF pin groups

Signed-off-by: Kunihito Higashiyama <kunihito.higashiyama.ur@renesas.com>
---
 drivers/pinctrl/sh-pfc/pfc-r8a7791.c | 99 ++++++++++++++++++++++++++++++++++++
 1 file changed, 99 insertions(+)

diff --git a/drivers/pinctrl/sh-pfc/pfc-r8a7791.c b/drivers/pinctrl/sh-pfc/pfc-r8a7791.c
index afad54d..18a30c3 100644
--- a/drivers/pinctrl/sh-pfc/pfc-r8a7791.c
+++ b/drivers/pinctrl/sh-pfc/pfc-r8a7791.c
@@ -1859,6 +1859,75 @@ static const unsigned int eth_rmii_mux[] = {
 	ETH_TXD0_MARK, ETH_TXD1_MARK, ETH_TX_EN_MARK, ETH_REFCLK_MARK,
 };
 
+/* - MSIOF0 ---------------------------------------------------------------- */
+static const unsigned int msiof0_clk_pins[] = {
+	/* SCK */
+	RCAR_GP_PIN(6, 24),
+};
+static const unsigned int msiof0_clk_mux[] = {
+	MSIOF0_SCK_MARK,
+};
+static const unsigned int msiof0_ctrl_pins[] = {
+	/* SYNC, SS1, SS2 */
+	RCAR_GP_PIN(6, 25), RCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 29),
+};
+static const unsigned int msiof0_ctrl_mux[] = {
+	MSIOF0_SYNC_MARK, MSIOF0_SS1_MARK, MSIOF0_SS2_MARK,
+};
+static const unsigned int msiof0_data_pins[] = {
+	/* TXD, RXD */
+	RCAR_GP_PIN(6, 26), RCAR_GP_PIN(6, 27),
+};
+static const unsigned int msiof0_data_mux[] = {
+	MSIOF0_TXD_MARK, MSIOF0_RXD_MARK,
+};
+
+/* - MSIOF1 ---------------------------------------------------------------- */
+static const unsigned int msiof1_clk_pins[] = {
+	/* SCK */
+	RCAR_GP_PIN(0, 22),
+};
+static const unsigned int msiof1_clk_mux[] = {
+	MSIOF1_SCK_MARK,
+};
+static const unsigned int msiof1_ctrl_pins[] = {
+	/* SYNC, SS1, SS2 */
+	RCAR_GP_PIN(0, 23), RCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),
+};
+static const unsigned int msiof1_ctrl_mux[] = {
+	MSIOF1_SYNC_MARK, MSIOF1_SS1_MARK, MSIOF1_SS2_MARK,
+};
+static const unsigned int msiof1_data_pins[] = {
+	/* TXD, RXD */
+	RCAR_GP_PIN(0, 26), RCAR_GP_PIN(0, 27),
+};
+static const unsigned int msiof1_data_mux[] = {
+	MSIOF1_TXD_MARK, MSIOF1_RXD_MARK,
+};
+
+/* - MSIOF2 ---------------------------------------------------------------- */
+static const unsigned int msiof2_clk_pins[] = {
+	/* SCK */
+	RCAR_GP_PIN(1, 13),
+};
+static const unsigned int msiof2_clk_mux[] = {
+	MSIOF2_SCK_MARK,
+};
+static const unsigned int msiof2_ctrl_pins[] = {
+	/* SYNC, SS1, SS2 */
+	RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),
+};
+static const unsigned int msiof2_ctrl_mux[] = {
+	MSIOF2_SYNC_MARK, MSIOF2_SS1_MARK, MSIOF2_SS2_MARK,
+};
+static const unsigned int msiof2_data_pins[] = {
+	/* TXD, RXD */
+	RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),
+};
+static const unsigned int msiof2_data_mux[] = {
+	MSIOF2_TXD_MARK, MSIOF2_RXD_MARK,
+};
+
 static const struct sh_pfc_pin_group pinmux_groups[] = {
 	SH_PFC_PIN_GROUP(intc_irq0),
 	SH_PFC_PIN_GROUP(intc_irq1),
@@ -1876,6 +1945,15 @@ static const struct sh_pfc_pin_group pinmux_groups[] = {
 	SH_PFC_PIN_GROUP(eth_magic),
 	SH_PFC_PIN_GROUP(eth_mdio),
 	SH_PFC_PIN_GROUP(eth_rmii),
+	SH_PFC_PIN_GROUP(msiof0_clk),
+	SH_PFC_PIN_GROUP(msiof0_ctrl),
+	SH_PFC_PIN_GROUP(msiof0_data),
+	SH_PFC_PIN_GROUP(msiof1_clk),
+	SH_PFC_PIN_GROUP(msiof1_ctrl),
+	SH_PFC_PIN_GROUP(msiof1_data),
+	SH_PFC_PIN_GROUP(msiof2_clk),
+	SH_PFC_PIN_GROUP(msiof2_ctrl),
+	SH_PFC_PIN_GROUP(msiof2_data),
 };
 
 static const char * const intc_groups[] = {
@@ -1905,11 +1983,32 @@ static const char * const eth_groups[] = {
 	"eth_rmii",
 };
 
+static const char * const msiof0_groups[] = {
+	"msiof0_clk",
+	"msiof0_ctrl",
+	"msiof0_data",
+};
+
+static const char * const msiof1_groups[] = {
+	"msiof1_clk",
+	"msiof1_ctrl",
+	"msiof1_data",
+};
+
+static const char * const msiof2_groups[] = {
+	"msiof2_clk",
+	"msiof2_ctrl",
+	"msiof2_data",
+};
+
 static const struct sh_pfc_function pinmux_functions[] = {
 	SH_PFC_FUNCTION(intc),
 	SH_PFC_FUNCTION(scif0),
 	SH_PFC_FUNCTION(scif1),
 	SH_PFC_FUNCTION(eth),
+	SH_PFC_FUNCTION(msiof0),
+	SH_PFC_FUNCTION(msiof1),
+	SH_PFC_FUNCTION(msiof2),
 };
 
 static struct pinmux_cfg_reg pinmux_config_regs[] = {
-- 
1.8.3.2

