// Seed: 1777116862
`define pp_2 0
module module_0 (
    output id_0,
    output id_1
);
  logic id_3;
  assign id_1 = id_2;
  assign id_1[1] = id_2;
endmodule
