and r0, r1, r2, lsr #9 
mov r3, r1 
bic r2, r2, r0 
ror r2, r3, r2 
asr r3, r0, r2 
