Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jan  4 17:09:28 2023
| Host         : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                  Violations  
------  --------  ---------------------------  ----------  
RTGT-1  Advisory  RAM retargeting possibility  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.452       -0.919                      3                16857        0.034        0.000                      0                16857        3.750        0.000                       0                  8134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.452       -0.919                      3                16857        0.034        0.000                      0                16857        3.750        0.000                       0                  8134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.452ns,  Total Violation       -0.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 2.502ns (25.662%)  route 7.248ns (74.338%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.668     2.962    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X32Y8          FDRE                                         r  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.518     3.480 f  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[50]/Q
                         net (fo=139, routed)         0.697     4.177    design_1_i/clefia_dec_0/inst/rk_U/Q[14]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     4.301 f  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1563/O
                         net (fo=1, routed)           0.821     5.122    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1563_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.246 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1557/O
                         net (fo=1, routed)           0.591     5.838    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1557_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124     5.962 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1550/O
                         net (fo=1, routed)           0.451     6.413    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1550_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.537 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1537/O
                         net (fo=1, routed)           0.682     7.219    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1537_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.343 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1518/O
                         net (fo=1, routed)           0.297     7.640    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1518_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.764 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1501/O
                         net (fo=1, routed)           0.154     7.918    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1501_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1487/O
                         net (fo=1, routed)           0.409     8.451    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1487_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.575 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1474/O
                         net (fo=1, routed)           0.290     8.865    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1474_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.989 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1461/O
                         net (fo=1, routed)           0.154     9.143    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1461_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1440/O
                         net (fo=1, routed)           0.405     9.673    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1440_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.797 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1356/O
                         net (fo=1, routed)           0.314    10.111    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1356_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.235 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1044/O
                         net (fo=1, routed)           0.474    10.709    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1044_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.833 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_570/O
                         net (fo=1, routed)           0.309    11.142    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_570_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_231/O
                         net (fo=1, routed)           0.446    11.712    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_231_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124    11.836 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_63/O
                         net (fo=1, routed)           0.305    12.141    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_63_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.265 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_7/O
                         net (fo=1, routed)           0.447    12.712    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_7_n_0
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.537    12.716    design_1_i/clefia_dec_0/inst/rk_U/ap_clk
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/CLKARDCLK
                         clock pessimism              0.264    12.979    
                         clock uncertainty           -0.154    12.825    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.259    design_1_i/clefia_dec_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 2.502ns (26.001%)  route 7.121ns (73.999%))
  Logic Levels:           16  (LUT6=16)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.668     2.962    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X38Y8          FDRE                                         r  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     3.480 r  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[198]/Q
                         net (fo=48, routed)          0.721     4.201    design_1_i/clefia_dec_0/inst/rk_U/Q[162]
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.325 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_647/O
                         net (fo=3, routed)           0.784     5.109    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_647_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I3_O)        0.124     5.233 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1572/O
                         net (fo=1, routed)           0.161     5.394    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1572_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I3_O)        0.124     5.518 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1568/O
                         net (fo=1, routed)           0.498     6.016    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1568_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1562/O
                         net (fo=1, routed)           0.291     6.431    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1562_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.555 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1555/O
                         net (fo=1, routed)           0.151     6.707    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1555_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.831 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1546/O
                         net (fo=1, routed)           0.154     6.985    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1546_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.109 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1531/O
                         net (fo=1, routed)           0.420     7.529    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1531_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1514/O
                         net (fo=1, routed)           0.433     8.086    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1514_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.210 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1498/O
                         net (fo=1, routed)           0.289     8.499    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1498_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.623 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1485/O
                         net (fo=1, routed)           0.151     8.775    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1485_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.899 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1472/O
                         net (fo=1, routed)           0.304     9.202    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1472_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.326 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1459/O
                         net (fo=1, routed)           0.291     9.618    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1459_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.742 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1371/O
                         net (fo=1, routed)           0.295    10.037    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1371_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.161 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1076/O
                         net (fo=2, routed)           1.174    11.335    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1076_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.459 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_97_comp/O
                         net (fo=1, routed)           0.427    11.886    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_97_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124    12.010 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_16_comp/O
                         net (fo=1, routed)           0.574    12.585    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_16_n_0
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.538    12.717    design_1_i/clefia_dec_0/inst/rk_U/ap_clk
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.226    design_1_i/clefia_dec_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 2.378ns (25.281%)  route 7.028ns (74.719%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.667     2.961    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X32Y9          FDRE                                         r  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.518     3.479 r  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=49, routed)          1.076     4.555    design_1_i/clefia_dec_0/inst/rk_U/Q[16]
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     4.679 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1569/O
                         net (fo=1, routed)           0.665     5.344    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1569_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.468 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1566/O
                         net (fo=1, routed)           0.306     5.774    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1566_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124     5.898 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1560/O
                         net (fo=1, routed)           0.477     6.375    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1560_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1553/O
                         net (fo=1, routed)           0.414     6.913    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1553_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.037 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1540/O
                         net (fo=1, routed)           0.656     7.693    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1540_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.817 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1522/O
                         net (fo=1, routed)           0.292     8.110    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1522_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.234 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1504/O
                         net (fo=1, routed)           0.149     8.383    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1504_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.507 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1491/O
                         net (fo=1, routed)           0.316     8.823    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1491_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.947 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1478/O
                         net (fo=1, routed)           0.264     9.211    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1478_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.335 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1465/O
                         net (fo=1, routed)           0.443     9.779    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1465_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.903 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1444/O
                         net (fo=1, routed)           0.159    10.061    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1444_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.185 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1360/O
                         net (fo=1, routed)           0.299    10.485    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1360_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.609 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1048/O
                         net (fo=1, routed)           0.284    10.893    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1048_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.017 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_575/O
                         net (fo=1, routed)           0.625    11.642    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_575_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.124    11.766 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_8_comp_1/O
                         net (fo=1, routed)           0.601    12.367    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_8_n_0
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.537    12.716    design_1_i/clefia_dec_0/inst/rk_U/ap_clk
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/CLKARDCLK
                         clock pessimism              0.264    12.979    
                         clock uncertainty           -0.154    12.825    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.259    design_1_i/clefia_dec_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.254ns (24.343%)  route 7.005ns (75.657%))
  Logic Levels:           14  (LUT2=1 LUT6=13)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.668     2.962    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X32Y8          FDRE                                         r  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.518     3.480 f  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[49]/Q
                         net (fo=140, routed)         0.776     4.256    design_1_i/clefia_dec_0/inst/rk_U/Q[13]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     4.380 f  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1352/O
                         net (fo=4, routed)           0.470     4.850    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1352_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.974 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1545/O
                         net (fo=1, routed)           0.162     5.136    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1545_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.124     5.260 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1528/O
                         net (fo=1, routed)           0.615     5.875    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1528_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124     5.999 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1512/O
                         net (fo=1, routed)           0.629     6.628    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1512_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1496/O
                         net (fo=1, routed)           0.411     7.163    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1496_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.287 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1483/O
                         net (fo=1, routed)           0.447     7.734    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1483_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1469/O
                         net (fo=1, routed)           0.445     8.303    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1469_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.427 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1457/O
                         net (fo=1, routed)           0.497     8.924    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1457_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.048 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1369/O
                         net (fo=1, routed)           0.313     9.361    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1369_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1072/O
                         net (fo=1, routed)           0.313     9.798    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1072_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.922 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_626/O
                         net (fo=1, routed)           0.285    10.207    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_626_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I2_O)        0.124    10.331 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_288/O
                         net (fo=1, routed)           0.296    10.627    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_288_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.751 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_93/O
                         net (fo=1, routed)           0.403    11.154    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_93_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.278 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_15/O
                         net (fo=1, routed)           0.943    12.221    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_15_n_0
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.538    12.717    design_1_i/clefia_dec_0/inst/rk_U/ap_clk
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.264    12.980    
                         clock uncertainty           -0.154    12.826    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    12.260    design_1_i/clefia_dec_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/xor_ln124_37_reg_75382_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 3.373ns (37.574%)  route 5.604ns (62.426%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.841     3.135    design_1_i/clefia_dec_0/inst/clefia_s0_U/ap_clk
    RAMB18_X4Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.589 r  design_1_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/DOADO[2]
                         net (fo=33, routed)          2.117     7.706    design_1_i/clefia_dec_0/inst/clefia_s0_U/DOADO[2]
    SLICE_X77Y34         LUT2 (Prop_lut2_I1_O)        0.150     7.856 r  design_1_i/clefia_dec_0/inst/clefia_s0_U/x_assign_31_reg_74613[3]_i_1/O
                         net (fo=13, routed)          0.800     8.656    design_1_i/clefia_dec_0/inst/clefia_s0_U/q2_reg_5[1]
    SLICE_X76Y30         LUT2 (Prop_lut2_I1_O)        0.321     8.977 r  design_1_i/clefia_dec_0/inst/clefia_s0_U/trunc_ln134_874_reg_78868[3]_i_1/O
                         net (fo=30, routed)          1.152    10.129    design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_2614_reg_78427_reg[4][2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.332    10.461 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_367_reg_81920[4]_i_2/O
                         net (fo=2, routed)           0.425    10.886    design_1_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_37_reg_75382_reg[4]
    SLICE_X62Y14         LUT3 (Prop_lut3_I2_O)        0.116    11.002 r  design_1_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_37_reg_75382[4]_i_1/O
                         net (fo=1, routed)           1.111    12.112    design_1_i/clefia_dec_0/inst/xor_ln124_37_fu_14445_p2[4]
    SLICE_X69Y17         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_37_reg_75382_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.550    12.729    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X69Y17         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_37_reg_75382_reg[4]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X69Y17         FDRE (Setup_fdre_C_D)       -0.251    12.554    design_1_i/clefia_dec_0/inst/xor_ln124_37_reg_75382_reg[4]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 2.006ns (22.866%)  route 6.767ns (77.134%))
  Logic Levels:           12  (LUT6=12)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.667     2.961    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X34Y9          FDRE                                         r  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518     3.479 f  design_1_i/clefia_dec_0/inst/ap_CS_fsm_reg[45]/Q
                         net (fo=177, routed)         1.416     4.895    design_1_i/clefia_dec_0/inst/rk_U/Q[9]
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.019 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1351/O
                         net (fo=2, routed)           0.499     5.518    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1351_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.642 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1506/O
                         net (fo=1, routed)           0.159     5.801    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1506_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.925 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1493/O
                         net (fo=1, routed)           0.803     6.727    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1493_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.851 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1480/O
                         net (fo=1, routed)           0.310     7.162    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1480_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.286 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1467/O
                         net (fo=1, routed)           0.461     7.747    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1467_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.871 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1446/O
                         net (fo=1, routed)           0.300     8.171    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1446_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1365/O
                         net (fo=1, routed)           0.302     8.597    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1365_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.721 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1065/O
                         net (fo=1, routed)           0.443     9.164    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_1065_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.288 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_608/O
                         net (fo=1, routed)           0.304     9.592    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_608_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.716 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_268/O
                         net (fo=1, routed)           0.338    10.054    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_268_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.178 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_82/O
                         net (fo=1, routed)           0.447    10.625    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_82_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_13/O
                         net (fo=1, routed)           0.985    11.734    design_1_i/clefia_dec_0/inst/rk_U/ram_reg_i_13_n_0
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.538    12.717    design_1_i/clefia_dec_0/inst/rk_U/ap_clk
    RAMB18_X2Y2          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/rk_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.226    design_1_i/clefia_dec_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/xor_ln124_577_reg_84254_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 2.578ns (27.686%)  route 6.733ns (72.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.765     3.059    design_1_i/clefia_dec_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.513 r  design_1_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/DOADO[5]
                         net (fo=171, routed)         6.733    12.247    design_1_i/clefia_dec_0/inst/clefia_s0_U/q1_reg_0[5]
    SLICE_X101Y3         LUT6 (Prop_lut6_I2_O)        0.124    12.371 r  design_1_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_577_reg_84254[6]_i_1/O
                         net (fo=1, routed)           0.000    12.371    design_1_i/clefia_dec_0/inst/xor_ln124_577_fu_64068_p2[6]
    SLICE_X101Y3         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_577_reg_84254_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.625    12.804    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X101Y3         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_577_reg_84254_reg[6]/C
                         clock pessimism              0.230    13.034    
                         clock uncertainty           -0.154    12.880    
    SLICE_X101Y3         FDRE (Setup_fdre_C_D)        0.029    12.909    design_1_i/clefia_dec_0/inst/xor_ln124_577_reg_84254_reg[6]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/xor_ln124_86_reg_75722_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 2.578ns (28.329%)  route 6.522ns (71.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.765     3.059    design_1_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y5          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.513 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[0]
                         net (fo=118, routed)         6.522    12.036    design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg_0[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.160 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_86_reg_75722[1]_i_1/O
                         net (fo=1, routed)           0.000    12.160    design_1_i/clefia_dec_0/inst/xor_ln124_86_fu_18521_p2[1]
    SLICE_X46Y38         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_86_reg_75722_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.491    12.670    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X46Y38         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_86_reg_75722_reg[1]/C
                         clock pessimism              0.129    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.079    12.724    design_1_i/clefia_dec_0/inst/xor_ln124_86_reg_75722_reg[1]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/x_assign_5_reg_74082_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.454ns (26.970%)  route 6.645ns (73.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.765     3.059    design_1_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y5          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.513 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[0]
                         net (fo=118, routed)         6.645    12.158    design_1_i/clefia_dec_0/inst/clefia_s1_q0[0]
    SLICE_X57Y43         FDRE                                         r  design_1_i/clefia_dec_0/inst/x_assign_5_reg_74082_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.554    12.733    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X57Y43         FDRE                                         r  design_1_i/clefia_dec_0/inst/x_assign_5_reg_74082_reg[1]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X57Y43         FDRE (Setup_fdre_C_D)       -0.081    12.728    design_1_i/clefia_dec_0/inst/x_assign_5_reg_74082_reg[1]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/x_assign_18_reg_73141_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 2.454ns (26.943%)  route 6.654ns (73.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.765     3.059    design_1_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y5          RAMB18E1                                     r  design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.513 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=177, routed)         6.654    12.167    design_1_i/clefia_dec_0/inst/clefia_s1_q0[5]
    SLICE_X80Y22         FDRE                                         r  design_1_i/clefia_dec_0/inst/x_assign_18_reg_73141_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.548    12.727    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X80Y22         FDRE                                         r  design_1_i/clefia_dec_0/inst/x_assign_18_reg_73141_reg[6]/C
                         clock pessimism              0.230    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X80Y22         FDRE (Setup_fdre_C_D)       -0.058    12.745    design_1_i/clefia_dec_0/inst/x_assign_18_reg_73141_reg[6]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/clefia_dec_0/inst/xor_ln124_44_reg_74819_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/xor_ln124_100_reg_76251_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.581%)  route 0.205ns (52.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.551     0.887    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X53Y18         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_44_reg_74819_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/clefia_dec_0/inst/xor_ln124_44_reg_74819_reg[0]/Q
                         net (fo=2, routed)           0.205     1.232    design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_100_reg_76251_reg[7]_0[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.277 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_100_reg_76251[0]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/clefia_dec_0/inst/xor_ln124_100_fu_20425_p2[0]
    SLICE_X49Y17         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_100_reg_76251_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.821     1.187    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y17         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_100_reg_76251_reg[0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/clefia_dec_0/inst/xor_ln124_100_reg_76251_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/clefia_dec_0/inst/xor_ln124_376_reg_82028_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/xor_ln124_400_reg_82258_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.246ns (58.737%)  route 0.173ns (41.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.559     0.895    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X46Y12         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_376_reg_82028_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/clefia_dec_0/inst/xor_ln124_376_reg_82028_reg[7]/Q
                         net (fo=1, routed)           0.173     1.215    design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_400_reg_82258_reg[7][7]
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.098     1.313 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_400_reg_82258[7]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/clefia_dec_0/inst/xor_ln124_400_fu_51080_p2[7]
    SLICE_X50Y11         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_400_reg_82258_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.823     1.189    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X50Y11         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_400_reg_82258_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.121     1.275    design_1_i/clefia_dec_0/inst/xor_ln124_400_reg_82258_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/clefia_dec_0/inst/xor_ln124_159_reg_76807_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/xor_ln124_215_reg_77913_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.800%)  route 0.220ns (54.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.558     0.894    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X47Y13         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_159_reg_76807_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/clefia_dec_0/inst/xor_ln124_159_reg_76807_reg[0]/Q
                         net (fo=1, routed)           0.220     1.255    design_1_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_215_reg_77913_reg[7][0]
    SLICE_X52Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.300 r  design_1_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_215_reg_77913[0]_i_1/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/clefia_dec_0/inst/xor_ln124_215_fu_31805_p2[0]
    SLICE_X52Y14         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_215_reg_77913_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.820     1.186    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X52Y14         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_215_reg_77913_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.091     1.242    design_1_i/clefia_dec_0/inst/xor_ln124_215_reg_77913_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.727%)  route 0.254ns (64.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.254     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/areset_d1
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDSE (Hold_fdse_C_S)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.727%)  route 0.254ns (64.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.254     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/areset_d1
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDSE (Hold_fdse_C_S)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.727%)  route 0.254ns (64.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.254     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/areset_d1
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDSE (Hold_fdse_C_S)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.727%)  route 0.254ns (64.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.254     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/areset_d1
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDSE (Hold_fdse_C_S)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/clefia_dec_0/inst/x_assign_21_reg_73169_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/or_ln134_13_reg_73490_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.557     0.893    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X51Y40         FDRE                                         r  design_1_i/clefia_dec_0/inst/x_assign_21_reg_73169_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/clefia_dec_0/inst/x_assign_21_reg_73169_reg[7]/Q
                         net (fo=4, routed)           0.265     1.299    design_1_i/clefia_dec_0/inst/x_assign_21_reg_73169[7]
    SLICE_X43Y40         FDRE                                         r  design_1_i/clefia_dec_0/inst/or_ln134_13_reg_73490_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.828     1.194    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X43Y40         FDRE                                         r  design_1_i/clefia_dec_0/inst/or_ln134_13_reg_73490_reg[1]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.075     1.234    design_1_i/clefia_dec_0/inst/or_ln134_13_reg_73490_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/clefia_dec_0/inst/xor_ln124_118_reg_76287_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_dec_0/inst/xor_ln124_174_reg_77314_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.104%)  route 0.236ns (55.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.552     0.888    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X52Y17         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_118_reg_76287_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/clefia_dec_0/inst/xor_ln124_118_reg_76287_reg[0]/Q
                         net (fo=2, routed)           0.236     1.264    design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_174_reg_77314_reg[7][0]
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.309 r  design_1_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_174_reg_77314[0]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/clefia_dec_0/inst/xor_ln124_174_fu_26404_p2[0]
    SLICE_X45Y16         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_174_reg_77314_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.822     1.188    design_1_i/clefia_dec_0/inst/ap_clk
    SLICE_X45Y16         FDRE                                         r  design_1_i/clefia_dec_0/inst/xor_ln124_174_reg_77314_reg[0]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.091     1.244    design_1_i/clefia_dec_0/inst/xor_ln124_174_reg_77314_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.337%)  route 0.258ns (64.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.258     1.312    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/areset_d1
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_R)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   design_1_i/clefia_dec_0/inst/rk_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   design_1_i/clefia_dec_0/inst/rk_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   design_1_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   design_1_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y2   design_1_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y2   design_1_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y10  design_1_i/clefia_dec_0/inst/clefia_s0_U/q4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y10  design_1_i/clefia_dec_0/inst/clefia_s0_U/q4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y11  design_1_i/clefia_dec_0/inst/clefia_s0_U/q6_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y11  design_1_i/clefia_dec_0/inst/clefia_s0_U/q6_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y82  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80  design_1_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 0.124ns (6.251%)  route 1.860ns (93.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.984 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        1.654     2.833    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.045ns (5.649%)  route 0.752ns (94.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.752     0.752    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.797 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.797    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8134, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





