---
cssclasses:
  - hide-header-underline-1
  - t-w
  - table-nalt
aliases: []
tags: []
---
**[[DIGILOG21PRELIM1|BACK]]**

---
## `OR` Gate
gets its name from the fact that it behaves after the fashion of the logical inclusive "or." The output is "true" if either or both of the inputs are "true." If both inputs are "false," then the output is "false." In other words, for the output to be 1, at least input one OR two must be 1.

**Boolean notation: ** $\mathbf{A}\ +\ \mathbf{B}$
![[DIGILOG21PRELIM12.png|center]]

![[Pasted image 20230909165725.png]]

| Pin Number          | Description                                              |
| ------------------- | -------------------------------------------------------- |
| <center>1</center>  | <mark class="hltr-lightblue">A Input Gate 1</mark>       |
| <center>2</center>  | <mark class="hltr-lightblue">B Input Gate 1</mark>       |
| <center>3</center>  | **<mark class="hltr-lightblue">Y Output Gate 1</mark>**  |
| <center>4</center>  | <mark class="hltr-lightgreen">A Input Gate 2</mark>      |
| <center>5</center>  | <mark class="hltr-lightgreen">B Input Gate 2</mark>      |
| <center>6</center>  | **<mark class="hltr-lightgreen">Y Output Gate 2</mark>** |
| <center>7</center>  | *Ground*                                                 |
| <center>8</center>  | **<mark class="hltr-pink">Y Output Gate 3</mark>**       |
| <center>9</center>  | <mark class="hltr-pink">B Input Gate 3</mark>            |
| <center>10</center> | <mark class="hltr-pink">A Input Gate 3</mark>            |
| <center>11</center> | **<mark class="hltr-orange">Y Output Gate 4</mark>**     |
| <center>12</center> | <mark class="hltr-orange">B Input Gate 4</mark>          |
| <center>13</center> | <mark class="hltr-orange">A Input Gate 4</mark>          |
| <center>14</center> | *Vcc - Positive supply*                                        |
