// Seed: 1475380083
module module_0;
  wire id_1;
  assign module_2.id_11 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd30
) (
    output tri1 id_0,
    input  tri1 _id_1
);
  logic [1 : 1  -  id_1] id_3 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_18 = 32'd27,
    parameter id_26 = 32'd98
) (
    input supply0 id_0,
    input wand id_1,
    input tri0 module_2,
    input wor id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    output supply0 id_10,
    input wor id_11,
    input uwire id_12,
    input tri id_13,
    output wand id_14,
    input tri id_15,
    output supply0 id_16,
    input wand id_17,
    input uwire _id_18,
    output uwire id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri id_22,
    output tri id_23,
    output supply0 id_24,
    input wand id_25,
    input supply1 _id_26
);
  logic [-1 : (  id_18  )  >=  id_26] id_28;
  ;
  assign id_28 = id_5;
  logic id_29;
  module_0 modCall_1 ();
  wire id_30;
  always @(posedge id_1 or posedge id_30) #1;
endmodule
