{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597903068253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597903068258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 20 13:57:48 2020 " "Processing started: Thu Aug 20 13:57:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597903068258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1597903068258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off exu_top -c exu_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off exu_top -c exu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1597903068258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1597903068589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top_8_1200mv_85c_slow.vo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top_8_1200mv_85c_slow.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903068797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top_8_1200mv_0c_slow.vo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top_8_1200mv_0c_slow.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903068914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top_min_1200mv_0c_fast.vo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top_min_1200mv_0c_fast.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903069033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top.vo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903069152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top_8_1200mv_85c_v_slow.sdo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903069279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top_8_1200mv_0c_v_slow.sdo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903069404 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top_min_1200mv_0c_v_fast.sdo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903069531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exu_top_v.sdo E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/ simulation " "Generated file exu_top_v.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597903069656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597903069712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 20 13:57:49 2020 " "Processing ended: Thu Aug 20 13:57:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597903069712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597903069712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597903069712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1597903069712 ""}
