|simpleb
init_clock => init_clock.IN1
Reset => reset0.DATAIN
Exec => exec0.DATAIN
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
LED0[0] <= externalOut:externalOut0.LED0
LED0[1] <= externalOut:externalOut0.LED0
LED0[2] <= externalOut:externalOut0.LED0
LED0[3] <= externalOut:externalOut0.LED0
LED0[4] <= externalOut:externalOut0.LED0
LED0[5] <= externalOut:externalOut0.LED0
LED0[6] <= externalOut:externalOut0.LED0
LED0[7] <= externalOut:externalOut0.LED0
LED1[0] <= externalOut:externalOut0.LED1
LED1[1] <= externalOut:externalOut0.LED1
LED1[2] <= externalOut:externalOut0.LED1
LED1[3] <= externalOut:externalOut0.LED1
LED1[4] <= externalOut:externalOut0.LED1
LED1[5] <= externalOut:externalOut0.LED1
LED1[6] <= externalOut:externalOut0.LED1
LED1[7] <= externalOut:externalOut0.LED1
LED2[0] <= externalOut:externalOut0.LED2
LED2[1] <= externalOut:externalOut0.LED2
LED2[2] <= externalOut:externalOut0.LED2
LED2[3] <= externalOut:externalOut0.LED2
LED2[4] <= externalOut:externalOut0.LED2
LED2[5] <= externalOut:externalOut0.LED2
LED2[6] <= externalOut:externalOut0.LED2
LED2[7] <= externalOut:externalOut0.LED2
LED3[0] <= externalOut:externalOut0.LED3
LED3[1] <= externalOut:externalOut0.LED3
LED3[2] <= externalOut:externalOut0.LED3
LED3[3] <= externalOut:externalOut0.LED3
LED3[4] <= externalOut:externalOut0.LED3
LED3[5] <= externalOut:externalOut0.LED3
LED3[6] <= externalOut:externalOut0.LED3
LED3[7] <= externalOut:externalOut0.LED3
count_LEDA[0] <= cycleCount:cycleCount0.LEDA
count_LEDA[1] <= cycleCount:cycleCount0.LEDA
count_LEDA[2] <= cycleCount:cycleCount0.LEDA
count_LEDA[3] <= cycleCount:cycleCount0.LEDA
count_LEDA[4] <= cycleCount:cycleCount0.LEDA
count_LEDA[5] <= cycleCount:cycleCount0.LEDA
count_LEDA[6] <= cycleCount:cycleCount0.LEDA
count_LEDA[7] <= cycleCount:cycleCount0.LEDA
count_LEDB[0] <= cycleCount:cycleCount0.LEDB
count_LEDB[1] <= cycleCount:cycleCount0.LEDB
count_LEDB[2] <= cycleCount:cycleCount0.LEDB
count_LEDB[3] <= cycleCount:cycleCount0.LEDB
count_LEDB[4] <= cycleCount:cycleCount0.LEDB
count_LEDB[5] <= cycleCount:cycleCount0.LEDB
count_LEDB[6] <= cycleCount:cycleCount0.LEDB
count_LEDB[7] <= cycleCount:cycleCount0.LEDB
cycle_selectorA[0] <= cycleCount:cycleCount0.cycle_selectorA
cycle_selectorA[1] <= cycleCount:cycleCount0.cycle_selectorA
cycle_selectorA[2] <= cycleCount:cycleCount0.cycle_selectorA
cycle_selectorA[3] <= cycleCount:cycleCount0.cycle_selectorA
cycle_selectorB[0] <= cycleCount:cycleCount0.cycle_selectorB
cycle_selectorB[1] <= cycleCount:cycleCount0.cycle_selectorB
cycle_selectorB[2] <= cycleCount:cycleCount0.cycle_selectorB
cycle_selectorB[3] <= cycleCount:cycleCount0.cycle_selectorB
Clk <= clock.DB_MAX_OUTPUT_PORT_TYPE
selector <= externalOut:externalOut0.selector
systemStopped0 <= control:control0.systemStopped
DR_MDR5 <= p5_dr_mdr.DB_MAX_OUTPUT_PORT_TYPE
REGwren5 <= p5_regWren.DB_MAX_OUTPUT_PORT_TYPE
MEMread3 <= p3_memRead.DB_MAX_OUTPUT_PORT_TYPE
PCw <= HazardDetectionUnit:HazardDetectionUnit0.pcWren
BF <= branchFlag.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|PLL:PLL0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|simpleb|PLL:PLL0|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|simpleb|PLL:PLL0|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|simpleb|cycleCount:cycleCount0
clock => LEDB[0]~reg0.CLK
clock => LEDB[1]~reg0.CLK
clock => LEDB[2]~reg0.CLK
clock => LEDB[3]~reg0.CLK
clock => LEDB[4]~reg0.CLK
clock => LEDB[5]~reg0.CLK
clock => LEDB[6]~reg0.CLK
clock => LEDB[7]~reg0.CLK
clock => LEDA[0]~reg0.CLK
clock => LEDA[1]~reg0.CLK
clock => LEDA[2]~reg0.CLK
clock => LEDA[3]~reg0.CLK
clock => LEDA[4]~reg0.CLK
clock => LEDA[5]~reg0.CLK
clock => LEDA[6]~reg0.CLK
clock => LEDA[7]~reg0.CLK
clock => selectCount[0].CLK
clock => selectCount[1].CLK
clock => selectCount[2].CLK
clock => selectCount[3].CLK
clock => selectCount[4].CLK
clock => selectCount[5].CLK
clock => selectCount[6].CLK
clock => selectCount[7].CLK
clock => selectCount[8].CLK
clock => selectCount[9].CLK
clock => selectCount[10].CLK
clock => selectCount[11].CLK
clock => selectCount[12].CLK
clock => selectCount[13].CLK
clock => selectCount[14].CLK
clock => selectCount[15].CLK
clock => selectCount[16].CLK
clock => selectCount[17].CLK
clock => selectCount[18].CLK
clock => selectCount[19].CLK
clock => selectCount[20].CLK
clock => selectCount[21].CLK
clock => selectCount[22].CLK
clock => selectCount[23].CLK
clock => selectCount[24].CLK
clock => selectCount[25].CLK
clock => selectCount[26].CLK
clock => selectCount[27].CLK
clock => selectCount[28].CLK
clock => selectCount[29].CLK
clock => selectCount[30].CLK
clock => selectCount[31].CLK
clock => cycle_selectorB[0]~reg0.CLK
clock => cycle_selectorB[1]~reg0.CLK
clock => cycle_selectorB[2]~reg0.CLK
clock => cycle_selectorB[3]~reg0.CLK
clock => cycle_selectorA[0]~reg0.CLK
clock => cycle_selectorA[1]~reg0.CLK
clock => cycle_selectorA[2]~reg0.CLK
clock => cycle_selectorA[3]~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => cycle_selectorA.OUTPUTSELECT
reset => cycle_selectorB.OUTPUTSELECT
reset => LEDB[1]~reg0.ENA
reset => LEDB[0]~reg0.ENA
reset => LEDB[2]~reg0.ENA
reset => LEDB[3]~reg0.ENA
reset => LEDB[4]~reg0.ENA
reset => LEDB[5]~reg0.ENA
reset => LEDB[6]~reg0.ENA
reset => LEDB[7]~reg0.ENA
reset => LEDA[0]~reg0.ENA
reset => LEDA[1]~reg0.ENA
reset => LEDA[2]~reg0.ENA
reset => LEDA[3]~reg0.ENA
reset => LEDA[4]~reg0.ENA
reset => LEDA[5]~reg0.ENA
reset => LEDA[6]~reg0.ENA
reset => LEDA[7]~reg0.ENA
reset => selectCount[0].ENA
reset => selectCount[1].ENA
reset => selectCount[2].ENA
reset => selectCount[3].ENA
reset => selectCount[4].ENA
reset => selectCount[5].ENA
reset => selectCount[6].ENA
reset => selectCount[7].ENA
reset => selectCount[8].ENA
reset => selectCount[9].ENA
reset => selectCount[10].ENA
reset => selectCount[11].ENA
reset => selectCount[12].ENA
reset => selectCount[13].ENA
reset => selectCount[14].ENA
reset => selectCount[15].ENA
reset => selectCount[16].ENA
reset => selectCount[17].ENA
reset => selectCount[18].ENA
reset => selectCount[19].ENA
reset => selectCount[20].ENA
reset => selectCount[21].ENA
reset => selectCount[22].ENA
reset => selectCount[23].ENA
reset => selectCount[24].ENA
reset => selectCount[25].ENA
reset => selectCount[26].ENA
reset => selectCount[27].ENA
reset => selectCount[28].ENA
reset => selectCount[29].ENA
reset => selectCount[30].ENA
reset => selectCount[31].ENA
reset => cycle_selectorB[1]~reg0.ENA
reset => cycle_selectorB[2]~reg0.ENA
reset => cycle_selectorB[3]~reg0.ENA
reset => cycle_selectorA[1]~reg0.ENA
reset => cycle_selectorA[2]~reg0.ENA
reset => cycle_selectorA[3]~reg0.ENA
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
LEDA[0] <= LEDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDA[1] <= LEDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDA[2] <= LEDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDA[3] <= LEDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDA[4] <= LEDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDA[5] <= LEDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDA[6] <= LEDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDA[7] <= LEDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[0] <= LEDB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[1] <= LEDB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[2] <= LEDB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[3] <= LEDB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[4] <= LEDB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[5] <= LEDB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[6] <= LEDB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDB[7] <= LEDB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorA[0] <= cycle_selectorA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorA[1] <= cycle_selectorA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorA[2] <= cycle_selectorA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorA[3] <= cycle_selectorA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorB[0] <= cycle_selectorB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorB[1] <= cycle_selectorB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorB[2] <= cycle_selectorB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_selectorB[3] <= cycle_selectorB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|cycleCount:cycleCount0|sevenSeg:a0
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|cycleCount:cycleCount0|sevenSeg:a1
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|cycleCount:cycleCount0|sevenSeg:a2
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|cycleCount:cycleCount0|sevenSeg:a3
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|cycleCount:cycleCount0|sevenSeg:a4
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|cycleCount:cycleCount0|sevenSeg:a5
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|cycleCount:cycleCount0|sevenSeg:a6
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|cycleCount:cycleCount0|sevenSeg:a7
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|pc:pc0
clock => pc[0]~reg0.CLK
clock => pc[1]~reg0.CLK
clock => pc[2]~reg0.CLK
clock => pc[3]~reg0.CLK
clock => pc[4]~reg0.CLK
clock => pc[5]~reg0.CLK
clock => pc[6]~reg0.CLK
clock => pc[7]~reg0.CLK
clock => pc[8]~reg0.CLK
clock => pc[9]~reg0.CLK
clock => pc[10]~reg0.CLK
clock => pc[11]~reg0.CLK
clock => pc[12]~reg0.CLK
clock => pc[13]~reg0.CLK
clock => pc[14]~reg0.CLK
clock => pc[15]~reg0.CLK
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
dr[0] => pc.DATAB
dr[1] => pc.DATAB
dr[2] => pc.DATAB
dr[3] => pc.DATAB
dr[4] => pc.DATAB
dr[5] => pc.DATAB
dr[6] => pc.DATAB
dr[7] => pc.DATAB
dr[8] => pc.DATAB
dr[9] => pc.DATAB
dr[10] => pc.DATAB
dr[11] => pc.DATAB
dr[12] => pc.DATAB
dr[13] => pc.DATAB
dr[14] => pc.DATAB
dr[15] => pc.DATAB
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|instructionMemory:instructionMemory0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jhc1:auto_generated.address_a[0]
address_a[1] => altsyncram_jhc1:auto_generated.address_a[1]
address_a[2] => altsyncram_jhc1:auto_generated.address_a[2]
address_a[3] => altsyncram_jhc1:auto_generated.address_a[3]
address_a[4] => altsyncram_jhc1:auto_generated.address_a[4]
address_a[5] => altsyncram_jhc1:auto_generated.address_a[5]
address_a[6] => altsyncram_jhc1:auto_generated.address_a[6]
address_a[7] => altsyncram_jhc1:auto_generated.address_a[7]
address_a[8] => altsyncram_jhc1:auto_generated.address_a[8]
address_a[9] => altsyncram_jhc1:auto_generated.address_a[9]
address_a[10] => altsyncram_jhc1:auto_generated.address_a[10]
address_a[11] => altsyncram_jhc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jhc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jhc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jhc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jhc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jhc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jhc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jhc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jhc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jhc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jhc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jhc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jhc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jhc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jhc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_jhc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_jhc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_jhc1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated
address_a[0] => altsyncram_v2e2:altsyncram1.address_a[0]
address_a[1] => altsyncram_v2e2:altsyncram1.address_a[1]
address_a[2] => altsyncram_v2e2:altsyncram1.address_a[2]
address_a[3] => altsyncram_v2e2:altsyncram1.address_a[3]
address_a[4] => altsyncram_v2e2:altsyncram1.address_a[4]
address_a[5] => altsyncram_v2e2:altsyncram1.address_a[5]
address_a[6] => altsyncram_v2e2:altsyncram1.address_a[6]
address_a[7] => altsyncram_v2e2:altsyncram1.address_a[7]
address_a[8] => altsyncram_v2e2:altsyncram1.address_a[8]
address_a[9] => altsyncram_v2e2:altsyncram1.address_a[9]
address_a[10] => altsyncram_v2e2:altsyncram1.address_a[10]
address_a[11] => altsyncram_v2e2:altsyncram1.address_a[11]
clock0 => altsyncram_v2e2:altsyncram1.clock0
q_a[0] <= altsyncram_v2e2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_v2e2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_v2e2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_v2e2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_v2e2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_v2e2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_v2e2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_v2e2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_v2e2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_v2e2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_v2e2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_v2e2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_v2e2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_v2e2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_v2e2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_v2e2:altsyncram1.q_a[15]


|simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simpleb|ir:ir0
clock => ir[0]~reg0.CLK
clock => ir[1]~reg0.CLK
clock => ir[2]~reg0.CLK
clock => ir[3]~reg0.CLK
clock => ir[4]~reg0.CLK
clock => ir[5]~reg0.CLK
clock => ir[6]~reg0.CLK
clock => ir[7]~reg0.CLK
clock => ir[8]~reg0.CLK
clock => ir[9]~reg0.CLK
clock => ir[10]~reg0.CLK
clock => ir[11]~reg0.CLK
clock => ir[12]~reg0.CLK
clock => ir[13]~reg0.CLK
clock => ir[14]~reg0.CLK
clock => ir[15]~reg0.CLK
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
value[0] => ir.DATAB
value[1] => ir.DATAB
value[2] => ir.DATAB
value[3] => ir.DATAB
value[4] => ir.DATAB
value[5] => ir.DATAB
value[6] => ir.DATAB
value[7] => ir.DATAB
value[8] => ir.DATAB
value[9] => ir.DATAB
value[10] => ir.DATAB
value[11] => ir.DATAB
value[12] => ir.DATAB
value[13] => ir.DATAB
value[14] => ir.DATAB
value[15] => ir.DATAB
ir[0] <= ir[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[1] <= ir[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[2] <= ir[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[3] <= ir[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[4] <= ir[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[5] <= ir[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[6] <= ir[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[7] <= ir[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[8] <= ir[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[9] <= ir[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[10] <= ir[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[11] <= ir[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[12] <= ir[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[13] <= ir[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[14] <= ir[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[15] <= ir[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|REG:pc2
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
clock => register[2]~reg0.CLK
clock => register[3]~reg0.CLK
clock => register[4]~reg0.CLK
clock => register[5]~reg0.CLK
clock => register[6]~reg0.CLK
clock => register[7]~reg0.CLK
clock => register[8]~reg0.CLK
clock => register[9]~reg0.CLK
clock => register[10]~reg0.CLK
clock => register[11]~reg0.CLK
clock => register[12]~reg0.CLK
clock => register[13]~reg0.CLK
clock => register[14]~reg0.CLK
clock => register[15]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
value[2] => register.DATAB
value[3] => register.DATAB
value[4] => register.DATAB
value[5] => register.DATAB
value[6] => register.DATAB
value[7] => register.DATAB
value[8] => register.DATAB
value[9] => register.DATAB
value[10] => register.DATAB
value[11] => register.DATAB
value[12] => register.DATAB
value[13] => register.DATAB
value[14] => register.DATAB
value[15] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[2] <= register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[3] <= register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[4] <= register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[5] <= register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[6] <= register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[7] <= register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[8] <= register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[9] <= register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[10] <= register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[11] <= register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[12] <= register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[13] <= register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[14] <= register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[15] <= register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|control:control0
clock => inCount.CLK
clock => exec_pre.CLK
clock => systemStopped~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => systemStopped.OUTPUTSELECT
reset => exec_pre.OUTPUTSELECT
reset => branchFlag.OUTPUTSELECT
reset => ar_ir.OUTPUTSELECT
reset => alu_shif.OUTPUTSELECT
reset => alu_shif_ar.OUTPUTSELECT
reset => data_input.OUTPUTSELECT
reset => dr_mdr.OUTPUTSELECT
reset => regDstB_A.OUTPUTSELECT
reset => regWren.OUTPUTSELECT
reset => memWren.OUTPUTSELECT
reset => memRead.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => outputEnable.OUTPUTSELECT
reset => inCount.ENA
exec => always0.IN1
exec => always0.IN1
exec => exec_pre.DATAA
exec => exec_pre.DATAB
s => always1.IN0
z => always1.IN1
z => Mux0.IN7
z => Mux0.IN5
c => Mux0.IN6
v => always1.IN1
inst[4] => opcode.DATAA
inst[4] => Equal1.IN3
inst[4] => Equal5.IN3
inst[4] => Equal6.IN2
inst[4] => Equal7.IN1
inst[5] => opcode.DATAA
inst[5] => Equal1.IN2
inst[5] => Equal5.IN2
inst[5] => Equal6.IN3
inst[5] => Equal7.IN2
inst[6] => opcode.DATAA
inst[6] => Equal1.IN1
inst[6] => Equal4.IN1
inst[6] => Equal5.IN1
inst[6] => Equal6.IN1
inst[6] => Equal7.IN0
inst[7] => opcode.DATAA
inst[7] => regWren.OUTPUTSELECT
inst[7] => Equal1.IN0
inst[7] => Equal4.IN0
inst[7] => Equal5.IN0
inst[7] => Equal6.IN0
inst[8] => Mux0.IN10
inst[9] => Mux0.IN9
inst[10] => Mux0.IN8
inst[11] => Mux1.IN10
inst[11] => Decoder1.IN2
inst[12] => Mux1.IN9
inst[12] => Decoder0.IN1
inst[12] => Decoder1.IN1
inst[13] => Mux1.IN8
inst[13] => Decoder0.IN0
inst[13] => Decoder1.IN0
inst[14] => Mux2.IN5
inst[14] => Mux3.IN5
inst[14] => Mux4.IN5
inst[14] => Mux5.IN5
inst[14] => Mux6.IN5
inst[14] => Mux7.IN5
inst[14] => Decoder2.IN1
inst[14] => Mux8.IN5
inst[14] => Equal0.IN1
inst[15] => Mux2.IN4
inst[15] => Mux3.IN4
inst[15] => Mux4.IN4
inst[15] => Mux5.IN4
inst[15] => Mux6.IN4
inst[15] => Mux7.IN4
inst[15] => Decoder2.IN0
inst[15] => Mux8.IN4
inst[15] => Equal0.IN0
branchFlag <= branchFlag.DB_MAX_OUTPUT_PORT_TYPE
ar_ir <= ar_ir.DB_MAX_OUTPUT_PORT_TYPE
alu_shif <= alu_shif.DB_MAX_OUTPUT_PORT_TYPE
data_input <= data_input.DB_MAX_OUTPUT_PORT_TYPE
dr_mdr <= dr_mdr.DB_MAX_OUTPUT_PORT_TYPE
regWren <= regWren.DB_MAX_OUTPUT_PORT_TYPE
memWren <= memWren.DB_MAX_OUTPUT_PORT_TYPE
memRead <= memRead.DB_MAX_OUTPUT_PORT_TYPE
outputEnable <= outputEnable.DB_MAX_OUTPUT_PORT_TYPE
systemStopped <= systemStopped~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_shif_ar <= alu_shif_ar.DB_MAX_OUTPUT_PORT_TYPE
regDstB_A <= regDstB_A.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|adder16:jumpAddressCalucurator
pc2[0] => Add0.IN16
pc2[1] => Add0.IN15
pc2[2] => Add0.IN14
pc2[3] => Add0.IN13
pc2[4] => Add0.IN12
pc2[5] => Add0.IN11
pc2[6] => Add0.IN10
pc2[7] => Add0.IN9
pc2[8] => Add0.IN8
pc2[9] => Add0.IN7
pc2[10] => Add0.IN6
pc2[11] => Add0.IN5
pc2[12] => Add0.IN4
pc2[13] => Add0.IN3
pc2[14] => Add0.IN2
pc2[15] => Add0.IN1
sign_ext_d[0] => Add0.IN32
sign_ext_d[1] => Add0.IN31
sign_ext_d[2] => Add0.IN30
sign_ext_d[3] => Add0.IN29
sign_ext_d[4] => Add0.IN28
sign_ext_d[5] => Add0.IN27
sign_ext_d[6] => Add0.IN26
sign_ext_d[7] => Add0.IN25
sign_ext_d[8] => Add0.IN24
sign_ext_d[9] => Add0.IN23
sign_ext_d[10] => Add0.IN22
sign_ext_d[11] => Add0.IN21
sign_ext_d[12] => Add0.IN20
sign_ext_d[13] => Add0.IN19
sign_ext_d[14] => Add0.IN18
sign_ext_d[15] => Add0.IN17
jumpAddr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|HazardDetectionUnit:HazardDetectionUnit0
RegRs[0] => Equal0.IN2
RegRs[0] => Equal3.IN2
RegRs[1] => Equal0.IN1
RegRs[1] => Equal3.IN1
RegRs[2] => Equal0.IN0
RegRs[2] => Equal3.IN0
RegRt[0] => Equal1.IN2
RegRt[0] => Equal4.IN2
RegRt[1] => Equal1.IN1
RegRt[1] => Equal4.IN1
RegRt[2] => Equal1.IN0
RegRt[2] => Equal4.IN0
p3_RegRa[0] => Equal0.IN5
p3_RegRa[0] => Equal1.IN5
p3_RegRa[1] => Equal0.IN4
p3_RegRa[1] => Equal1.IN4
p3_RegRa[2] => Equal0.IN3
p3_RegRa[2] => Equal1.IN3
p3_RegRd[0] => Equal3.IN5
p3_RegRd[0] => Equal4.IN5
p3_RegRd[1] => Equal3.IN4
p3_RegRd[1] => Equal4.IN4
p3_RegRd[2] => Equal3.IN3
p3_RegRd[2] => Equal4.IN3
p4_data_input_3[0] => Equal2.IN0
p4_data_input_3[1] => Equal2.IN2
p4_data_input_3[2] => Equal2.IN1
p3_memRead => always0.IN1
branchFlag => irFlush.DATAIN
pcWren <= pcWren.DB_MAX_OUTPUT_PORT_TYPE
irWren <= irWren.DB_MAX_OUTPUT_PORT_TYPE
irFlush <= branchFlag.DB_MAX_OUTPUT_PORT_TYPE
p3_RegFlush <= p3_RegFlush.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|ForwardingUnit:ForwardingUnit0
RegRs[0] => Equal0.IN2
RegRs[0] => Equal1.IN2
RegRs[1] => Equal0.IN1
RegRs[1] => Equal1.IN1
RegRs[2] => Equal0.IN0
RegRs[2] => Equal1.IN0
RegRt[0] => Equal2.IN2
RegRt[0] => Equal3.IN2
RegRt[1] => Equal2.IN1
RegRt[1] => Equal3.IN1
RegRt[2] => Equal2.IN0
RegRt[2] => Equal3.IN0
p3_RegRd[0] => Equal0.IN5
p3_RegRd[0] => Equal2.IN5
p3_RegRd[1] => Equal0.IN4
p3_RegRd[1] => Equal2.IN4
p3_RegRd[2] => Equal0.IN3
p3_RegRd[2] => Equal2.IN3
p4_RegRd[0] => Equal1.IN5
p4_RegRd[0] => Equal3.IN5
p4_RegRd[1] => Equal1.IN4
p4_RegRd[1] => Equal3.IN4
p4_RegRd[2] => Equal1.IN3
p4_RegRd[2] => Equal3.IN3
p3_RegWren => FwdA.IN1
p3_RegWren => FwdB.IN1
p4_RegWren => FwdA.IN1
p4_RegWren => FwdB.IN1
FwdA[0] <= FwdA.DB_MAX_OUTPUT_PORT_TYPE
FwdA[1] <= FwdA.DB_MAX_OUTPUT_PORT_TYPE
FwdB[0] <= FwdB.DB_MAX_OUTPUT_PORT_TYPE
FwdB[1] <= FwdB.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|registerFile:registerFile0
clock => r[0][0].CLK
clock => r[0][1].CLK
clock => r[0][2].CLK
clock => r[0][3].CLK
clock => r[0][4].CLK
clock => r[0][5].CLK
clock => r[0][6].CLK
clock => r[0][7].CLK
clock => r[0][8].CLK
clock => r[0][9].CLK
clock => r[0][10].CLK
clock => r[0][11].CLK
clock => r[0][12].CLK
clock => r[0][13].CLK
clock => r[0][14].CLK
clock => r[0][15].CLK
clock => r[1][0].CLK
clock => r[1][1].CLK
clock => r[1][2].CLK
clock => r[1][3].CLK
clock => r[1][4].CLK
clock => r[1][5].CLK
clock => r[1][6].CLK
clock => r[1][7].CLK
clock => r[1][8].CLK
clock => r[1][9].CLK
clock => r[1][10].CLK
clock => r[1][11].CLK
clock => r[1][12].CLK
clock => r[1][13].CLK
clock => r[1][14].CLK
clock => r[1][15].CLK
clock => r[2][0].CLK
clock => r[2][1].CLK
clock => r[2][2].CLK
clock => r[2][3].CLK
clock => r[2][4].CLK
clock => r[2][5].CLK
clock => r[2][6].CLK
clock => r[2][7].CLK
clock => r[2][8].CLK
clock => r[2][9].CLK
clock => r[2][10].CLK
clock => r[2][11].CLK
clock => r[2][12].CLK
clock => r[2][13].CLK
clock => r[2][14].CLK
clock => r[2][15].CLK
clock => r[3][0].CLK
clock => r[3][1].CLK
clock => r[3][2].CLK
clock => r[3][3].CLK
clock => r[3][4].CLK
clock => r[3][5].CLK
clock => r[3][6].CLK
clock => r[3][7].CLK
clock => r[3][8].CLK
clock => r[3][9].CLK
clock => r[3][10].CLK
clock => r[3][11].CLK
clock => r[3][12].CLK
clock => r[3][13].CLK
clock => r[3][14].CLK
clock => r[3][15].CLK
clock => r[4][0].CLK
clock => r[4][1].CLK
clock => r[4][2].CLK
clock => r[4][3].CLK
clock => r[4][4].CLK
clock => r[4][5].CLK
clock => r[4][6].CLK
clock => r[4][7].CLK
clock => r[4][8].CLK
clock => r[4][9].CLK
clock => r[4][10].CLK
clock => r[4][11].CLK
clock => r[4][12].CLK
clock => r[4][13].CLK
clock => r[4][14].CLK
clock => r[4][15].CLK
clock => r[5][0].CLK
clock => r[5][1].CLK
clock => r[5][2].CLK
clock => r[5][3].CLK
clock => r[5][4].CLK
clock => r[5][5].CLK
clock => r[5][6].CLK
clock => r[5][7].CLK
clock => r[5][8].CLK
clock => r[5][9].CLK
clock => r[5][10].CLK
clock => r[5][11].CLK
clock => r[5][12].CLK
clock => r[5][13].CLK
clock => r[5][14].CLK
clock => r[5][15].CLK
clock => r[6][0].CLK
clock => r[6][1].CLK
clock => r[6][2].CLK
clock => r[6][3].CLK
clock => r[6][4].CLK
clock => r[6][5].CLK
clock => r[6][6].CLK
clock => r[6][7].CLK
clock => r[6][8].CLK
clock => r[6][9].CLK
clock => r[6][10].CLK
clock => r[6][11].CLK
clock => r[6][12].CLK
clock => r[6][13].CLK
clock => r[6][14].CLK
clock => r[6][15].CLK
clock => r[7][0].CLK
clock => r[7][1].CLK
clock => r[7][2].CLK
clock => r[7][3].CLK
clock => r[7][4].CLK
clock => r[7][5].CLK
clock => r[7][6].CLK
clock => r[7][7].CLK
clock => r[7][8].CLK
clock => r[7][9].CLK
clock => r[7][10].CLK
clock => r[7][11].CLK
clock => r[7][12].CLK
clock => r[7][13].CLK
clock => r[7][14].CLK
clock => r[7][15].CLK
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
regWren => r.OUTPUTSELECT
addrA[0] => Mux0.IN2
addrA[0] => Mux1.IN2
addrA[0] => Mux2.IN2
addrA[0] => Mux3.IN2
addrA[0] => Mux4.IN2
addrA[0] => Mux5.IN2
addrA[0] => Mux6.IN2
addrA[0] => Mux7.IN2
addrA[0] => Mux8.IN2
addrA[0] => Mux9.IN2
addrA[0] => Mux10.IN2
addrA[0] => Mux11.IN2
addrA[0] => Mux12.IN2
addrA[0] => Mux13.IN2
addrA[0] => Mux14.IN2
addrA[0] => Mux15.IN2
addrA[1] => Mux0.IN1
addrA[1] => Mux1.IN1
addrA[1] => Mux2.IN1
addrA[1] => Mux3.IN1
addrA[1] => Mux4.IN1
addrA[1] => Mux5.IN1
addrA[1] => Mux6.IN1
addrA[1] => Mux7.IN1
addrA[1] => Mux8.IN1
addrA[1] => Mux9.IN1
addrA[1] => Mux10.IN1
addrA[1] => Mux11.IN1
addrA[1] => Mux12.IN1
addrA[1] => Mux13.IN1
addrA[1] => Mux14.IN1
addrA[1] => Mux15.IN1
addrA[2] => Mux0.IN0
addrA[2] => Mux1.IN0
addrA[2] => Mux2.IN0
addrA[2] => Mux3.IN0
addrA[2] => Mux4.IN0
addrA[2] => Mux5.IN0
addrA[2] => Mux6.IN0
addrA[2] => Mux7.IN0
addrA[2] => Mux8.IN0
addrA[2] => Mux9.IN0
addrA[2] => Mux10.IN0
addrA[2] => Mux11.IN0
addrA[2] => Mux12.IN0
addrA[2] => Mux13.IN0
addrA[2] => Mux14.IN0
addrA[2] => Mux15.IN0
addrB[0] => Mux16.IN2
addrB[0] => Mux17.IN2
addrB[0] => Mux18.IN2
addrB[0] => Mux19.IN2
addrB[0] => Mux20.IN2
addrB[0] => Mux21.IN2
addrB[0] => Mux22.IN2
addrB[0] => Mux23.IN2
addrB[0] => Mux24.IN2
addrB[0] => Mux25.IN2
addrB[0] => Mux26.IN2
addrB[0] => Mux27.IN2
addrB[0] => Mux28.IN2
addrB[0] => Mux29.IN2
addrB[0] => Mux30.IN2
addrB[0] => Mux31.IN2
addrB[1] => Mux16.IN1
addrB[1] => Mux17.IN1
addrB[1] => Mux18.IN1
addrB[1] => Mux19.IN1
addrB[1] => Mux20.IN1
addrB[1] => Mux21.IN1
addrB[1] => Mux22.IN1
addrB[1] => Mux23.IN1
addrB[1] => Mux24.IN1
addrB[1] => Mux25.IN1
addrB[1] => Mux26.IN1
addrB[1] => Mux27.IN1
addrB[1] => Mux28.IN1
addrB[1] => Mux29.IN1
addrB[1] => Mux30.IN1
addrB[1] => Mux31.IN1
addrB[2] => Mux16.IN0
addrB[2] => Mux17.IN0
addrB[2] => Mux18.IN0
addrB[2] => Mux19.IN0
addrB[2] => Mux20.IN0
addrB[2] => Mux21.IN0
addrB[2] => Mux22.IN0
addrB[2] => Mux23.IN0
addrB[2] => Mux24.IN0
addrB[2] => Mux25.IN0
addrB[2] => Mux26.IN0
addrB[2] => Mux27.IN0
addrB[2] => Mux28.IN0
addrB[2] => Mux29.IN0
addrB[2] => Mux30.IN0
addrB[2] => Mux31.IN0
wraddr[0] => Decoder0.IN2
wraddr[1] => Decoder0.IN1
wraddr[2] => Decoder0.IN0
wrdata[0] => r.DATAB
wrdata[0] => r.DATAB
wrdata[0] => r.DATAB
wrdata[0] => r.DATAB
wrdata[0] => r.DATAB
wrdata[0] => r.DATAB
wrdata[0] => r.DATAB
wrdata[0] => r.DATAB
wrdata[1] => r.DATAB
wrdata[1] => r.DATAB
wrdata[1] => r.DATAB
wrdata[1] => r.DATAB
wrdata[1] => r.DATAB
wrdata[1] => r.DATAB
wrdata[1] => r.DATAB
wrdata[1] => r.DATAB
wrdata[2] => r.DATAB
wrdata[2] => r.DATAB
wrdata[2] => r.DATAB
wrdata[2] => r.DATAB
wrdata[2] => r.DATAB
wrdata[2] => r.DATAB
wrdata[2] => r.DATAB
wrdata[2] => r.DATAB
wrdata[3] => r.DATAB
wrdata[3] => r.DATAB
wrdata[3] => r.DATAB
wrdata[3] => r.DATAB
wrdata[3] => r.DATAB
wrdata[3] => r.DATAB
wrdata[3] => r.DATAB
wrdata[3] => r.DATAB
wrdata[4] => r.DATAB
wrdata[4] => r.DATAB
wrdata[4] => r.DATAB
wrdata[4] => r.DATAB
wrdata[4] => r.DATAB
wrdata[4] => r.DATAB
wrdata[4] => r.DATAB
wrdata[4] => r.DATAB
wrdata[5] => r.DATAB
wrdata[5] => r.DATAB
wrdata[5] => r.DATAB
wrdata[5] => r.DATAB
wrdata[5] => r.DATAB
wrdata[5] => r.DATAB
wrdata[5] => r.DATAB
wrdata[5] => r.DATAB
wrdata[6] => r.DATAB
wrdata[6] => r.DATAB
wrdata[6] => r.DATAB
wrdata[6] => r.DATAB
wrdata[6] => r.DATAB
wrdata[6] => r.DATAB
wrdata[6] => r.DATAB
wrdata[6] => r.DATAB
wrdata[7] => r.DATAB
wrdata[7] => r.DATAB
wrdata[7] => r.DATAB
wrdata[7] => r.DATAB
wrdata[7] => r.DATAB
wrdata[7] => r.DATAB
wrdata[7] => r.DATAB
wrdata[7] => r.DATAB
wrdata[8] => r.DATAB
wrdata[8] => r.DATAB
wrdata[8] => r.DATAB
wrdata[8] => r.DATAB
wrdata[8] => r.DATAB
wrdata[8] => r.DATAB
wrdata[8] => r.DATAB
wrdata[8] => r.DATAB
wrdata[9] => r.DATAB
wrdata[9] => r.DATAB
wrdata[9] => r.DATAB
wrdata[9] => r.DATAB
wrdata[9] => r.DATAB
wrdata[9] => r.DATAB
wrdata[9] => r.DATAB
wrdata[9] => r.DATAB
wrdata[10] => r.DATAB
wrdata[10] => r.DATAB
wrdata[10] => r.DATAB
wrdata[10] => r.DATAB
wrdata[10] => r.DATAB
wrdata[10] => r.DATAB
wrdata[10] => r.DATAB
wrdata[10] => r.DATAB
wrdata[11] => r.DATAB
wrdata[11] => r.DATAB
wrdata[11] => r.DATAB
wrdata[11] => r.DATAB
wrdata[11] => r.DATAB
wrdata[11] => r.DATAB
wrdata[11] => r.DATAB
wrdata[11] => r.DATAB
wrdata[12] => r.DATAB
wrdata[12] => r.DATAB
wrdata[12] => r.DATAB
wrdata[12] => r.DATAB
wrdata[12] => r.DATAB
wrdata[12] => r.DATAB
wrdata[12] => r.DATAB
wrdata[12] => r.DATAB
wrdata[13] => r.DATAB
wrdata[13] => r.DATAB
wrdata[13] => r.DATAB
wrdata[13] => r.DATAB
wrdata[13] => r.DATAB
wrdata[13] => r.DATAB
wrdata[13] => r.DATAB
wrdata[13] => r.DATAB
wrdata[14] => r.DATAB
wrdata[14] => r.DATAB
wrdata[14] => r.DATAB
wrdata[14] => r.DATAB
wrdata[14] => r.DATAB
wrdata[14] => r.DATAB
wrdata[14] => r.DATAB
wrdata[14] => r.DATAB
wrdata[15] => r.DATAB
wrdata[15] => r.DATAB
wrdata[15] => r.DATAB
wrdata[15] => r.DATAB
wrdata[15] => r.DATAB
wrdata[15] => r.DATAB
wrdata[15] => r.DATAB
wrdata[15] => r.DATAB
ar[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ar[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ar[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ar[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ar[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ar[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ar[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ar[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ar[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ar[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ar[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ar[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ar[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ar[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ar[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ar[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
br[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
br[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
br[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
br[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
br[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
br[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
br[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
br[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
br[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
br[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
br[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
br[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
br[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
br[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
br[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
br[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|control3:control3
clock => p5_regWren~reg0.CLK
clock => p5_dr_mdr~reg0.CLK
clock => p5_regDstB_A~reg0.CLK
clock => p4_data_input~reg0.CLK
clock => p3_4_memWren~reg0.CLK
clock => p3_alu_shif_ar~reg0.CLK
clock => p3_alu_shif~reg0.CLK
clock => p3_outputEnable~reg0.CLK
clock => p3_ar_ir~reg0.CLK
clock => p3_opcode[0]~reg0.CLK
clock => p3_opcode[1]~reg0.CLK
clock => p3_opcode[2]~reg0.CLK
clock => p3_opcode[3]~reg0.CLK
clock => p3_memRead~reg0.CLK
reset => p3_memRead.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_ar_ir.OUTPUTSELECT
reset => p3_outputEnable.OUTPUTSELECT
reset => p3_alu_shif.OUTPUTSELECT
reset => p3_alu_shif_ar.OUTPUTSELECT
reset => p3_4_memWren.OUTPUTSELECT
reset => p4_data_input.OUTPUTSELECT
reset => p5_regDstB_A.OUTPUTSELECT
reset => p5_dr_mdr.OUTPUTSELECT
reset => p5_regWren.OUTPUTSELECT
ce => p3_memRead.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_ar_ir.OUTPUTSELECT
ce => p3_outputEnable.OUTPUTSELECT
ce => p3_alu_shif.OUTPUTSELECT
ce => p3_alu_shif_ar.OUTPUTSELECT
ce => p3_4_memWren.OUTPUTSELECT
ce => p4_data_input.OUTPUTSELECT
ce => p5_regDstB_A.OUTPUTSELECT
ce => p5_dr_mdr.OUTPUTSELECT
ce => p5_regWren.OUTPUTSELECT
memRead => p3_memRead.DATAB
ar_ir => p3_ar_ir.DATAB
outputEnable => p3_outputEnable.DATAB
alu_shif => p3_alu_shif.DATAB
alu_shif_ar => p3_alu_shif_ar.DATAB
memWren => p3_4_memWren.DATAB
data_input => p4_data_input.DATAB
regDstB_A => p5_regDstB_A.DATAB
dr_mdr => p5_dr_mdr.DATAB
regWren => p5_regWren.DATAB
opcode[0] => p3_opcode.DATAB
opcode[1] => p3_opcode.DATAB
opcode[2] => p3_opcode.DATAB
opcode[3] => p3_opcode.DATAB
p3_memRead <= p3_memRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_ar_ir <= p3_ar_ir~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_outputEnable <= p3_outputEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif <= p3_alu_shif~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif_ar <= p3_alu_shif_ar~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_4_memWren <= p3_4_memWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_data_input <= p4_data_input~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regDstB_A <= p5_regDstB_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_dr_mdr <= p5_dr_mdr~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regWren <= p5_regWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[0] <= p3_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[1] <= p3_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[2] <= p3_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[3] <= p3_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|control3:control3_4
clock => p5_regWren~reg0.CLK
clock => p5_dr_mdr~reg0.CLK
clock => p5_regDstB_A~reg0.CLK
clock => p4_data_input~reg0.CLK
clock => p3_4_memWren~reg0.CLK
clock => p3_alu_shif_ar~reg0.CLK
clock => p3_alu_shif~reg0.CLK
clock => p3_outputEnable~reg0.CLK
clock => p3_ar_ir~reg0.CLK
clock => p3_opcode[0]~reg0.CLK
clock => p3_opcode[1]~reg0.CLK
clock => p3_opcode[2]~reg0.CLK
clock => p3_opcode[3]~reg0.CLK
clock => p3_memRead~reg0.CLK
reset => p3_memRead.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_ar_ir.OUTPUTSELECT
reset => p3_outputEnable.OUTPUTSELECT
reset => p3_alu_shif.OUTPUTSELECT
reset => p3_alu_shif_ar.OUTPUTSELECT
reset => p3_4_memWren.OUTPUTSELECT
reset => p4_data_input.OUTPUTSELECT
reset => p5_regDstB_A.OUTPUTSELECT
reset => p5_dr_mdr.OUTPUTSELECT
reset => p5_regWren.OUTPUTSELECT
ce => p3_memRead.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_ar_ir.OUTPUTSELECT
ce => p3_outputEnable.OUTPUTSELECT
ce => p3_alu_shif.OUTPUTSELECT
ce => p3_alu_shif_ar.OUTPUTSELECT
ce => p3_4_memWren.OUTPUTSELECT
ce => p4_data_input.OUTPUTSELECT
ce => p5_regDstB_A.OUTPUTSELECT
ce => p5_dr_mdr.OUTPUTSELECT
ce => p5_regWren.OUTPUTSELECT
memRead => p3_memRead.DATAB
ar_ir => p3_ar_ir.DATAB
outputEnable => p3_outputEnable.DATAB
alu_shif => p3_alu_shif.DATAB
alu_shif_ar => p3_alu_shif_ar.DATAB
memWren => p3_4_memWren.DATAB
data_input => p4_data_input.DATAB
regDstB_A => p5_regDstB_A.DATAB
dr_mdr => p5_dr_mdr.DATAB
regWren => p5_regWren.DATAB
opcode[0] => p3_opcode.DATAB
opcode[1] => p3_opcode.DATAB
opcode[2] => p3_opcode.DATAB
opcode[3] => p3_opcode.DATAB
p3_memRead <= p3_memRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_ar_ir <= p3_ar_ir~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_outputEnable <= p3_outputEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif <= p3_alu_shif~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif_ar <= p3_alu_shif_ar~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_4_memWren <= p3_4_memWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_data_input <= p4_data_input~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regDstB_A <= p5_regDstB_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_dr_mdr <= p5_dr_mdr~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regWren <= p5_regWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[0] <= p3_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[1] <= p3_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[2] <= p3_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[3] <= p3_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|REG:ar0
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
clock => register[2]~reg0.CLK
clock => register[3]~reg0.CLK
clock => register[4]~reg0.CLK
clock => register[5]~reg0.CLK
clock => register[6]~reg0.CLK
clock => register[7]~reg0.CLK
clock => register[8]~reg0.CLK
clock => register[9]~reg0.CLK
clock => register[10]~reg0.CLK
clock => register[11]~reg0.CLK
clock => register[12]~reg0.CLK
clock => register[13]~reg0.CLK
clock => register[14]~reg0.CLK
clock => register[15]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
value[2] => register.DATAB
value[3] => register.DATAB
value[4] => register.DATAB
value[5] => register.DATAB
value[6] => register.DATAB
value[7] => register.DATAB
value[8] => register.DATAB
value[9] => register.DATAB
value[10] => register.DATAB
value[11] => register.DATAB
value[12] => register.DATAB
value[13] => register.DATAB
value[14] => register.DATAB
value[15] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[2] <= register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[3] <= register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[4] <= register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[5] <= register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[6] <= register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[7] <= register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[8] <= register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[9] <= register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[10] <= register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[11] <= register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[12] <= register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[13] <= register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[14] <= register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[15] <= register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|REG:br0
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
clock => register[2]~reg0.CLK
clock => register[3]~reg0.CLK
clock => register[4]~reg0.CLK
clock => register[5]~reg0.CLK
clock => register[6]~reg0.CLK
clock => register[7]~reg0.CLK
clock => register[8]~reg0.CLK
clock => register[9]~reg0.CLK
clock => register[10]~reg0.CLK
clock => register[11]~reg0.CLK
clock => register[12]~reg0.CLK
clock => register[13]~reg0.CLK
clock => register[14]~reg0.CLK
clock => register[15]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
value[2] => register.DATAB
value[3] => register.DATAB
value[4] => register.DATAB
value[5] => register.DATAB
value[6] => register.DATAB
value[7] => register.DATAB
value[8] => register.DATAB
value[9] => register.DATAB
value[10] => register.DATAB
value[11] => register.DATAB
value[12] => register.DATAB
value[13] => register.DATAB
value[14] => register.DATAB
value[15] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[2] <= register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[3] <= register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[4] <= register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[5] <= register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[6] <= register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[7] <= register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[8] <= register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[9] <= register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[10] <= register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[11] <= register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[12] <= register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[13] <= register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[14] <= register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[15] <= register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|externalOut:externalOut0
ar[0] => out.DATAB
ar[1] => out.DATAB
ar[2] => out.DATAB
ar[3] => out.DATAB
ar[4] => out.DATAB
ar[5] => out.DATAB
ar[6] => out.DATAB
ar[7] => out.DATAB
ar[8] => out.DATAB
ar[9] => out.DATAB
ar[10] => out.DATAB
ar[11] => out.DATAB
ar[12] => out.DATAB
ar[13] => out.DATAB
ar[14] => out.DATAB
ar[15] => out.DATAB
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
outputEnable => out.OUTPUTSELECT
LED0[0] <= sevenSeg:a0.LED
LED0[1] <= sevenSeg:a0.LED
LED0[2] <= sevenSeg:a0.LED
LED0[3] <= sevenSeg:a0.LED
LED0[4] <= sevenSeg:a0.LED
LED0[5] <= sevenSeg:a0.LED
LED0[6] <= sevenSeg:a0.LED
LED0[7] <= sevenSeg:a0.LED
LED1[0] <= sevenSeg:a1.LED
LED1[1] <= sevenSeg:a1.LED
LED1[2] <= sevenSeg:a1.LED
LED1[3] <= sevenSeg:a1.LED
LED1[4] <= sevenSeg:a1.LED
LED1[5] <= sevenSeg:a1.LED
LED1[6] <= sevenSeg:a1.LED
LED1[7] <= sevenSeg:a1.LED
LED2[0] <= sevenSeg:a2.LED
LED2[1] <= sevenSeg:a2.LED
LED2[2] <= sevenSeg:a2.LED
LED2[3] <= sevenSeg:a2.LED
LED2[4] <= sevenSeg:a2.LED
LED2[5] <= sevenSeg:a2.LED
LED2[6] <= sevenSeg:a2.LED
LED2[7] <= sevenSeg:a2.LED
LED3[0] <= sevenSeg:a3.LED
LED3[1] <= sevenSeg:a3.LED
LED3[2] <= sevenSeg:a3.LED
LED3[3] <= sevenSeg:a3.LED
LED3[4] <= sevenSeg:a3.LED
LED3[5] <= sevenSeg:a3.LED
LED3[6] <= sevenSeg:a3.LED
LED3[7] <= sevenSeg:a3.LED
selector <= <VCC>


|simpleb|externalOut:externalOut0|sevenSeg:a0
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|externalOut:externalOut0|sevenSeg:a1
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|externalOut:externalOut0|sevenSeg:a2
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|externalOut:externalOut0|sevenSeg:a3
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
LED[0] <= <GND>
LED[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
selector <= <GND>


|simpleb|Fwd:FWD_A3
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|Fwd:FWD_B3
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|ir:IR3
clock => ir[0]~reg0.CLK
clock => ir[1]~reg0.CLK
clock => ir[2]~reg0.CLK
clock => ir[3]~reg0.CLK
clock => ir[4]~reg0.CLK
clock => ir[5]~reg0.CLK
clock => ir[6]~reg0.CLK
clock => ir[7]~reg0.CLK
clock => ir[8]~reg0.CLK
clock => ir[9]~reg0.CLK
clock => ir[10]~reg0.CLK
clock => ir[11]~reg0.CLK
clock => ir[12]~reg0.CLK
clock => ir[13]~reg0.CLK
clock => ir[14]~reg0.CLK
clock => ir[15]~reg0.CLK
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
value[0] => ir.DATAB
value[1] => ir.DATAB
value[2] => ir.DATAB
value[3] => ir.DATAB
value[4] => ir.DATAB
value[5] => ir.DATAB
value[6] => ir.DATAB
value[7] => ir.DATAB
value[8] => ir.DATAB
value[9] => ir.DATAB
value[10] => ir.DATAB
value[11] => ir.DATAB
value[12] => ir.DATAB
value[13] => ir.DATAB
value[14] => ir.DATAB
value[15] => ir.DATAB
ir[0] <= ir[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[1] <= ir[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[2] <= ir[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[3] <= ir[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[4] <= ir[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[5] <= ir[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[6] <= ir[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[7] <= ir[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[8] <= ir[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[9] <= ir[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[10] <= ir[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[11] <= ir[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[12] <= ir[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[13] <= ir[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[14] <= ir[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[15] <= ir[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|multiplexer:ar_ir0
a[0] => result.DATAB
a[1] => result.DATAB
a[2] => result.DATAB
a[3] => result.DATAB
a[4] => result.DATAB
a[5] => result.DATAB
a[6] => result.DATAB
a[7] => result.DATAB
a[8] => result.DATAB
a[9] => result.DATAB
a[10] => result.DATAB
a[11] => result.DATAB
a[12] => result.DATAB
a[13] => result.DATAB
a[14] => result.DATAB
a[15] => result.DATAB
b[0] => result.DATAA
b[1] => result.DATAA
b[2] => result.DATAA
b[3] => result.DATAA
b[4] => result.DATAA
b[5] => result.DATAA
b[6] => result.DATAA
b[7] => result.DATAA
b[8] => result.DATAA
b[9] => result.DATAA
b[10] => result.DATAA
b[11] => result.DATAA
b[12] => result.DATAA
b[13] => result.DATAA
b[14] => result.DATAA
b[15] => result.DATAA
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|alu:alu0
ina[0] => Add0.IN16
ina[0] => calculate.IN0
ina[0] => calculate.IN0
ina[0] => calculate.IN0
ina[0] => Mux16.IN15
ina[0] => Add1.IN16
ina[1] => Add0.IN15
ina[1] => calculate.IN0
ina[1] => calculate.IN0
ina[1] => calculate.IN0
ina[1] => Mux15.IN15
ina[1] => Add1.IN15
ina[2] => Add0.IN14
ina[2] => calculate.IN0
ina[2] => calculate.IN0
ina[2] => calculate.IN0
ina[2] => Mux14.IN15
ina[2] => Add1.IN14
ina[3] => Add0.IN13
ina[3] => calculate.IN0
ina[3] => calculate.IN0
ina[3] => calculate.IN0
ina[3] => Mux13.IN15
ina[3] => Add1.IN13
ina[4] => Add0.IN12
ina[4] => calculate.IN0
ina[4] => calculate.IN0
ina[4] => calculate.IN0
ina[4] => Mux12.IN15
ina[4] => Add1.IN12
ina[5] => Add0.IN11
ina[5] => calculate.IN0
ina[5] => calculate.IN0
ina[5] => calculate.IN0
ina[5] => Mux11.IN15
ina[5] => Add1.IN11
ina[6] => Add0.IN10
ina[6] => calculate.IN0
ina[6] => calculate.IN0
ina[6] => calculate.IN0
ina[6] => Mux10.IN15
ina[6] => Add1.IN10
ina[7] => Add0.IN9
ina[7] => calculate.IN0
ina[7] => calculate.IN0
ina[7] => calculate.IN0
ina[7] => Mux9.IN15
ina[7] => Add1.IN9
ina[8] => Add0.IN8
ina[8] => calculate.IN0
ina[8] => calculate.IN0
ina[8] => calculate.IN0
ina[8] => Mux8.IN15
ina[8] => Add1.IN8
ina[9] => Add0.IN7
ina[9] => calculate.IN0
ina[9] => calculate.IN0
ina[9] => calculate.IN0
ina[9] => Mux7.IN15
ina[9] => Add1.IN7
ina[10] => Add0.IN6
ina[10] => calculate.IN0
ina[10] => calculate.IN0
ina[10] => calculate.IN0
ina[10] => Mux6.IN15
ina[10] => Add1.IN6
ina[11] => Add0.IN5
ina[11] => calculate.IN0
ina[11] => calculate.IN0
ina[11] => calculate.IN0
ina[11] => Mux5.IN15
ina[11] => Add1.IN5
ina[12] => Add0.IN4
ina[12] => calculate.IN0
ina[12] => calculate.IN0
ina[12] => calculate.IN0
ina[12] => Mux4.IN15
ina[12] => Add1.IN4
ina[13] => Add0.IN3
ina[13] => calculate.IN0
ina[13] => calculate.IN0
ina[13] => calculate.IN0
ina[13] => Mux3.IN15
ina[13] => Add1.IN3
ina[14] => Add0.IN2
ina[14] => calculate.IN0
ina[14] => calculate.IN0
ina[14] => calculate.IN0
ina[14] => Mux2.IN15
ina[14] => Add1.IN2
ina[15] => Add0.IN1
ina[15] => calculate.IN0
ina[15] => calculate.IN0
ina[15] => calculate.IN0
ina[15] => Mux1.IN15
ina[15] => v.IN0
ina[15] => Add1.IN1
ina[15] => v.IN0
ina[15] => v.IN0
inb[0] => Add0.IN32
inb[0] => calculate.IN1
inb[0] => calculate.IN1
inb[0] => calculate.IN1
inb[0] => Add1.IN32
inb[1] => Add0.IN31
inb[1] => calculate.IN1
inb[1] => calculate.IN1
inb[1] => calculate.IN1
inb[1] => Add1.IN31
inb[2] => Add0.IN30
inb[2] => calculate.IN1
inb[2] => calculate.IN1
inb[2] => calculate.IN1
inb[2] => Add1.IN30
inb[3] => Add0.IN29
inb[3] => calculate.IN1
inb[3] => calculate.IN1
inb[3] => calculate.IN1
inb[3] => Add1.IN29
inb[4] => Add0.IN28
inb[4] => calculate.IN1
inb[4] => calculate.IN1
inb[4] => calculate.IN1
inb[4] => Add1.IN28
inb[5] => Add0.IN27
inb[5] => calculate.IN1
inb[5] => calculate.IN1
inb[5] => calculate.IN1
inb[5] => Add1.IN27
inb[6] => Add0.IN26
inb[6] => calculate.IN1
inb[6] => calculate.IN1
inb[6] => calculate.IN1
inb[6] => Add1.IN26
inb[7] => Add0.IN25
inb[7] => calculate.IN1
inb[7] => calculate.IN1
inb[7] => calculate.IN1
inb[7] => Add1.IN25
inb[8] => Add0.IN24
inb[8] => calculate.IN1
inb[8] => calculate.IN1
inb[8] => calculate.IN1
inb[8] => Add1.IN24
inb[9] => Add0.IN23
inb[9] => calculate.IN1
inb[9] => calculate.IN1
inb[9] => calculate.IN1
inb[9] => Add1.IN23
inb[10] => Add0.IN22
inb[10] => calculate.IN1
inb[10] => calculate.IN1
inb[10] => calculate.IN1
inb[10] => Add1.IN22
inb[11] => Add0.IN21
inb[11] => calculate.IN1
inb[11] => calculate.IN1
inb[11] => calculate.IN1
inb[11] => Add1.IN21
inb[12] => Add0.IN20
inb[12] => calculate.IN1
inb[12] => calculate.IN1
inb[12] => calculate.IN1
inb[12] => Add1.IN20
inb[13] => Add0.IN19
inb[13] => calculate.IN1
inb[13] => calculate.IN1
inb[13] => calculate.IN1
inb[13] => Add1.IN19
inb[14] => Add0.IN18
inb[14] => calculate.IN1
inb[14] => calculate.IN1
inb[14] => calculate.IN1
inb[14] => Add1.IN18
inb[15] => Add0.IN17
inb[15] => calculate.IN1
inb[15] => calculate.IN1
inb[15] => calculate.IN1
inb[15] => Add1.IN17
inb[15] => v.IN1
inb[15] => v.IN1
inb[15] => v.IN1
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN19
opcode[0] => Equal1.IN3
opcode[0] => Equal2.IN0
opcode[0] => Equal3.IN1
opcode[0] => Equal4.IN31
opcode[0] => Equal5.IN0
opcode[0] => Equal6.IN1
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN18
opcode[1] => Equal1.IN2
opcode[1] => Equal2.IN3
opcode[1] => Equal3.IN3
opcode[1] => Equal4.IN30
opcode[1] => Equal5.IN31
opcode[1] => Equal6.IN31
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN17
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN2
opcode[2] => Equal3.IN0
opcode[2] => Equal4.IN29
opcode[2] => Equal5.IN30
opcode[2] => Equal6.IN0
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN16
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN1
opcode[3] => Equal3.IN2
opcode[3] => Equal4.IN28
opcode[3] => Equal5.IN29
opcode[3] => Equal6.IN30
out[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE
v <= v.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|shifter:shifter0
opcode[0] => Mux14.IN17
opcode[0] => Mux15.IN18
opcode[0] => Mux16.IN18
opcode[0] => Mux17.IN18
opcode[0] => Mux18.IN18
opcode[0] => Mux19.IN18
opcode[0] => Mux20.IN18
opcode[0] => Mux21.IN18
opcode[0] => Mux22.IN18
opcode[0] => Mux23.IN18
opcode[0] => Mux24.IN18
opcode[0] => Mux25.IN18
opcode[0] => Mux26.IN18
opcode[0] => Mux27.IN18
opcode[0] => Mux28.IN18
opcode[0] => Mux29.IN18
opcode[0] => Decoder1.IN3
opcode[1] => Mux14.IN16
opcode[1] => Mux15.IN17
opcode[1] => Mux16.IN17
opcode[1] => Mux17.IN17
opcode[1] => Mux18.IN17
opcode[1] => Mux19.IN17
opcode[1] => Mux20.IN17
opcode[1] => Mux21.IN17
opcode[1] => Mux22.IN17
opcode[1] => Mux23.IN17
opcode[1] => Mux24.IN17
opcode[1] => Mux25.IN17
opcode[1] => Mux26.IN17
opcode[1] => Mux27.IN17
opcode[1] => Mux28.IN17
opcode[1] => Mux29.IN17
opcode[1] => Decoder1.IN2
opcode[2] => Mux14.IN15
opcode[2] => Mux15.IN16
opcode[2] => Mux16.IN16
opcode[2] => Mux17.IN16
opcode[2] => Mux18.IN16
opcode[2] => Mux19.IN16
opcode[2] => Mux20.IN16
opcode[2] => Mux21.IN16
opcode[2] => Mux22.IN16
opcode[2] => Mux23.IN16
opcode[2] => Mux24.IN16
opcode[2] => Mux25.IN16
opcode[2] => Mux26.IN16
opcode[2] => Mux27.IN16
opcode[2] => Mux28.IN16
opcode[2] => Mux29.IN16
opcode[2] => Decoder1.IN1
opcode[3] => Mux14.IN14
opcode[3] => Mux15.IN15
opcode[3] => Mux16.IN15
opcode[3] => Mux17.IN15
opcode[3] => Mux18.IN15
opcode[3] => Mux19.IN15
opcode[3] => Mux20.IN15
opcode[3] => Mux21.IN15
opcode[3] => Mux22.IN15
opcode[3] => Mux23.IN15
opcode[3] => Mux24.IN15
opcode[3] => Mux25.IN15
opcode[3] => Mux26.IN15
opcode[3] => Mux27.IN15
opcode[3] => Mux28.IN15
opcode[3] => Mux29.IN15
opcode[3] => Decoder1.IN0
d[0] => ShiftLeft0.IN4
d[0] => ShiftLeft1.IN5
d[0] => ShiftRight0.IN5
d[0] => Decoder0.IN3
d[0] => Mux0.IN3
d[0] => Mux1.IN3
d[0] => Mux2.IN3
d[0] => Mux3.IN3
d[0] => Mux4.IN3
d[0] => Mux5.IN3
d[0] => Mux6.IN3
d[0] => Mux7.IN3
d[0] => Mux8.IN3
d[0] => Mux9.IN3
d[0] => Mux10.IN3
d[0] => Mux11.IN3
d[0] => Mux12.IN3
d[0] => Mux13.IN3
d[0] => Mux30.IN15
d[1] => ShiftLeft0.IN3
d[1] => ShiftLeft1.IN4
d[1] => ShiftRight0.IN4
d[1] => Decoder0.IN2
d[1] => Mux0.IN2
d[1] => Mux1.IN2
d[1] => Mux2.IN2
d[1] => Mux3.IN2
d[1] => Mux4.IN2
d[1] => Mux5.IN2
d[1] => Mux6.IN2
d[1] => Mux7.IN2
d[1] => Mux8.IN2
d[1] => Mux9.IN2
d[1] => Mux10.IN2
d[1] => Mux11.IN2
d[1] => Mux12.IN2
d[1] => Mux13.IN2
d[1] => Mux30.IN14
d[2] => ShiftLeft0.IN2
d[2] => ShiftLeft1.IN3
d[2] => ShiftRight0.IN3
d[2] => Decoder0.IN1
d[2] => Mux0.IN1
d[2] => Mux1.IN1
d[2] => Mux2.IN1
d[2] => Mux3.IN1
d[2] => Mux4.IN1
d[2] => Mux5.IN1
d[2] => Mux6.IN1
d[2] => Mux7.IN1
d[2] => Mux8.IN1
d[2] => Mux9.IN1
d[2] => Mux10.IN1
d[2] => Mux11.IN1
d[2] => Mux12.IN1
d[2] => Mux13.IN1
d[2] => Mux30.IN13
d[3] => ShiftLeft0.IN1
d[3] => ShiftLeft1.IN2
d[3] => ShiftRight0.IN2
d[3] => Decoder0.IN0
d[3] => Mux0.IN0
d[3] => Mux1.IN0
d[3] => Mux2.IN0
d[3] => Mux3.IN0
d[3] => Mux4.IN0
d[3] => Mux5.IN0
d[3] => Mux6.IN0
d[3] => Mux7.IN0
d[3] => Mux8.IN0
d[3] => Mux9.IN0
d[3] => Mux10.IN0
d[3] => Mux11.IN0
d[3] => Mux12.IN0
d[3] => Mux13.IN0
d[3] => Mux30.IN12
in[0] => ShiftLeft0.IN35
in[0] => ShiftLeft0.IN36
in[0] => ShiftLeft1.IN21
in[0] => ShiftRight0.IN21
in[0] => Mux13.IN11
in[0] => Mux13.IN12
in[0] => Mux13.IN13
in[0] => Mux13.IN14
in[0] => Mux13.IN15
in[0] => Mux13.IN16
in[0] => Mux13.IN17
in[0] => Mux13.IN18
in[0] => Mux13.IN19
in[0] => Mux30.IN19
in[1] => ShiftLeft0.IN33
in[1] => ShiftLeft0.IN34
in[1] => ShiftLeft1.IN20
in[1] => ShiftRight0.IN20
in[1] => Mux12.IN11
in[1] => Mux12.IN12
in[1] => Mux12.IN13
in[1] => Mux12.IN14
in[1] => Mux12.IN15
in[1] => Mux12.IN16
in[1] => Mux12.IN17
in[1] => Mux12.IN18
in[1] => Mux12.IN19
in[1] => Mux13.IN10
in[1] => Mux30.IN18
in[2] => ShiftLeft0.IN31
in[2] => ShiftLeft0.IN32
in[2] => ShiftLeft1.IN19
in[2] => ShiftRight0.IN19
in[2] => Mux11.IN11
in[2] => Mux11.IN12
in[2] => Mux11.IN13
in[2] => Mux11.IN14
in[2] => Mux11.IN15
in[2] => Mux11.IN16
in[2] => Mux11.IN17
in[2] => Mux11.IN18
in[2] => Mux11.IN19
in[2] => Mux12.IN10
in[2] => Mux13.IN9
in[2] => Mux30.IN17
in[3] => ShiftLeft0.IN29
in[3] => ShiftLeft0.IN30
in[3] => ShiftLeft1.IN18
in[3] => ShiftRight0.IN18
in[3] => Mux10.IN11
in[3] => Mux10.IN12
in[3] => Mux10.IN13
in[3] => Mux10.IN14
in[3] => Mux10.IN15
in[3] => Mux10.IN16
in[3] => Mux10.IN17
in[3] => Mux10.IN18
in[3] => Mux10.IN19
in[3] => Mux11.IN10
in[3] => Mux12.IN9
in[3] => Mux13.IN8
in[3] => Mux30.IN16
in[4] => ShiftLeft0.IN27
in[4] => ShiftLeft0.IN28
in[4] => ShiftLeft1.IN17
in[4] => ShiftRight0.IN17
in[4] => Mux9.IN11
in[4] => Mux9.IN12
in[4] => Mux9.IN13
in[4] => Mux9.IN14
in[4] => Mux9.IN15
in[4] => Mux9.IN16
in[4] => Mux9.IN17
in[4] => Mux9.IN18
in[4] => Mux9.IN19
in[4] => Mux10.IN10
in[4] => Mux11.IN9
in[4] => Mux12.IN8
in[4] => Mux13.IN7
in[5] => ShiftLeft0.IN25
in[5] => ShiftLeft0.IN26
in[5] => ShiftLeft1.IN16
in[5] => ShiftRight0.IN16
in[5] => Mux8.IN11
in[5] => Mux8.IN12
in[5] => Mux8.IN13
in[5] => Mux8.IN14
in[5] => Mux8.IN15
in[5] => Mux8.IN16
in[5] => Mux8.IN17
in[5] => Mux8.IN18
in[5] => Mux8.IN19
in[5] => Mux9.IN10
in[5] => Mux10.IN9
in[5] => Mux11.IN8
in[5] => Mux12.IN7
in[5] => Mux13.IN6
in[6] => ShiftLeft0.IN23
in[6] => ShiftLeft0.IN24
in[6] => ShiftLeft1.IN15
in[6] => ShiftRight0.IN15
in[6] => Mux7.IN11
in[6] => Mux7.IN12
in[6] => Mux7.IN13
in[6] => Mux7.IN14
in[6] => Mux7.IN15
in[6] => Mux7.IN16
in[6] => Mux7.IN17
in[6] => Mux7.IN18
in[6] => Mux7.IN19
in[6] => Mux8.IN10
in[6] => Mux9.IN9
in[6] => Mux10.IN8
in[6] => Mux11.IN7
in[6] => Mux12.IN6
in[6] => Mux13.IN5
in[7] => ShiftLeft0.IN21
in[7] => ShiftLeft0.IN22
in[7] => ShiftLeft1.IN14
in[7] => ShiftRight0.IN14
in[7] => Mux6.IN11
in[7] => Mux6.IN12
in[7] => Mux6.IN13
in[7] => Mux6.IN14
in[7] => Mux6.IN15
in[7] => Mux6.IN16
in[7] => Mux6.IN17
in[7] => Mux6.IN18
in[7] => Mux6.IN19
in[7] => Mux7.IN10
in[7] => Mux8.IN9
in[7] => Mux9.IN8
in[7] => Mux10.IN7
in[7] => Mux11.IN6
in[7] => Mux12.IN5
in[7] => Mux13.IN4
in[8] => ShiftLeft0.IN19
in[8] => ShiftLeft0.IN20
in[8] => ShiftLeft1.IN13
in[8] => ShiftRight0.IN13
in[8] => Mux5.IN11
in[8] => Mux5.IN12
in[8] => Mux5.IN13
in[8] => Mux5.IN14
in[8] => Mux5.IN15
in[8] => Mux5.IN16
in[8] => Mux5.IN17
in[8] => Mux5.IN18
in[8] => Mux5.IN19
in[8] => Mux6.IN10
in[8] => Mux7.IN9
in[8] => Mux8.IN8
in[8] => Mux9.IN7
in[8] => Mux10.IN6
in[8] => Mux11.IN5
in[8] => Mux12.IN4
in[9] => ShiftLeft0.IN17
in[9] => ShiftLeft0.IN18
in[9] => ShiftLeft1.IN12
in[9] => ShiftRight0.IN12
in[9] => Mux4.IN11
in[9] => Mux4.IN12
in[9] => Mux4.IN13
in[9] => Mux4.IN14
in[9] => Mux4.IN15
in[9] => Mux4.IN16
in[9] => Mux4.IN17
in[9] => Mux4.IN18
in[9] => Mux4.IN19
in[9] => Mux5.IN10
in[9] => Mux6.IN9
in[9] => Mux7.IN8
in[9] => Mux8.IN7
in[9] => Mux9.IN6
in[9] => Mux10.IN5
in[9] => Mux11.IN4
in[10] => ShiftLeft0.IN15
in[10] => ShiftLeft0.IN16
in[10] => ShiftLeft1.IN11
in[10] => ShiftRight0.IN11
in[10] => Mux3.IN11
in[10] => Mux3.IN12
in[10] => Mux3.IN13
in[10] => Mux3.IN14
in[10] => Mux3.IN15
in[10] => Mux3.IN16
in[10] => Mux3.IN17
in[10] => Mux3.IN18
in[10] => Mux3.IN19
in[10] => Mux4.IN10
in[10] => Mux5.IN9
in[10] => Mux6.IN8
in[10] => Mux7.IN7
in[10] => Mux8.IN6
in[10] => Mux9.IN5
in[10] => Mux10.IN4
in[11] => ShiftLeft0.IN13
in[11] => ShiftLeft0.IN14
in[11] => ShiftLeft1.IN10
in[11] => ShiftRight0.IN10
in[11] => Mux2.IN11
in[11] => Mux2.IN12
in[11] => Mux2.IN13
in[11] => Mux2.IN14
in[11] => Mux2.IN15
in[11] => Mux2.IN16
in[11] => Mux2.IN17
in[11] => Mux2.IN18
in[11] => Mux2.IN19
in[11] => Mux3.IN10
in[11] => Mux4.IN9
in[11] => Mux5.IN8
in[11] => Mux6.IN7
in[11] => Mux7.IN6
in[11] => Mux8.IN5
in[11] => Mux9.IN4
in[12] => ShiftLeft0.IN11
in[12] => ShiftLeft0.IN12
in[12] => ShiftLeft1.IN9
in[12] => ShiftRight0.IN9
in[12] => Mux1.IN11
in[12] => Mux1.IN12
in[12] => Mux1.IN13
in[12] => Mux1.IN14
in[12] => Mux1.IN15
in[12] => Mux1.IN16
in[12] => Mux1.IN17
in[12] => Mux1.IN18
in[12] => Mux1.IN19
in[12] => Mux2.IN10
in[12] => Mux3.IN9
in[12] => Mux4.IN8
in[12] => Mux5.IN7
in[12] => Mux6.IN6
in[12] => Mux7.IN5
in[12] => Mux8.IN4
in[13] => ShiftLeft0.IN9
in[13] => ShiftLeft0.IN10
in[13] => ShiftLeft1.IN8
in[13] => ShiftRight0.IN8
in[13] => Mux0.IN11
in[13] => Mux0.IN12
in[13] => Mux0.IN13
in[13] => Mux0.IN14
in[13] => Mux0.IN15
in[13] => Mux0.IN16
in[13] => Mux0.IN17
in[13] => Mux0.IN18
in[13] => Mux0.IN19
in[13] => Mux1.IN10
in[13] => Mux2.IN9
in[13] => Mux3.IN8
in[13] => Mux4.IN7
in[13] => Mux5.IN6
in[13] => Mux6.IN5
in[13] => Mux7.IN4
in[14] => ShiftLeft0.IN7
in[14] => ShiftLeft0.IN8
in[14] => ShiftLeft1.IN7
in[14] => ShiftRight0.IN7
in[14] => sra.DATAA
in[14] => Mux0.IN10
in[14] => Mux1.IN9
in[14] => Mux2.IN8
in[14] => Mux3.IN7
in[14] => Mux4.IN6
in[14] => Mux5.IN5
in[14] => Mux6.IN4
in[15] => ShiftLeft0.IN5
in[15] => ShiftLeft0.IN6
in[15] => ShiftLeft1.IN6
in[15] => ShiftRight0.IN6
in[15] => sra.DATAB
in[15] => Mux0.IN4
in[15] => Mux0.IN5
in[15] => Mux0.IN6
in[15] => Mux0.IN7
in[15] => Mux0.IN8
in[15] => Mux0.IN9
in[15] => Mux1.IN4
in[15] => Mux1.IN5
in[15] => Mux1.IN6
in[15] => Mux1.IN7
in[15] => Mux1.IN8
in[15] => Mux2.IN4
in[15] => Mux2.IN5
in[15] => Mux2.IN6
in[15] => Mux2.IN7
in[15] => Mux3.IN4
in[15] => Mux3.IN5
in[15] => Mux3.IN6
in[15] => Mux4.IN4
in[15] => Mux4.IN5
in[15] => Mux5.IN4
in[15] => Mux14.IN18
out[0] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
c <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
v <= <GND>


|simpleb|ar_szcv:ar_szcv0
ar[0] => Equal0.IN15
ar[1] => Equal0.IN14
ar[2] => Equal0.IN13
ar[3] => Equal0.IN12
ar[4] => Equal0.IN11
ar[5] => Equal0.IN10
ar[6] => Equal0.IN9
ar[7] => Equal0.IN8
ar[8] => Equal0.IN7
ar[9] => Equal0.IN6
ar[10] => Equal0.IN5
ar[11] => Equal0.IN4
ar[12] => Equal0.IN3
ar[13] => Equal0.IN2
ar[14] => Equal0.IN1
ar[15] => s.DATAIN
ar[15] => Equal0.IN0
s <= ar[15].DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
c <= <GND>
v <= <GND>


|simpleb|multiplexer:alu_shif0
a[0] => result.DATAB
a[1] => result.DATAB
a[2] => result.DATAB
a[3] => result.DATAB
a[4] => result.DATAB
a[5] => result.DATAB
a[6] => result.DATAB
a[7] => result.DATAB
a[8] => result.DATAB
a[9] => result.DATAB
a[10] => result.DATAB
a[11] => result.DATAB
a[12] => result.DATAB
a[13] => result.DATAB
a[14] => result.DATAB
a[15] => result.DATAB
b[0] => result.DATAA
b[1] => result.DATAA
b[2] => result.DATAA
b[3] => result.DATAA
b[4] => result.DATAA
b[5] => result.DATAA
b[6] => result.DATAA
b[7] => result.DATAA
b[8] => result.DATAA
b[9] => result.DATAA
b[10] => result.DATAA
b[11] => result.DATAA
b[12] => result.DATAA
b[13] => result.DATAA
b[14] => result.DATAA
b[15] => result.DATAA
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|REG:dr0
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
clock => register[2]~reg0.CLK
clock => register[3]~reg0.CLK
clock => register[4]~reg0.CLK
clock => register[5]~reg0.CLK
clock => register[6]~reg0.CLK
clock => register[7]~reg0.CLK
clock => register[8]~reg0.CLK
clock => register[9]~reg0.CLK
clock => register[10]~reg0.CLK
clock => register[11]~reg0.CLK
clock => register[12]~reg0.CLK
clock => register[13]~reg0.CLK
clock => register[14]~reg0.CLK
clock => register[15]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
value[2] => register.DATAB
value[3] => register.DATAB
value[4] => register.DATAB
value[5] => register.DATAB
value[6] => register.DATAB
value[7] => register.DATAB
value[8] => register.DATAB
value[9] => register.DATAB
value[10] => register.DATAB
value[11] => register.DATAB
value[12] => register.DATAB
value[13] => register.DATAB
value[14] => register.DATAB
value[15] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[2] <= register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[3] <= register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[4] <= register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[5] <= register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[6] <= register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[7] <= register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[8] <= register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[9] <= register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[10] <= register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[11] <= register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[12] <= register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[13] <= register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[14] <= register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[15] <= register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|REG:AR4
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
clock => register[2]~reg0.CLK
clock => register[3]~reg0.CLK
clock => register[4]~reg0.CLK
clock => register[5]~reg0.CLK
clock => register[6]~reg0.CLK
clock => register[7]~reg0.CLK
clock => register[8]~reg0.CLK
clock => register[9]~reg0.CLK
clock => register[10]~reg0.CLK
clock => register[11]~reg0.CLK
clock => register[12]~reg0.CLK
clock => register[13]~reg0.CLK
clock => register[14]~reg0.CLK
clock => register[15]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
value[2] => register.DATAB
value[3] => register.DATAB
value[4] => register.DATAB
value[5] => register.DATAB
value[6] => register.DATAB
value[7] => register.DATAB
value[8] => register.DATAB
value[9] => register.DATAB
value[10] => register.DATAB
value[11] => register.DATAB
value[12] => register.DATAB
value[13] => register.DATAB
value[14] => register.DATAB
value[15] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[2] <= register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[3] <= register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[4] <= register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[5] <= register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[6] <= register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[7] <= register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[8] <= register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[9] <= register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[10] <= register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[11] <= register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[12] <= register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[13] <= register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[14] <= register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[15] <= register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|ir:IR4
clock => ir[0]~reg0.CLK
clock => ir[1]~reg0.CLK
clock => ir[2]~reg0.CLK
clock => ir[3]~reg0.CLK
clock => ir[4]~reg0.CLK
clock => ir[5]~reg0.CLK
clock => ir[6]~reg0.CLK
clock => ir[7]~reg0.CLK
clock => ir[8]~reg0.CLK
clock => ir[9]~reg0.CLK
clock => ir[10]~reg0.CLK
clock => ir[11]~reg0.CLK
clock => ir[12]~reg0.CLK
clock => ir[13]~reg0.CLK
clock => ir[14]~reg0.CLK
clock => ir[15]~reg0.CLK
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
value[0] => ir.DATAB
value[1] => ir.DATAB
value[2] => ir.DATAB
value[3] => ir.DATAB
value[4] => ir.DATAB
value[5] => ir.DATAB
value[6] => ir.DATAB
value[7] => ir.DATAB
value[8] => ir.DATAB
value[9] => ir.DATAB
value[10] => ir.DATAB
value[11] => ir.DATAB
value[12] => ir.DATAB
value[13] => ir.DATAB
value[14] => ir.DATAB
value[15] => ir.DATAB
ir[0] <= ir[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[1] <= ir[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[2] <= ir[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[3] <= ir[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[4] <= ir[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[5] <= ir[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[6] <= ir[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[7] <= ir[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[8] <= ir[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[9] <= ir[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[10] <= ir[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[11] <= ir[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[12] <= ir[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[13] <= ir[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[14] <= ir[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[15] <= ir[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|control3:control4
clock => p5_regWren~reg0.CLK
clock => p5_dr_mdr~reg0.CLK
clock => p5_regDstB_A~reg0.CLK
clock => p4_data_input~reg0.CLK
clock => p3_4_memWren~reg0.CLK
clock => p3_alu_shif_ar~reg0.CLK
clock => p3_alu_shif~reg0.CLK
clock => p3_outputEnable~reg0.CLK
clock => p3_ar_ir~reg0.CLK
clock => p3_opcode[0]~reg0.CLK
clock => p3_opcode[1]~reg0.CLK
clock => p3_opcode[2]~reg0.CLK
clock => p3_opcode[3]~reg0.CLK
clock => p3_memRead~reg0.CLK
reset => p3_memRead.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_ar_ir.OUTPUTSELECT
reset => p3_outputEnable.OUTPUTSELECT
reset => p3_alu_shif.OUTPUTSELECT
reset => p3_alu_shif_ar.OUTPUTSELECT
reset => p3_4_memWren.OUTPUTSELECT
reset => p4_data_input.OUTPUTSELECT
reset => p5_regDstB_A.OUTPUTSELECT
reset => p5_dr_mdr.OUTPUTSELECT
reset => p5_regWren.OUTPUTSELECT
ce => p3_memRead.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_ar_ir.OUTPUTSELECT
ce => p3_outputEnable.OUTPUTSELECT
ce => p3_alu_shif.OUTPUTSELECT
ce => p3_alu_shif_ar.OUTPUTSELECT
ce => p3_4_memWren.OUTPUTSELECT
ce => p4_data_input.OUTPUTSELECT
ce => p5_regDstB_A.OUTPUTSELECT
ce => p5_dr_mdr.OUTPUTSELECT
ce => p5_regWren.OUTPUTSELECT
memRead => p3_memRead.DATAB
ar_ir => p3_ar_ir.DATAB
outputEnable => p3_outputEnable.DATAB
alu_shif => p3_alu_shif.DATAB
alu_shif_ar => p3_alu_shif_ar.DATAB
memWren => p3_4_memWren.DATAB
data_input => p4_data_input.DATAB
regDstB_A => p5_regDstB_A.DATAB
dr_mdr => p5_dr_mdr.DATAB
regWren => p5_regWren.DATAB
opcode[0] => p3_opcode.DATAB
opcode[1] => p3_opcode.DATAB
opcode[2] => p3_opcode.DATAB
opcode[3] => p3_opcode.DATAB
p3_memRead <= p3_memRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_ar_ir <= p3_ar_ir~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_outputEnable <= p3_outputEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif <= p3_alu_shif~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif_ar <= p3_alu_shif_ar~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_4_memWren <= p3_4_memWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_data_input <= p4_data_input~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regDstB_A <= p5_regDstB_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_dr_mdr <= p5_dr_mdr~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regWren <= p5_regWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[0] <= p3_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[1] <= p3_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[2] <= p3_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[3] <= p3_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|ram:ram0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simpleb|ram:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_gck1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gck1:auto_generated.data_a[0]
data_a[1] => altsyncram_gck1:auto_generated.data_a[1]
data_a[2] => altsyncram_gck1:auto_generated.data_a[2]
data_a[3] => altsyncram_gck1:auto_generated.data_a[3]
data_a[4] => altsyncram_gck1:auto_generated.data_a[4]
data_a[5] => altsyncram_gck1:auto_generated.data_a[5]
data_a[6] => altsyncram_gck1:auto_generated.data_a[6]
data_a[7] => altsyncram_gck1:auto_generated.data_a[7]
data_a[8] => altsyncram_gck1:auto_generated.data_a[8]
data_a[9] => altsyncram_gck1:auto_generated.data_a[9]
data_a[10] => altsyncram_gck1:auto_generated.data_a[10]
data_a[11] => altsyncram_gck1:auto_generated.data_a[11]
data_a[12] => altsyncram_gck1:auto_generated.data_a[12]
data_a[13] => altsyncram_gck1:auto_generated.data_a[13]
data_a[14] => altsyncram_gck1:auto_generated.data_a[14]
data_a[15] => altsyncram_gck1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gck1:auto_generated.address_a[0]
address_a[1] => altsyncram_gck1:auto_generated.address_a[1]
address_a[2] => altsyncram_gck1:auto_generated.address_a[2]
address_a[3] => altsyncram_gck1:auto_generated.address_a[3]
address_a[4] => altsyncram_gck1:auto_generated.address_a[4]
address_a[5] => altsyncram_gck1:auto_generated.address_a[5]
address_a[6] => altsyncram_gck1:auto_generated.address_a[6]
address_a[7] => altsyncram_gck1:auto_generated.address_a[7]
address_a[8] => altsyncram_gck1:auto_generated.address_a[8]
address_a[9] => altsyncram_gck1:auto_generated.address_a[9]
address_a[10] => altsyncram_gck1:auto_generated.address_a[10]
address_a[11] => altsyncram_gck1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gck1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gck1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gck1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gck1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gck1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gck1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gck1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gck1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gck1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gck1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gck1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gck1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gck1:auto_generated.q_a[11]
q_a[12] <= altsyncram_gck1:auto_generated.q_a[12]
q_a[13] <= altsyncram_gck1:auto_generated.q_a[13]
q_a[14] <= altsyncram_gck1:auto_generated.q_a[14]
q_a[15] <= altsyncram_gck1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated
address_a[0] => altsyncram_ema2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ema2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ema2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ema2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ema2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ema2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ema2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ema2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ema2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ema2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ema2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ema2:altsyncram1.address_a[11]
clock0 => altsyncram_ema2:altsyncram1.clock0
data_a[0] => altsyncram_ema2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ema2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ema2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ema2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ema2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ema2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ema2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ema2:altsyncram1.data_a[7]
data_a[8] => altsyncram_ema2:altsyncram1.data_a[8]
data_a[9] => altsyncram_ema2:altsyncram1.data_a[9]
data_a[10] => altsyncram_ema2:altsyncram1.data_a[10]
data_a[11] => altsyncram_ema2:altsyncram1.data_a[11]
data_a[12] => altsyncram_ema2:altsyncram1.data_a[12]
data_a[13] => altsyncram_ema2:altsyncram1.data_a[13]
data_a[14] => altsyncram_ema2:altsyncram1.data_a[14]
data_a[15] => altsyncram_ema2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_ema2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ema2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ema2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ema2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ema2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ema2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ema2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ema2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ema2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ema2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ema2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ema2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ema2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ema2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ema2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ema2:altsyncram1.q_a[15]
wren_a => altsyncram_ema2:altsyncram1.wren_a


|simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simpleb|multiplexer:data_input0
a[0] => result.DATAB
a[1] => result.DATAB
a[2] => result.DATAB
a[3] => result.DATAB
a[4] => result.DATAB
a[5] => result.DATAB
a[6] => result.DATAB
a[7] => result.DATAB
a[8] => result.DATAB
a[9] => result.DATAB
a[10] => result.DATAB
a[11] => result.DATAB
a[12] => result.DATAB
a[13] => result.DATAB
a[14] => result.DATAB
a[15] => result.DATAB
b[0] => result.DATAA
b[1] => result.DATAA
b[2] => result.DATAA
b[3] => result.DATAA
b[4] => result.DATAA
b[5] => result.DATAA
b[6] => result.DATAA
b[7] => result.DATAA
b[8] => result.DATAA
b[9] => result.DATAA
b[10] => result.DATAA
b[11] => result.DATAA
b[12] => result.DATAA
b[13] => result.DATAA
b[14] => result.DATAA
b[15] => result.DATAA
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|REG:DR5
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
clock => register[2]~reg0.CLK
clock => register[3]~reg0.CLK
clock => register[4]~reg0.CLK
clock => register[5]~reg0.CLK
clock => register[6]~reg0.CLK
clock => register[7]~reg0.CLK
clock => register[8]~reg0.CLK
clock => register[9]~reg0.CLK
clock => register[10]~reg0.CLK
clock => register[11]~reg0.CLK
clock => register[12]~reg0.CLK
clock => register[13]~reg0.CLK
clock => register[14]~reg0.CLK
clock => register[15]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
value[2] => register.DATAB
value[3] => register.DATAB
value[4] => register.DATAB
value[5] => register.DATAB
value[6] => register.DATAB
value[7] => register.DATAB
value[8] => register.DATAB
value[9] => register.DATAB
value[10] => register.DATAB
value[11] => register.DATAB
value[12] => register.DATAB
value[13] => register.DATAB
value[14] => register.DATAB
value[15] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[2] <= register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[3] <= register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[4] <= register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[5] <= register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[6] <= register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[7] <= register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[8] <= register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[9] <= register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[10] <= register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[11] <= register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[12] <= register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[13] <= register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[14] <= register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[15] <= register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|ir:IR5
clock => ir[0]~reg0.CLK
clock => ir[1]~reg0.CLK
clock => ir[2]~reg0.CLK
clock => ir[3]~reg0.CLK
clock => ir[4]~reg0.CLK
clock => ir[5]~reg0.CLK
clock => ir[6]~reg0.CLK
clock => ir[7]~reg0.CLK
clock => ir[8]~reg0.CLK
clock => ir[9]~reg0.CLK
clock => ir[10]~reg0.CLK
clock => ir[11]~reg0.CLK
clock => ir[12]~reg0.CLK
clock => ir[13]~reg0.CLK
clock => ir[14]~reg0.CLK
clock => ir[15]~reg0.CLK
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
reset => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
ce => ir.OUTPUTSELECT
value[0] => ir.DATAB
value[1] => ir.DATAB
value[2] => ir.DATAB
value[3] => ir.DATAB
value[4] => ir.DATAB
value[5] => ir.DATAB
value[6] => ir.DATAB
value[7] => ir.DATAB
value[8] => ir.DATAB
value[9] => ir.DATAB
value[10] => ir.DATAB
value[11] => ir.DATAB
value[12] => ir.DATAB
value[13] => ir.DATAB
value[14] => ir.DATAB
value[15] => ir.DATAB
ir[0] <= ir[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[1] <= ir[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[2] <= ir[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[3] <= ir[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[4] <= ir[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[5] <= ir[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[6] <= ir[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[7] <= ir[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[8] <= ir[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[9] <= ir[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[10] <= ir[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[11] <= ir[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[12] <= ir[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[13] <= ir[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[14] <= ir[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[15] <= ir[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|control3:control5
clock => p5_regWren~reg0.CLK
clock => p5_dr_mdr~reg0.CLK
clock => p5_regDstB_A~reg0.CLK
clock => p4_data_input~reg0.CLK
clock => p3_4_memWren~reg0.CLK
clock => p3_alu_shif_ar~reg0.CLK
clock => p3_alu_shif~reg0.CLK
clock => p3_outputEnable~reg0.CLK
clock => p3_ar_ir~reg0.CLK
clock => p3_opcode[0]~reg0.CLK
clock => p3_opcode[1]~reg0.CLK
clock => p3_opcode[2]~reg0.CLK
clock => p3_opcode[3]~reg0.CLK
clock => p3_memRead~reg0.CLK
reset => p3_memRead.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_opcode.OUTPUTSELECT
reset => p3_ar_ir.OUTPUTSELECT
reset => p3_outputEnable.OUTPUTSELECT
reset => p3_alu_shif.OUTPUTSELECT
reset => p3_alu_shif_ar.OUTPUTSELECT
reset => p3_4_memWren.OUTPUTSELECT
reset => p4_data_input.OUTPUTSELECT
reset => p5_regDstB_A.OUTPUTSELECT
reset => p5_dr_mdr.OUTPUTSELECT
reset => p5_regWren.OUTPUTSELECT
ce => p3_memRead.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_opcode.OUTPUTSELECT
ce => p3_ar_ir.OUTPUTSELECT
ce => p3_outputEnable.OUTPUTSELECT
ce => p3_alu_shif.OUTPUTSELECT
ce => p3_alu_shif_ar.OUTPUTSELECT
ce => p3_4_memWren.OUTPUTSELECT
ce => p4_data_input.OUTPUTSELECT
ce => p5_regDstB_A.OUTPUTSELECT
ce => p5_dr_mdr.OUTPUTSELECT
ce => p5_regWren.OUTPUTSELECT
memRead => p3_memRead.DATAB
ar_ir => p3_ar_ir.DATAB
outputEnable => p3_outputEnable.DATAB
alu_shif => p3_alu_shif.DATAB
alu_shif_ar => p3_alu_shif_ar.DATAB
memWren => p3_4_memWren.DATAB
data_input => p4_data_input.DATAB
regDstB_A => p5_regDstB_A.DATAB
dr_mdr => p5_dr_mdr.DATAB
regWren => p5_regWren.DATAB
opcode[0] => p3_opcode.DATAB
opcode[1] => p3_opcode.DATAB
opcode[2] => p3_opcode.DATAB
opcode[3] => p3_opcode.DATAB
p3_memRead <= p3_memRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_ar_ir <= p3_ar_ir~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_outputEnable <= p3_outputEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif <= p3_alu_shif~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_alu_shif_ar <= p3_alu_shif_ar~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_4_memWren <= p3_4_memWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_data_input <= p4_data_input~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regDstB_A <= p5_regDstB_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_dr_mdr <= p5_dr_mdr~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_regWren <= p5_regWren~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[0] <= p3_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[1] <= p3_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[2] <= p3_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode[3] <= p3_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|REG:mdr0
clock => register[0]~reg0.CLK
clock => register[1]~reg0.CLK
clock => register[2]~reg0.CLK
clock => register[3]~reg0.CLK
clock => register[4]~reg0.CLK
clock => register[5]~reg0.CLK
clock => register[6]~reg0.CLK
clock => register[7]~reg0.CLK
clock => register[8]~reg0.CLK
clock => register[9]~reg0.CLK
clock => register[10]~reg0.CLK
clock => register[11]~reg0.CLK
clock => register[12]~reg0.CLK
clock => register[13]~reg0.CLK
clock => register[14]~reg0.CLK
clock => register[15]~reg0.CLK
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
reset => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
ce => register.OUTPUTSELECT
value[0] => register.DATAB
value[1] => register.DATAB
value[2] => register.DATAB
value[3] => register.DATAB
value[4] => register.DATAB
value[5] => register.DATAB
value[6] => register.DATAB
value[7] => register.DATAB
value[8] => register.DATAB
value[9] => register.DATAB
value[10] => register.DATAB
value[11] => register.DATAB
value[12] => register.DATAB
value[13] => register.DATAB
value[14] => register.DATAB
value[15] => register.DATAB
register[0] <= register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[1] <= register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[2] <= register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[3] <= register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[4] <= register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[5] <= register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[6] <= register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[7] <= register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[8] <= register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[9] <= register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[10] <= register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[11] <= register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[12] <= register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[13] <= register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[14] <= register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register[15] <= register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleb|multiplexer:dr_mdr0
a[0] => result.DATAB
a[1] => result.DATAB
a[2] => result.DATAB
a[3] => result.DATAB
a[4] => result.DATAB
a[5] => result.DATAB
a[6] => result.DATAB
a[7] => result.DATAB
a[8] => result.DATAB
a[9] => result.DATAB
a[10] => result.DATAB
a[11] => result.DATAB
a[12] => result.DATAB
a[13] => result.DATAB
a[14] => result.DATAB
a[15] => result.DATAB
b[0] => result.DATAA
b[1] => result.DATAA
b[2] => result.DATAA
b[3] => result.DATAA
b[4] => result.DATAA
b[5] => result.DATAA
b[6] => result.DATAA
b[7] => result.DATAA
b[8] => result.DATAA
b[9] => result.DATAA
b[10] => result.DATAA
b[11] => result.DATAA
b[12] => result.DATAA
b[13] => result.DATAA
b[14] => result.DATAA
b[15] => result.DATAA
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
signal => result.OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


