// Seed: 2251504215
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  parameter id_3 = -1 && {1 - -1'h0{1}};
endmodule
module module_1;
  wire  id_1;
  logic id_2;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  initial begin : LABEL_0
    if (-1) id_2 <= 1;
  end
  wire id_3;
  ;
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input tri1 id_13,
    output wand id_14,
    input supply0 id_15
);
  logic id_17, id_18;
  module_0 modCall_1 (
      id_18,
      id_17
  );
endmodule
