// Seed: 2632343150
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input logic id_7
);
  assign id_2 = 1;
  logic id_8 (
      id_2,
      1,
      1,
      id_6,
      1'b0
  );
  logic id_9, id_10;
endmodule
