INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shady/term7/Codesign/EX/booth_multiplier/top_module/top_module.srcs/sources_1/new/topM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topM
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-311] analyzing module booth_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shady/term7/Codesign/EX/booth_multiplier/top_module/top_module.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [E:/shady/term7/Codesign/EX/booth_multiplier/top_module/top_module.srcs/sim_1/new/test_top.v:38]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [E:/shady/term7/Codesign/EX/booth_multiplier/top_module/top_module.srcs/sim_1/new/test_top.v:39]
