{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581704887061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581704887067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 10:28:06 2020 " "Processing started: Fri Feb 14 10:28:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581704887067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704887067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704887067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581704887789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581704887789 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab5.qsys " "Elaborating Platform Designer system entity \"lab5.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704895044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:18 Progress: Loading lab5/lab5.qsys " "2020.02.14.10:28:18 Progress: Loading lab5/lab5.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704898067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:18 Progress: Reading input file " "2020.02.14.10:28:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704898434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:18 Progress: Adding clock \[clock_source 18.1\] " "2020.02.14.10:28:18 Progress: Adding clock \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704898511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing module clock " "2020.02.14.10:28:19 Progress: Parameterizing module clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.02.14.10:28:19 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing module jtag_uart " "2020.02.14.10:28:19 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\] " "2020.02.14.10:28:19 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing module memory " "2020.02.14.10:28:19 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Adding pio \[altera_avalon_pio 18.1\] " "2020.02.14.10:28:19 Progress: Adding pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing module pio " "2020.02.14.10:28:19 Progress: Parameterizing module pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Adding processor \[altera_nios2_gen2 18.1\] " "2020.02.14.10:28:19 Progress: Adding processor \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing module processor " "2020.02.14.10:28:19 Progress: Parameterizing module processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2020.02.14.10:28:19 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing module spi_0 " "2020.02.14.10:28:19 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2020.02.14.10:28:19 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing module timer " "2020.02.14.10:28:19 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Building connections " "2020.02.14.10:28:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Parameterizing connections " "2020.02.14.10:28:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:19 Progress: Validating " "2020.02.14.10:28:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704899391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.10:28:20 Progress: Done reading input file " "2020.02.14.10:28:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704900221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab5.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab5.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704900791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab5: Generating lab5 \"lab5\" for QUARTUS_SYNTH " "Lab5: Generating lab5 \"lab5\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704901224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab5_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab5_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab5_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0002_jtag_uart_gen//lab5_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab5_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0002_jtag_uart_gen//lab5_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab5_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab5_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab5\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab5\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'lab5_memory' " "Memory: Starting RTL generation for module 'lab5_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab5_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0003_memory_gen//lab5_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab5_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0003_memory_gen//lab5_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'lab5_memory' " "Memory: Done RTL generation for module 'lab5_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"lab5\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"lab5\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Starting RTL generation for module 'lab5_pio' " "Pio: Starting RTL generation for module 'lab5_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0004_pio_gen//lab5_pio_component_configuration.pl  --do_build_sim=0  \] " "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0004_pio_gen//lab5_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704904888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Done RTL generation for module 'lab5_pio' " "Pio: Done RTL generation for module 'lab5_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: \"lab5\" instantiated altera_avalon_pio \"pio\" " "Pio: \"lab5\" instantiated altera_avalon_pio \"pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: \"lab5\" instantiated altera_nios2_gen2 \"processor\" " "Processor: \"lab5\" instantiated altera_nios2_gen2 \"processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'lab5_spi_0' " "Spi_0: Starting RTL generation for module 'lab5_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab5_spi_0 --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0005_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0005_spi_0_gen//lab5_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab5_spi_0 --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0005_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0005_spi_0_gen//lab5_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'lab5_spi_0' " "Spi_0: Done RTL generation for module 'lab5_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"lab5\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"lab5\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'lab5_timer' " "Timer: Starting RTL generation for module 'lab5_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab5_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0006_timer_gen//lab5_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab5_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0006_timer_gen//lab5_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'lab5_timer' " "Timer: Done RTL generation for module 'lab5_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"lab5\" instantiated altera_avalon_timer \"timer\" " "Timer: \"lab5\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704905774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704907629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704907798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704907973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704908136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704908317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704908483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab5\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab5\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704909675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab5\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab5\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704909694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab5\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab5\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704909701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab5_processor_cpu' " "Cpu: Starting RTL generation for module 'lab5_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704909729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab5_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0009_cpu_gen//lab5_processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab5_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_8201518855099616428.dir/0009_cpu_gen//lab5_processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704909729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*) Starting Nios II generation " "Cpu: # 2020.02.14 10:28:30 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   Checking for plaintext license. " "Cpu: # 2020.02.14 10:28:30 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.02.14 10:28:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.02.14 10:28:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.02.14 10:28:30 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   Plaintext license not found. " "Cpu: # 2020.02.14 10:28:30 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.02.14 10:28:30 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.02.14 10:28:30 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:30 (*)   Creating all objects for CPU " "Cpu: # 2020.02.14 10:28:30 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:31 (*)   Generating RTL from CPU objects " "Cpu: # 2020.02.14 10:28:31 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:31 (*)   Creating plain-text RTL " "Cpu: # 2020.02.14 10:28:31 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 10:28:32 (*) Done Nios II generation " "Cpu: # 2020.02.14 10:28:32 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab5_processor_cpu' " "Cpu: Done RTL generation for module 'lab5_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\" " "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\" " "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab5: Done \"lab5\" with 29 modules, 42 files " "Lab5: Done \"lab5\" with 29 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704912631 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab5.qsys " "Finished elaborating Platform Designer system entity \"lab5.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704913849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5/synthesis/lab5.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_irq_mapper " "Found entity 1: lab5_irq_mapper" {  } { { "lab5/synthesis/submodules/lab5_irq_mapper.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0 " "Found entity 1: lab5_mm_interconnect_0" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab5_mm_interconnect_0_avalon_st_adapter" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab5_mm_interconnect_0_rsp_mux_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914121 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_mux " "Found entity 1: lab5_mm_interconnect_0_rsp_mux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_demux " "Found entity 1: lab5_mm_interconnect_0_rsp_demux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab5_mm_interconnect_0_cmd_mux_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_mux " "Found entity 1: lab5_mm_interconnect_0_cmd_mux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab5_mm_interconnect_0_cmd_demux_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_demux " "Found entity 1: lab5_mm_interconnect_0_cmd_demux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_003_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914144 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_003 " "Found entity 2: lab5_mm_interconnect_0_router_003" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_002_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914147 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_002 " "Found entity 2: lab5_mm_interconnect_0_router_002" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_001_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914151 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_001 " "Found entity 2: lab5_mm_interconnect_0_router_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581704914158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914160 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router " "Found entity 2: lab5_mm_interconnect_0_router" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab5/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_timer " "Found entity 1: lab5_timer" {  } { { "lab5/synthesis/submodules/lab5_timer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_spi_0 " "Found entity 1: lab5_spi_0" {  } { { "lab5/synthesis/submodules/lab5_spi_0.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor " "Found entity 1: lab5_processor" {  } { { "lab5/synthesis/submodules/lab5_processor.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_register_bank_a_module " "Found entity 1: lab5_processor_cpu_register_bank_a_module" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_processor_cpu_register_bank_b_module " "Found entity 2: lab5_processor_cpu_register_bank_b_module" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_processor_cpu_nios2_oci_debug " "Found entity 3: lab5_processor_cpu_nios2_oci_debug" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_processor_cpu_nios2_oci_break " "Found entity 4: lab5_processor_cpu_nios2_oci_break" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_processor_cpu_nios2_oci_xbrk " "Found entity 5: lab5_processor_cpu_nios2_oci_xbrk" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab5_processor_cpu_nios2_oci_dbrk " "Found entity 6: lab5_processor_cpu_nios2_oci_dbrk" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab5_processor_cpu_nios2_oci_itrace " "Found entity 7: lab5_processor_cpu_nios2_oci_itrace" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab5_processor_cpu_nios2_oci_td_mode " "Found entity 8: lab5_processor_cpu_nios2_oci_td_mode" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab5_processor_cpu_nios2_oci_dtrace " "Found entity 9: lab5_processor_cpu_nios2_oci_dtrace" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab5_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab5_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab5_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab5_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab5_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab5_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab5_processor_cpu_nios2_oci_fifo " "Found entity 13: lab5_processor_cpu_nios2_oci_fifo" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab5_processor_cpu_nios2_oci_pib " "Found entity 14: lab5_processor_cpu_nios2_oci_pib" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab5_processor_cpu_nios2_oci_im " "Found entity 15: lab5_processor_cpu_nios2_oci_im" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab5_processor_cpu_nios2_performance_monitors " "Found entity 16: lab5_processor_cpu_nios2_performance_monitors" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab5_processor_cpu_nios2_avalon_reg " "Found entity 17: lab5_processor_cpu_nios2_avalon_reg" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab5_processor_cpu_ociram_sp_ram_module " "Found entity 18: lab5_processor_cpu_ociram_sp_ram_module" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab5_processor_cpu_nios2_ocimem " "Found entity 19: lab5_processor_cpu_nios2_ocimem" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab5_processor_cpu_nios2_oci " "Found entity 20: lab5_processor_cpu_nios2_oci" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab5_processor_cpu " "Found entity 21: lab5_processor_cpu" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_sysclk " "Found entity 1: lab5_processor_cpu_debug_slave_sysclk" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_tck " "Found entity 1: lab5_processor_cpu_debug_slave_tck" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_wrapper " "Found entity 1: lab5_processor_cpu_debug_slave_wrapper" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_test_bench " "Found entity 1: lab5_processor_cpu_test_bench" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_pio " "Found entity 1: lab5_pio" {  } { { "lab5/synthesis/submodules/lab5_pio.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_memory " "Found entity 1: lab5_memory" {  } { { "lab5/synthesis/submodules/lab5_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab5/synthesis/submodules/lab5_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_jtag_uart_sim_scfifo_w " "Found entity 1: lab5_jtag_uart_sim_scfifo_w" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914256 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_jtag_uart_scfifo_w " "Found entity 2: lab5_jtag_uart_scfifo_w" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914256 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_jtag_uart_sim_scfifo_r " "Found entity 3: lab5_jtag_uart_sim_scfifo_r" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914256 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_jtag_uart_scfifo_r " "Found entity 4: lab5_jtag_uart_scfifo_r" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914256 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_jtag_uart " "Found entity 5: lab5_jtag_uart" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5top " "Found entity 1: lab5top" {  } { { "lab5top.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914261 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/lab5.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/lab5.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/lab5.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/lab5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914263 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_avalon_sc_fifo.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914264 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_master_agent.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_master_translator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914271 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_slave_agent.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914273 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_slave_translator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914275 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_controller.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914276 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_synchronizer.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914278 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_irq_mapper.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_irq_mapper.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914279 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914281 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_memory.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_memory.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_memory.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914285 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914288 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914291 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914292 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914294 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914295 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914297 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914298 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914301 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914303 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914305 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914307 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_pio.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_pio.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_pio.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914309 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914310 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914313 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914315 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914317 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914319 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914322 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_spi_0.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_spi_0.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_spi_0.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_spi_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_spi_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_spi_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914324 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_timer.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_timer.v " "File \"c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_timer.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581704914325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab5/submodules/lab5_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5top " "Elaborating entity \"lab5top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581704914417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:u0 " "Elaborating entity \"lab5\" for hierarchy \"lab5:u0\"" {  } { { "lab5top.sv" "u0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart lab5:u0\|lab5_jtag_uart:jtag_uart " "Elaborating entity \"lab5_jtag_uart\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\"" {  } { { "lab5/synthesis/lab5.v" "jtag_uart" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart_scfifo_w lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w " "Elaborating entity \"lab5_jtag_uart_scfifo_w\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "the_lab5_jtag_uart_scfifo_w" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "wfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704914790 ""}  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581704914790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704914953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704914953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704914959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704915011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704915011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704915016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704915069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704915069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704915074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart_scfifo_r lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_r:the_lab5_jtag_uart_scfifo_r " "Elaborating entity \"lab5_jtag_uart_scfifo_r\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_r:the_lab5_jtag_uart_scfifo_r\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "the_lab5_jtag_uart_scfifo_r" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704915103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "lab5_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704915399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704915426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704915426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704915426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704915426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704915426 ""}  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581704915426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704915911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_memory lab5:u0\|lab5_memory:memory " "Elaborating entity \"lab5_memory\" for hierarchy \"lab5:u0\|lab5_memory:memory\"" {  } { { "lab5/synthesis/lab5.v" "memory" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_memory.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_memory.hex " "Parameter \"init_file\" = \"lab5_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12288 " "Parameter \"maximum_depth\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704916178 ""}  } { { "lab5/synthesis/submodules/lab5_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581704916178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5m1 " "Found entity 1: altsyncram_p5m1" {  } { { "db/altsyncram_p5m1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_p5m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704916232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704916232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5m1 lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated " "Elaborating entity \"altsyncram_p5m1\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704916571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704916571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_p5m1.tdf" "decode3" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_p5m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704916693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704916693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_p5m1.tdf" "mux2" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_p5m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_pio lab5:u0\|lab5_pio:pio " "Elaborating entity \"lab5_pio\" for hierarchy \"lab5:u0\|lab5_pio:pio\"" {  } { { "lab5/synthesis/lab5.v" "pio" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor lab5:u0\|lab5_processor:processor " "Elaborating entity \"lab5_processor\" for hierarchy \"lab5:u0\|lab5_processor:processor\"" {  } { { "lab5/synthesis/lab5.v" "processor" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu " "Elaborating entity \"lab5_processor_cpu\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\"" {  } { { "lab5/synthesis/submodules/lab5_processor.v" "cpu" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704916972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_test_bench lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_test_bench:the_lab5_processor_cpu_test_bench " "Elaborating entity \"lab5_processor_cpu_test_bench\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_test_bench:the_lab5_processor_cpu_test_bench\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_test_bench" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_register_bank_a_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a " "Elaborating entity \"lab5_processor_cpu_register_bank_a_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_register_bank_a" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917126 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581704917126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704917178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704917178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_register_bank_b_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_b_module:lab5_processor_cpu_register_bank_b " "Elaborating entity \"lab5_processor_cpu_register_bank_b_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_b_module:lab5_processor_cpu_register_bank_b\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_register_bank_b" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci " "Elaborating entity \"lab5_processor_cpu_nios2_oci\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_debug lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug " "Elaborating entity \"lab5_processor_cpu_nios2_oci_debug\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_debug" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917340 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581704917340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_break lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_break:the_lab5_processor_cpu_nios2_oci_break " "Elaborating entity \"lab5_processor_cpu_nios2_oci_break\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_break:the_lab5_processor_cpu_nios2_oci_break\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_break" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_xbrk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_xbrk:the_lab5_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"lab5_processor_cpu_nios2_oci_xbrk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_xbrk:the_lab5_processor_cpu_nios2_oci_xbrk\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_dbrk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dbrk:the_lab5_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"lab5_processor_cpu_nios2_oci_dbrk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dbrk:the_lab5_processor_cpu_nios2_oci_dbrk\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_itrace lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_itrace:the_lab5_processor_cpu_nios2_oci_itrace " "Elaborating entity \"lab5_processor_cpu_nios2_oci_itrace\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_itrace:the_lab5_processor_cpu_nios2_oci_itrace\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_itrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_dtrace lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"lab5_processor_cpu_nios2_oci_dtrace\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_td_mode lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\|lab5_processor_cpu_nios2_oci_td_mode:lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab5_processor_cpu_nios2_oci_td_mode\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\|lab5_processor_cpu_nios2_oci_td_mode:lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_compute_input_tm_cnt lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab5_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo_wrptr_inc lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo_cnt_inc lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_pib lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_pib:the_lab5_processor_cpu_nios2_oci_pib " "Elaborating entity \"lab5_processor_cpu_nios2_oci_pib\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_pib:the_lab5_processor_cpu_nios2_oci_pib\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_pib" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_im lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_im:the_lab5_processor_cpu_nios2_oci_im " "Elaborating entity \"lab5_processor_cpu_nios2_oci_im\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_im:the_lab5_processor_cpu_nios2_oci_im\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_im" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_avalon_reg lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_avalon_reg:the_lab5_processor_cpu_nios2_avalon_reg " "Elaborating entity \"lab5_processor_cpu_nios2_avalon_reg\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_avalon_reg:the_lab5_processor_cpu_nios2_avalon_reg\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_avalon_reg" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_ocimem lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem " "Elaborating entity \"lab5_processor_cpu_nios2_ocimem\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_ocimem" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_ociram_sp_ram_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram " "Elaborating entity \"lab5_processor_cpu_ociram_sp_ram_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_ociram_sp_ram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917722 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581704917722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704917772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704917772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_wrapper lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper " "Elaborating entity \"lab5_processor_cpu_debug_slave_wrapper\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_debug_slave_wrapper" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_tck lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_tck:the_lab5_processor_cpu_debug_slave_tck " "Elaborating entity \"lab5_processor_cpu_debug_slave_tck\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_tck:the_lab5_processor_cpu_debug_slave_tck\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "the_lab5_processor_cpu_debug_slave_tck" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_sysclk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_sysclk:the_lab5_processor_cpu_debug_slave_sysclk " "Elaborating entity \"lab5_processor_cpu_debug_slave_sysclk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_sysclk:the_lab5_processor_cpu_debug_slave_sysclk\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "the_lab5_processor_cpu_debug_slave_sysclk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "lab5_processor_cpu_debug_slave_phy" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581704917961 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581704917961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704917985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_spi_0 lab5:u0\|lab5_spi_0:spi_0 " "Elaborating entity \"lab5_spi_0\" for hierarchy \"lab5:u0\|lab5_spi_0:spi_0\"" {  } { { "lab5/synthesis/lab5.v" "spi_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_timer lab5:u0\|lab5_timer:timer " "Elaborating entity \"lab5_timer\" for hierarchy \"lab5:u0\|lab5_timer:timer\"" {  } { { "lab5/synthesis/lab5.v" "timer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab5_mm_interconnect_0\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab5/synthesis/lab5.v" "mm_interconnect_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_data_master_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_instruction_master_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_debug_mem_slave_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_data_master_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_instruction_master_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router " "Elaborating entity \"lab5_mm_interconnect_0_router\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\|lab5_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\|lab5_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab5_mm_interconnect_0_router_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_001_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\|lab5_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\|lab5_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_002 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab5_mm_interconnect_0_router_002\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router_002" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_002_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\|lab5_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\|lab5_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_003 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab5_mm_interconnect_0_router_003\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router_003" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_003_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\|lab5_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\|lab5_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_demux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab5_mm_interconnect_0_cmd_demux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_demux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab5_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_mux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab5_mm_interconnect_0_cmd_mux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_mux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab5_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_demux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab5_mm_interconnect_0_rsp_demux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_mux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab5_mm_interconnect_0_rsp_mux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704918989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_mux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab5_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_avalon_st_adapter lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab5_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_irq_mapper lab5:u0\|lab5_irq_mapper:irq_mapper " "Elaborating entity \"lab5_irq_mapper\" for hierarchy \"lab5:u0\|lab5_irq_mapper:irq_mapper\"" {  } { { "lab5/synthesis/lab5.v" "irq_mapper" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab5:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab5/synthesis/lab5.v" "rst_controller" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/lab5.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704919192 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581704920290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.14.10:28:45 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2020.02.14.10:28:45 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704925276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704927201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704927317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704928981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704929131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704929286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704929451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704929458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704929465 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581704930142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704930361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704930361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704930442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704930442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704930449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704930449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704930518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704930518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704930602 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704930602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704930602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581704930673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704930673 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581704933203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704934125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581704935028 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704935248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704935782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581704936960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581704936960 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab5top.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581704937199 "|lab5top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581704937199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2081 " "Implemented 2081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581704937205 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581704937205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1892 " "Implemented 1892 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581704937205 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581704937205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581704937205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581704937266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 10:28:57 2020 " "Processing ended: Fri Feb 14 10:28:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581704937266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581704937266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581704937266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581704937266 ""}
