<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SPIRV/SPIRVGlobalRegistry.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ac3785bb61599da224f3f094ecb2eaf7.html">SPIRV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SPIRVGlobalRegistry.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SPIRVGlobalRegistry_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SPIRVGlobalRegistry.h - SPIR-V Global Registry ----------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// SPIRVGlobalRegistry is used to maintain rich type information required for</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// SPIR-V even after lowering from LLVM IR to GMIR. It can convert an llvm::Type</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// into an OpTypeXXX instruction, and map it to a virtual register. Also it</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// builds and supports consistency of constants and global variables.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_SPIRV_SPIRVTYPEMANAGER_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_SPIRV_SPIRVTYPEMANAGER_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SPIRVBaseInfo_8h.html">MCTargetDesc/SPIRVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SPIRVDuplicatesTracker_8h.html">SPIRVDuplicatesTracker.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SPIRVInstrInfo_8h.html">SPIRVInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac400d0896c151a96c74960e7cd493c6f">   25</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> = <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html">   27</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="comment">// Registers holding values which have types associated with them.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="comment">// Initialized upon VReg definition in IRTranslator.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// Do not confuse this with DuplicatesTracker as DT maps Type* to &lt;MF, Reg&gt;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// where Reg = OpType...</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// while VRegToTypeMap tracks SPIR-V type assigned to other regs (i.e. not</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="comment">// type-declaring ones).</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;const MachineFunction *, DenseMap&lt;Register, SPIRVType *&gt;</a>&gt;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;      VRegToTypeMap;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html">SPIRVGeneralDuplicatesTracker</a> DT;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SPIRVType *, const Type *&gt;</a> SPIRVToLLVMType;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// Look for an equivalent of the newType in the map. Return the equivalent</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// if it&#39;s found, otherwise insert newType to the map and return the type.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *checkSpecialInstr(<span class="keyword">const</span> <a class="code" href="structllvm_1_1SPIRV_1_1SpecialTypeDescriptor.html">SPIRV::SpecialTypeDescriptor</a> &amp;TD,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const Type *, 4&gt;</a> TypesInProcessing;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;const Type *, SPIRVType *&gt;</a> ForwardPointerTypes;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// Number of bits pointers and size_t integers require.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> PointerSize;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// Add a new OpTypeXXX instruction without checking for duplicates.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *createSPIRVType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1Type.html">Type</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                             <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> AQ =</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                 SPIRV::AccessQualifier::ReadWrite,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                             <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *findSPIRVType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                           <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> accessQual =</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                               SPIRV::AccessQualifier::ReadWrite,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                           <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  restOfCreateSPIRVType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1Type.html">Type</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                        <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> AccessQual,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                        <span class="keywordtype">bool</span> EmitIR);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a555f67f9597935ac2c30b0361ee3c43c">SPIRVGlobalRegistry</a>(<span class="keywordtype">unsigned</span> PointerSize);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a7692d43a010892d4aeb5e6e81a083b3e">   69</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a7692d43a010892d4aeb5e6e81a083b3e">CurMF</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a3a7b1a0e9b3e67dc8152bd7f26f7bb7c">   71</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a3a7b1a0e9b3e67dc8152bd7f26f7bb7c">add</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1Register.html">Register</a> R) {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#acc22a8d7856816cea3af64e38340a7f7">add</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, MF, R);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a53ca938db958f8cccaafd482c62e9323">   75</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a53ca938db958f8cccaafd482c62e9323">add</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> *GV, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1Register.html">Register</a> R) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#acc22a8d7856816cea3af64e38340a7f7">add</a>(GV, MF, R);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a88555d28be5c8e5381bd051d9cad5c42">   79</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a88555d28be5c8e5381bd051d9cad5c42">add</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1Register.html">Register</a> R) {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#acc22a8d7856816cea3af64e38340a7f7">add</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, MF, R);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a5ee79808e300427db6520af2883a24c9">   83</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a5ee79808e300427db6520af2883a24c9">add</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1Register.html">Register</a> R) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#acc22a8d7856816cea3af64e38340a7f7">add</a>(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, MF, R);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  }</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a53ff93727348b66a7857b15361ccad15">   87</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a53ff93727348b66a7857b15361ccad15">find</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#ae8550b31478bd95a96b91708ceadf04f">find</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, MF);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a9f23d16abbebbb81a2670e5bfc79eb20">   91</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a9f23d16abbebbb81a2670e5bfc79eb20">find</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> *GV, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#ae8550b31478bd95a96b91708ceadf04f">find</a>(GV, MF);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a87ccf83f80c94783102715e56ef50082">   95</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a87ccf83f80c94783102715e56ef50082">find</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">return</span> DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#ae8550b31478bd95a96b91708ceadf04f">find</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, MF);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  }</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#aa664f080c0d6b584015db8c4cd15b8bb">   99</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#aa664f080c0d6b584015db8c4cd15b8bb">buildDepsGraph</a>(std::vector&lt;SPIRV::DTSortableEntry *&gt; &amp;Graph,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                      <a class="code" href="classllvm_1_1MachineModuleInfo.html">MachineModuleInfo</a> *MMI = <span class="keyword">nullptr</span>) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    DT.<a class="code" href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#a6a22c3253d5f28a1936c2252fc81e4d3">buildDepsGraph</a>(Graph, MMI);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  }</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// Get or create a SPIR-V type corresponding the given LLVM IR type,</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// and map it to the given VReg by creating an ASSIGN_TYPE instruction.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#aa66e13122dec2a32f7d1b1f7240048e2">assignTypeToVReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1Type.html">Type</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                              <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> AQ =</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                  SPIRV::AccessQualifier::ReadWrite,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                              <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a88f2b05d25ba2010b0c306071730fe01">assignIntTypeToVReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a29a63a69f9d2a425a5fbef3e0104399e">assignVectTypeToVReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classBaseType.html">BaseType</a>, <span class="keywordtype">unsigned</span> NumElements,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                  <a class="code" href="classllvm_1_1Register.html">Register</a> VReg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// In cases where the SPIR-V type is already known, this function can be</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// used to map it to the given VReg via an ASSIGN_TYPE instruction.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a7d429121bc096b11e2ac2ad14f8aaee9">assignSPIRVTypeToVReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1Type.html">Type</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                             <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// Either generate a new OpTypeXXX instruction or return an existing one</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// corresponding to the given LLVM IR type.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// EmitIR controls if we emit GMIR or SPV constants (e.g. for array sizes)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// because this method may be called from InstructionSelector and we don&#39;t</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// want to emit extra IR instructions there.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a7712aacb3f4a1a860a15ca4de83e6a9f">getOrCreateSPIRVType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1Type.html">Type</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                  <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> AQ =</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                      SPIRV::AccessQualifier::ReadWrite,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                  <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a706fa966ad7b89af32bca3b08fe245d9">  133</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a706fa966ad7b89af32bca3b08fe245d9">getTypeForSPIRVType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *Ty)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keyword">auto</span> Res = SPIRVToLLVMType.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(Ty);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Res != SPIRVToLLVMType.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>());</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> Res-&gt;second;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// Either generate a new OpTypeXXX instruction or return an existing one</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// corresponding to the given string containing the name of the builtin type.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a1fb503b85511f7e4d9c58b980622a4d9">getOrCreateSPIRVTypeByName</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TypeStr,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// Return the SPIR-V type instruction corresponding to the given VReg, or</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// nullptr if no such type instruction exists.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a52e9b13edf8a871cb609769d84ea00a9">getSPIRVTypeForVReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// Whether the given VReg has a SPIR-V type mapped to it yet.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#aa04e30da4fa3f1602a4728cd88c62e7e">  149</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#aa04e30da4fa3f1602a4728cd88c62e7e">hasSPIRVTypeForVReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a52e9b13edf8a871cb609769d84ea00a9">getSPIRVTypeForVReg</a>(VReg) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Return the VReg holding the result of the given OpTypeXXX instruction.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a7685ee8f0cb0ee9e255a169a8765e54f">getSPIRVTypeID</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpirvType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a12122dbfc794466b2314c3c2b63e5cad">  156</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a12122dbfc794466b2314c3c2b63e5cad">setCurrentFunc</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) { <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a7692d43a010892d4aeb5e6e81a083b3e">CurMF</a> = &amp;MF; }</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// Whether the given VReg has an OpTypeXXX instruction mapped to it with the</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// given opcode (e.g. OpTypeFloat).</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a7ec44625f429790b5ed7e3f67a70fdab">isScalarOfType</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg, <span class="keywordtype">unsigned</span> TypeOpcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// Return true if the given VReg&#39;s assigned SPIR-V type is either a scalar</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">// matching the given opcode, or a vector with an element type matching that</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// opcode (e.g. OpTypeBool, or OpTypeVector %x 4, where %x is OpTypeBool).</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#ab91827a04a8d97aa04d5fd0d86ec790e">isScalarOrVectorOfType</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg, <span class="keywordtype">unsigned</span> TypeOpcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// For vectors or scalars of ints/floats, return the scalar type&#39;s bitwidth.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#afa7b871b453a7e248c0231fb9550e1d7">getScalarOrVectorBitWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1Type.html">Type</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// For integer vectors or scalars, return whether the integers are signed.</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a4eb4dcdccf96e4fd24c31db70617c00e">isScalarOrVectorSigned</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1Type.html">Type</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// Gets the storage class of the pointer type assigned to this vreg.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="COFFYAML_8cpp.html#a3e396e1720cf6ea3bb9b3e05c97887bd">SPIRV::StorageClass::StorageClass</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#aea90d9f0d1cf03f79d678050beaf922e">getPointerStorageClass</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// Return the number of bits SPIR-V pointers and size_t variables require.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1SPIRVGlobalRegistry.html#a5b040ee6ba795930a71373a06b8dd8c7">  177</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a5b040ee6ba795930a71373a06b8dd8c7">getPointerSize</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> PointerSize; }</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeBool(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeInt(<a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                          <span class="keywordtype">bool</span> IsSigned = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeFloat(<a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeVoid(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeVector(<a class="code" href="classuint32__t.html">uint32_t</a> NumElems, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *ElemType,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeArray(<a class="code" href="classuint32__t.html">uint32_t</a> NumElems, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *ElemType,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                            <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeOpaque(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StructType.html">StructType</a> *Ty,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeStruct(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StructType.html">StructType</a> *Ty, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                             <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypePointer(<a class="code" href="COFFYAML_8cpp.html#a3e396e1720cf6ea3bb9b3e05c97887bd">SPIRV::StorageClass::StorageClass</a> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *ElemType, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                              <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeForwardPointer(<a class="code" href="COFFYAML_8cpp.html#a3e396e1720cf6ea3bb9b3e05c97887bd">SPIRV::StorageClass::StorageClass</a> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *getOpTypeFunction(<a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *RetType,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SPIRVType *&gt;</a> &amp;ArgTypes,</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  getOrCreateSpecialType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                         <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#ae44aee79ef7f47d20bf9c70983faf2a1">AccQual</a>);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  std::tuple&lt;Register, ConstantInt *, bool&gt; getOrCreateConstIntReg(</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> *MIRBuilder,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *finishCreatingSPIRVType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *LLVMTy, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpirvType);</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getOrCreateIntCompositeOrNull(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                         <a class="code" href="classllvm_1_1Constant.html">Constant</a> *CA, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                         <span class="keywordtype">unsigned</span> ElemCnt);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getOrCreateIntCompositeOrNull(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType, <span class="keywordtype">bool</span> EmitIR,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                         <a class="code" href="classllvm_1_1Constant.html">Constant</a> *CA, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                         <span class="keywordtype">unsigned</span> ElemCnt);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#af21184628c9a69db32406ff16b5c5219">buildConstantInt</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType = <span class="keyword">nullptr</span>, <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#afcac75212d5c3689be5fb54b3d24d309">getOrCreateConstInt</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a6aee777d2869b23ba59b88b9ceb32cfe">buildConstantFP</a>(<a class="code" href="classllvm_1_1APFloat.html">APFloat</a> Val, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a0abee7cb704682f834a641900c681895">getOrCreateConsIntVector</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType,</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#ad7bf6addf0d43ceba6c24ac2ff3dee20">getOrCreateConsIntArray</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a0abee7cb704682f834a641900c681895">getOrCreateConsIntVector</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType, <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#ad7bf6addf0d43ceba6c24ac2ff3dee20">getOrCreateConsIntArray</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType, <span class="keywordtype">bool</span> EmitIR = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#af99db04834e1ae3fc23466a80045a4d9">getOrCreateConstNullPtr</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a4280c0cdf83d31309a8ad8d0d6815e66">buildConstantSampler</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Res, <span class="keywordtype">unsigned</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a>, <span class="keywordtype">unsigned</span> Param,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                <span class="keywordtype">unsigned</span> FilerMode,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a35c2ba2ad91e2fe027f8f64e92a7502f">getOrCreateUndef</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SpvType,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a881c9e75128e7e943b6d8f33606ccc74">buildGlobalVariable</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classBaseType.html">BaseType</a>,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Name, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                               <a class="code" href="COFFYAML_8cpp.html#a3e396e1720cf6ea3bb9b3e05c97887bd">SPIRV::StorageClass::StorageClass</a> Storage,</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1Init.html">Init</a>, <span class="keywordtype">bool</span> IsConst,</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                               <span class="keywordtype">bool</span> HasLinkageTy,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                               SPIRV::LinkageType::LinkageType LinkageType,</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                               <span class="keywordtype">bool</span> IsInstSelector);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// Convenient helpers for getting types with check for duplicates.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#acdec96f14d81b2043e31f3452e440a4b">getOrCreateSPIRVIntegerType</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#acdec96f14d81b2043e31f3452e440a4b">getOrCreateSPIRVIntegerType</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a3d6978ae20178c8f9414ff980fd4e3b2">getOrCreateSPIRVBoolType</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a3d6978ae20178c8f9414ff980fd4e3b2">getOrCreateSPIRVBoolType</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#acd545bc376f8f5880178094a2d165476">getOrCreateSPIRVVectorType</a>(<a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classBaseType.html">BaseType</a>,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                        <span class="keywordtype">unsigned</span> NumElements,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#acd545bc376f8f5880178094a2d165476">getOrCreateSPIRVVectorType</a>(<a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classBaseType.html">BaseType</a>,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                        <span class="keywordtype">unsigned</span> NumElements, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#ae5869468359515f460a588357f1737cf">getOrCreateSPIRVArrayType</a>(<a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classBaseType.html">BaseType</a>,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                       <span class="keywordtype">unsigned</span> NumElements, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#acab67f583801f5c01ee9ac2162f5e27d">getOrCreateSPIRVPointerType</a>(</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classBaseType.html">BaseType</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <a class="code" href="COFFYAML_8cpp.html#a3e396e1720cf6ea3bb9b3e05c97887bd">SPIRV::StorageClass::StorageClass</a> SClass = SPIRV::StorageClass::Function);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#acab67f583801f5c01ee9ac2162f5e27d">getOrCreateSPIRVPointerType</a>(</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classBaseType.html">BaseType</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <a class="code" href="COFFYAML_8cpp.html#a3e396e1720cf6ea3bb9b3e05c97887bd">SPIRV::StorageClass::StorageClass</a> SClass = SPIRV::StorageClass::Function);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a4cd2c03c778450920cd3b53acdcb4fba">getOrCreateOpTypeImage</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *SampledType,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                         SPIRV::Dim::Dim Dim, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>, <a class="code" href="classuint32__t.html">uint32_t</a> Arrayed,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                         <a class="code" href="classuint32__t.html">uint32_t</a> Multisampled, <a class="code" href="classuint32__t.html">uint32_t</a> Sampled,</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                         SPIRV::ImageFormat::ImageFormat ImageFormat,</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                         <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#ae44aee79ef7f47d20bf9c70983faf2a1">AccQual</a>);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#aea914eb511a3b8ebf605c62c07e8ab44">getOrCreateOpTypeSampler</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a8cdc39b963a62003cd157541feca56f6">getOrCreateOpTypeSampledImage</a>(<a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *ImageType,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a0067190a151de0ad367e8d1e56c1016a">getOrCreateOpTypePipe</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                        <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">SPIRV::AccessQualifier::AccessQualifier</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#ae44aee79ef7f47d20bf9c70983faf2a1">AccQual</a>);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#abeddeff35f8dd231213915a6f77f0920">getOrCreateOpTypeDeviceEvent</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#aac40b88bee839e32d4f0f860282d0fc4">getOrCreateOpTypeFunctionWithArgs</a>(</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *RetType,</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SPIRVType *&gt;</a> &amp;ArgTypes,</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">SPIRVType</a> *<a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html#a69f73e1b5f8a3e376c63293408b6786e">getOrCreateOpTypeByOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                       <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                       <span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;};</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#endif // LLLVM_LIB_TARGET_SPIRV_SPIRVTYPEMANAGER_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function.</div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00028">Argument.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a9f23d16abbebbb81a2670e5bfc79eb20"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a9f23d16abbebbb81a2670e5bfc79eb20">llvm::SPIRVGlobalRegistry::find</a></div><div class="ttdeci">Register find(const GlobalVariable *GV, MachineFunction *MF)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00091">SPIRVGlobalRegistry.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a8cdc39b963a62003cd157541feca56f6"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a8cdc39b963a62003cd157541feca56f6">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeSampledImage</a></div><div class="ttdeci">SPIRVType * getOrCreateOpTypeSampledImage(SPIRVType *ImageType, MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00880">SPIRVGlobalRegistry.cpp:880</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_ab91827a04a8d97aa04d5fd0d86ec790e"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#ab91827a04a8d97aa04d5fd0d86ec790e">llvm::SPIRVGlobalRegistry::isScalarOrVectorOfType</a></div><div class="ttdeci">bool isScalarOrVectorOfType(Register VReg, unsigned TypeOpcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00774">SPIRVGlobalRegistry.cpp:774</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a7ec44625f429790b5ed7e3f67a70fdab"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a7ec44625f429790b5ed7e3f67a70fdab">llvm::SPIRVGlobalRegistry::isScalarOfType</a></div><div class="ttdeci">bool isScalarOfType(Register VReg, unsigned TypeOpcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00767">SPIRVGlobalRegistry.cpp:767</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a555f67f9597935ac2c30b0361ee3c43c"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a555f67f9597935ac2c30b0361ee3c43c">llvm::SPIRVGlobalRegistry::SPIRVGlobalRegistry</a></div><div class="ttdeci">SPIRVGlobalRegistry(unsigned PointerSize)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00025">SPIRVGlobalRegistry.cpp:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_aac40b88bee839e32d4f0f860282d0fc4"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#aac40b88bee839e32d4f0f860282d0fc4">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeFunctionWithArgs</a></div><div class="ttdeci">SPIRVType * getOrCreateOpTypeFunctionWithArgs(const Type *Ty, SPIRVType *RetType, const SmallVectorImpl&lt; SPIRVType * &gt; &amp;ArgTypes, MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00610">SPIRVGlobalRegistry.cpp:610</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_acab67f583801f5c01ee9ac2162f5e27d"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#acab67f583801f5c01ee9ac2162f5e27d">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVPointerType</a></div><div class="ttdeci">SPIRVType * getOrCreateSPIRVPointerType(SPIRVType *BaseType, MachineIRBuilder &amp;MIRBuilder, SPIRV::StorageClass::StorageClass SClass=SPIRV::StorageClass::Function)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l01045">SPIRVGlobalRegistry.cpp:1045</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a29a63a69f9d2a425a5fbef3e0104399e"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a29a63a69f9d2a425a5fbef3e0104399e">llvm::SPIRVGlobalRegistry::assignVectTypeToVReg</a></div><div class="ttdeci">SPIRVType * assignVectTypeToVReg(SPIRVType *BaseType, unsigned NumElements, Register VReg, MachineInstr &amp;I, const SPIRVInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00037">SPIRVGlobalRegistry.cpp:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_afa7b871b453a7e248c0231fb9550e1d7"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#afa7b871b453a7e248c0231fb9550e1d7">llvm::SPIRVGlobalRegistry::getScalarOrVectorBitWidth</a></div><div class="ttdeci">unsigned getScalarOrVectorBitWidth(const SPIRVType *Type) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00789">SPIRVGlobalRegistry.cpp:789</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalVariable_html"><div class="ttname"><a href="classllvm_1_1GlobalVariable.html">llvm::GlobalVariable</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalVariable_8h_source.html#l00039">GlobalVariable.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGeneralDuplicatesTracker_html_a6a22c3253d5f28a1936c2252fc81e4d3"><div class="ttname"><a href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#a6a22c3253d5f28a1936c2252fc81e4d3">llvm::SPIRVGeneralDuplicatesTracker::buildDepsGraph</a></div><div class="ttdeci">void buildDepsGraph(std::vector&lt; SPIRV::DTSortableEntry * &gt; &amp;Graph, MachineModuleInfo *MMI)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVDuplicatesTracker_8cpp_source.html#l00033">SPIRVDuplicatesTracker.cpp:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGeneralDuplicatesTracker_html_ae8550b31478bd95a96b91708ceadf04f"><div class="ttname"><a href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#ae8550b31478bd95a96b91708ceadf04f">llvm::SPIRVGeneralDuplicatesTracker::find</a></div><div class="ttdeci">Register find(const Type *T, const MachineFunction *MF)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVDuplicatesTracker_8h_source.html#l00290">SPIRVDuplicatesTracker.h:290</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a7d429121bc096b11e2ac2ad14f8aaee9"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a7d429121bc096b11e2ac2ad14f8aaee9">llvm::SPIRVGlobalRegistry::assignSPIRVTypeToVReg</a></div><div class="ttdeci">void assignSPIRVTypeToVReg(SPIRVType *Type, Register VReg, MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00056">SPIRVGlobalRegistry.cpp:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_aea914eb511a3b8ebf605c62c07e8ab44"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#aea914eb511a3b8ebf605c62c07e8ab44">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeSampler</a></div><div class="ttdeci">SPIRVType * getOrCreateOpTypeSampler(MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00848">SPIRVGlobalRegistry.cpp:848</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a12122dbfc794466b2314c3c2b63e5cad"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a12122dbfc794466b2314c3c2b63e5cad">llvm::SPIRVGlobalRegistry::setCurrentFunc</a></div><div class="ttdeci">void setCurrentFunc(MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00156">SPIRVGlobalRegistry.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements.</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00450">SmallPtrSet.h:450</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_aa66e13122dec2a32f7d1b1f7240048e2"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#aa66e13122dec2a32f7d1b1f7240048e2">llvm::SPIRVGlobalRegistry::assignTypeToVReg</a></div><div class="ttdeci">SPIRVType * assignTypeToVReg(const Type *Type, Register VReg, MachineIRBuilder &amp;MIRBuilder, SPIRV::AccessQualifier::AccessQualifier AQ=SPIRV::AccessQualifier::ReadWrite, bool EmitIR=true)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00046">SPIRVGlobalRegistry.cpp:46</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div></div>
<div class="ttc" id="aclassBaseType_html"><div class="ttname"><a href="classBaseType.html">BaseType</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a7692d43a010892d4aeb5e6e81a083b3e"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a7692d43a010892d4aeb5e6e81a083b3e">llvm::SPIRVGlobalRegistry::CurMF</a></div><div class="ttdeci">MachineFunction * CurMF</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00069">SPIRVGlobalRegistry.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a52e9b13edf8a871cb609769d84ea00a9"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a52e9b13edf8a871cb609769d84ea00a9">llvm::SPIRVGlobalRegistry::getSPIRVTypeForVReg</a></div><div class="ttdeci">SPIRVType * getSPIRVTypeForVReg(Register VReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00734">SPIRVGlobalRegistry.cpp:734</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a706fa966ad7b89af32bca3b08fe245d9"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a706fa966ad7b89af32bca3b08fe245d9">llvm::SPIRVGlobalRegistry::getTypeForSPIRVType</a></div><div class="ttdeci">const Type * getTypeForSPIRVType(const SPIRVType *Ty) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00133">SPIRVGlobalRegistry.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_html_af0a4ac1832ff2fc3a881f851028632c5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#af0a4ac1832ff2fc3a881f851028632c5">llvm::AMDGPU::HSAMD::AccessQualifier</a></div><div class="ttdeci">AccessQualifier</div><div class="ttdoc">Access qualifiers.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00058">AMDGPUMetadata.h:58</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a5ee79808e300427db6520af2883a24c9"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a5ee79808e300427db6520af2883a24c9">llvm::SPIRVGlobalRegistry::add</a></div><div class="ttdeci">void add(const Argument *Arg, MachineFunction *MF, Register R)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00083">SPIRVGlobalRegistry.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a69f73e1b5f8a3e376c63293408b6786e"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a69f73e1b5f8a3e376c63293408b6786e">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeByOpcode</a></div><div class="ttdeci">SPIRVType * getOrCreateOpTypeByOpcode(const Type *Ty, MachineIRBuilder &amp;MIRBuilder, unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00895">SPIRVGlobalRegistry.cpp:895</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a6aee777d2869b23ba59b88b9ceb32cfe"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a6aee777d2869b23ba59b88b9ceb32cfe">llvm::SPIRVGlobalRegistry::buildConstantFP</a></div><div class="ttdeci">Register buildConstantFP(APFloat Val, MachineIRBuilder &amp;MIRBuilder, SPIRVType *SpvType=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00223">SPIRVGlobalRegistry.cpp:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdeci">@ SC</div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00420">PPCISelLowering.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a53ca938db958f8cccaafd482c62e9323"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a53ca938db958f8cccaafd482c62e9323">llvm::SPIRVGlobalRegistry::add</a></div><div class="ttdeci">void add(const GlobalVariable *GV, MachineFunction *MF, Register R)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00075">SPIRVGlobalRegistry.h:75</a></div></div>
<div class="ttc" id="aSPIRVBaseInfo_8h_html"><div class="ttname"><a href="SPIRVBaseInfo_8h.html">SPIRVBaseInfo.h</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aCOFFYAML_8cpp_html_a3e396e1720cf6ea3bb9b3e05c97887bd"><div class="ttname"><a href="COFFYAML_8cpp.html#a3e396e1720cf6ea3bb9b3e05c97887bd">StorageClass</a></div><div class="ttdeci">COFF::SymbolStorageClass StorageClass</div><div class="ttdef"><b>Definition:</b> <a href="COFFYAML_8cpp_source.html#l00361">COFFYAML.cpp:361</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_ae44aee79ef7f47d20bf9c70983faf2a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#ae44aee79ef7f47d20bf9c70983faf2a1">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::AccQual</a></div><div class="ttdeci">constexpr char AccQual[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAccQual.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00191">AMDGPUMetadata.h:191</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a1fb503b85511f7e4d9c58b980622a4d9"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a1fb503b85511f7e4d9c58b980622a4d9">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVTypeByName</a></div><div class="ttdeci">SPIRVType * getOrCreateSPIRVTypeByName(StringRef TypeStr, MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00916">SPIRVGlobalRegistry.cpp:916</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineModuleInfo_html"><div class="ttname"><a href="classllvm_1_1MachineModuleInfo.html">llvm::MachineModuleInfo</a></div><div class="ttdoc">This class contains meta information specific to a module.</div><div class="ttdef"><b>Definition:</b> <a href="MachineModuleInfo_8h_source.html#l00074">MachineModuleInfo.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_af99db04834e1ae3fc23466a80045a4d9"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#af99db04834e1ae3fc23466a80045a4d9">llvm::SPIRVGlobalRegistry::getOrCreateConstNullPtr</a></div><div class="ttdeci">Register getOrCreateConstNullPtr(MachineIRBuilder &amp;MIRBuilder, SPIRVType *SpvType)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00394">SPIRVGlobalRegistry.cpp:394</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a35c2ba2ad91e2fe027f8f64e92a7502f"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a35c2ba2ad91e2fe027f8f64e92a7502f">llvm::SPIRVGlobalRegistry::getOrCreateUndef</a></div><div class="ttdeci">Register getOrCreateUndef(MachineInstr &amp;I, SPIRVType *SpvType, const SPIRVInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l01071">SPIRVGlobalRegistry.cpp:1071</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a5b040ee6ba795930a71373a06b8dd8c7"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a5b040ee6ba795930a71373a06b8dd8c7">llvm::SPIRVGlobalRegistry::getPointerSize</a></div><div class="ttdeci">unsigned getPointerSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00177">SPIRVGlobalRegistry.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_ae5869468359515f460a588357f1737cf"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#ae5869468359515f460a588357f1737cf">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVArrayType</a></div><div class="ttdeci">SPIRVType * getOrCreateSPIRVArrayType(SPIRVType *BaseType, unsigned NumElements, MachineInstr &amp;I, const SPIRVInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l01027">SPIRVGlobalRegistry.cpp:1027</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1SpecialTypeDescriptor_html"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1SpecialTypeDescriptor.html">llvm::SPIRV::SpecialTypeDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVDuplicatesTracker_8h_source.html#l00054">SPIRVDuplicatesTracker.h:54</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aSPIRVInstrInfo_8h_html"><div class="ttname"><a href="SPIRVInstrInfo_8h.html">SPIRVInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a3a7b1a0e9b3e67dc8152bd7f26f7bb7c"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a3a7b1a0e9b3e67dc8152bd7f26f7bb7c">llvm::SPIRVGlobalRegistry::add</a></div><div class="ttdeci">void add(const Constant *C, MachineFunction *MF, Register R)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00071">SPIRVGlobalRegistry.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00714">DenseMap.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_afcac75212d5c3689be5fb54b3d24d309"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#afcac75212d5c3689be5fb54b3d24d309">llvm::SPIRVGlobalRegistry::getOrCreateConstInt</a></div><div class="ttdeci">Register getOrCreateConstInt(uint64_t Val, MachineInstr &amp;I, SPIRVType *SpvType, const SPIRVInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00146">SPIRVGlobalRegistry.cpp:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a88f2b05d25ba2010b0c306071730fe01"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a88f2b05d25ba2010b0c306071730fe01">llvm::SPIRVGlobalRegistry::assignIntTypeToVReg</a></div><div class="ttdeci">SPIRVType * assignIntTypeToVReg(unsigned BitWidth, Register VReg, MachineInstr &amp;I, const SPIRVInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00028">SPIRVGlobalRegistry.cpp:28</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a0abee7cb704682f834a641900c681895"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a0abee7cb704682f834a641900c681895">llvm::SPIRVGlobalRegistry::getOrCreateConsIntVector</a></div><div class="ttdeci">Register getOrCreateConsIntVector(uint64_t Val, MachineInstr &amp;I, SPIRVType *SpvType, const SPIRVInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00290">SPIRVGlobalRegistry.cpp:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a88555d28be5c8e5381bd051d9cad5c42"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a88555d28be5c8e5381bd051d9cad5c42">llvm::SPIRVGlobalRegistry::add</a></div><div class="ttdeci">void add(const Function *F, MachineFunction *MF, Register R)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00079">SPIRVGlobalRegistry.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_a0c047f127ed4380a6f383d70bec4eb94"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::find</a></div><div class="ttdeci">iterator find(const_arg_type_t&lt; KeyT &gt; Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00150">DenseMap.h:150</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_aa664f080c0d6b584015db8c4cd15b8bb"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#aa664f080c0d6b584015db8c4cd15b8bb">llvm::SPIRVGlobalRegistry::buildDepsGraph</a></div><div class="ttdeci">void buildDepsGraph(std::vector&lt; SPIRV::DTSortableEntry * &gt; &amp;Graph, MachineModuleInfo *MMI=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00099">SPIRVGlobalRegistry.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html">llvm::SPIRVGlobalRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00027">SPIRVGlobalRegistry.h:27</a></div></div>
<div class="ttc" id="aSPIRVDuplicatesTracker_8h_html"><div class="ttname"><a href="SPIRVDuplicatesTracker_8h.html">SPIRVDuplicatesTracker.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SPIRVInstrInfo.html">llvm::SPIRVInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVInstrInfo_8h_source.html#l00024">SPIRVInstrInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1StructType_html"><div class="ttname"><a href="classllvm_1_1StructType.html">llvm::StructType</a></div><div class="ttdoc">Class to represent struct types.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00213">DerivedTypes.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGeneralDuplicatesTracker_html"><div class="ttname"><a href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html">llvm::SPIRVGeneralDuplicatesTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVDuplicatesTracker_8h_source.html#l00241">SPIRVDuplicatesTracker.h:241</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a3d6978ae20178c8f9414ff980fd4e3b2"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a3d6978ae20178c8f9414ff980fd4e3b2">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVBoolType</a></div><div class="ttdeci">SPIRVType * getOrCreateSPIRVBoolType(MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00984">SPIRVGlobalRegistry.cpp:984</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a7685ee8f0cb0ee9e255a169a8765e54f"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a7685ee8f0cb0ee9e255a169a8765e54f">llvm::SPIRVGlobalRegistry::getSPIRVTypeID</a></div><div class="ttdeci">Register getSPIRVTypeID(const SPIRVType *SpirvType) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00632">SPIRVGlobalRegistry.cpp:632</a></div></div>
<div class="ttc" id="aclassllvm_1_1Init_html"><div class="ttname"><a href="classllvm_1_1Init.html">llvm::Init</a></div><div class="ttdef"><b>Definition:</b> <a href="Record_8h_source.html#l00282">Record.h:282</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_a65520b9c67759099e313d0f4e7b5ff9e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00084">DenseMap.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_acdec96f14d81b2043e31f3452e440a4b"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#acdec96f14d81b2043e31f3452e440a4b">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVIntegerType</a></div><div class="ttdeci">SPIRVType * getOrCreateSPIRVIntegerType(unsigned BitWidth, MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00953">SPIRVGlobalRegistry.cpp:953</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_abeddeff35f8dd231213915a6f77f0920"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#abeddeff35f8dd231213915a6f77f0920">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeDeviceEvent</a></div><div class="ttdeci">SPIRVType * getOrCreateOpTypeDeviceEvent(MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00870">SPIRVGlobalRegistry.cpp:870</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a0067190a151de0ad367e8d1e56c1016a"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a0067190a151de0ad367e8d1e56c1016a">llvm::SPIRVGlobalRegistry::getOrCreateOpTypePipe</a></div><div class="ttdeci">SPIRVType * getOrCreateOpTypePipe(MachineIRBuilder &amp;MIRBuilder, SPIRV::AccessQualifier::AccessQualifier AccQual)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00857">SPIRVGlobalRegistry.cpp:857</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee0df5f7f703bb4462aba260ba0a60f"><div class="ttname"><a href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">llvm::BitWidth</a></div><div class="ttdeci">constexpr unsigned BitWidth</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00147">BitmaskEnum.h:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a53ff93727348b66a7857b15361ccad15"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a53ff93727348b66a7857b15361ccad15">llvm::SPIRVGlobalRegistry::find</a></div><div class="ttdeci">Register find(const Constant *C, MachineFunction *MF)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00087">SPIRVGlobalRegistry.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_af21184628c9a69db32406ff16b5c5219"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#af21184628c9a69db32406ff16b5c5219">llvm::SPIRVGlobalRegistry::buildConstantInt</a></div><div class="ttdeci">Register buildConstantInt(uint64_t Val, MachineIRBuilder &amp;MIRBuilder, SPIRVType *SpvType=nullptr, bool EmitIR=true)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00177">SPIRVGlobalRegistry.cpp:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_ad7bf6addf0d43ceba6c24ac2ff3dee20"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#ad7bf6addf0d43ceba6c24ac2ff3dee20">llvm::SPIRVGlobalRegistry::getOrCreateConsIntArray</a></div><div class="ttdeci">Register getOrCreateConsIntArray(uint64_t Val, MachineInstr &amp;I, SPIRVType *SpvType, const SPIRVInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00306">SPIRVGlobalRegistry.cpp:306</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_aa04e30da4fa3f1602a4728cd88c62e7e"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#aa04e30da4fa3f1602a4728cd88c62e7e">llvm::SPIRVGlobalRegistry::hasSPIRVTypeForVReg</a></div><div class="ttdeci">bool hasSPIRVTypeForVReg(Register VReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00149">SPIRVGlobalRegistry.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_aea90d9f0d1cf03f79d678050beaf922e"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#aea90d9f0d1cf03f79d678050beaf922e">llvm::SPIRVGlobalRegistry::getPointerStorageClass</a></div><div class="ttdeci">SPIRV::StorageClass::StorageClass getPointerStorageClass(Register VReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00815">SPIRVGlobalRegistry.cpp:815</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGeneralDuplicatesTracker_html_acc22a8d7856816cea3af64e38340a7f7"><div class="ttname"><a href="classllvm_1_1SPIRVGeneralDuplicatesTracker.html#acc22a8d7856816cea3af64e38340a7f7">llvm::SPIRVGeneralDuplicatesTracker::add</a></div><div class="ttdeci">void add(const Type *T, const MachineFunction *MF, Register R)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVDuplicatesTracker_8h_source.html#l00265">SPIRVDuplicatesTracker.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a4eb4dcdccf96e4fd24c31db70617c00e"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a4eb4dcdccf96e4fd24c31db70617c00e">llvm::SPIRVGlobalRegistry::isScalarOrVectorSigned</a></div><div class="ttdeci">bool isScalarOrVectorSigned(const SPIRVType *Type) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00803">SPIRVGlobalRegistry.cpp:803</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_acd545bc376f8f5880178094a2d165476"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#acd545bc376f8f5880178094a2d165476">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVVectorType</a></div><div class="ttdeci">SPIRVType * getOrCreateSPIRVVectorType(SPIRVType *BaseType, unsigned NumElements, MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l01003">SPIRVGlobalRegistry.cpp:1003</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a87ccf83f80c94783102715e56ef50082"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a87ccf83f80c94783102715e56ef50082">llvm::SPIRVGlobalRegistry::find</a></div><div class="ttdeci">Register find(const Function *F, MachineFunction *MF)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00095">SPIRVGlobalRegistry.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a4280c0cdf83d31309a8ad8d0d6815e66"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a4280c0cdf83d31309a8ad8d0d6815e66">llvm::SPIRVGlobalRegistry::buildConstantSampler</a></div><div class="ttdeci">Register buildConstantSampler(Register Res, unsigned AddrMode, unsigned Param, unsigned FilerMode, MachineIRBuilder &amp;MIRBuilder, SPIRVType *SpvType)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00413">SPIRVGlobalRegistry.cpp:413</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a881c9e75128e7e943b6d8f33606ccc74"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a881c9e75128e7e943b6d8f33606ccc74">llvm::SPIRVGlobalRegistry::buildGlobalVariable</a></div><div class="ttdeci">Register buildGlobalVariable(Register Reg, SPIRVType *BaseType, StringRef Name, const GlobalValue *GV, SPIRV::StorageClass::StorageClass Storage, const MachineInstr *Init, bool IsConst, bool HasLinkageTy, SPIRV::LinkageType::LinkageType LinkageType, MachineIRBuilder &amp;MIRBuilder, bool IsInstSelector)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00436">SPIRVGlobalRegistry.cpp:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a4cd2c03c778450920cd3b53acdcb4fba"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a4cd2c03c778450920cd3b53acdcb4fba">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeImage</a></div><div class="ttdeci">SPIRVType * getOrCreateOpTypeImage(MachineIRBuilder &amp;MIRBuilder, SPIRVType *SampledType, SPIRV::Dim::Dim Dim, uint32_t Depth, uint32_t Arrayed, uint32_t Multisampled, uint32_t Sampled, SPIRV::ImageFormat::ImageFormat ImageFormat, SPIRV::AccessQualifier::AccessQualifier AccQual)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00823">SPIRVGlobalRegistry.cpp:823</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html_a7712aacb3f4a1a860a15ca4de83e6a9f"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html#a7712aacb3f4a1a860a15ca4de83e6a9f">llvm::SPIRVGlobalRegistry::getOrCreateSPIRVType</a></div><div class="ttdeci">SPIRVType * getOrCreateSPIRVType(const Type *Type, MachineIRBuilder &amp;MIRBuilder, SPIRV::AccessQualifier::AccessQualifier AQ=SPIRV::AccessQualifier::ReadWrite, bool EmitIR=true)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8cpp_source.html#l00744">SPIRVGlobalRegistry.cpp:744</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
