\hypertarget{_l_e_dpin3_8h}{}\doxysection{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\+L\+E\+Dpin3.h File Reference}
\label{_l_e_dpin3_8h}\index{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/LEDpin3.h@{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/LEDpin3.h}}


This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler).  


{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Cpu.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+E\+Dpin3\+\_\+\+Set\+Dir}(Dir)~(\mbox{\hyperlink{group___bit_io_ldd3__module_ga6ec795384aa7f4c0ecd14413f5f9102e}{Bit\+Io\+Ldd3\+\_\+\+Set\+Dir}}(\mbox{\hyperlink{group___bit_io_ldd3__module_ga6c42610f82c903df15f7a2a286e3dae4}{Bit\+Io\+Ldd3\+\_\+\+Device\+Data}}, (Dir)))
\item 
\#define {\bfseries L\+E\+Dpin3\+\_\+\+Get\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd3__module_gaf69704b3907d4685c381341b67daf0f2}{Bit\+Io\+Ldd3\+\_\+\+Get\+Val}}(\mbox{\hyperlink{group___bit_io_ldd3__module_ga6c42610f82c903df15f7a2a286e3dae4}{Bit\+Io\+Ldd3\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin3\+\_\+\+Put\+Val}(Val)~(\mbox{\hyperlink{group___bit_io_ldd3__module_gaa344b01496b206f87df890957395d91f}{Bit\+Io\+Ldd3\+\_\+\+Put\+Val}}(\mbox{\hyperlink{group___bit_io_ldd3__module_ga6c42610f82c903df15f7a2a286e3dae4}{Bit\+Io\+Ldd3\+\_\+\+Device\+Data}}, (Val)))
\item 
\#define {\bfseries L\+E\+Dpin3\+\_\+\+Clr\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd3__module_gad1e5677bb374a68ea95ddac2e5b08503}{Bit\+Io\+Ldd3\+\_\+\+Clr\+Val}}(\mbox{\hyperlink{group___bit_io_ldd3__module_ga6c42610f82c903df15f7a2a286e3dae4}{Bit\+Io\+Ldd3\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin3\+\_\+\+Set\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd3__module_ga0db13c2a53c9dc14fa7f51701df5375c}{Bit\+Io\+Ldd3\+\_\+\+Set\+Val}}(\mbox{\hyperlink{group___bit_io_ldd3__module_ga6c42610f82c903df15f7a2a286e3dae4}{Bit\+Io\+Ldd3\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin3\+\_\+\+Neg\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd3__module_gaf2f93fab1bcb91f83a96805a4cdec84e}{Bit\+Io\+Ldd3\+\_\+\+Neg\+Val}}(\mbox{\hyperlink{group___bit_io_ldd3__module_ga6c42610f82c903df15f7a2a286e3dae4}{Bit\+Io\+Ldd3\+\_\+\+Device\+Data}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). 

\begin{DoxyVersion}{Version}
01.\+00 
\end{DoxyVersion}
