[INF:CM0023] Creating log file ../../build/regression/ConstCapital/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<102> s<101> l<1:1> el<1:0>
n<> u<1> t<IntegerAtomType_Int> p<2> l<1:11> el<1:14>
n<> u<2> t<Data_type> p<3> c<1> l<1:11> el<1:14>
n<> u<3> t<Data_type_or_implicit> p<13> c<2> s<12> l<1:11> el<1:14>
n<foo> u<4> t<StringConst> p<11> s<10> l<1:15> el<1:18>
n<32'H7fFF> u<5> t<IntConst> p<6> l<1:21> el<1:29>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:21> el<1:29>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:21> el<1:29>
n<> u<8> t<Constant_expression> p<9> c<7> l<1:21> el<1:29>
n<> u<9> t<Constant_mintypmax_expression> p<10> c<8> l<1:21> el<1:29>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<1:21> el<1:29>
n<> u<11> t<Param_assignment> p<12> c<4> l<1:15> el<1:29>
n<> u<12> t<List_of_param_assignments> p<13> c<11> l<1:15> el<1:29>
n<> u<13> t<Parameter_declaration> p<14> c<3> l<1:1> el<1:29>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<1:1> el<1:30>
n<> u<15> t<Package_item> p<16> c<14> l<1:1> el<1:30>
n<> u<16> t<Description> p<101> c<15> s<32> l<1:1> el<1:30>
n<> u<17> t<IntegerAtomType_Int> p<18> l<2:11> el<2:14>
n<> u<18> t<Data_type> p<19> c<17> l<2:11> el<2:14>
n<> u<19> t<Data_type_or_implicit> p<29> c<18> s<28> l<2:11> el<2:14>
n<foo2> u<20> t<StringConst> p<27> s<26> l<2:15> el<2:19>
n<32'Sd1> u<21> t<IntConst> p<22> l<2:22> el<2:28>
n<> u<22> t<Primary_literal> p<23> c<21> l<2:22> el<2:28>
n<> u<23> t<Constant_primary> p<24> c<22> l<2:22> el<2:28>
n<> u<24> t<Constant_expression> p<25> c<23> l<2:22> el<2:28>
n<> u<25> t<Constant_mintypmax_expression> p<26> c<24> l<2:22> el<2:28>
n<> u<26> t<Constant_param_expression> p<27> c<25> l<2:22> el<2:28>
n<> u<27> t<Param_assignment> p<28> c<20> l<2:15> el<2:28>
n<> u<28> t<List_of_param_assignments> p<29> c<27> l<2:15> el<2:28>
n<> u<29> t<Parameter_declaration> p<30> c<19> l<2:1> el<2:28>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<2:1> el<2:29>
n<> u<31> t<Package_item> p<32> c<30> l<2:1> el<2:29>
n<> u<32> t<Description> p<101> c<31> s<39> l<2:1> el<2:29>
n<> u<33> t<Module_keyword> p<37> s<34> l<4:1> el<4:7>
n<GOOD> u<34> t<StringConst> p<37> s<36> l<4:8> el<4:12>
n<> u<35> t<Port> p<36> l<4:13> el<4:13>
n<> u<36> t<List_of_ports> p<37> c<35> l<4:12> el<4:14>
n<> u<37> t<Module_nonansi_header> p<38> c<33> l<4:1> el<4:15>
n<> u<38> t<Module_declaration> p<39> c<37> l<4:1> el<5:10>
n<> u<39> t<Description> p<101> c<38> s<100> l<4:1> el<5:10>
n<> u<40> t<Module_keyword> p<42> s<41> l<8:1> el<8:7>
n<test> u<41> t<StringConst> p<42> l<8:8> el<8:12>
n<> u<42> t<Module_ansi_header> p<99> c<40> s<70> l<8:1> el<8:13>
n<foo> u<43> t<StringConst> p<44> l<10:5> el<10:8>
n<> u<44> t<Primary_literal> p<45> c<43> l<10:5> el<10:8>
n<> u<45> t<Constant_primary> p<46> c<44> l<10:5> el<10:8>
n<> u<46> t<Constant_expression> p<52> c<45> s<51> l<10:5> el<10:8>
n<32'h7fFF> u<47> t<IntConst> p<48> l<10:12> el<10:20>
n<> u<48> t<Primary_literal> p<49> c<47> l<10:12> el<10:20>
n<> u<49> t<Constant_primary> p<50> c<48> l<10:12> el<10:20>
n<> u<50> t<Constant_expression> p<52> c<49> l<10:12> el<10:20>
n<> u<51> t<BinOp_Equiv> p<52> s<50> l<10:9> el<10:11>
n<> u<52> t<Constant_expression> p<66> c<46> s<64> l<10:5> el<10:20>
n<GOOD> u<53> t<StringConst> p<59> s<58> l<11:9> el<11:13>
n<good1> u<54> t<StringConst> p<55> l<11:14> el<11:19>
n<> u<55> t<Name_of_instance> p<58> c<54> s<57> l<11:14> el<11:19>
n<> u<56> t<Ordered_port_connection> p<57> l<11:20> el<11:20>
n<> u<57> t<List_of_port_connections> p<58> c<56> l<11:20> el<11:20>
n<> u<58> t<Hierarchical_instance> p<59> c<55> l<11:14> el<11:21>
n<> u<59> t<Module_instantiation> p<60> c<53> l<11:9> el<11:22>
n<> u<60> t<Module_or_generate_item> p<61> c<59> l<11:9> el<11:22>
n<> u<61> t<Generate_item> p<62> c<60> l<11:9> el<11:22>
n<> u<62> t<Generate_block> p<64> c<61> s<63> l<11:9> el<11:22>
n<> u<63> t<End> p<64> l<12:1> el<12:4>
n<> u<64> t<Generate_block> p<66> c<62> l<10:22> el<12:4>
n<> u<65> t<IF> p<66> s<52> l<10:1> el<10:3>
n<> u<66> t<If_generate_construct> p<67> c<65> l<10:1> el<12:4>
n<> u<67> t<Conditional_generate_construct> p<68> c<66> l<10:1> el<12:4>
n<> u<68> t<Module_common_item> p<69> c<67> l<10:1> el<12:4>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<10:1> el<12:4>
n<> u<70> t<Non_port_module_item> p<99> c<69> s<98> l<10:1> el<12:4>
n<foo2> u<71> t<StringConst> p<72> l<15:5> el<15:9>
n<> u<72> t<Primary_literal> p<73> c<71> l<15:5> el<15:9>
n<> u<73> t<Constant_primary> p<74> c<72> l<15:5> el<15:9>
n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<15:5> el<15:9>
n<32'D1> u<75> t<IntConst> p<76> l<15:13> el<15:18>
n<> u<76> t<Primary_literal> p<77> c<75> l<15:13> el<15:18>
n<> u<77> t<Constant_primary> p<78> c<76> l<15:13> el<15:18>
n<> u<78> t<Constant_expression> p<80> c<77> l<15:13> el<15:18>
n<> u<79> t<BinOp_Equiv> p<80> s<78> l<15:10> el<15:12>
n<> u<80> t<Constant_expression> p<94> c<74> s<92> l<15:5> el<15:18>
n<GOOD> u<81> t<StringConst> p<87> s<86> l<16:9> el<16:13>
n<good2> u<82> t<StringConst> p<83> l<16:14> el<16:19>
n<> u<83> t<Name_of_instance> p<86> c<82> s<85> l<16:14> el<16:19>
n<> u<84> t<Ordered_port_connection> p<85> l<16:20> el<16:20>
n<> u<85> t<List_of_port_connections> p<86> c<84> l<16:20> el<16:20>
n<> u<86> t<Hierarchical_instance> p<87> c<83> l<16:14> el<16:21>
n<> u<87> t<Module_instantiation> p<88> c<81> l<16:9> el<16:22>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<16:9> el<16:22>
n<> u<89> t<Generate_item> p<90> c<88> l<16:9> el<16:22>
n<> u<90> t<Generate_block> p<92> c<89> s<91> l<16:9> el<16:22>
n<> u<91> t<End> p<92> l<17:1> el<17:4>
n<> u<92> t<Generate_block> p<94> c<90> l<15:20> el<17:4>
n<> u<93> t<IF> p<94> s<80> l<15:1> el<15:3>
n<> u<94> t<If_generate_construct> p<95> c<93> l<15:1> el<17:4>
n<> u<95> t<Conditional_generate_construct> p<96> c<94> l<15:1> el<17:4>
n<> u<96> t<Module_common_item> p<97> c<95> l<15:1> el<17:4>
n<> u<97> t<Module_or_generate_item> p<98> c<96> l<15:1> el<17:4>
n<> u<98> t<Non_port_module_item> p<99> c<97> l<15:1> el<17:4>
n<> u<99> t<Module_declaration> p<100> c<42> l<8:1> el<19:10>
n<> u<100> t<Description> p<101> c<99> l<8:1> el<19:10>
n<> u<101> t<Source_text> p<102> c<16> l<1:1> el<19:10>
n<> u<102> t<Top_level_rule> l<1:1> el<21:1>
[WRN:PA0205] dut.sv:4:1: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:8:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:4:1: Compile module "work@GOOD".

[INF:CP0303] dut.sv:8:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:10:1: Compile generate block "work@test.genblk1".

[INF:CP0335] dut.sv:15:1: Compile generate block "work@test.genblk2".

[NTE:EL0503] dut.sv:8:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ConstCapital/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ConstCapital/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ConstCapital/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module: work@GOOD (work@GOOD) dut.sv:4:1: , endln:5:10, parent:work@test
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module: work@test (work@test) dut.sv:8:1: , endln:19:10, parent:work@test
  |vpiFullName:work@test
  |vpiDefName:work@test
|vpiParameter:
\_parameter: (foo), line:1:15, endln:1:18, parent:work@test
  |HEX:7fFF
  |vpiTypespec:
  \_int_typespec: , line:1:11, endln:1:14, parent:foo
    |vpiSigned:1
  |vpiSigned:1
  |vpiName:foo
|vpiParameter:
\_parameter: (foo2), line:2:15, endln:2:19, parent:work@test
  |DEC:1
  |vpiTypespec:
  \_int_typespec: , line:2:11, endln:2:14, parent:foo2
    |vpiSigned:1
  |vpiSigned:1
  |vpiName:foo2
|vpiParamAssign:
\_param_assign: , line:1:15, endln:1:29, parent:work@test
  |vpiRhs:
  \_constant: , line:1:21, endln:1:29
    |vpiDecompile:32'H7fFF
    |vpiSize:32
    |HEX:7fFF
    |vpiTypespec:
    \_int_typespec: , line:1:11, endln:1:14, parent:foo
    |vpiConstType:5
  |vpiLhs:
  \_parameter: (foo), line:1:15, endln:1:18, parent:work@test
|vpiParamAssign:
\_param_assign: , line:2:15, endln:2:28, parent:work@test
  |vpiRhs:
  \_constant: , line:2:22, endln:2:28
    |vpiDecompile:32'Sd1
    |vpiSize:32
    |DEC:1
    |vpiTypespec:
    \_int_typespec: , line:2:11, endln:2:14, parent:foo2
    |vpiConstType:1
  |vpiLhs:
  \_parameter: (foo2), line:2:15, endln:2:19, parent:work@test
|uhdmtopModules:
\_module: work@test (work@test) dut.sv:8:1: , endln:19:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (foo)
    |vpiName:foo
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (foo2)
    |vpiName:foo2
    |vpiNetType:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genblk1), line:10:1, endln:12:4, parent:work@test
    |vpiName:genblk1
    |vpiFullName:work@test.genblk1
    |vpiGenScope:
    \_gen_scope: (work@test.genblk1), parent:work@test.genblk1
      |vpiFullName:work@test.genblk1
      |vpiModule:
      \_module: work@GOOD (work@test.genblk1.good1) dut.sv:11:9: , endln:11:22, parent:work@test.genblk1
        |vpiName:good1
        |vpiFullName:work@test.genblk1.good1
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:4
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genblk2), line:15:1, endln:17:4, parent:work@test
    |vpiName:genblk2
    |vpiFullName:work@test.genblk2
    |vpiGenScope:
    \_gen_scope: (work@test.genblk2), parent:work@test.genblk2
      |vpiFullName:work@test.genblk2
      |vpiModule:
      \_module: work@GOOD (work@test.genblk2.good2) dut.sv:16:9: , endln:16:22, parent:work@test.genblk2
        |vpiName:good2
        |vpiFullName:work@test.genblk2.good2
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ConstCapital/dut.sv | ${SURELOG_DIR}/build/regression/ConstCapital/roundtrip/dut_000.sv | 6 | 19 | 

