<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GD_N_C_RP.twx GD_N_C_RP.ncd -o GD_N_C_RP.twr GD_N_C_RP.pcf
-ucf GD_N_GIGABIT_8P_C.ucf

</twCmdLine><twDesign>GD_N_C_RP.ncd</twDesign><twDesignPath>GD_N_C_RP.ncd</twDesignPath><twPCF>GD_N_C_RP.pcf</twPCF><twPcfPath>GD_N_C_RP.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD = MAXDELAY TO TIMEGRP        &quot;TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD&quot; TS_RX_CLK DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_C125IN = PERIOD &quot;C125IN&quot; 125 MHz HIGH 50 %;" ScopeName="">TS_C125IN = PERIOD TIMEGRP &quot;C125IN&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_C125IN = PERIOD TIMEGRP &quot;C125IN&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.666" period="8.000" constraintValue="4.000" deviceLimit="1.667" physResource="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.666" period="8.000" constraintValue="4.000" deviceLimit="1.667" physResource="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="6.148" period="8.000" constraintValue="8.000" deviceLimit="1.852" freqLimit="539.957" physResource="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_RX_CLK = PERIOD &quot;RX_CLK&quot; 125 MHz HIGH 50 %;" ScopeName="">TS_RX_CLK = PERIOD TIMEGRP &quot;RX_CLK&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>17136</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2150</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.173</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22 (SLICE_X5Y60.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.827</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twDest><twTotPathDel>7.157</twTotPathDel><twClkSkew dest = "0.280" src = "0.261">-0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X17Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp><twBEL>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>7.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.975</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/WR_x</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twDest><twTotPathDel>7.009</twTotPathDel><twClkSkew dest = "0.280" src = "0.261">-0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/WR_x</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X17Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp><twBEL>ETH_DRIVEi/ETH_RXi/WR_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>5.870</twRouteDel><twTotDel>7.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.082</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twDest><twTotPathDel>6.873</twTotPathDel><twClkSkew dest = "0.370" src = "0.380">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X29Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In311</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22</twBEL></twPathDel><twLogDel>1.398</twLogDel><twRouteDel>5.475</twRouteDel><twTotDel>6.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21 (SLICE_X5Y60.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.843</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twDest><twTotPathDel>7.141</twTotPathDel><twClkSkew dest = "0.280" src = "0.261">-0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X17Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp><twBEL>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>7.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.991</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/WR_x</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twDest><twTotPathDel>6.993</twTotPathDel><twClkSkew dest = "0.280" src = "0.261">-0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/WR_x</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X17Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp><twBEL>ETH_DRIVEi/ETH_RXi/WR_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>5.870</twRouteDel><twTotDel>6.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.098</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twDest><twTotPathDel>6.857</twTotPathDel><twClkSkew dest = "0.370" src = "0.380">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X29Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In311</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21</twBEL></twPathDel><twLogDel>1.382</twLogDel><twRouteDel>5.475</twRouteDel><twTotDel>6.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23 (SLICE_X5Y60.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.851</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twDest><twTotPathDel>7.133</twTotPathDel><twClkSkew dest = "0.280" src = "0.261">-0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X17Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp><twBEL>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>7.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.999</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/WR_x</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twDest><twTotPathDel>6.985</twTotPathDel><twClkSkew dest = "0.280" src = "0.261">-0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/WR_x</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X17Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp><twBEL>ETH_DRIVEi/ETH_RXi/WR_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/WR_x</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>5.870</twRouteDel><twTotDel>6.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.106</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twDest><twTotPathDel>6.849</twTotPathDel><twClkSkew dest = "0.370" src = "0.380">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X29Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In311</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n1510_inv</twComp><twBEL>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp><twBEL>ETH_DRIVEi/ETH_RXi/_n2023_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/_n2023_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB&lt;23&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>5.475</twRouteDel><twTotDel>6.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RX_CLK = PERIOD TIMEGRP &quot;RX_CLK&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_3</twSrc><twDest BELType="RAM">G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.467</twTotPathDel><twClkSkew dest = "1.631" src = "0.412">-1.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.158" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_3</twSrc><twDest BELType='RAM'>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X25Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;3&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT181</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.DIA1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.557</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y8.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>1.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y14.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_19</twSrc><twDest BELType="RAM">G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.508</twTotPathDel><twClkSkew dest = "1.630" src = "0.397">-1.233</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.158" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_19</twSrc><twDest BELType='RAM'>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X19Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA&lt;19&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;18&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT111</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.DIA4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.752</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>1.172</twRouteDel><twTotDel>1.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_0</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.317</twTotPathDel><twClkSkew dest = "1.622" src = "0.398">-1.224</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_0</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_709</twSrcClk><twPathDel><twSite>SLICE_X19Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY&lt;1&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ETH_DRIVEi/XLXN_237&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/ETH_SELECT_LOOPi/Mmux_ODIN111</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>ETH_DRIVEi/XLXN_237&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>1.016</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_RX_CLK = PERIOD TIMEGRP &quot;RX_CLK&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X0Y28.CLKA" clockNet="XLXN_709"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y20.CLKAWRCLK" clockNet="XLXN_709"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y21.CLKAWRCLK" clockNet="XLXN_709"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_RX_CLK2 = PERIOD &quot;RX_CLK2&quot; 125 MHz HIGH 50 %;" ScopeName="">TS_RX_CLK2 = PERIOD TIMEGRP &quot;RX_CLK2&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>526</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>323</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.003</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.WEA2), 3 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.997</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXbi/WR_PHY</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.898</twTotPathDel><twClkSkew dest = "1.743" src = "1.813">0.070</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXbi/WR_PHY</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twSrcClk><twPathDel><twSite>SLICE_X17Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/WR_PHY</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/WR_PHY</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/WR_PHY</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ETH_DRIVEi/XLXN_284</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.311</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.663</twTotPathDel><twClkSkew dest = "0.370" src = "0.361">-0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X22Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ETH_DRIVEi/XLXN_285</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>ETH_DRIVEi/XLXN_285</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ETH_DRIVEi/XLXN_284</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.748</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.222</twTotPathDel><twClkSkew dest = "0.370" src = "0.365">-0.005</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X25Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>4.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.WEA3), 3 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.997</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXbi/WR_PHY</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.898</twTotPathDel><twClkSkew dest = "1.743" src = "1.813">0.070</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXbi/WR_PHY</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twSrcClk><twPathDel><twSite>SLICE_X17Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/WR_PHY</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/WR_PHY</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/WR_PHY</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ETH_DRIVEi/XLXN_284</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.311</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.663</twTotPathDel><twClkSkew dest = "0.370" src = "0.361">-0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X22Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ETH_DRIVEi/XLXN_285</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>ETH_DRIVEi/XLXN_285</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ETH_DRIVEi/XLXN_284</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.748</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.222</twTotPathDel><twClkSkew dest = "0.370" src = "0.365">-0.005</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X25Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>4.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.WEA0), 3 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.047</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXbi/WR_PHY</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.848</twTotPathDel><twClkSkew dest = "1.743" src = "1.813">0.070</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXbi/WR_PHY</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twSrcClk><twPathDel><twSite>SLICE_X17Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/WR_PHY</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/WR_PHY</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/WR_PHY</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ETH_DRIVEi/XLXN_284</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.361</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.613</twTotPathDel><twClkSkew dest = "0.370" src = "0.361">-0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X22Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ETH_DRIVEi/XLXN_285</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>ETH_DRIVEi/XLXN_285</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ETH_DRIVEi/XLXN_284</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.798</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.172</twTotPathDel><twClkSkew dest = "0.370" src = "0.365">-0.005</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X25Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;0&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.WEA0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.725</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>4.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RX_CLK2 = PERIOD TIMEGRP &quot;RX_CLK2&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X16Y34.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twTotPathDel>0.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X16Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;_rt</twBEL><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>84.3</twPctLog><twPctRoute>15.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXbi/RX_DV3 (SLICE_X4Y34.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">ETH_DRIVEi/ETH_RXbi/RX_DV2</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXbi/RX_DV3</twDest><twTotPathDel>0.390</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/ETH_RXbi/RX_DV2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/RX_DV3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/XLXN_292</twSrcClk><twPathDel><twSite>SLICE_X4Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/RX_DV3</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/RX_DV2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/RX_DV2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/RX_DV3</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/RX_DV3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/XLXN_292</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1 (SLICE_X16Y34.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1</twSrc><twDest BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1</twDest><twTotPathDel>0.391</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1</twSrc><twDest BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twSrcClk><twPathDel><twSite>SLICE_X16Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;1&gt;_rt</twBEL><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_DRIVEi/DB1</twDestClk><twPctLog>82.1</twPctLog><twPctRoute>17.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_RX_CLK2 = PERIOD TIMEGRP &quot;RX_CLK2&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="ETH_DRIVEi/DB1"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="ETH_DRIVEi/XLXI_36/I0" logResource="ETH_DRIVEi/XLXI_36/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="RX_CLK2_IBUFG"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="ETH_DRIVEi/ETH_CLK_MUXi/I0" logResource="ETH_DRIVEi/ETH_CLK_MUXi/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="XLXN_709"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_C125IN = PERIOD &quot;C125IN&quot; 125 MHz HIGH 50 %;" ScopeName="">TS_CLKMAINi_XLXI_5_clkout3 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout3&quot;         TS_C125IN * 0.533333333 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout3 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout3&quot;
        TS_C125IN * 0.533333333 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y28.CLKB" clockNet="XLXN_966"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y20.CLKBRDCLK" clockNet="XLXN_966"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y21.CLKBRDCLK" clockNet="XLXN_966"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_C125IN = PERIOD &quot;C125IN&quot; 125 MHz HIGH 50 %;" ScopeName="">TS_CLKMAINi_XLXI_5_clkout1 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout1&quot;         TS_C125IN * 0.2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout1 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout1&quot;
        TS_C125IN * 0.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="CLKMAINi/XLXI_5/clkout2_buf/I0" logResource="CLKMAINi/XLXI_5/clkout2_buf/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="CLKMAINi/XLXI_5/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_C125IN = PERIOD &quot;C125IN&quot; 125 MHz HIGH 50 %;" ScopeName="">TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout0&quot;         TS_C125IN HIGH 50%;</twConstName><twItemCnt>37147</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4091</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.563</twMinPer></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2 (SLICE_X0Y50.DX), 22 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twDest><twTotPathDel>3.661</twTotPathDel><twClkSkew dest = "0.155" src = "0.157">0.002</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X0Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;10&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_P_2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>2.340</twRouteDel><twTotDel>3.661</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twDest><twTotPathDel>3.494</twTotPathDel><twClkSkew dest = "0.294" src = "0.296">0.002</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y26.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>RAMB16_X0Y26.DOB2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>ETH_DRIVEi/XLXN_1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_P_2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twBEL></twPathDel><twLogDel>2.245</twLogDel><twRouteDel>1.249</twRouteDel><twTotDel>3.494</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twDest><twTotPathDel>3.409</twTotPathDel><twClkSkew dest = "0.155" src = "0.160">0.005</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X0Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;7&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_P_2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>2.088</twRouteDel><twTotDel>3.409</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0 (SLICE_X2Y51.DX), 22 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twDest><twTotPathDel>3.609</twTotPathDel><twClkSkew dest = "0.291" src = "0.301">0.010</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X0Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;10&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_P_0</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twBEL></twPathDel><twLogDel>1.271</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>3.609</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.540</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twDest><twTotPathDel>3.357</twTotPathDel><twClkSkew dest = "0.291" src = "0.304">0.013</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X0Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;7&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_P_0</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twBEL></twPathDel><twLogDel>1.271</twLogDel><twRouteDel>2.086</twRouteDel><twTotDel>3.357</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.595</twSlack><twSrc BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twDest><twTotPathDel>3.310</twTotPathDel><twClkSkew dest = "0.291" src = "0.296">0.005</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y26.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>RAMB16_X0Y26.DOPB0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ETH_DRIVEi/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_P_0</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0</twBEL></twPathDel><twLogDel>2.195</twLogDel><twRouteDel>1.115</twRouteDel><twTotDel>3.310</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6 (SLICE_X2Y52.AX), 22 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.403</twSlack><twSrc BELType="FF">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew dest = "0.289" src = "0.301">0.012</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X0Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;10&gt;</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>ETH_DRIVEi/XLXN_249&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_P_6</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twBEL></twPathDel><twLogDel>1.271</twLogDel><twRouteDel>2.224</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twDest><twTotPathDel>3.471</twTotPathDel><twClkSkew dest = "0.289" src = "0.296">0.007</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y26.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>RAMB16_X0Y26.DOPB0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ETH_DRIVEi/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_P_6</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twBEL></twPathDel><twLogDel>2.195</twLogDel><twRouteDel>1.276</twRouteDel><twTotDel>3.471</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.531</twSlack><twSrc BELType="RAM">ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twDest><twTotPathDel>3.372</twTotPathDel><twClkSkew dest = "0.289" src = "0.296">0.007</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y26.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>RAMB16_X0Y26.DOB6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>ETH_DRIVEi/XLXN_1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_P_6</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twComp><twBEL>ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6</twBEL></twPathDel><twLogDel>2.195</twLogDel><twRouteDel>1.177</twRouteDel><twTotDel>3.372</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_962</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout0&quot;
        TS_C125IN HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.DIA0), 2 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">G_DRIVEi/TEST_MODEi/DATA_BUFF2_15</twSrc><twDest BELType="RAM">G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.208</twTotPathDel><twClkSkew dest = "1.522" src = "0.408">-1.114</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G_DRIVEi/TEST_MODEi/DATA_BUFF2_15</twSrc><twDest BELType='RAM'>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X23Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/DATA_BUFF2&lt;15&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/DATA_BUFF2_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/DATA_BUFF2&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/ADD&lt;11&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.DIA0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.758</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>0.907</twRouteDel><twTotDel>1.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.293</twSlack><twSrc BELType="FF">G_DRIVEi/TEST_MODEi/test_enable</twSrc><twDest BELType="RAM">G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.478</twTotPathDel><twClkSkew dest = "1.522" src = "0.427">-1.095</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G_DRIVEi/TEST_MODEi/test_enable</twSrc><twDest BELType='RAM'>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X26Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/test_enable</twComp><twBEL>G_DRIVEi/TEST_MODEi/test_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/test_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/ADD&lt;11&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.DIA0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.758</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>2.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1 (SLICE_X24Y27.B5), 2 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">G_DRIVEi/TEST_MODEi/ADD_13</twSrc><twDest BELType="FF">G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1</twDest><twTotPathDel>1.224</twTotPathDel><twClkSkew dest = "1.487" src = "0.411">-1.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G_DRIVEi/TEST_MODEi/ADD_13</twSrc><twDest BELType='FF'>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X24Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/ADD&lt;13&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/ADD_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/ADD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_ADD_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>G_DRIVEi/XLXN_1&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/XLXI_3/Mmux_LED_MODULE_SELECT[3]_WR_IN_Mux_6_o11</twBEL><twBEL>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1</twBEL></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>0.651</twRouteDel><twTotDel>1.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.002</twSlack><twSrc BELType="FF">G_DRIVEi/TEST_MODEi/test_enable</twSrc><twDest BELType="FF">G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1</twDest><twTotPathDel>2.152</twTotPathDel><twClkSkew dest = "1.487" src = "0.427">-1.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G_DRIVEi/TEST_MODEi/test_enable</twSrc><twDest BELType='FF'>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X26Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/test_enable</twComp><twBEL>G_DRIVEi/TEST_MODEi/test_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/test_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_ADD_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>G_DRIVEi/XLXN_1&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/XLXI_3/Mmux_LED_MODULE_SELECT[3]_WR_IN_Mux_6_o11</twBEL><twBEL>G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1</twBEL></twPathDel><twLogDel>0.607</twLogDel><twRouteDel>1.545</twRouteDel><twTotDel>2.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.DIA1), 2 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">G_DRIVEi/TEST_MODEi/DATA_BUFF2_3</twSrc><twDest BELType="RAM">G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.258</twTotPathDel><twClkSkew dest = "1.522" src = "0.417">-1.105</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G_DRIVEi/TEST_MODEi/DATA_BUFF2_3</twSrc><twDest BELType='RAM'>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X22Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/DATA_BUFF2&lt;3&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/DATA_BUFF2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/DATA_BUFF2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;3&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT181</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.DIA1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.557</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y8.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.368</twSlack><twSrc BELType="FF">G_DRIVEi/TEST_MODEi/test_enable</twSrc><twDest BELType="RAM">G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.553</twTotPathDel><twClkSkew dest = "1.522" src = "0.427">-1.095</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.164" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.090</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G_DRIVEi/TEST_MODEi/test_enable</twSrc><twDest BELType='RAM'>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X26Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/test_enable</twComp><twBEL>G_DRIVEi/TEST_MODEi/test_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>G_DRIVEi/TEST_MODEi/test_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;3&gt;</twComp><twBEL>G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT181</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.DIA1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.557</twDelInfo><twComp>G_DRIVEi/XLXN_2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y8.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>2.216</twRouteDel><twTotDel>2.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">G_DRIVEi/XLXN_487</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout0&quot;
        TS_C125IN HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="MAIN_CONTROLi/Mram_D1_SEG[7]_PWR_46_o_wide_mux_61_OUT/CLKAWRCLK" logResource="MAIN_CONTROLi/Mram_D1_SEG[7]_PWR_46_o_wide_mux_61_OUT/CLKAWRCLK" locationPin="RAMB8_X1Y30.CLKAWRCLK" clockNet="XLXN_962"/><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="MAIN_CONTROLi/Mram_D3_SEG[7]_PWR_46_o_wide_mux_80_OUT/CLKAWRCLK" logResource="MAIN_CONTROLi/Mram_D3_SEG[7]_PWR_46_o_wide_mux_80_OUT/CLKAWRCLK" locationPin="RAMB8_X1Y31.CLKAWRCLK" clockNet="XLXN_962"/><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="G_DRIVEi/XLXN_487"/></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_C125IN = PERIOD &quot;C125IN&quot; 125 MHz HIGH 50 %;" ScopeName="">TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout2&quot;         TS_C125IN HIGH 50%;</twConstName><twItemCnt>22996</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2942</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.605</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/STROBE1 (SLICE_X15Y8.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">MAIN_CONTROLi/CONFIG2_15</twSrc><twDest BELType="FF">G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twDest><twTotPathDel>4.905</twTotPathDel><twClkSkew dest = "2.975" src = "1.619">-1.356</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MAIN_CONTROLi/CONFIG2_15</twSrc><twDest BELType='FF'>G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X21Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;15&gt;</twComp><twBEL>MAIN_CONTROLi/CONFIG2_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">4.192</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twComp><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_STROBE_C_Mux_8_o11</twBEL><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>4.192</twRouteDel><twTotDel>4.905</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_966</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/STROBE1 (SLICE_X15Y8.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.373</twSlack><twSrc BELType="FF">MAIN_CONTROLi/CONFIG2_14</twSrc><twDest BELType="FF">G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twDest><twTotPathDel>4.763</twTotPathDel><twClkSkew dest = "2.975" src = "1.619">-1.356</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MAIN_CONTROLi/CONFIG2_14</twSrc><twDest BELType='FF'>G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X21Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;15&gt;</twComp><twBEL>MAIN_CONTROLi/CONFIG2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>140</twFanCnt><twDelInfo twEdge="twRising">4.050</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twComp><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_STROBE_C_Mux_8_o11</twBEL><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/STROBE1</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>4.050</twRouteDel><twTotDel>4.763</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">XLXN_966</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/Driver_shift_register_i/xR_3 (SLICE_X10Y32.A4), 126 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="RAM">G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">G_DRIVEi/Driver_shift_register_i/xR_3</twDest><twTotPathDel>7.344</twTotPathDel><twClkSkew dest = "0.261" src = "0.302">0.041</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>G_DRIVEi/Driver_shift_register_i/xR_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X0Y22.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_966</twSrcClk><twPathDel><twSite>RAMB8_X0Y22.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.711</twDelInfo><twComp>G_DRIVEi/XLXN_1016&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/R_16&lt;8&gt;</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/R_16&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/R_16&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_5</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_3_f7</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/xR_2</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/xR_6</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT81</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/xR_3</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>4.377</twRouteDel><twTotDel>7.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_966</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="RAM">G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">G_DRIVEi/Driver_shift_register_i/xR_3</twDest><twTotPathDel>7.159</twTotPathDel><twClkSkew dest = "0.261" src = "0.302">0.041</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>G_DRIVEi/Driver_shift_register_i/xR_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X0Y22.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_966</twSrcClk><twPathDel><twSite>RAMB8_X0Y22.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>G_DRIVEi/XLXN_1016&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/R_16&lt;8&gt;</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/R_16&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/R_16&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_5</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_3_f7</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/xR_2</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/xR_6</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT81</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/xR_3</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>4.192</twRouteDel><twTotDel>7.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_966</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.598</twSlack><twSrc BELType="RAM">G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">G_DRIVEi/Driver_shift_register_i/xR_3</twDest><twTotPathDel>7.141</twTotPathDel><twClkSkew dest = "0.261" src = "0.302">0.041</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>G_DRIVEi/Driver_shift_register_i/xR_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X0Y22.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_966</twSrcClk><twPathDel><twSite>RAMB8_X0Y22.DOADO9</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>G_DRIVEi/XLXN_1016&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_7</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_7</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1013</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1013</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/xR_2</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/xR_6</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT81</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/xR_3</twBEL></twPathDel><twLogDel>2.808</twLogDel><twRouteDel>4.333</twRouteDel><twTotDel>7.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_966</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout2&quot;
        TS_C125IN HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/Driver_shift_register_i/G_o_4 (SLICE_X20Y26.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">MAIN_CONTROLi/CONFIG2_13</twSrc><twDest BELType="FF">G_DRIVEi/Driver_shift_register_i/G_o_4</twDest><twTotPathDel>1.532</twTotPathDel><twClkSkew dest = "1.967" src = "0.660">-1.307</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MAIN_CONTROLi/CONFIG2_13</twSrc><twDest BELType='FF'>G_DRIVEi/Driver_shift_register_i/G_o_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X21Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;15&gt;</twComp><twBEL>MAIN_CONTROLi/CONFIG2_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>151</twFanCnt><twDelInfo twEdge="twFalling">1.144</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>G_DRIVEi/Driver_shift_register_i/G_o&lt;7&gt;</twComp><twBEL>G_DRIVEi/Driver_shift_register_i/mux2611</twBEL><twBEL>G_DRIVEi/Driver_shift_register_i/G_o_4</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>1.144</twRouteDel><twTotDel>1.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_966</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/dimx_4 (SLICE_X13Y25.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">MAIN_CONTROLi/CONFIG2_24</twSrc><twDest BELType="FF">G_DRIVEi/g_drive_controller_shif_register_i/dimx_4</twDest><twTotPathDel>1.517</twTotPathDel><twClkSkew dest = "1.971" src = "0.683">-1.288</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MAIN_CONTROLi/CONFIG2_24</twSrc><twDest BELType='FF'>G_DRIVEi/g_drive_controller_shif_register_i/dimx_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X5Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;25&gt;</twComp><twBEL>MAIN_CONTROLi/CONFIG2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twFalling">1.164</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_ADD[11]_Mux_714_o24</twComp><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/Mmux_GND_41_o_GND_41_o_mux_726_OUT51</twBEL><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/dimx_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_966</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4 (SLICE_X14Y26.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">MAIN_CONTROLi/CONFIG2_24</twSrc><twDest BELType="FF">G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4</twDest><twTotPathDel>1.517</twTotPathDel><twClkSkew dest = "1.969" src = "0.683">-1.286</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.220</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MAIN_CONTROLi/CONFIG2_24</twSrc><twDest BELType='FF'>G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">XLXN_962</twSrcClk><twPathDel><twSite>SLICE_X5Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;25&gt;</twComp><twBEL>MAIN_CONTROLi/CONFIG2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twFalling">1.219</twDelInfo><twComp>MAIN_CONTROLi/CONFIG2&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4</twComp><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_GND_41_o_wide_mux_34_OUT155</twBEL><twBEL>G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4</twBEL></twPathDel><twLogDel>0.298</twLogDel><twRouteDel>1.219</twRouteDel><twTotDel>1.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">XLXN_966</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout2&quot;
        TS_C125IN HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y28.CLKB" clockNet="XLXN_966"/><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y20.CLKBRDCLK" clockNet="XLXN_966"/><twPinLimit anchorID="133" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y21.CLKBRDCLK" clockNet="XLXN_966"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD = MAXDELAY TO TIMEGRP         &quot;TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD&quot; TS_RX_CLK DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="135" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMEGRP &quot;PHY1_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE &quot;RX_CLK&quot; RISING;" ScopeName="">TIMEGRP &quot;PHY1_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE COMP &quot;RX_CLK&quot; &quot;RISING&quot;;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.244</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0 (SLICE_X10Y54.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstOffIn anchorID="137" twDataPathType="twDataPathMaxDelay"><twSlack>2.756</twSlack><twSrc BELType="PAD">PHY_RX&lt;0&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0</twDest><twClkDel>2.936</twClkDel><twClkSrc>RX_CLK</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;3&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RX&lt;0&gt;</twOffSrc><twOffDest>RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RX&lt;0&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>D5.PAD</twSrcSite><twPathDel><twSite>D5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>PHY_RX&lt;0&gt;</twComp><twBEL>PHY_RX&lt;0&gt;</twBEL><twBEL>PHY_RX_0_IBUF</twBEL><twBEL>ProtoComp2.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.759</twDelInfo><twComp>PHY_RX_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.086</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0</twBEL></twPathDel><twLogDel>1.396</twLogDel><twRouteDel>2.759</twRouteDel><twTotDel>4.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E8.PAD</twSrcSite><twPathDel><twSite>E8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>RX_CLK</twComp><twBEL>RX_CLK</twBEL><twBEL>RX_CLK_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>RX_CLK_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>XLXI_36</twComp><twBEL>XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>XLXN_709</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.936</twTotDel><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1 (SLICE_X10Y54.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstOffIn anchorID="139" twDataPathType="twDataPathMaxDelay"><twSlack>2.853</twSlack><twSrc BELType="PAD">PHY_RX&lt;1&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1</twDest><twClkDel>1.592</twClkDel><twClkSrc>RX_CLK</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;3&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RX&lt;1&gt;</twOffSrc><twOffDest>RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RX&lt;1&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>F6.PAD</twSrcSite><twPathDel><twSite>F6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>PHY_RX&lt;1&gt;</twComp><twBEL>PHY_RX&lt;1&gt;</twBEL><twBEL>PHY_RX_1_IBUF</twBEL><twBEL>ProtoComp2.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.769</twDelInfo><twComp>PHY_RX_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>1.769</twRouteDel><twTotDel>2.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RX_CLK</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>E8.PAD</twSrcSite><twPathDel><twSite>E8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RX_CLK</twComp><twBEL>RX_CLK</twBEL><twBEL>RX_CLK_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>RX_CLK_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_36</twComp><twBEL>XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>XLXN_709</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.770</twRouteDel><twTotDel>1.592</twTotDel><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5 (SLICE_X10Y53.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstOffIn anchorID="141" twDataPathType="twDataPathMaxDelay"><twSlack>2.861</twSlack><twSrc BELType="PAD">PHY_RX&lt;5&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5</twDest><twClkDel>1.595</twClkDel><twClkSrc>RX_CLK</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;7&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RX&lt;5&gt;</twOffSrc><twOffDest>RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RX&lt;5&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>PHY_RX&lt;5&gt;</twComp><twBEL>PHY_RX&lt;5&gt;</twBEL><twBEL>PHY_RX_5_IBUF</twBEL><twBEL>ProtoComp2.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.764</twDelInfo><twComp>PHY_RX_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;7&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>1.764</twRouteDel><twTotDel>2.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RX_CLK</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>E8.PAD</twSrcSite><twPathDel><twSite>E8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RX_CLK</twComp><twBEL>RX_CLK</twBEL><twBEL>RX_CLK_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>RX_CLK_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_36</twComp><twBEL>XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>XLXN_709</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.773</twRouteDel><twTotDel>1.595</twTotDel><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;PHY1_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE COMP &quot;RX_CLK&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/RX_DV_b (SLICE_X13Y56.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffIn anchorID="143" twDataPathType="twDataPathMinDelay"><twSlack>4.011</twSlack><twSrc BELType="PAD">RX_DV</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/RX_DV_b</twDest><twClkDel>3.240</twClkDel><twClkSrc>RX_CLK</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXi/RX_DV_b</twClkDest><twOff>4.000</twOff><twOffSrc>RX_DV</twOffSrc><twOffDest>RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_DV</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/RX_DV_b</twDest><twLogLvls>1</twLogLvls><twSrcSite>E6.PAD</twSrcSite><twPathDel><twSite>E6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>RX_DV</twComp><twBEL>RX_DV</twBEL><twBEL>RX_DV_IBUF</twBEL><twBEL>ProtoComp2.IMUX.11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>RX_DV_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/RX_DV_b</twComp><twBEL>ETH_DRIVEi/ETH_RXi/RX_DV_b</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.102</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/RX_DV_b</twDest><twLogLvls>2</twLogLvls><twSrcSite>E8.PAD</twSrcSite><twPathDel><twSite>E8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RX_CLK</twComp><twBEL>RX_CLK</twBEL><twBEL>RX_CLK_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>RX_CLK_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_36</twComp><twBEL>XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>XLXN_709</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.721</twRouteDel><twTotDel>3.240</twTotDel><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6 (SLICE_X10Y53.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstOffIn anchorID="145" twDataPathType="twDataPathMinDelay"><twSlack>4.135</twSlack><twSrc BELType="PAD">PHY_RX&lt;6&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6</twDest><twClkDel>3.249</twClkDel><twClkSrc>RX_CLK</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;7&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RX&lt;6&gt;</twOffSrc><twOffDest>RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RX&lt;6&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>G6.PAD</twSrcSite><twPathDel><twSite>G6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>PHY_RX&lt;6&gt;</twComp><twBEL>PHY_RX&lt;6&gt;</twBEL><twBEL>PHY_RX_6_IBUF</twBEL><twBEL>ProtoComp2.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>PHY_RX_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;7&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>3.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>E8.PAD</twSrcSite><twPathDel><twSite>E8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RX_CLK</twComp><twBEL>RX_CLK</twBEL><twBEL>RX_CLK_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>RX_CLK_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_36</twComp><twBEL>XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>XLXN_709</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.730</twRouteDel><twTotDel>3.249</twTotDel><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7 (SLICE_X10Y53.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffIn anchorID="147" twDataPathType="twDataPathMinDelay"><twSlack>4.179</twSlack><twSrc BELType="PAD">PHY_RX&lt;7&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7</twDest><twClkDel>3.249</twClkDel><twClkSrc>RX_CLK</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;7&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RX&lt;7&gt;</twOffSrc><twOffDest>RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RX&lt;7&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>A2.PAD</twSrcSite><twPathDel><twSite>A2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>PHY_RX&lt;7&gt;</twComp><twBEL>PHY_RX&lt;7&gt;</twBEL><twBEL>PHY_RX_7_IBUF</twBEL><twBEL>ProtoComp2.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>PHY_RX_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>ETH_DRIVEi/ETH_RXi/PHY_RXD_b&lt;7&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>2.277</twRouteDel><twTotDel>3.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_709</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>E8.PAD</twSrcSite><twPathDel><twSite>E8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RX_CLK</twComp><twBEL>RX_CLK</twBEL><twBEL>RX_CLK_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>RX_CLK_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y6.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_36</twComp><twBEL>XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>XLXN_709</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.730</twRouteDel><twTotDel>3.249</twTotDel><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="148" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMEGRP &quot;PHY2_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE &quot;RX_CLK2&quot; RISING;" ScopeName="">TIMEGRP &quot;PHY2_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE COMP &quot;RX_CLK2&quot; &quot;RISING&quot;;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.338</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_6 (SLICE_X3Y35.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMaxDelay"><twSlack>2.662</twSlack><twSrc BELType="PAD">PHY_RXD2&lt;6&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXbi/DATA_IN_6</twDest><twClkDel>2.876</twClkDel><twClkSrc>RX_CLK2</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;7&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RXD2&lt;6&gt;</twOffSrc><twOffDest>RX_CLK2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXD2&lt;6&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>K2.PAD</twSrcSite><twPathDel><twSite>K2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>PHY_RXD2&lt;6&gt;</twComp><twBEL>PHY_RXD2&lt;6&gt;</twBEL><twBEL>PHY_RXD2_6_IBUF</twBEL><twBEL>ProtoComp2.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.816</twDelInfo><twComp>PHY_RXD2_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;7&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/DATA_IN_6</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>2.816</twRouteDel><twTotDel>4.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>RX_CLK2</twComp><twBEL>RX_CLK2</twBEL><twBEL>RX_CLK2_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>RX_CLK2_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>ETH_DRIVEi/XLXI_36</twComp><twBEL>ETH_DRIVEi/XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>ETH_DRIVEi/XLXN_292</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.553</twRouteDel><twTotDel>2.876</twTotDel><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_7 (SLICE_X3Y35.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMaxDelay"><twSlack>2.933</twSlack><twSrc BELType="PAD">PHY_RXD2&lt;7&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXbi/DATA_IN_7</twDest><twClkDel>1.542</twClkDel><twClkSrc>RX_CLK2</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;7&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RXD2&lt;7&gt;</twOffSrc><twOffDest>RX_CLK2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RXD2&lt;7&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>K1.PAD</twSrcSite><twPathDel><twSite>K1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>PHY_RXD2&lt;7&gt;</twComp><twBEL>PHY_RXD2&lt;7&gt;</twBEL><twBEL>PHY_RXD2_7_IBUF</twBEL><twBEL>ProtoComp2.IMUX.19</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.627</twDelInfo><twComp>PHY_RXD2_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;7&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/DATA_IN_7</twBEL></twPathDel><twLogDel>0.957</twLogDel><twRouteDel>1.627</twRouteDel><twTotDel>2.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RX_CLK2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RX_CLK2</twComp><twBEL>RX_CLK2</twBEL><twBEL>RX_CLK2_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>RX_CLK2_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ETH_DRIVEi/XLXI_36</twComp><twBEL>ETH_DRIVEi/XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ETH_DRIVEi/XLXN_292</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.542</twTotDel><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXbi/RX_DV2 (SLICE_X4Y34.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMaxDelay"><twSlack>2.980</twSlack><twSrc BELType="PAD">RX_DV2</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXbi/RX_DV2</twDest><twClkDel>1.536</twClkDel><twClkSrc>RX_CLK2</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXbi/RX_DV3</twClkDest><twOff>4.000</twOff><twOffSrc>RX_DV2</twOffSrc><twOffDest>RX_CLK2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RX_DV2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/RX_DV2</twDest><twLogLvls>1</twLogLvls><twSrcSite>F2.PAD</twSrcSite><twPathDel><twSite>F2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>RX_DV2</twComp><twBEL>RX_DV2</twBEL><twBEL>RX_DV2_IBUF</twBEL><twBEL>ProtoComp2.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.549</twDelInfo><twComp>RX_DV2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.095</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/RX_DV3</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/RX_DV2</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>2.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RX_CLK2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/RX_DV2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RX_CLK2</twComp><twBEL>RX_CLK2</twBEL><twBEL>RX_CLK2_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>RX_CLK2_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ETH_DRIVEi/XLXI_36</twComp><twBEL>ETH_DRIVEi/XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>ETH_DRIVEi/XLXN_292</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.714</twRouteDel><twTotDel>1.536</twTotDel><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;PHY2_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE COMP &quot;RX_CLK2&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_0 (SLICE_X3Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMinDelay"><twSlack>3.668</twSlack><twSrc BELType="PAD">PHY_RXD2&lt;0&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXbi/DATA_IN_0</twDest><twClkDel>3.172</twClkDel><twClkSrc>RX_CLK2</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;3&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RXD2&lt;0&gt;</twOffSrc><twOffDest>RX_CLK2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXD2&lt;0&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>F1.PAD</twSrcSite><twPathDel><twSite>F1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>PHY_RXD2&lt;0&gt;</twComp><twBEL>PHY_RXD2&lt;0&gt;</twBEL><twBEL>PHY_RXD2_0_IBUF</twBEL><twBEL>ProtoComp2.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>PHY_RXD2_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/DATA_IN_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>2.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RX_CLK2</twComp><twBEL>RX_CLK2</twBEL><twBEL>RX_CLK2_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>RX_CLK2_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>ETH_DRIVEi/XLXI_36</twComp><twBEL>ETH_DRIVEi/XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>ETH_DRIVEi/XLXN_292</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.653</twRouteDel><twTotDel>3.172</twTotDel><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_1 (SLICE_X3Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffIn anchorID="158" twDataPathType="twDataPathMinDelay"><twSlack>3.875</twSlack><twSrc BELType="PAD">PHY_RXD2&lt;1&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXbi/DATA_IN_1</twDest><twClkDel>3.172</twClkDel><twClkSrc>RX_CLK2</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;3&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RXD2&lt;1&gt;</twOffSrc><twOffDest>RX_CLK2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXD2&lt;1&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>G3.PAD</twSrcSite><twPathDel><twSite>G3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>PHY_RXD2&lt;1&gt;</twComp><twBEL>PHY_RXD2&lt;1&gt;</twBEL><twBEL>PHY_RXD2_1_IBUF</twBEL><twBEL>ProtoComp2.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>PHY_RXD2_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/DATA_IN_1</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.898</twRouteDel><twTotDel>3.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RX_CLK2</twComp><twBEL>RX_CLK2</twBEL><twBEL>RX_CLK2_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>RX_CLK2_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>ETH_DRIVEi/XLXI_36</twComp><twBEL>ETH_DRIVEi/XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>ETH_DRIVEi/XLXN_292</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.653</twRouteDel><twTotDel>3.172</twTotDel><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_2 (SLICE_X3Y32.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstOffIn anchorID="160" twDataPathType="twDataPathMinDelay"><twSlack>3.983</twSlack><twSrc BELType="PAD">PHY_RXD2&lt;2&gt;</twSrc><twDest BELType="FF">ETH_DRIVEi/ETH_RXbi/DATA_IN_2</twDest><twClkDel>3.172</twClkDel><twClkSrc>RX_CLK2</twClkSrc><twClkDest>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;3&gt;</twClkDest><twOff>4.000</twOff><twOffSrc>PHY_RXD2&lt;2&gt;</twOffSrc><twOffDest>RX_CLK2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXD2&lt;2&gt;</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>G1.PAD</twSrcSite><twPathDel><twSite>G1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>PHY_RXD2&lt;2&gt;</twComp><twBEL>PHY_RXD2&lt;2&gt;</twBEL><twBEL>PHY_RXD2_2_IBUF</twBEL><twBEL>ProtoComp2.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>PHY_RXD2_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ETH_DRIVEi/ETH_RXbi/DATA_IN&lt;3&gt;</twComp><twBEL>ETH_DRIVEi/ETH_RXbi/DATA_IN_2</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>3.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ETH_DRIVEi/XLXN_292</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RX_CLK2</twSrc><twDest BELType='FF'>ETH_DRIVEi/ETH_RXbi/DATA_IN_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RX_CLK2</twComp><twBEL>RX_CLK2</twBEL><twBEL>RX_CLK2_IBUFG</twBEL><twBEL>ProtoComp2.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>RX_CLK2_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>ETH_DRIVEi/XLXI_36</twComp><twBEL>ETH_DRIVEi/XLXI_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>ETH_DRIVEi/XLXN_292</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.653</twRouteDel><twTotDel>3.172</twTotDel><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="161"><twConstRollup name="TS_C125IN" fullName="TS_C125IN = PERIOD TIMEGRP &quot;C125IN&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="3.334" actualRollup="7.605" errors="0" errorRollup="0" items="0" itemsRollup="60143"/><twConstRollup name="TS_CLKMAINi_XLXI_5_clkout3" fullName="TS_CLKMAINi_XLXI_5_clkout3 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout3&quot;         TS_C125IN * 0.533333333 HIGH 50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="3.124" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLKMAINi_XLXI_5_clkout1" fullName="TS_CLKMAINi_XLXI_5_clkout1 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout1&quot;         TS_C125IN * 0.2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLKMAINi_XLXI_5_clkout0" fullName="TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout0&quot;         TS_C125IN HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.563" actualRollup="N/A" errors="0" errorRollup="0" items="37147" itemsRollup="0"/><twConstRollup name="TS_CLKMAINi_XLXI_5_clkout2" fullName="TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP &quot;CLKMAINi_XLXI_5_clkout2&quot;         TS_C125IN HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.605" actualRollup="N/A" errors="0" errorRollup="0" items="22996" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="162"><twConstRollup name="TS_RX_CLK" fullName="TS_RX_CLK = PERIOD TIMEGRP &quot;RX_CLK&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="7.173" actualRollup="N/A" errors="0" errorRollup="0" items="17136" itemsRollup="0"/><twConstRollup name="TS_TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD" fullName="TS_TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD = MAXDELAY TO TIMEGRP         &quot;TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD&quot; TS_RX_CLK DATAPATHONLY;" type="child" depth="1" requirement="8.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="163">0</twUnmetConstCnt><twDataSheet anchorID="164" twNameLen="15"><twSUH2ClkList anchorID="165" twDestWidth="9" twPhaseWidth="8"><twDest>RX_CLK</twDest><twSUH2Clk ><twSrc>PHY_RX&lt;0&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RX&lt;1&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.147</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RX&lt;2&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RX&lt;3&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.209</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RX&lt;4&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.071</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.279</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RX&lt;5&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.341</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RX&lt;6&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.980</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RX&lt;7&gt;</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.179</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>RX_DV</twSrc><twSUHTime twInternalClk ="XLXN_709" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.895</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.011</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="166" twDestWidth="11" twPhaseWidth="19"><twDest>RX_CLK2</twDest><twSUH2Clk ><twSrc>PHY_RXD2&lt;0&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD2&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.125</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD2&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD2&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD2&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD2&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.225</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD2&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.338</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD2&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.067</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>RX_DV2</twSrc><twSUHTime twInternalClk ="ETH_DRIVEi/XLXN_292" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.219</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="167" twDestWidth="6"><twDest>C125IN</twDest><twClk2SU><twSrc>C125IN</twSrc><twRiseRise>7.605</twRiseRise><twFallRise>3.138</twFallRise><twRiseFall>3.769</twRiseFall><twFallFall>4.178</twFallFall></twClk2SU><twClk2SU><twSrc>RX_CLK</twSrc><twRiseRise>6.823</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="168" twDestWidth="7"><twDest>RX_CLK</twDest><twClk2SU><twSrc>C125IN</twSrc><twRiseRise>6.823</twRiseRise><twRiseFall>1.158</twRiseFall></twClk2SU><twClk2SU><twSrc>RX_CLK</twSrc><twRiseRise>7.173</twRiseRise></twClk2SU><twClk2SU><twSrc>RX_CLK2</twSrc><twRiseRise>5.003</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="169" twDestWidth="7"><twDest>RX_CLK2</twDest><twClk2SU><twSrc>RX_CLK</twSrc><twRiseRise>4.689</twRiseRise></twClk2SU><twClk2SU><twSrc>RX_CLK2</twSrc><twRiseRise>5.003</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="170" twDestWidth="9" twWorstWindow="1.233" twWorstSetup="1.244" twWorstHold="-0.011" twWorstSetupSlack="2.756" twWorstHoldSlack="4.011" ><twConstName>TIMEGRP &quot;PHY1_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE COMP &quot;RX_CLK&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>PHY_RX&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.756" twHoldSlack = "4.520" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.520</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RX&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.853" twHoldSlack = "4.384" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.147</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RX&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.887" twHoldSlack = "4.312" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.312</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RX&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.957" twHoldSlack = "4.209" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.209</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RX&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.929" twHoldSlack = "4.279" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.071</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.279</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RX&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.861" twHoldSlack = "4.341" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.341</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RX&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.020" twHoldSlack = "4.135" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.980</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.135</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RX&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.987" twHoldSlack = "4.179" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.179</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>RX_DV</twSrc><twSUHSlackTime twSetupSlack = "3.105" twHoldSlack = "4.011" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.895</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.011</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="171" twDestWidth="11" twWorstWindow="1.670" twWorstSetup="1.338" twWorstHold="0.332" twWorstSetupSlack="2.662" twWorstHoldSlack="3.668" ><twConstName>TIMEGRP &quot;PHY2_RX&quot; OFFSET = IN 4 ns VALID 8 ns BEFORE COMP &quot;RX_CLK2&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>PHY_RXD2&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.333" twHoldSlack = "3.668" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.332</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD2&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.198" twHoldSlack = "3.875" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.125</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD2&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.101" twHoldSlack = "3.983" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.017</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD2&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.113" twHoldSlack = "4.048" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.048</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD2&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.111" twHoldSlack = "4.026" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.026</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD2&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.983" twHoldSlack = "4.225" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.225</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD2&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.662" twHoldSlack = "4.644" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.338</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.644</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD2&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.933" twHoldSlack = "4.300" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.067</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.300</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>RX_DV2</twSrc><twSUHSlackTime twSetupSlack = "2.980" twHoldSlack = "4.219" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.219</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="172"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>77823</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12741</twConnCnt></twConstCov><twStats anchorID="173"><twMinPer>7.605</twMinPer><twFootnote number="1" /><twMaxFreq>131.492</twMaxFreq><twMinInBeforeClk>1.338</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Oct 07 17:15:59 2015 </twTimestamp></twFoot><twClientInfo anchorID="174"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 282 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
