\doxysection{USART\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___init_type_def}\index{USART\_InitTypeDef@{USART\_InitTypeDef}}


USART Init Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+usart.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ Baud\+Rate}
\item 
uint32\+\_\+t \textbf{ Word\+Length}
\item 
uint32\+\_\+t \textbf{ Stop\+Bits}
\item 
uint32\+\_\+t \textbf{ Parity}
\item 
uint32\+\_\+t \textbf{ Mode}
\item 
uint32\+\_\+t \textbf{ CLKPolarity}
\item 
uint32\+\_\+t \textbf{ CLKPhase}
\item 
uint32\+\_\+t \textbf{ CLKLast\+Bit}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USART Init Structure definition ~\newline
 

Definition at line 65 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_u_s_a_r_t___init_type_def_aaad609733f3fd8146c8745e953a91b2a}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{BaudRate}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate}

This member configures the Usart communication baud rate. The baud rate is computed using the following formula\+:
\begin{DoxyItemize}
\item Integer\+Divider = ((PCLKx) / (8 $\ast$ (husart-\/$>$Init.\+Baud\+Rate)))
\item Fractional\+Divider = ((Integer\+Divider -\/ ((uint32\+\_\+t) Integer\+Divider)) $\ast$ 8) + 0.\+5 
\end{DoxyItemize}

Definition at line 67 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.

\mbox{\label{struct_u_s_a_r_t___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!CLKLastBit@{CLKLastBit}}
\index{CLKLastBit@{CLKLastBit}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{CLKLastBit}
{\footnotesize\ttfamily uint32\+\_\+t CLKLast\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (MSB) has to be output on the SCLK pin in synchronous mode. This parameter can be a value of \doxyref{USART Last Bit}{p.}{group___u_s_a_r_t___last___bit} 

Definition at line 94 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.

\mbox{\label{struct_u_s_a_r_t___init_type_def_aba7183911cbc41063270dab182de768f}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!CLKPhase@{CLKPhase}}
\index{CLKPhase@{CLKPhase}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{CLKPhase}
{\footnotesize\ttfamily uint32\+\_\+t CLKPhase}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \doxyref{USART Clock Phase}{p.}{group___u_s_a_r_t___clock___phase} 

Definition at line 91 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.

\mbox{\label{struct_u_s_a_r_t___init_type_def_a83f278c9d173d3cd021644692bf3c435}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!CLKPolarity@{CLKPolarity}}
\index{CLKPolarity@{CLKPolarity}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{CLKPolarity}
{\footnotesize\ttfamily uint32\+\_\+t CLKPolarity}

Specifies the steady state of the serial clock. This parameter can be a value of \doxyref{USART Clock Polarity}{p.}{group___u_s_a_r_t___clock___polarity} 

Definition at line 88 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.

\mbox{\label{struct_u_s_a_r_t___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{Mode}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \doxyref{USART Mode}{p.}{group___u_s_a_r_t___mode} 

Definition at line 85 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.

\mbox{\label{struct_u_s_a_r_t___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!Parity@{Parity}}
\index{Parity@{Parity}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{Parity}
{\footnotesize\ttfamily uint32\+\_\+t Parity}

Specifies the parity mode. This parameter can be a value of \doxyref{USART Parity}{p.}{group___u_s_a_r_t___parity} \begin{DoxyNote}{Note}
When parity is enabled, the computed parity is inserted at the MSB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}


Definition at line 78 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.

\mbox{\label{struct_u_s_a_r_t___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{StopBits}
{\footnotesize\ttfamily uint32\+\_\+t Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \doxyref{USART Number of Stop Bits}{p.}{group___u_s_a_r_t___stop___bits} 

Definition at line 75 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.

\mbox{\label{struct_u_s_a_r_t___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!WordLength@{WordLength}}
\index{WordLength@{WordLength}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{WordLength}
{\footnotesize\ttfamily uint32\+\_\+t Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \doxyref{USART Word Length}{p.}{group___u_s_a_r_t___word___length} 

Definition at line 72 of file stm32f4xx\+\_\+hal\+\_\+usart.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/stm32f4-\/hal/\textbf{ stm32f4xx\+\_\+hal\+\_\+usart.\+h}\end{DoxyCompactItemize}
