#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_00000243aba9e500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000243aba9e690 .scope module, "top_tb" "top_tb" 3 39;
 .timescale 0 0;
P_00000243aba346a0 .param/l "DEPTH" 0 3 43, +C4<00000000000000000000000000010100>;
P_00000243aba346d8 .param/l "WIDTH" 0 3 42, +C4<00000000000000000000000000100000>;
v00000243abb3e170_0 .var "clk", 0 0;
v00000243abb3e5d0_0 .net "pc_out", 31 0, L_00000243abad27d0;  1 drivers
v00000243abb3ee90_0 .var "rst", 0 0;
S_00000243aba8fc30 .scope module, "dut" "top" 3 51, 4 11 0, S_00000243aba9e690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc_out";
P_00000243aba358a0 .param/l "DEPTH" 0 4 11, +C4<00000000000000000000000000010100>;
P_00000243aba358d8 .param/l "WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
L_00000243abad27d0 .functor BUFZ 32, v00000243abb3ae30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000243abb3f188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000243abb3bab0_0 .net *"_ivl_11", 1 0, L_00000243abb3f188;  1 drivers
v00000243abb3bbf0_0 .net *"_ivl_7", 29 0, L_00000243abb3d4f0;  1 drivers
v00000243abb3bb50_0 .net "alu_result", 31 0, v00000243abac0470_0;  1 drivers
v00000243abb3bd30_0 .net "branch_taken", 0 0, v00000243abac1050_0;  1 drivers
v00000243abb3a9d0_0 .net "clk", 0 0, v00000243abb3e170_0;  1 drivers
v00000243abb3abb0_0 .net "data_mem_out", 31 0, v00000243abb38ce0_0;  1 drivers
v00000243abb3bfb0_0 .net "four_bytes", 0 0, v00000243abac0830_0;  1 drivers
v00000243abb3bdd0_0 .net "imm_data", 31 0, v00000243abb38420_0;  1 drivers
v00000243abb3be70_0 .net "inst_out", 31 0, v00000243abb3a110_0;  1 drivers
v00000243abb3aa70_0 .net "instr", 31 0, L_00000243abad1960;  1 drivers
v00000243abb3bf10_0 .net "mux_imm_signal", 0 0, v00000243abac1910_0;  1 drivers
v00000243abb3ad90_0 .net "mux_jalr_signal", 0 0, v00000243abac1370_0;  1 drivers
v00000243abb3e850_0 .net "mux_pc_signal", 0 0, v00000243abac1550_0;  1 drivers
v00000243abb3db30_0 .net "mux_writedata_register", 0 0, v00000243abac0e70_0;  1 drivers
v00000243abb3d590_0 .net "next_pc", 31 0, v00000243abb3a2f0_0;  1 drivers
v00000243abb3e990_0 .net "one_byte", 0 0, v00000243abac1690_0;  1 drivers
v00000243abb3d1d0_0 .net "pc_actual", 31 0, v00000243abb3ae30_0;  1 drivers
v00000243abb3d630_0 .net "pc_out", 31 0, L_00000243abad27d0;  alias, 1 drivers
v00000243abb3d9f0_0 .net "pc_plus_4", 31 0, L_00000243abb3e710;  1 drivers
v00000243abb3df90_0 .net "pc_plus_imm", 31 0, L_00000243abb975c0;  1 drivers
v00000243abb3dbd0_0 .net "read_mem", 0 0, v00000243abac03d0_0;  1 drivers
v00000243abb3dc70_0 .net "rs1_data", 31 0, v00000243abb3b470_0;  1 drivers
v00000243abb3de50_0 .net "rs2_data", 31 0, v00000243abb3b510_0;  1 drivers
v00000243abb3e490_0 .net "rs2_data_to_alu", 31 0, v00000243abb3b1f0_0;  1 drivers
v00000243abb3def0_0 .net "rs3_data", 31 0, v00000243abac2090_0;  1 drivers
v00000243abb3ea30_0 .net "rst", 0 0, v00000243abb3ee90_0;  1 drivers
o00000243abb00c88 .functor BUFZ 1, C4<z>; HiZ drive
v00000243abb3e7b0_0 .net "two_byte", 0 0, o00000243abb00c88;  0 drivers
v00000243abb3d950_0 .net "two_bytes", 0 0, v00000243abac0970_0;  1 drivers
v00000243abb3ead0_0 .net "write_data", 31 0, v00000243abb3b290_0;  1 drivers
v00000243abb3e030_0 .net "write_mem", 0 0, v00000243abac0650_0;  1 drivers
v00000243abb3da90_0 .net "write_register_signal", 0 0, v00000243abac0b50_0;  1 drivers
v00000243abb3e0d0_0 .net "zero", 0 0, L_00000243abb97d40;  1 drivers
L_00000243abb3d4f0 .part v00000243abb3ae30_0, 2, 30;
L_00000243abb3eb70 .concat [ 30 2 0 0], L_00000243abb3d4f0, L_00000243abb3f188;
L_00000243abb3d450 .part L_00000243abad1960, 7, 5;
L_00000243abb3d270 .part L_00000243abad1960, 15, 5;
L_00000243abb3e670 .part L_00000243abad1960, 20, 5;
L_00000243abb98240 .part L_00000243abad1960, 12, 3;
L_00000243abb989c0 .part L_00000243abad1960, 25, 7;
L_00000243abb97840 .part L_00000243abad1960, 0, 7;
L_00000243abb97c00 .part v00000243abac0470_0, 0, 20;
S_00000243aba8fdc0 .scope module, "adder_unit_1" "adder" 4 78, 5 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000243aba85b70 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v00000243abac1d70_0 .net "A", 31 0, v00000243abb3ae30_0;  alias, 1 drivers
L_00000243abb3f260 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000243abac0fb0_0 .net "B", 31 0, L_00000243abb3f260;  1 drivers
v00000243abac1f50_0 .net "result", 31 0, L_00000243abb3e710;  alias, 1 drivers
L_00000243abb3e710 .arith/sum 32, v00000243abb3ae30_0, L_00000243abb3f260;
S_00000243aba8bd50 .scope module, "adder_unit_2" "adder" 4 118, 5 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000243aba85bf0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v00000243abac1ff0_0 .net "A", 31 0, v00000243abb3ae30_0;  alias, 1 drivers
v00000243abac0ab0_0 .net "B", 31 0, v00000243abb38420_0;  alias, 1 drivers
v00000243abac1a50_0 .net "result", 31 0, L_00000243abb975c0;  alias, 1 drivers
L_00000243abb975c0 .arith/sum 32, v00000243abb3ae30_0, v00000243abb38420_0;
S_00000243aba8bee0 .scope module, "alu_unit" "alu" 4 123, 6 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 3 "func3";
    .port_info 4 /INPUT 7 "func7";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /OUTPUT 32 "alu_result";
    .port_info 7 /OUTPUT 32 "pc_plus_4";
    .port_info 8 /OUTPUT 32 "jump_target";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 1 "branch_taken";
P_00000243aba813e0 .param/l "ALI_OP" 1 6 17, C4<0010011>;
P_00000243aba81418 .param/l "AL_OP" 1 6 18, C4<0110011>;
P_00000243aba81450 .param/l "BR_OP" 1 6 21, C4<1100011>;
P_00000243aba81488 .param/l "JAL" 1 6 23, C4<1101111>;
P_00000243aba814c0 .param/l "JALR" 1 6 22, C4<1100111>;
P_00000243aba814f8 .param/l "LUI" 1 6 24, C4<0110111>;
P_00000243aba81530 .param/l "MEM_RD_OP" 1 6 20, C4<0000011>;
P_00000243aba81568 .param/l "MEM_WR_OP" 1 6 19, C4<0100011>;
P_00000243aba815a0 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000100000>;
L_00000243abb3f458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243abac0dd0_0 .net/2u *"_ivl_0", 31 0, L_00000243abb3f458;  1 drivers
v00000243abac0470_0 .var "alu_result", 31 0;
v00000243abac1050_0 .var "branch_taken", 0 0;
v00000243abac1190_0 .net "func3", 2 0, L_00000243abb98240;  1 drivers
v00000243abac14b0_0 .net "func7", 6 0, L_00000243abb989c0;  1 drivers
v00000243abac2090_0 .var "jump_target", 31 0;
v00000243abac1410_0 .net "opcode", 6 0, L_00000243abb97840;  1 drivers
v00000243abac0510_0 .net "pc", 31 0, v00000243abb3ae30_0;  alias, 1 drivers
v00000243abac21d0_0 .var "pc_plus_4", 31 0;
v00000243abac1870_0 .net "rs1", 31 0, v00000243abb3b470_0;  alias, 1 drivers
v00000243abac1730_0 .net "rs2", 31 0, v00000243abb3b1f0_0;  alias, 1 drivers
v00000243abac12d0_0 .net "zero", 0 0, L_00000243abb97d40;  alias, 1 drivers
E_00000243aba85cf0/0 .event anyedge, v00000243abac1d70_0, v00000243abac1410_0, v00000243abac1190_0, v00000243abac1870_0;
E_00000243aba85cf0/1 .event anyedge, v00000243abac1730_0, v00000243abac1730_0, v00000243abac14b0_0;
E_00000243aba85cf0 .event/or E_00000243aba85cf0/0, E_00000243aba85cf0/1;
L_00000243abb97d40 .cmp/eq 32, v00000243abac0470_0, L_00000243abb3f458;
S_00000243aba815e0 .scope module, "control_unit" "control_signal" 4 159, 7 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "comparison";
    .port_info 2 /OUTPUT 1 "mux_pc_signal";
    .port_info 3 /OUTPUT 1 "mux_imm_signal";
    .port_info 4 /OUTPUT 1 "mux_writedata_register";
    .port_info 5 /OUTPUT 1 "mux_jalr";
    .port_info 6 /OUTPUT 1 "write_mem";
    .port_info 7 /OUTPUT 1 "read_mem";
    .port_info 8 /OUTPUT 1 "one_byte";
    .port_info 9 /OUTPUT 1 "two_bytes";
    .port_info 10 /OUTPUT 1 "four_byte";
    .port_info 11 /OUTPUT 1 "write_register";
P_00000243aba8f270 .param/l "TipoI_Load" 0 7 18, C4<0000011>;
P_00000243aba8f2a8 .param/l "TipoI_aritmetico" 0 7 19, C4<0010011>;
P_00000243aba8f2e0 .param/l "TipoI_jalr" 0 7 20, C4<1100111>;
P_00000243aba8f318 .param/l "TipoR" 0 7 17, C4<0110011>;
P_00000243aba8f350 .param/l "TipoS" 0 7 21, C4<0100011>;
P_00000243aba8f388 .param/l "TipoSB" 0 7 22, C4<1100011>;
P_00000243aba8f3c0 .param/l "TipoUJ_jal" 0 7 24, C4<1101111>;
P_00000243aba8f3f8 .param/l "TipoU_Lui" 0 7 23, C4<0110111>;
P_00000243aba8f430 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
v00000243abac2130_0 .net "comparison", 0 0, v00000243abac1050_0;  alias, 1 drivers
v00000243abac0830_0 .var "four_byte", 0 0;
v00000243abac0330_0 .net "funct3", 2 0, L_00000243abb98b00;  1 drivers
v00000243abac08d0_0 .net "instruction", 31 0, L_00000243abad1960;  alias, 1 drivers
v00000243abac1910_0 .var "mux_imm_signal", 0 0;
v00000243abac1370_0 .var "mux_jalr", 0 0;
v00000243abac1550_0 .var "mux_pc_signal", 0 0;
v00000243abac0e70_0 .var "mux_writedata_register", 0 0;
v00000243abac1690_0 .var "one_byte", 0 0;
v00000243abac19b0_0 .net "opcode", 6 0, L_00000243abb98a60;  1 drivers
v00000243abac03d0_0 .var "read_mem", 0 0;
v00000243abac0970_0 .var "two_bytes", 0 0;
v00000243abac0650_0 .var "write_mem", 0 0;
v00000243abac0b50_0 .var "write_register", 0 0;
E_00000243aba85f70 .event anyedge, v00000243abac19b0_0, v00000243abac0330_0, v00000243abac1050_0;
L_00000243abb98a60 .part L_00000243abad1960, 0, 7;
L_00000243abb98b00 .part L_00000243abad1960, 12, 3;
S_00000243aba8f470 .scope module, "data_memory_unit" "data_mem" 4 137, 8 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 20 "addr";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "rd";
    .port_info 6 /INPUT 1 "one_byte";
    .port_info 7 /INPUT 1 "two_bytes";
    .port_info 8 /INPUT 1 "four_bytes";
    .port_info 9 /OUTPUT 32 "data_out";
P_00000243aba35a20 .param/l "DEPTH" 0 8 1, +C4<00000000000000000000000000010100>;
P_00000243aba35a58 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v00000243abb398c0_0 .net "addr", 19 0, L_00000243abb97c00;  1 drivers
v00000243abb382e0_0 .net "clk", 0 0, v00000243abb3e170_0;  alias, 1 drivers
v00000243abb39320_0 .net "data_in", 31 0, v00000243abb3b510_0;  alias, 1 drivers
v00000243abb38ce0_0 .var "data_out", 31 0;
v00000243abb38560_0 .net "four_bytes", 0 0, v00000243abac0830_0;  alias, 1 drivers
v00000243abb393c0 .array "memory", 0 1048575, 7 0;
v00000243abb39960_0 .net "one_byte", 0 0, v00000243abac1690_0;  alias, 1 drivers
v00000243abb39460_0 .net "rd", 0 0, v00000243abac03d0_0;  alias, 1 drivers
v00000243abb39a00_0 .net "rst", 0 0, v00000243abb3ee90_0;  alias, 1 drivers
v00000243abb39e60_0 .net "two_bytes", 0 0, o00000243abb00c88;  alias, 0 drivers
v00000243abb389c0_0 .net "wr", 0 0, v00000243abac0650_0;  alias, 1 drivers
E_00000243aba860b0 .event negedge, v00000243abb382e0_0;
S_00000243ab9fd8b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 18, 8 18 0, S_00000243aba8f470;
 .timescale 0 0;
v00000243abab95c0_0 .var/2s "i", 31 0;
S_00000243ab9fda40 .scope module, "imm_generator" "imm_gen" 4 99, 9 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "data_out";
P_00000243aba6f8c0 .param/l "ALI_OP" 1 9 7, C4<0010011>;
P_00000243aba6f8f8 .param/l "BR_OP" 1 9 10, C4<1100011>;
P_00000243aba6f930 .param/l "JAL" 1 9 12, C4<1101111>;
P_00000243aba6f968 .param/l "JALR" 1 9 11, C4<1100111>;
P_00000243aba6f9a0 .param/l "LUI" 1 9 13, C4<0110111>;
P_00000243aba6f9d8 .param/l "MEM_RD_OP" 1 9 9, C4<0000011>;
P_00000243aba6fa10 .param/l "MEM_WR_OP" 1 9 8, C4<0100011>;
P_00000243aba6fa48 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v00000243abb39780_0 .net *"_ivl_13", 0 0, L_00000243abb3d810;  1 drivers
v00000243abb38d80_0 .net *"_ivl_14", 19 0, L_00000243abb3e210;  1 drivers
v00000243abb391e0_0 .net *"_ivl_17", 6 0, L_00000243abb3e8f0;  1 drivers
v00000243abb38380_0 .net *"_ivl_19", 4 0, L_00000243abb3d8b0;  1 drivers
v00000243abb381a0_0 .net *"_ivl_23", 0 0, L_00000243abb3d310;  1 drivers
v00000243abb38600_0 .net *"_ivl_24", 18 0, L_00000243abb3ddb0;  1 drivers
v00000243abb38a60_0 .net *"_ivl_27", 0 0, L_00000243abb3d3b0;  1 drivers
v00000243abb38f60_0 .net *"_ivl_29", 0 0, L_00000243abb3e2b0;  1 drivers
v00000243abb38ba0_0 .net *"_ivl_31", 5 0, L_00000243abb3e350;  1 drivers
v00000243abb39000_0 .net *"_ivl_33", 3 0, L_00000243abb3edf0;  1 drivers
L_00000243abb3f338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000243abb39500_0 .net/2u *"_ivl_34", 0 0, L_00000243abb3f338;  1 drivers
v00000243abb38ec0_0 .net *"_ivl_39", 0 0, L_00000243abb3e530;  1 drivers
v00000243abb39aa0_0 .net *"_ivl_40", 10 0, L_00000243abb97160;  1 drivers
v00000243abb39f00_0 .net *"_ivl_43", 0 0, L_00000243abb97340;  1 drivers
v00000243abb39b40_0 .net *"_ivl_45", 7 0, L_00000243abb97e80;  1 drivers
v00000243abb390a0_0 .net *"_ivl_47", 0 0, L_00000243abb97b60;  1 drivers
v00000243abb38880_0 .net *"_ivl_49", 9 0, L_00000243abb97f20;  1 drivers
v00000243abb38b00_0 .net *"_ivl_5", 0 0, L_00000243abb3ec10;  1 drivers
L_00000243abb3f380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000243abb39fa0_0 .net/2u *"_ivl_50", 0 0, L_00000243abb3f380;  1 drivers
v00000243abb38c40_0 .net *"_ivl_55", 19 0, L_00000243abb972a0;  1 drivers
L_00000243abb3f3c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000243abb39280_0 .net/2u *"_ivl_56", 11 0, L_00000243abb3f3c8;  1 drivers
v00000243abb38100_0 .net *"_ivl_6", 19 0, L_00000243abb3ecb0;  1 drivers
L_00000243abb3f410 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243abb395a0_0 .net/2u *"_ivl_60", 26 0, L_00000243abb3f410;  1 drivers
v00000243abb39820_0 .net *"_ivl_63", 4 0, L_00000243abb97480;  1 drivers
v00000243abb39140_0 .net *"_ivl_9", 11 0, L_00000243abb3ed50;  1 drivers
v00000243abb38420_0 .var "data_out", 31 0;
v00000243abb39640_0 .net "func3", 2 0, L_00000243abb3d130;  1 drivers
v00000243abb396e0_0 .net "imm_b", 31 0, L_00000243abb3e3f0;  1 drivers
v00000243abb386a0_0 .net "imm_i", 31 0, L_00000243abb3ef30;  1 drivers
v00000243abb38240_0 .net "imm_j", 31 0, L_00000243abb98380;  1 drivers
v00000243abb39c80_0 .net "imm_s", 31 0, L_00000243abb3d770;  1 drivers
v00000243abb39be0_0 .net "imm_shamt", 31 0, L_00000243abb98600;  1 drivers
v00000243abb38740_0 .net "imm_u", 31 0, L_00000243abb98100;  1 drivers
v00000243abb38e20_0 .net "instr", 31 0, L_00000243abad1960;  alias, 1 drivers
v00000243abb384c0_0 .net "opcode", 6 0, L_00000243abb3d6d0;  1 drivers
E_00000243aba864f0/0 .event anyedge, v00000243abb384c0_0, v00000243abb39640_0, v00000243abb386a0_0, v00000243abb39be0_0;
E_00000243aba864f0/1 .event anyedge, v00000243abb39c80_0, v00000243abb396e0_0, v00000243abb38240_0, v00000243abb38740_0;
E_00000243aba864f0 .event/or E_00000243aba864f0/0, E_00000243aba864f0/1;
L_00000243abb3d6d0 .part L_00000243abad1960, 0, 7;
L_00000243abb3d130 .part L_00000243abad1960, 12, 3;
L_00000243abb3ec10 .part L_00000243abad1960, 31, 1;
LS_00000243abb3ecb0_0_0 .concat [ 1 1 1 1], L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10;
LS_00000243abb3ecb0_0_4 .concat [ 1 1 1 1], L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10;
LS_00000243abb3ecb0_0_8 .concat [ 1 1 1 1], L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10;
LS_00000243abb3ecb0_0_12 .concat [ 1 1 1 1], L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10;
LS_00000243abb3ecb0_0_16 .concat [ 1 1 1 1], L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10, L_00000243abb3ec10;
LS_00000243abb3ecb0_1_0 .concat [ 4 4 4 4], LS_00000243abb3ecb0_0_0, LS_00000243abb3ecb0_0_4, LS_00000243abb3ecb0_0_8, LS_00000243abb3ecb0_0_12;
LS_00000243abb3ecb0_1_4 .concat [ 4 0 0 0], LS_00000243abb3ecb0_0_16;
L_00000243abb3ecb0 .concat [ 16 4 0 0], LS_00000243abb3ecb0_1_0, LS_00000243abb3ecb0_1_4;
L_00000243abb3ed50 .part L_00000243abad1960, 20, 12;
L_00000243abb3ef30 .concat [ 12 20 0 0], L_00000243abb3ed50, L_00000243abb3ecb0;
L_00000243abb3d810 .part L_00000243abad1960, 31, 1;
LS_00000243abb3e210_0_0 .concat [ 1 1 1 1], L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810;
LS_00000243abb3e210_0_4 .concat [ 1 1 1 1], L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810;
LS_00000243abb3e210_0_8 .concat [ 1 1 1 1], L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810;
LS_00000243abb3e210_0_12 .concat [ 1 1 1 1], L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810;
LS_00000243abb3e210_0_16 .concat [ 1 1 1 1], L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810, L_00000243abb3d810;
LS_00000243abb3e210_1_0 .concat [ 4 4 4 4], LS_00000243abb3e210_0_0, LS_00000243abb3e210_0_4, LS_00000243abb3e210_0_8, LS_00000243abb3e210_0_12;
LS_00000243abb3e210_1_4 .concat [ 4 0 0 0], LS_00000243abb3e210_0_16;
L_00000243abb3e210 .concat [ 16 4 0 0], LS_00000243abb3e210_1_0, LS_00000243abb3e210_1_4;
L_00000243abb3e8f0 .part L_00000243abad1960, 25, 7;
L_00000243abb3d8b0 .part L_00000243abad1960, 7, 5;
L_00000243abb3d770 .concat [ 5 7 20 0], L_00000243abb3d8b0, L_00000243abb3e8f0, L_00000243abb3e210;
L_00000243abb3d310 .part L_00000243abad1960, 31, 1;
LS_00000243abb3ddb0_0_0 .concat [ 1 1 1 1], L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310;
LS_00000243abb3ddb0_0_4 .concat [ 1 1 1 1], L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310;
LS_00000243abb3ddb0_0_8 .concat [ 1 1 1 1], L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310;
LS_00000243abb3ddb0_0_12 .concat [ 1 1 1 1], L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310;
LS_00000243abb3ddb0_0_16 .concat [ 1 1 1 0], L_00000243abb3d310, L_00000243abb3d310, L_00000243abb3d310;
LS_00000243abb3ddb0_1_0 .concat [ 4 4 4 4], LS_00000243abb3ddb0_0_0, LS_00000243abb3ddb0_0_4, LS_00000243abb3ddb0_0_8, LS_00000243abb3ddb0_0_12;
LS_00000243abb3ddb0_1_4 .concat [ 3 0 0 0], LS_00000243abb3ddb0_0_16;
L_00000243abb3ddb0 .concat [ 16 3 0 0], LS_00000243abb3ddb0_1_0, LS_00000243abb3ddb0_1_4;
L_00000243abb3d3b0 .part L_00000243abad1960, 31, 1;
L_00000243abb3e2b0 .part L_00000243abad1960, 7, 1;
L_00000243abb3e350 .part L_00000243abad1960, 25, 6;
L_00000243abb3edf0 .part L_00000243abad1960, 8, 4;
LS_00000243abb3e3f0_0_0 .concat [ 1 4 6 1], L_00000243abb3f338, L_00000243abb3edf0, L_00000243abb3e350, L_00000243abb3e2b0;
LS_00000243abb3e3f0_0_4 .concat [ 1 19 0 0], L_00000243abb3d3b0, L_00000243abb3ddb0;
L_00000243abb3e3f0 .concat [ 12 20 0 0], LS_00000243abb3e3f0_0_0, LS_00000243abb3e3f0_0_4;
L_00000243abb3e530 .part L_00000243abad1960, 31, 1;
LS_00000243abb97160_0_0 .concat [ 1 1 1 1], L_00000243abb3e530, L_00000243abb3e530, L_00000243abb3e530, L_00000243abb3e530;
LS_00000243abb97160_0_4 .concat [ 1 1 1 1], L_00000243abb3e530, L_00000243abb3e530, L_00000243abb3e530, L_00000243abb3e530;
LS_00000243abb97160_0_8 .concat [ 1 1 1 0], L_00000243abb3e530, L_00000243abb3e530, L_00000243abb3e530;
L_00000243abb97160 .concat [ 4 4 3 0], LS_00000243abb97160_0_0, LS_00000243abb97160_0_4, LS_00000243abb97160_0_8;
L_00000243abb97340 .part L_00000243abad1960, 31, 1;
L_00000243abb97e80 .part L_00000243abad1960, 12, 8;
L_00000243abb97b60 .part L_00000243abad1960, 20, 1;
L_00000243abb97f20 .part L_00000243abad1960, 21, 10;
LS_00000243abb98380_0_0 .concat [ 1 10 1 8], L_00000243abb3f380, L_00000243abb97f20, L_00000243abb97b60, L_00000243abb97e80;
LS_00000243abb98380_0_4 .concat [ 1 11 0 0], L_00000243abb97340, L_00000243abb97160;
L_00000243abb98380 .concat [ 20 12 0 0], LS_00000243abb98380_0_0, LS_00000243abb98380_0_4;
L_00000243abb972a0 .part L_00000243abad1960, 12, 20;
L_00000243abb98100 .concat [ 12 20 0 0], L_00000243abb3f3c8, L_00000243abb972a0;
L_00000243abb97480 .part L_00000243abad1960, 20, 5;
L_00000243abb98600 .concat [ 5 27 0 0], L_00000243abb97480, L_00000243abb3f410;
S_00000243aba4f190 .scope module, "inst_memory" "inst_mem" 4 60, 10 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "rd";
    .port_info 6 /OUTPUT 32 "data_out";
P_00000243aba36120 .param/l "DEPTH" 0 10 1, +C4<00000000000000000000000000100000>;
P_00000243aba36158 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_00000243abad1960 .functor BUFT 32, L_00000243abb3dd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243abb387e0_0 .net *"_ivl_0", 31 0, L_00000243abb3dd10;  1 drivers
v00000243abb38920_0 .net "addr", 31 0, L_00000243abb3eb70;  1 drivers
v00000243abb39d20_0 .net "clk", 0 0, v00000243abb3e170_0;  alias, 1 drivers
L_00000243abb3f140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243abb39dc0_0 .net "data_in", 31 0, L_00000243abb3f140;  1 drivers
v00000243abb3a7f0_0 .net "data_out", 31 0, L_00000243abad1960;  alias, 1 drivers
v00000243abb3ab10 .array "memory", 31 0, 31 0;
L_00000243abb3f218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000243abb3a1b0_0 .net "rd", 0 0, L_00000243abb3f218;  1 drivers
v00000243abb3b0b0_0 .net "rst", 0 0, v00000243abb3ee90_0;  alias, 1 drivers
L_00000243abb3f1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000243abb3ba10_0 .net "wr", 0 0, L_00000243abb3f1d0;  1 drivers
E_00000243aba861f0 .event posedge, v00000243abb382e0_0;
L_00000243abb3dd10 .array/port v00000243abb3ab10, L_00000243abb3eb70;
S_00000243aba4f320 .scope module, "mux_jalr" "mux_2_1" 4 111, 11 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000243abb3af70_0 .net "A", 31 0, L_00000243abb975c0;  alias, 1 drivers
v00000243abb3ac50_0 .net "B", 31 0, v00000243abac2090_0;  alias, 1 drivers
v00000243abb3a110_0 .var "out", 31 0;
v00000243abb3a430_0 .net "sel", 0 0, v00000243abac1370_0;  alias, 1 drivers
E_00000243aba85df0 .event anyedge, v00000243abac1370_0, v00000243abac1a50_0, v00000243abac2090_0;
S_00000243aba45c80 .scope module, "mux_pc" "mux_2_1" 4 70, 11 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000243abb3b650_0 .net "A", 31 0, L_00000243abb3e710;  alias, 1 drivers
v00000243abb3b330_0 .net "B", 31 0, v00000243abb3a110_0;  alias, 1 drivers
v00000243abb3a2f0_0 .var "out", 31 0;
v00000243abb3a250_0 .net "sel", 0 0, v00000243abac1550_0;  alias, 1 drivers
E_00000243aba85f30 .event anyedge, v00000243abac1550_0, v00000243abac1f50_0, v00000243abb3a110_0;
S_00000243aba45e10 .scope module, "mux_postalu" "mux_2_1" 4 151, 11 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000243abb3a750_0 .net "A", 31 0, v00000243abac0470_0;  alias, 1 drivers
v00000243abb3acf0_0 .net "B", 31 0, v00000243abb38ce0_0;  alias, 1 drivers
v00000243abb3b290_0 .var "out", 31 0;
v00000243abb3a390_0 .net "sel", 0 0, v00000243abac0e70_0;  alias, 1 drivers
E_00000243aba86270 .event anyedge, v00000243abac0e70_0, v00000243abac0470_0, v00000243abb38ce0_0;
S_00000243ab9f66e0 .scope module, "mux_prealu" "mux_2_1" 4 105, 11 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000243abb3b6f0_0 .net "A", 31 0, v00000243abb3b510_0;  alias, 1 drivers
v00000243abb3b150_0 .net "B", 31 0, v00000243abb38420_0;  alias, 1 drivers
v00000243abb3b1f0_0 .var "out", 31 0;
v00000243abb3bc90_0 .net "sel", 0 0, v00000243abac1910_0;  alias, 1 drivers
E_00000243aba862f0 .event anyedge, v00000243abac1910_0, v00000243abb39320_0, v00000243abac0ab0_0;
S_00000243ab9f6870 .scope module, "pc_register" "register" 4 52, 12 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_00000243aba86530 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v00000243abb3a4d0_0 .net "clk", 0 0, v00000243abb3e170_0;  alias, 1 drivers
v00000243abb3b5b0_0 .net "data_in", 31 0, v00000243abb3a2f0_0;  alias, 1 drivers
v00000243abb3ae30_0 .var "data_out", 31 0;
v00000243abb3b3d0_0 .net "rst", 0 0, v00000243abb3ee90_0;  alias, 1 drivers
L_00000243abb3f0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000243abb3b010_0 .net "write", 0 0, L_00000243abb3f0f8;  1 drivers
S_00000243abb3c2b0 .scope module, "reg_file" "reg_file" 4 86, 13 1 0, S_00000243aba8fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 5 "write_register";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 5 "read_register_1";
    .port_info 6 /INPUT 5 "read_register_2";
    .port_info 7 /INPUT 1 "read";
    .port_info 8 /OUTPUT 32 "read_data_1";
    .port_info 9 /OUTPUT 32 "read_data_2";
P_00000243aba362a0 .param/l "DEPTH" 0 13 1, +C4<00000000000000000000000000000101>;
P_00000243aba362d8 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v00000243abb3b8d0_0 .net "clk", 0 0, v00000243abb3e170_0;  alias, 1 drivers
L_00000243abb3f2f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000243abb3a6b0_0 .net "read", 0 0, L_00000243abb3f2f0;  1 drivers
v00000243abb3b470_0 .var "read_data_1", 31 0;
v00000243abb3b510_0 .var "read_data_2", 31 0;
v00000243abb3b790_0 .net "read_register_1", 4 0, L_00000243abb3d270;  1 drivers
v00000243abb3a570_0 .net "read_register_2", 4 0, L_00000243abb3e670;  1 drivers
L_00000243abb3f2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243abb3b830_0 .net "reg_zero", 31 0, L_00000243abb3f2a8;  1 drivers
v00000243abb3a890 .array "registers", 0 4, 31 0;
v00000243abb3b970_0 .net "rst", 0 0, v00000243abb3ee90_0;  alias, 1 drivers
v00000243abb3aed0_0 .net "write", 0 0, v00000243abac0b50_0;  alias, 1 drivers
v00000243abb3a610_0 .net "write_data", 31 0, v00000243abb3b290_0;  alias, 1 drivers
v00000243abb3a930_0 .net "write_register", 4 0, L_00000243abb3d450;  1 drivers
S_00000243abb3cda0 .scope generate, "genblk1[0]" "genblk1[0]" 13 25, 13 25 0, S_00000243abb3c2b0;
 .timescale 0 0;
P_00000243aba865b0 .param/l "i" 0 13 25, +C4<00>;
S_00000243abb3cf30 .scope generate, "genblk1[1]" "genblk1[1]" 13 25, 13 25 0, S_00000243abb3c2b0;
 .timescale 0 0;
P_00000243aba86670 .param/l "i" 0 13 25, +C4<01>;
S_00000243abb3c120 .scope generate, "genblk1[2]" "genblk1[2]" 13 25, 13 25 0, S_00000243abb3c2b0;
 .timescale 0 0;
P_00000243aba87730 .param/l "i" 0 13 25, +C4<010>;
S_00000243abb3c440 .scope generate, "genblk1[3]" "genblk1[3]" 13 25, 13 25 0, S_00000243abb3c2b0;
 .timescale 0 0;
P_00000243aba86df0 .param/l "i" 0 13 25, +C4<011>;
S_00000243abb3c8f0 .scope generate, "genblk1[4]" "genblk1[4]" 13 25, 13 25 0, S_00000243abb3c2b0;
 .timescale 0 0;
P_00000243aba86af0 .param/l "i" 0 13 25, +C4<0100>;
    .scope S_00000243ab9f6870;
T_0 ;
    %wait E_00000243aba861f0;
    %load/vec4 v00000243abb3b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000243abb3ae30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000243abb3b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000243abb3b5b0_0;
    %assign/vec4 v00000243abb3ae30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000243abb3ae30_0;
    %assign/vec4 v00000243abb3ae30_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000243aba4f190;
T_1 ;
    %vpi_call/w 10 14 "$readmemb", "program.mem", v00000243abb3ab10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000243aba4f190;
T_2 ;
    %wait E_00000243aba861f0;
    %load/vec4 v00000243abb3ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000243abb39dc0_0;
    %ix/getv 3, v00000243abb38920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3ab10, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000243aba45c80;
T_3 ;
Ewait_0 .event/or E_00000243aba85f30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000243abb3a250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000243abb3b650_0;
    %store/vec4 v00000243abb3a2f0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000243abb3b330_0;
    %store/vec4 v00000243abb3a2f0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000243abb3cda0;
T_4 ;
    %wait E_00000243aba861f0;
    %load/vec4 v00000243abb3b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000243abb3aed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v00000243abb3a930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000243abb3a610_0;
    %ix/getv 3, v00000243abb3a930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
T_4.2 ;
    %load/vec4 v00000243abb3a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v00000243abb3b790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b470_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %ix/getv 4, v00000243abb3b790_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b470_0, 0;
T_4.8 ;
    %load/vec4 v00000243abb3a570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b510_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %ix/getv 4, v00000243abb3a570_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b510_0, 0;
T_4.10 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000243abb3cf30;
T_5 ;
    %wait E_00000243aba861f0;
    %load/vec4 v00000243abb3b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000243abb3aed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v00000243abb3a930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000243abb3a610_0;
    %ix/getv 3, v00000243abb3a930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
T_5.2 ;
    %load/vec4 v00000243abb3a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v00000243abb3b790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b470_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %ix/getv 4, v00000243abb3b790_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b470_0, 0;
T_5.8 ;
    %load/vec4 v00000243abb3a570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b510_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %ix/getv 4, v00000243abb3a570_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b510_0, 0;
T_5.10 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000243abb3c120;
T_6 ;
    %wait E_00000243aba861f0;
    %load/vec4 v00000243abb3b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000243abb3aed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v00000243abb3a930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000243abb3a610_0;
    %ix/getv 3, v00000243abb3a930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
T_6.2 ;
    %load/vec4 v00000243abb3a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v00000243abb3b790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.7, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b470_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %ix/getv 4, v00000243abb3b790_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b470_0, 0;
T_6.8 ;
    %load/vec4 v00000243abb3a570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b510_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %ix/getv 4, v00000243abb3a570_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b510_0, 0;
T_6.10 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000243abb3c440;
T_7 ;
    %wait E_00000243aba861f0;
    %load/vec4 v00000243abb3b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000243abb3aed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v00000243abb3a930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000243abb3a610_0;
    %ix/getv 3, v00000243abb3a930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
T_7.2 ;
    %load/vec4 v00000243abb3a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v00000243abb3b790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b470_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv 4, v00000243abb3b790_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b470_0, 0;
T_7.8 ;
    %load/vec4 v00000243abb3a570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b510_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %ix/getv 4, v00000243abb3a570_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b510_0, 0;
T_7.10 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000243abb3c8f0;
T_8 ;
    %wait E_00000243aba861f0;
    %load/vec4 v00000243abb3b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000243abb3aed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v00000243abb3a930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000243abb3a610_0;
    %ix/getv 3, v00000243abb3a930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb3a890, 0, 4;
T_8.2 ;
    %load/vec4 v00000243abb3a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v00000243abb3b790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b470_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %ix/getv 4, v00000243abb3b790_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b470_0, 0;
T_8.8 ;
    %load/vec4 v00000243abb3a570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v00000243abb3b830_0;
    %assign/vec4 v00000243abb3b510_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %ix/getv 4, v00000243abb3a570_0;
    %load/vec4a v00000243abb3a890, 4;
    %assign/vec4 v00000243abb3b510_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000243ab9fda40;
T_9 ;
Ewait_1 .event/or E_00000243aba864f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000243abb384c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v00000243abb39640_0;
    %cmpi/ne 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_9.11, 4;
    %load/vec4 v00000243abb39640_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.11;
    %flag_set/vec4 8;
    %jmp/0 T_9.9, 8;
    %load/vec4 v00000243abb386a0_0;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %load/vec4 v00000243abb39be0_0;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v00000243abb39c80_0;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v00000243abb386a0_0;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v00000243abb396e0_0;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v00000243abb386a0_0;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v00000243abb38240_0;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v00000243abb38740_0;
    %store/vec4 v00000243abb38420_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000243ab9f66e0;
T_10 ;
Ewait_2 .event/or E_00000243aba862f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000243abb3bc90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000243abb3b6f0_0;
    %store/vec4 v00000243abb3b1f0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000243abb3b150_0;
    %store/vec4 v00000243abb3b1f0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000243aba4f320;
T_11 ;
Ewait_3 .event/or E_00000243aba85df0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000243abb3a430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000243abb3af70_0;
    %store/vec4 v00000243abb3a110_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000243abb3ac50_0;
    %store/vec4 v00000243abb3a110_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000243aba8bee0;
T_12 ;
Ewait_4 .event/or E_00000243aba85cf0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %load/vec4 v00000243abac0510_0;
    %addi 4, 0, 32;
    %store/vec4 v00000243abac21d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243abac2090_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1050_0, 0, 1;
    %load/vec4 v00000243abac1410_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v00000243abac1190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %jmp T_12.17;
T_12.9 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %add;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.17;
T_12.10 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.17;
T_12.11 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.17;
T_12.12 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.17;
T_12.13 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %xor;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.17;
T_12.14 ;
    %load/vec4 v00000243abac14b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000243abac0470_0, 0, 32;
T_12.19 ;
    %jmp T_12.17;
T_12.15 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %or;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %and;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v00000243abac1190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %jmp T_12.28;
T_12.20 ;
    %load/vec4 v00000243abac14b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.29, 8;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %sub;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.30;
T_12.29 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %add;
    %store/vec4 v00000243abac0470_0, 0, 32;
T_12.30 ;
    %jmp T_12.28;
T_12.21 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.28;
T_12.22 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.28;
T_12.23 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.28;
T_12.24 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %xor;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.28;
T_12.25 ;
    %load/vec4 v00000243abac14b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.31, 8;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000243abac0470_0, 0, 32;
T_12.32 ;
    %jmp T_12.28;
T_12.26 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %or;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.28;
T_12.27 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %and;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.28;
T_12.28 ;
    %pop/vec4 1;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %add;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %add;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v00000243abac0510_0;
    %load/vec4 v00000243abac1730_0;
    %add;
    %store/vec4 v00000243abac2090_0, 0, 32;
    %load/vec4 v00000243abac1190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.33 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000243abac1050_0, 0, 1;
    %jmp T_12.39;
T_12.34 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v00000243abac1050_0, 0, 1;
    %jmp T_12.39;
T_12.35 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v00000243abac1050_0, 0, 1;
    %jmp T_12.39;
T_12.36 ;
    %load/vec4 v00000243abac1730_0;
    %load/vec4 v00000243abac1870_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000243abac1050_0, 0, 1;
    %jmp T_12.39;
T_12.37 ;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v00000243abac1050_0, 0, 1;
    %jmp T_12.39;
T_12.38 ;
    %load/vec4 v00000243abac1730_0;
    %load/vec4 v00000243abac1870_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000243abac1050_0, 0, 1;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v00000243abac0510_0;
    %addi 4, 0, 32;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %load/vec4 v00000243abac1870_0;
    %load/vec4 v00000243abac1730_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v00000243abac2090_0, 0, 32;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v00000243abac0510_0;
    %addi 4, 0, 32;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v00000243abac1730_0;
    %store/vec4 v00000243abac0470_0, 0, 32;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000243aba8f470;
T_13 ;
    %wait E_00000243aba860b0;
    %load/vec4 v00000243abb39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %fork t_1, S_00000243ab9fd8b0;
    %jmp t_0;
    .scope S_00000243ab9fd8b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243abab95c0_0, 0, 32;
T_13.2 ;
    %load/vec4 v00000243abab95c0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000243abab95c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000243abab95c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000243abab95c0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_00000243aba8f470;
t_0 %join;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000243abb389c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v00000243abb39960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v00000243abb39320_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 22;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
T_13.6 ;
    %load/vec4 v00000243abb39e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v00000243abb39320_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 22;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
    %load/vec4 v00000243abb39320_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
T_13.8 ;
    %load/vec4 v00000243abb38560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v00000243abb39320_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 22;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
    %load/vec4 v00000243abb39320_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
    %load/vec4 v00000243abb39320_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
    %load/vec4 v00000243abb39320_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243abb393c0, 0, 4;
T_13.10 ;
T_13.4 ;
    %load/vec4 v00000243abb39460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v00000243abb39960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v00000243abb393c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000243abb38ce0_0, 0;
T_13.14 ;
    %load/vec4 v00000243abb39e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000243abb393c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000243abb398c0_0;
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v00000243abb393c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000243abb38ce0_0, 0;
T_13.16 ;
    %load/vec4 v00000243abb38560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000243abb393c0, 4;
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000243abb393c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000243abb398c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000243abb393c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000243abb398c0_0;
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v00000243abb393c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000243abb38ce0_0, 0;
T_13.18 ;
T_13.12 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000243aba45e10;
T_14 ;
Ewait_5 .event/or E_00000243aba86270, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000243abb3a390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000243abb3a750_0;
    %store/vec4 v00000243abb3b290_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000243abb3acf0_0;
    %store/vec4 v00000243abb3b290_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000243aba815e0;
T_15 ;
Ewait_6 .event/or E_00000243aba85f70, E_0x0;
    %wait Ewait_6;
    %load/vec4 v00000243abac19b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.8;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %load/vec4 v00000243abac0330_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v00000243abac0330_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v00000243abac0330_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
T_15.13 ;
T_15.12 ;
T_15.10 ;
    %jmp T_15.8;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %load/vec4 v00000243abac0330_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v00000243abac0330_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v00000243abac0330_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
T_15.19 ;
T_15.18 ;
T_15.16 ;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %load/vec4 v00000243abac2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %jmp T_15.22;
T_15.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
T_15.22 ;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac1550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac03d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abac0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abac0830_0, 0, 1;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000243aba9e690;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abb3e170_0, 0, 1;
T_16.0 ;
    %delay 35, 0;
    %load/vec4 v00000243abb3e170_0;
    %inv;
    %store/vec4 v00000243abb3e170_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_00000243aba9e690;
T_17 ;
    %vpi_call/w 3 65 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call/w 3 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000243aba9e690 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243abb3ee90_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243abb3ee90_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_00000243aba9e690;
T_18 ;
    %vpi_call/w 3 78 "$monitor", "Time: %0t, Instruction: %b, PC actual: %d, Next_PC: %d", $time, v00000243abb3aa70_0, v00000243abb3e5d0_0, v00000243abb3d590_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.sv";
    "top.sv";
    "./adder.sv";
    "./alu.sv";
    "./control_signal.sv";
    "./data_memory.sv";
    "./imm_gen.sv";
    "./inst_memory.sv";
    "./mux_2_1.sv";
    "./register.sv";
    "./register_file.sv";
