strict digraph "" {
	node [label="\N"];
	"2720:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f692ed50>",
		clk_sens=True,
		fillcolor=gold,
		label="2720:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['go_rx_r0', 'rst', 'go_error_frame', 'go_rx_r1']"];
	"2721:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f692eed0>",
		fillcolor=turquoise,
		label="2721:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2720:AL" -> "2721:BL"	 [cond="[]",
		lineno=None];
	"2722:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f692ef10>",
		fillcolor=springgreen,
		label="2722:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2724:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f692ef90>",
		fillcolor=springgreen,
		label="2724:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2722:IF" -> "2724:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2722];
	"2723:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c590>",
		fillcolor=firebrick,
		label="2723:NS
rx_r1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2722:IF" -> "2723:NS"	 [cond="['rst']",
		label=rst,
		lineno=2722];
	"2721:BL" -> "2722:IF"	 [cond="[]",
		lineno=None];
	"2726:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f692efd0>",
		fillcolor=springgreen,
		label="2726:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2724:IF" -> "2726:IF"	 [cond="['go_rx_r0', 'go_error_frame']",
		label="!((go_rx_r0 | go_error_frame))",
		lineno=2724];
	"2725:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c310>",
		fillcolor=firebrick,
		label="2725:NS
rx_r1 <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2724:IF" -> "2725:NS"	 [cond="['go_rx_r0', 'go_error_frame']",
		label="(go_rx_r0 | go_error_frame)",
		lineno=2724];
	"2727:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c090>",
		fillcolor=firebrick,
		label="2727:NS
rx_r1 <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_2720:AL"	 [def_var="['rx_r1']",
		label="Leaf_2720:AL"];
	"2727:NS" -> "Leaf_2720:AL"	 [cond="[]",
		lineno=None];
	"2726:IF" -> "2727:NS"	 [cond="['go_rx_r1']",
		label=go_rx_r1,
		lineno=2726];
	"2723:NS" -> "Leaf_2720:AL"	 [cond="[]",
		lineno=None];
	"2725:NS" -> "Leaf_2720:AL"	 [cond="[]",
		lineno=None];
}
