#! /home1/c/cis5710/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis5710/tools/lib/ivl/system.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/va_math.vpi";
S_0x19cd9f0 .scope module, "test_regfile" "test_regfile" 2 22;
 .timescale -9 -12;
v0x1a20b10_0 .var "clk", 0 0;
v0x1a20bd0_0 .var/i "errors", 31 0;
v0x1a20cb0_0 .var "expected_rs_A", 15 0;
v0x1a20da0_0 .var "expected_rs_B", 15 0;
v0x1a20e80_0 .var "expected_rt_A", 15 0;
v0x1a20fb0_0 .var "expected_rt_B", 15 0;
v0x1a21090_0 .var "gwe", 0 0;
v0x1a21130_0 .var/i "input_file", 31 0;
v0x1a21210_0 .var/i "output_file", 31 0;
v0x1a212f0_0 .var "rd_A", 2 0;
v0x1a213b0_0 .var "rd_B", 2 0;
v0x1a21480_0 .var "rs_A", 2 0;
v0x1a21550_0 .var "rs_B", 2 0;
v0x1a21620_0 .net "rs_data_A", 15 0, L_0x1a2efa0;  1 drivers
v0x1a216f0_0 .net "rs_data_B", 15 0, L_0x1a302e0;  1 drivers
v0x1a217c0_0 .var "rst", 0 0;
v0x1a21860_0 .var "rt_A", 2 0;
v0x1a21a40_0 .var "rt_B", 2 0;
v0x1a21b10_0 .net "rt_data_A", 15 0, L_0x1a2f920;  1 drivers
v0x1a21be0_0 .net "rt_data_B", 15 0, L_0x1a30d30;  1 drivers
v0x1a21cb0_0 .var/i "tests", 31 0;
v0x1a21d70_0 .var "wdata_A", 15 0;
v0x1a21e60_0 .var "wdata_B", 15 0;
v0x1a21f30_0 .var "wen_A", 0 0;
v0x1a22000_0 .var "wen_B", 0 0;
S_0x19e8b30 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x19cd9f0;
 .timescale -9 -12;
v0x19ba410_0 .var "actual", 31 0;
v0x19b5bd0_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x19b5bd0_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x19ba410_0 {0 0 0};
    %end;
S_0x1a0c7d0 .scope module, "regfile_ss" "lc4_regfile_ss" 2 60, 4 18 0, S_0x19cd9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs_A";
    .port_info 4 /OUTPUT 16 "o_rs_data_A";
    .port_info 5 /INPUT 3 "i_rt_A";
    .port_info 6 /OUTPUT 16 "o_rt_data_A";
    .port_info 7 /INPUT 3 "i_rs_B";
    .port_info 8 /OUTPUT 16 "o_rs_data_B";
    .port_info 9 /INPUT 3 "i_rt_B";
    .port_info 10 /OUTPUT 16 "o_rt_data_B";
    .port_info 11 /INPUT 3 "i_rd_A";
    .port_info 12 /INPUT 16 "i_wdata_A";
    .port_info 13 /INPUT 1 "i_rd_we_A";
    .port_info 14 /INPUT 3 "i_rd_B";
    .port_info 15 /INPUT 16 "i_wdata_B";
    .port_info 16 /INPUT 1 "i_rd_we_B";
P_0x1a0c9d0 .param/l "n" 0 4 18, +C4<00000000000000000000000000010000>;
L_0x1a29f60 .functor AND 1, v0x1a22000_0, L_0x1a2ea30, C4<1>, C4<1>;
L_0x1a2eda0 .functor AND 1, v0x1a21f30_0, L_0x1a2eb20, C4<1>, C4<1>;
L_0x1a2f3c0 .functor AND 1, v0x1a22000_0, L_0x1a2f320, C4<1>, C4<1>;
L_0x1a2f720 .functor AND 1, v0x1a21f30_0, L_0x1a2f480, C4<1>, C4<1>;
L_0x1a2fd60 .functor AND 1, v0x1a22000_0, L_0x1a2fcc0, C4<1>, C4<1>;
L_0x1a300e0 .functor AND 1, v0x1a21f30_0, L_0x1a2fe20, C4<1>, C4<1>;
L_0x1a30740 .functor AND 1, v0x1a22000_0, L_0x1a306a0, C4<1>, C4<1>;
L_0x1a30ae0 .functor AND 1, v0x1a21f30_0, L_0x1a30800, C4<1>, C4<1>;
L_0x7f0c2dbc4d98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a19cc0_0 .net/2u *"_ivl_0", 2 0, L_0x7f0c2dbc4d98;  1 drivers
L_0x7f0c2dbc4e28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1a19dc0_0 .net/2u *"_ivl_10", 2 0, L_0x7f0c2dbc4e28;  1 drivers
L_0x7f0c2dbc5188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a19ea0_0 .net/2u *"_ivl_100", 2 0, L_0x7f0c2dbc5188;  1 drivers
v0x1a19f60_0 .net *"_ivl_102", 0 0, L_0x1a2b520;  1 drivers
L_0x7f0c2dbc51d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1a1a020_0 .net/2u *"_ivl_105", 2 0, L_0x7f0c2dbc51d0;  1 drivers
v0x1a1a100_0 .net *"_ivl_107", 0 0, L_0x1a2b610;  1 drivers
L_0x7f0c2dbc5218 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1a1a1c0_0 .net/2u *"_ivl_110", 2 0, L_0x7f0c2dbc5218;  1 drivers
v0x1a1a2a0_0 .net *"_ivl_112", 0 0, L_0x1a2bc10;  1 drivers
L_0x7f0c2dbc5260 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1a1a360_0 .net/2u *"_ivl_115", 2 0, L_0x7f0c2dbc5260;  1 drivers
v0x1a1a4d0_0 .net *"_ivl_117", 0 0, L_0x1a2bd40;  1 drivers
v0x1a1a590_0 .net *"_ivl_12", 0 0, L_0x1a29450;  1 drivers
L_0x7f0c2dbc52a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1a1a650_0 .net/2u *"_ivl_120", 2 0, L_0x7f0c2dbc52a8;  1 drivers
v0x1a1a730_0 .net *"_ivl_122", 0 0, L_0x1a2bf40;  1 drivers
L_0x7f0c2dbc52f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1a1a7f0_0 .net/2u *"_ivl_125", 2 0, L_0x7f0c2dbc52f0;  1 drivers
v0x1a1a8d0_0 .net *"_ivl_127", 0 0, L_0x1a2c030;  1 drivers
L_0x7f0c2dbc5338 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1a1a990_0 .net/2u *"_ivl_130", 2 0, L_0x7f0c2dbc5338;  1 drivers
v0x1a1aa70_0 .net *"_ivl_132", 0 0, L_0x1a2c240;  1 drivers
v0x1a1ab30_0 .net *"_ivl_136", 15 0, L_0x1a2c330;  1 drivers
v0x1a1ac10_0 .net *"_ivl_138", 15 0, L_0x1a2c170;  1 drivers
v0x1a1acf0_0 .net *"_ivl_140", 15 0, L_0x1a2c5a0;  1 drivers
v0x1a1add0_0 .net *"_ivl_142", 15 0, L_0x1a2c820;  1 drivers
v0x1a1aeb0_0 .net *"_ivl_144", 15 0, L_0x1a2c960;  1 drivers
v0x1a1af90_0 .net *"_ivl_146", 15 0, L_0x1a2cbf0;  1 drivers
L_0x7f0c2dbc4e70 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1a1b070_0 .net/2u *"_ivl_15", 2 0, L_0x7f0c2dbc4e70;  1 drivers
L_0x7f0c2dbc5380 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a1b150_0 .net/2u *"_ivl_150", 2 0, L_0x7f0c2dbc5380;  1 drivers
v0x1a1b230_0 .net *"_ivl_152", 0 0, L_0x1a2cfd0;  1 drivers
L_0x7f0c2dbc53c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1a1b2f0_0 .net/2u *"_ivl_155", 2 0, L_0x7f0c2dbc53c8;  1 drivers
v0x1a1b3d0_0 .net *"_ivl_157", 0 0, L_0x1a2d110;  1 drivers
L_0x7f0c2dbc5410 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1a1b490_0 .net/2u *"_ivl_160", 2 0, L_0x7f0c2dbc5410;  1 drivers
v0x1a1b570_0 .net *"_ivl_162", 0 0, L_0x1a2d370;  1 drivers
L_0x7f0c2dbc5458 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1a1b630_0 .net/2u *"_ivl_165", 2 0, L_0x7f0c2dbc5458;  1 drivers
v0x1a1b710_0 .net *"_ivl_167", 0 0, L_0x1a2d410;  1 drivers
v0x1a1b7d0_0 .net *"_ivl_17", 0 0, L_0x1a294f0;  1 drivers
L_0x7f0c2dbc54a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1a1baa0_0 .net/2u *"_ivl_170", 2 0, L_0x7f0c2dbc54a0;  1 drivers
v0x1a1bb80_0 .net *"_ivl_172", 0 0, L_0x1a2d680;  1 drivers
L_0x7f0c2dbc54e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1a1bc40_0 .net/2u *"_ivl_175", 2 0, L_0x7f0c2dbc54e8;  1 drivers
v0x1a1bd20_0 .net *"_ivl_177", 0 0, L_0x1a2d770;  1 drivers
L_0x7f0c2dbc5530 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1a1bde0_0 .net/2u *"_ivl_180", 2 0, L_0x7f0c2dbc5530;  1 drivers
v0x1a1bec0_0 .net *"_ivl_182", 0 0, L_0x1a2d9f0;  1 drivers
v0x1a1bf80_0 .net *"_ivl_186", 15 0, L_0x1a2dae0;  1 drivers
v0x1a1c060_0 .net *"_ivl_188", 15 0, L_0x1a2dd70;  1 drivers
v0x1a1c140_0 .net *"_ivl_190", 15 0, L_0x1a2deb0;  1 drivers
v0x1a1c220_0 .net *"_ivl_192", 15 0, L_0x1a2e1a0;  1 drivers
v0x1a1c300_0 .net *"_ivl_194", 15 0, L_0x1a2e2e0;  1 drivers
v0x1a1c3e0_0 .net *"_ivl_196", 15 0, L_0x1a2e5e0;  1 drivers
v0x1a1c4c0_0 .net *"_ivl_2", 0 0, L_0x1a29220;  1 drivers
L_0x7f0c2dbc4eb8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1a1c580_0 .net/2u *"_ivl_20", 2 0, L_0x7f0c2dbc4eb8;  1 drivers
v0x1a1c660_0 .net *"_ivl_200", 0 0, L_0x1a2ea30;  1 drivers
v0x1a1c720_0 .net *"_ivl_203", 0 0, L_0x1a29f60;  1 drivers
v0x1a1c7e0_0 .net *"_ivl_204", 0 0, L_0x1a2eb20;  1 drivers
v0x1a1c8a0_0 .net *"_ivl_207", 0 0, L_0x1a2eda0;  1 drivers
v0x1a1c960_0 .net *"_ivl_208", 15 0, L_0x1a2ee60;  1 drivers
v0x1a1ca40_0 .net *"_ivl_212", 0 0, L_0x1a2f320;  1 drivers
v0x1a1cb00_0 .net *"_ivl_215", 0 0, L_0x1a2f3c0;  1 drivers
v0x1a1cbc0_0 .net *"_ivl_216", 0 0, L_0x1a2f480;  1 drivers
v0x1a1cc80_0 .net *"_ivl_219", 0 0, L_0x1a2f720;  1 drivers
v0x1a1cd40_0 .net *"_ivl_22", 0 0, L_0x1a29640;  1 drivers
v0x1a1ce00_0 .net *"_ivl_220", 15 0, L_0x1a2f7e0;  1 drivers
v0x1a1cee0_0 .net *"_ivl_224", 0 0, L_0x1a2fcc0;  1 drivers
v0x1a1cfa0_0 .net *"_ivl_227", 0 0, L_0x1a2fd60;  1 drivers
v0x1a1d060_0 .net *"_ivl_228", 0 0, L_0x1a2fe20;  1 drivers
v0x1a1d120_0 .net *"_ivl_231", 0 0, L_0x1a300e0;  1 drivers
v0x1a1d1e0_0 .net *"_ivl_232", 15 0, L_0x1a301a0;  1 drivers
v0x1a1d2c0_0 .net *"_ivl_236", 0 0, L_0x1a306a0;  1 drivers
v0x1a1d380_0 .net *"_ivl_239", 0 0, L_0x1a30740;  1 drivers
v0x1a1d850_0 .net *"_ivl_240", 0 0, L_0x1a30800;  1 drivers
v0x1a1d910_0 .net *"_ivl_243", 0 0, L_0x1a30ae0;  1 drivers
v0x1a1d9d0_0 .net *"_ivl_244", 15 0, L_0x1a30bf0;  1 drivers
L_0x7f0c2dbc4f00 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1a1dab0_0 .net/2u *"_ivl_25", 2 0, L_0x7f0c2dbc4f00;  1 drivers
v0x1a1db90_0 .net *"_ivl_27", 0 0, L_0x1a29760;  1 drivers
L_0x7f0c2dbc4f48 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1a1dc50_0 .net/2u *"_ivl_30", 2 0, L_0x7f0c2dbc4f48;  1 drivers
v0x1a1dd30_0 .net *"_ivl_32", 0 0, L_0x1a298c0;  1 drivers
v0x1a1ddf0_0 .net *"_ivl_36", 15 0, L_0x1a299b0;  1 drivers
v0x1a1ded0_0 .net *"_ivl_38", 15 0, L_0x1a29af0;  1 drivers
v0x1a1dfb0_0 .net *"_ivl_40", 15 0, L_0x1a29c30;  1 drivers
v0x1a1e090_0 .net *"_ivl_42", 15 0, L_0x1a29d80;  1 drivers
v0x1a1e170_0 .net *"_ivl_44", 15 0, L_0x1a29ec0;  1 drivers
v0x1a1e250_0 .net *"_ivl_46", 15 0, L_0x1a2a070;  1 drivers
L_0x7f0c2dbc4de0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1a1e330_0 .net/2u *"_ivl_5", 2 0, L_0x7f0c2dbc4de0;  1 drivers
L_0x7f0c2dbc4f90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a1e410_0 .net/2u *"_ivl_50", 2 0, L_0x7f0c2dbc4f90;  1 drivers
v0x1a1e4f0_0 .net *"_ivl_52", 0 0, L_0x1a2a370;  1 drivers
L_0x7f0c2dbc4fd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1a1e5b0_0 .net/2u *"_ivl_55", 2 0, L_0x7f0c2dbc4fd8;  1 drivers
v0x1a1e690_0 .net *"_ivl_57", 0 0, L_0x1a2a4b0;  1 drivers
L_0x7f0c2dbc5020 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1a1e750_0 .net/2u *"_ivl_60", 2 0, L_0x7f0c2dbc5020;  1 drivers
v0x1a1e830_0 .net *"_ivl_62", 0 0, L_0x1a2a630;  1 drivers
L_0x7f0c2dbc5068 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1a1e8f0_0 .net/2u *"_ivl_65", 2 0, L_0x7f0c2dbc5068;  1 drivers
v0x1a1e9d0_0 .net *"_ivl_67", 0 0, L_0x1a2a6d0;  1 drivers
v0x1a1ea90_0 .net *"_ivl_7", 0 0, L_0x1a29360;  1 drivers
L_0x7f0c2dbc50b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1a1eb50_0 .net/2u *"_ivl_70", 2 0, L_0x7f0c2dbc50b0;  1 drivers
v0x1a1ec30_0 .net *"_ivl_72", 0 0, L_0x1a2a860;  1 drivers
L_0x7f0c2dbc50f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1a1ecf0_0 .net/2u *"_ivl_75", 2 0, L_0x7f0c2dbc50f8;  1 drivers
v0x1a1edd0_0 .net *"_ivl_77", 0 0, L_0x1a2a950;  1 drivers
L_0x7f0c2dbc5140 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1a1ee90_0 .net/2u *"_ivl_80", 2 0, L_0x7f0c2dbc5140;  1 drivers
v0x1a1ef70_0 .net *"_ivl_82", 0 0, L_0x1a2a7c0;  1 drivers
v0x1a1f030_0 .net *"_ivl_86", 15 0, L_0x1a2aaf0;  1 drivers
v0x1a1f110_0 .net *"_ivl_88", 15 0, L_0x1a2aca0;  1 drivers
v0x1a1f1f0_0 .net *"_ivl_90", 15 0, L_0x1a2ad40;  1 drivers
v0x1a1f2d0_0 .net *"_ivl_92", 15 0, L_0x1a2af00;  1 drivers
v0x1a1f3b0_0 .net *"_ivl_94", 15 0, L_0x1a2aff0;  1 drivers
v0x1a1f490_0 .net *"_ivl_96", 15 0, L_0x1a2b1c0;  1 drivers
v0x1a1f570_0 .net "clk", 0 0, v0x1a20b10_0;  1 drivers
v0x1a1f610_0 .net "gwe", 0 0, v0x1a21090_0;  1 drivers
v0x1a1f6b0_0 .net "i_rd_A", 2 0, v0x1a212f0_0;  1 drivers
v0x1a1f790_0 .net "i_rd_B", 2 0, v0x1a213b0_0;  1 drivers
v0x1a1f870_0 .net "i_rd_we_A", 0 0, v0x1a21f30_0;  1 drivers
v0x1a1f930_0 .net "i_rd_we_B", 0 0, v0x1a22000_0;  1 drivers
v0x1a1f9f0_0 .net "i_rs_A", 2 0, v0x1a21480_0;  1 drivers
v0x1a1fad0_0 .net "i_rs_B", 2 0, v0x1a21550_0;  1 drivers
v0x1a1fbb0_0 .net "i_rt_A", 2 0, v0x1a21860_0;  1 drivers
v0x1a1fc90_0 .net "i_rt_B", 2 0, v0x1a21a40_0;  1 drivers
v0x1a1fd70_0 .net "i_wdata_A", 15 0, v0x1a21d70_0;  1 drivers
v0x1a1fe50_0 .net "i_wdata_B", 15 0, v0x1a21e60_0;  1 drivers
v0x1a1ff30_0 .net "o_rs_data_A", 15 0, L_0x1a2efa0;  alias, 1 drivers
v0x1a20010_0 .net "o_rs_data_B", 15 0, L_0x1a302e0;  alias, 1 drivers
v0x1a200f0_0 .net "o_rt_data_A", 15 0, L_0x1a2f920;  alias, 1 drivers
v0x1a201d0_0 .net "o_rt_data_B", 15 0, L_0x1a30d30;  alias, 1 drivers
v0x1a202b0 .array "reg_out", 0 7;
v0x1a202b0_0 .net v0x1a202b0 0, 15 0, L_0x19b5ab0; 1 drivers
v0x1a202b0_1 .net v0x1a202b0 1, 15 0, L_0x19eff30; 1 drivers
v0x1a202b0_2 .net v0x1a202b0 2, 15 0, L_0x1a23990; 1 drivers
v0x1a202b0_3 .net v0x1a202b0 3, 15 0, L_0x1a246d0; 1 drivers
v0x1a202b0_4 .net v0x1a202b0 4, 15 0, L_0x1a255c0; 1 drivers
v0x1a202b0_5 .net v0x1a202b0 5, 15 0, L_0x1a263d0; 1 drivers
v0x1a202b0_6 .net v0x1a202b0 6, 15 0, L_0x1a270d0; 1 drivers
v0x1a202b0_7 .net v0x1a202b0 7, 15 0, L_0x1a27ff0; 1 drivers
v0x1a204c0_0 .net "rs_out_A", 15 0, L_0x1a2a1b0;  1 drivers
v0x1a20560_0 .net "rs_out_B", 15 0, L_0x1a2cd30;  1 drivers
v0x1a20600_0 .net "rst", 0 0, v0x1a217c0_0;  1 drivers
v0x1a207b0_0 .net "rt_out_A", 15 0, L_0x1a2b2b0;  1 drivers
v0x1a20850_0 .net "rt_out_B", 15 0, L_0x1a2e720;  1 drivers
L_0x1a29220 .cmp/eq 3, v0x1a21480_0, L_0x7f0c2dbc4d98;
L_0x1a29360 .cmp/eq 3, v0x1a21480_0, L_0x7f0c2dbc4de0;
L_0x1a29450 .cmp/eq 3, v0x1a21480_0, L_0x7f0c2dbc4e28;
L_0x1a294f0 .cmp/eq 3, v0x1a21480_0, L_0x7f0c2dbc4e70;
L_0x1a29640 .cmp/eq 3, v0x1a21480_0, L_0x7f0c2dbc4eb8;
L_0x1a29760 .cmp/eq 3, v0x1a21480_0, L_0x7f0c2dbc4f00;
L_0x1a298c0 .cmp/eq 3, v0x1a21480_0, L_0x7f0c2dbc4f48;
L_0x1a299b0 .functor MUXZ 16, L_0x1a27ff0, L_0x1a270d0, L_0x1a298c0, C4<>;
L_0x1a29af0 .functor MUXZ 16, L_0x1a299b0, L_0x1a263d0, L_0x1a29760, C4<>;
L_0x1a29c30 .functor MUXZ 16, L_0x1a29af0, L_0x1a255c0, L_0x1a29640, C4<>;
L_0x1a29d80 .functor MUXZ 16, L_0x1a29c30, L_0x1a246d0, L_0x1a294f0, C4<>;
L_0x1a29ec0 .functor MUXZ 16, L_0x1a29d80, L_0x1a23990, L_0x1a29450, C4<>;
L_0x1a2a070 .functor MUXZ 16, L_0x1a29ec0, L_0x19eff30, L_0x1a29360, C4<>;
L_0x1a2a1b0 .functor MUXZ 16, L_0x1a2a070, L_0x19b5ab0, L_0x1a29220, C4<>;
L_0x1a2a370 .cmp/eq 3, v0x1a21860_0, L_0x7f0c2dbc4f90;
L_0x1a2a4b0 .cmp/eq 3, v0x1a21860_0, L_0x7f0c2dbc4fd8;
L_0x1a2a630 .cmp/eq 3, v0x1a21860_0, L_0x7f0c2dbc5020;
L_0x1a2a6d0 .cmp/eq 3, v0x1a21860_0, L_0x7f0c2dbc5068;
L_0x1a2a860 .cmp/eq 3, v0x1a21860_0, L_0x7f0c2dbc50b0;
L_0x1a2a950 .cmp/eq 3, v0x1a21860_0, L_0x7f0c2dbc50f8;
L_0x1a2a7c0 .cmp/eq 3, v0x1a21860_0, L_0x7f0c2dbc5140;
L_0x1a2aaf0 .functor MUXZ 16, L_0x1a27ff0, L_0x1a270d0, L_0x1a2a7c0, C4<>;
L_0x1a2aca0 .functor MUXZ 16, L_0x1a2aaf0, L_0x1a263d0, L_0x1a2a950, C4<>;
L_0x1a2ad40 .functor MUXZ 16, L_0x1a2aca0, L_0x1a255c0, L_0x1a2a860, C4<>;
L_0x1a2af00 .functor MUXZ 16, L_0x1a2ad40, L_0x1a246d0, L_0x1a2a6d0, C4<>;
L_0x1a2aff0 .functor MUXZ 16, L_0x1a2af00, L_0x1a23990, L_0x1a2a630, C4<>;
L_0x1a2b1c0 .functor MUXZ 16, L_0x1a2aff0, L_0x19eff30, L_0x1a2a4b0, C4<>;
L_0x1a2b2b0 .functor MUXZ 16, L_0x1a2b1c0, L_0x19b5ab0, L_0x1a2a370, C4<>;
L_0x1a2b520 .cmp/eq 3, v0x1a21550_0, L_0x7f0c2dbc5188;
L_0x1a2b610 .cmp/eq 3, v0x1a21550_0, L_0x7f0c2dbc51d0;
L_0x1a2bc10 .cmp/eq 3, v0x1a21550_0, L_0x7f0c2dbc5218;
L_0x1a2bd40 .cmp/eq 3, v0x1a21550_0, L_0x7f0c2dbc5260;
L_0x1a2bf40 .cmp/eq 3, v0x1a21550_0, L_0x7f0c2dbc52a8;
L_0x1a2c030 .cmp/eq 3, v0x1a21550_0, L_0x7f0c2dbc52f0;
L_0x1a2c240 .cmp/eq 3, v0x1a21550_0, L_0x7f0c2dbc5338;
L_0x1a2c330 .functor MUXZ 16, L_0x1a27ff0, L_0x1a270d0, L_0x1a2c240, C4<>;
L_0x1a2c170 .functor MUXZ 16, L_0x1a2c330, L_0x1a263d0, L_0x1a2c030, C4<>;
L_0x1a2c5a0 .functor MUXZ 16, L_0x1a2c170, L_0x1a255c0, L_0x1a2bf40, C4<>;
L_0x1a2c820 .functor MUXZ 16, L_0x1a2c5a0, L_0x1a246d0, L_0x1a2bd40, C4<>;
L_0x1a2c960 .functor MUXZ 16, L_0x1a2c820, L_0x1a23990, L_0x1a2bc10, C4<>;
L_0x1a2cbf0 .functor MUXZ 16, L_0x1a2c960, L_0x19eff30, L_0x1a2b610, C4<>;
L_0x1a2cd30 .functor MUXZ 16, L_0x1a2cbf0, L_0x19b5ab0, L_0x1a2b520, C4<>;
L_0x1a2cfd0 .cmp/eq 3, v0x1a21a40_0, L_0x7f0c2dbc5380;
L_0x1a2d110 .cmp/eq 3, v0x1a21a40_0, L_0x7f0c2dbc53c8;
L_0x1a2d370 .cmp/eq 3, v0x1a21a40_0, L_0x7f0c2dbc5410;
L_0x1a2d410 .cmp/eq 3, v0x1a21a40_0, L_0x7f0c2dbc5458;
L_0x1a2d680 .cmp/eq 3, v0x1a21a40_0, L_0x7f0c2dbc54a0;
L_0x1a2d770 .cmp/eq 3, v0x1a21a40_0, L_0x7f0c2dbc54e8;
L_0x1a2d9f0 .cmp/eq 3, v0x1a21a40_0, L_0x7f0c2dbc5530;
L_0x1a2dae0 .functor MUXZ 16, L_0x1a27ff0, L_0x1a270d0, L_0x1a2d9f0, C4<>;
L_0x1a2dd70 .functor MUXZ 16, L_0x1a2dae0, L_0x1a263d0, L_0x1a2d770, C4<>;
L_0x1a2deb0 .functor MUXZ 16, L_0x1a2dd70, L_0x1a255c0, L_0x1a2d680, C4<>;
L_0x1a2e1a0 .functor MUXZ 16, L_0x1a2deb0, L_0x1a246d0, L_0x1a2d410, C4<>;
L_0x1a2e2e0 .functor MUXZ 16, L_0x1a2e1a0, L_0x1a23990, L_0x1a2d370, C4<>;
L_0x1a2e5e0 .functor MUXZ 16, L_0x1a2e2e0, L_0x19eff30, L_0x1a2d110, C4<>;
L_0x1a2e720 .functor MUXZ 16, L_0x1a2e5e0, L_0x19b5ab0, L_0x1a2cfd0, C4<>;
L_0x1a2ea30 .cmp/eq 3, v0x1a213b0_0, v0x1a21480_0;
L_0x1a2eb20 .cmp/eq 3, v0x1a212f0_0, v0x1a21480_0;
L_0x1a2ee60 .functor MUXZ 16, L_0x1a2a1b0, v0x1a21d70_0, L_0x1a2eda0, C4<>;
L_0x1a2efa0 .functor MUXZ 16, L_0x1a2ee60, v0x1a21e60_0, L_0x1a29f60, C4<>;
L_0x1a2f320 .cmp/eq 3, v0x1a213b0_0, v0x1a21860_0;
L_0x1a2f480 .cmp/eq 3, v0x1a212f0_0, v0x1a21860_0;
L_0x1a2f7e0 .functor MUXZ 16, L_0x1a2b2b0, v0x1a21d70_0, L_0x1a2f720, C4<>;
L_0x1a2f920 .functor MUXZ 16, L_0x1a2f7e0, v0x1a21e60_0, L_0x1a2f3c0, C4<>;
L_0x1a2fcc0 .cmp/eq 3, v0x1a213b0_0, v0x1a21550_0;
L_0x1a2fe20 .cmp/eq 3, v0x1a212f0_0, v0x1a21550_0;
L_0x1a301a0 .functor MUXZ 16, L_0x1a2cd30, v0x1a21d70_0, L_0x1a300e0, C4<>;
L_0x1a302e0 .functor MUXZ 16, L_0x1a301a0, v0x1a21e60_0, L_0x1a2fd60, C4<>;
L_0x1a306a0 .cmp/eq 3, v0x1a213b0_0, v0x1a21a40_0;
L_0x1a30800 .cmp/eq 3, v0x1a212f0_0, v0x1a21a40_0;
L_0x1a30bf0 .functor MUXZ 16, L_0x1a2e720, v0x1a21d70_0, L_0x1a30ae0, C4<>;
L_0x1a30d30 .functor MUXZ 16, L_0x1a30bf0, v0x1a21e60_0, L_0x1a30740, C4<>;
S_0x1a0cc10 .scope generate, "rd_mux[0]" "rd_mux[0]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a0ce10 .param/l "i" 0 4 46, +C4<00>;
L_0x19b1270 .functor AND 1, v0x1a22000_0, L_0x1a223f0, C4<1>, C4<1>;
L_0x19aca30 .functor AND 1, L_0x1a22900, v0x1a21f30_0, C4<1>, C4<1>;
L_0x19a81f0 .functor AND 1, L_0x1a22c60, v0x1a22000_0, C4<1>, C4<1>;
L_0x19efd80 .functor OR 1, L_0x19aca30, L_0x19a81f0, C4<0>, C4<0>;
v0x1a0d670_0 .net *"_ivl_0", 3 0, L_0x1a22280;  1 drivers
v0x1a0d770_0 .net *"_ivl_13", 3 0, L_0x1a22790;  1 drivers
L_0x7f0c2dbc40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a0d850_0 .net *"_ivl_16", 0 0, L_0x7f0c2dbc40a8;  1 drivers
L_0x7f0c2dbc40f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1a0d910_0 .net/2u *"_ivl_17", 3 0, L_0x7f0c2dbc40f0;  1 drivers
v0x1a0d9f0_0 .net *"_ivl_19", 0 0, L_0x1a22900;  1 drivers
v0x1a0db00_0 .net *"_ivl_22", 0 0, L_0x19aca30;  1 drivers
v0x1a0dbc0_0 .net *"_ivl_23", 3 0, L_0x1a22ae0;  1 drivers
L_0x7f0c2dbc4138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a0dca0_0 .net *"_ivl_26", 0 0, L_0x7f0c2dbc4138;  1 drivers
L_0x7f0c2dbc4180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1a0dd80_0 .net/2u *"_ivl_27", 3 0, L_0x7f0c2dbc4180;  1 drivers
v0x1a0de60_0 .net *"_ivl_29", 0 0, L_0x1a22c60;  1 drivers
L_0x7f0c2dbc4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a0df20_0 .net *"_ivl_3", 0 0, L_0x7f0c2dbc4018;  1 drivers
v0x1a0e000_0 .net *"_ivl_32", 0 0, L_0x19a81f0;  1 drivers
L_0x7f0c2dbc4060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1a0e0c0_0 .net/2u *"_ivl_4", 3 0, L_0x7f0c2dbc4060;  1 drivers
v0x1a0e1a0_0 .net *"_ivl_6", 0 0, L_0x1a223f0;  1 drivers
v0x1a0e260_0 .net *"_ivl_9", 0 0, L_0x19b1270;  1 drivers
L_0x1a22280 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc4018;
L_0x1a223f0 .cmp/eq 4, L_0x1a22280, L_0x7f0c2dbc4060;
L_0x1a22600 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x19b1270, C4<>;
L_0x1a22790 .concat [ 3 1 0 0], v0x1a212f0_0, L_0x7f0c2dbc40a8;
L_0x1a22900 .cmp/eq 4, L_0x1a22790, L_0x7f0c2dbc40f0;
L_0x1a22ae0 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc4138;
L_0x1a22c60 .cmp/eq 4, L_0x1a22ae0, L_0x7f0c2dbc4180;
S_0x1a0cef0 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a0cc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x19ee620 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x19ee660 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x19b5ab0/d .functor BUFZ 16, v0x1a0d410_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x19b5ab0 .delay 16 (1000,1000,1000) L_0x19b5ab0/d;
v0x19acb50_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x19a8310_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x19f01a0_0 .net "in", 15 0, L_0x1a22600;  1 drivers
v0x19f0240_0 .net "out", 15 0, L_0x19b5ab0;  alias, 1 drivers
v0x1a0d300_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a0d410_0 .var "state", 15 0;
v0x1a0d4f0_0 .net "we", 0 0, L_0x19efd80;  1 drivers
E_0x198f020 .event posedge, v0x19acb50_0;
S_0x1a0e320 .scope generate, "rd_mux[1]" "rd_mux[1]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a0e4f0 .param/l "i" 0 4 46, +C4<01>;
L_0x19effa0 .functor AND 1, v0x1a22000_0, L_0x1a23050, C4<1>, C4<1>;
L_0x1a23460 .functor AND 1, L_0x1a23370, v0x1a21f30_0, C4<1>, C4<1>;
L_0x1a23790 .functor AND 1, L_0x1a23650, v0x1a22000_0, C4<1>, C4<1>;
L_0x1a23850 .functor OR 1, L_0x1a23460, L_0x1a23790, C4<0>, C4<0>;
v0x1a0f070_0 .net *"_ivl_0", 3 0, L_0x1a22fb0;  1 drivers
v0x1a0f170_0 .net *"_ivl_13", 3 0, L_0x1a23280;  1 drivers
L_0x7f0c2dbc4258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a0f250_0 .net *"_ivl_16", 0 0, L_0x7f0c2dbc4258;  1 drivers
L_0x7f0c2dbc42a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1a0f340_0 .net/2u *"_ivl_17", 3 0, L_0x7f0c2dbc42a0;  1 drivers
v0x1a0f420_0 .net *"_ivl_19", 0 0, L_0x1a23370;  1 drivers
v0x1a0f530_0 .net *"_ivl_22", 0 0, L_0x1a23460;  1 drivers
v0x1a0f5f0_0 .net *"_ivl_23", 3 0, L_0x1a23520;  1 drivers
L_0x7f0c2dbc42e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a0f6d0_0 .net *"_ivl_26", 0 0, L_0x7f0c2dbc42e8;  1 drivers
L_0x7f0c2dbc4330 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1a0f7b0_0 .net/2u *"_ivl_27", 3 0, L_0x7f0c2dbc4330;  1 drivers
v0x1a0f890_0 .net *"_ivl_29", 0 0, L_0x1a23650;  1 drivers
L_0x7f0c2dbc41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a0f950_0 .net *"_ivl_3", 0 0, L_0x7f0c2dbc41c8;  1 drivers
v0x1a0fa30_0 .net *"_ivl_32", 0 0, L_0x1a23790;  1 drivers
L_0x7f0c2dbc4210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1a0faf0_0 .net/2u *"_ivl_4", 3 0, L_0x7f0c2dbc4210;  1 drivers
v0x1a0fbd0_0 .net *"_ivl_6", 0 0, L_0x1a23050;  1 drivers
v0x1a0fc90_0 .net *"_ivl_9", 0 0, L_0x19effa0;  1 drivers
L_0x1a22fb0 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc41c8;
L_0x1a23050 .cmp/eq 4, L_0x1a22fb0, L_0x7f0c2dbc4210;
L_0x1a23190 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x19effa0, C4<>;
L_0x1a23280 .concat [ 3 1 0 0], v0x1a212f0_0, L_0x7f0c2dbc4258;
L_0x1a23370 .cmp/eq 4, L_0x1a23280, L_0x7f0c2dbc42a0;
L_0x1a23520 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc42e8;
L_0x1a23650 .cmp/eq 4, L_0x1a23520, L_0x7f0c2dbc4330;
S_0x1a0e5b0 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a0e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1a0e790 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1a0e7d0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x19eff30/d .functor BUFZ 16, v0x1a0ee30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x19eff30 .delay 16 (1000,1000,1000) L_0x19eff30/d;
v0x1a0e9f0_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x1a0eae0_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x1a0ebb0_0 .net "in", 15 0, L_0x1a23190;  1 drivers
v0x1a0ec80_0 .net "out", 15 0, L_0x19eff30;  alias, 1 drivers
v0x1a0ed40_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a0ee30_0 .var "state", 15 0;
v0x1a0eef0_0 .net "we", 0 0, L_0x1a23850;  1 drivers
S_0x1a0fd50 .scope generate, "rd_mux[2]" "rd_mux[2]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a0ff00 .param/l "i" 0 4 46, +C4<010>;
L_0x1a23d20 .functor AND 1, v0x1a22000_0, L_0x1a23be0, C4<1>, C4<1>;
L_0x1a24160 .functor AND 1, L_0x1a240c0, v0x1a21f30_0, C4<1>, C4<1>;
L_0x1a244d0 .functor AND 1, L_0x1a24390, v0x1a22000_0, C4<1>, C4<1>;
L_0x1a24590 .functor OR 1, L_0x1a24160, L_0x1a244d0, C4<0>, C4<0>;
v0x1a10ba0_0 .net *"_ivl_0", 3 0, L_0x1a23af0;  1 drivers
v0x1a10ca0_0 .net *"_ivl_13", 3 0, L_0x1a23f60;  1 drivers
L_0x7f0c2dbc4408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a10d80_0 .net *"_ivl_16", 0 0, L_0x7f0c2dbc4408;  1 drivers
L_0x7f0c2dbc4450 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1a10e40_0 .net/2u *"_ivl_17", 3 0, L_0x7f0c2dbc4450;  1 drivers
v0x1a10f20_0 .net *"_ivl_19", 0 0, L_0x1a240c0;  1 drivers
v0x1a11030_0 .net *"_ivl_22", 0 0, L_0x1a24160;  1 drivers
v0x1a110f0_0 .net *"_ivl_23", 3 0, L_0x1a242b0;  1 drivers
L_0x7f0c2dbc4498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a111d0_0 .net *"_ivl_26", 0 0, L_0x7f0c2dbc4498;  1 drivers
L_0x7f0c2dbc44e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1a112b0_0 .net/2u *"_ivl_27", 3 0, L_0x7f0c2dbc44e0;  1 drivers
v0x1a11390_0 .net *"_ivl_29", 0 0, L_0x1a24390;  1 drivers
L_0x7f0c2dbc4378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a11450_0 .net *"_ivl_3", 0 0, L_0x7f0c2dbc4378;  1 drivers
v0x1a11530_0 .net *"_ivl_32", 0 0, L_0x1a244d0;  1 drivers
L_0x7f0c2dbc43c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1a115f0_0 .net/2u *"_ivl_4", 3 0, L_0x7f0c2dbc43c0;  1 drivers
v0x1a116d0_0 .net *"_ivl_6", 0 0, L_0x1a23be0;  1 drivers
v0x1a11790_0 .net *"_ivl_9", 0 0, L_0x1a23d20;  1 drivers
L_0x1a23af0 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc4378;
L_0x1a23be0 .cmp/eq 4, L_0x1a23af0, L_0x7f0c2dbc43c0;
L_0x1a23de0 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x1a23d20, C4<>;
L_0x1a23f60 .concat [ 3 1 0 0], v0x1a212f0_0, L_0x7f0c2dbc4408;
L_0x1a240c0 .cmp/eq 4, L_0x1a23f60, L_0x7f0c2dbc4450;
L_0x1a242b0 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc4498;
L_0x1a24390 .cmp/eq 4, L_0x1a242b0, L_0x7f0c2dbc44e0;
S_0x1a0ffc0 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a0fd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1a101a0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1a101e0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1a23990/d .functor BUFZ 16, v0x1a10940_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1a23990 .delay 16 (1000,1000,1000) L_0x1a23990/d;
v0x1a10460_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x1a10570_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x1a10680_0 .net "in", 15 0, L_0x1a23de0;  1 drivers
v0x1a10720_0 .net "out", 15 0, L_0x1a23990;  alias, 1 drivers
v0x1a10800_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a10940_0 .var "state", 15 0;
v0x1a10a20_0 .net "we", 0 0, L_0x1a24590;  1 drivers
S_0x1a11850 .scope generate, "rd_mux[3]" "rd_mux[3]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a11a00 .param/l "i" 0 4 46, +C4<011>;
L_0x1a24b70 .functor AND 1, v0x1a22000_0, L_0x1a24a30, C4<1>, C4<1>;
L_0x1a25090 .functor AND 1, L_0x1a24f50, v0x1a21f30_0, C4<1>, C4<1>;
L_0x1a253c0 .functor AND 1, L_0x1a25280, v0x1a22000_0, C4<1>, C4<1>;
L_0x1a25480 .functor OR 1, L_0x1a25090, L_0x1a253c0, C4<0>, C4<0>;
v0x1a12570_0 .net *"_ivl_0", 3 0, L_0x1a24940;  1 drivers
v0x1a12670_0 .net *"_ivl_13", 3 0, L_0x1a24e30;  1 drivers
L_0x7f0c2dbc45b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a12750_0 .net *"_ivl_16", 0 0, L_0x7f0c2dbc45b8;  1 drivers
L_0x7f0c2dbc4600 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1a12810_0 .net/2u *"_ivl_17", 3 0, L_0x7f0c2dbc4600;  1 drivers
v0x1a128f0_0 .net *"_ivl_19", 0 0, L_0x1a24f50;  1 drivers
v0x1a12a00_0 .net *"_ivl_22", 0 0, L_0x1a25090;  1 drivers
v0x1a12ac0_0 .net *"_ivl_23", 3 0, L_0x1a25150;  1 drivers
L_0x7f0c2dbc4648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a12ba0_0 .net *"_ivl_26", 0 0, L_0x7f0c2dbc4648;  1 drivers
L_0x7f0c2dbc4690 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1a12c80_0 .net/2u *"_ivl_27", 3 0, L_0x7f0c2dbc4690;  1 drivers
v0x1a12d60_0 .net *"_ivl_29", 0 0, L_0x1a25280;  1 drivers
L_0x7f0c2dbc4528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a12e20_0 .net *"_ivl_3", 0 0, L_0x7f0c2dbc4528;  1 drivers
v0x1a12f00_0 .net *"_ivl_32", 0 0, L_0x1a253c0;  1 drivers
L_0x7f0c2dbc4570 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1a12fc0_0 .net/2u *"_ivl_4", 3 0, L_0x7f0c2dbc4570;  1 drivers
v0x1a130a0_0 .net *"_ivl_6", 0 0, L_0x1a24a30;  1 drivers
v0x1a13160_0 .net *"_ivl_9", 0 0, L_0x1a24b70;  1 drivers
L_0x1a24940 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc4528;
L_0x1a24a30 .cmp/eq 4, L_0x1a24940, L_0x7f0c2dbc4570;
L_0x1a24d40 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x1a24b70, C4<>;
L_0x1a24e30 .concat [ 3 1 0 0], v0x1a212f0_0, L_0x7f0c2dbc45b8;
L_0x1a24f50 .cmp/eq 4, L_0x1a24e30, L_0x7f0c2dbc4600;
L_0x1a25150 .concat [ 3 1 0 0], v0x1a213b0_0, L_0x7f0c2dbc4648;
L_0x1a25280 .cmp/eq 4, L_0x1a25150, L_0x7f0c2dbc4690;
S_0x1a11ae0 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a11850;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1a11cc0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1a11d00 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1a246d0/d .functor BUFZ 16, v0x1a12310_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1a246d0 .delay 16 (1000,1000,1000) L_0x1a246d0/d;
v0x1a11f20_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x1a11fe0_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x1a120a0_0 .net "in", 15 0, L_0x1a24d40;  1 drivers
v0x1a12140_0 .net "out", 15 0, L_0x1a246d0;  alias, 1 drivers
v0x1a12220_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a12310_0 .var "state", 15 0;
v0x1a123f0_0 .net "we", 0 0, L_0x1a25480;  1 drivers
S_0x1a13220 .scope generate, "rd_mux[4]" "rd_mux[4]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a13420 .param/l "i" 0 4 46, +C4<0100>;
L_0x1a25a60 .functor AND 1, v0x1a22000_0, L_0x1a25920, C4<1>, C4<1>;
L_0x1a25ea0 .functor AND 1, L_0x1a25d30, v0x1a21f30_0, C4<1>, C4<1>;
L_0x1a261d0 .functor AND 1, L_0x1a26090, v0x1a22000_0, C4<1>, C4<1>;
L_0x1a26290 .functor OR 1, L_0x1a25ea0, L_0x1a261d0, C4<0>, C4<0>;
v0x1a140d0_0 .net *"_ivl_0", 4 0, L_0x1a25830;  1 drivers
v0x1a141d0_0 .net *"_ivl_13", 4 0, L_0x1a25c10;  1 drivers
L_0x7f0c2dbc4768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a142b0_0 .net *"_ivl_16", 1 0, L_0x7f0c2dbc4768;  1 drivers
L_0x7f0c2dbc47b0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1a14370_0 .net/2u *"_ivl_17", 4 0, L_0x7f0c2dbc47b0;  1 drivers
v0x1a14450_0 .net *"_ivl_19", 0 0, L_0x1a25d30;  1 drivers
v0x1a14510_0 .net *"_ivl_22", 0 0, L_0x1a25ea0;  1 drivers
v0x1a145d0_0 .net *"_ivl_23", 4 0, L_0x1a25f60;  1 drivers
L_0x7f0c2dbc47f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a146b0_0 .net *"_ivl_26", 1 0, L_0x7f0c2dbc47f8;  1 drivers
L_0x7f0c2dbc4840 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1a14790_0 .net/2u *"_ivl_27", 4 0, L_0x7f0c2dbc4840;  1 drivers
v0x1a14900_0 .net *"_ivl_29", 0 0, L_0x1a26090;  1 drivers
L_0x7f0c2dbc46d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a149c0_0 .net *"_ivl_3", 1 0, L_0x7f0c2dbc46d8;  1 drivers
v0x1a14aa0_0 .net *"_ivl_32", 0 0, L_0x1a261d0;  1 drivers
L_0x7f0c2dbc4720 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1a14b60_0 .net/2u *"_ivl_4", 4 0, L_0x7f0c2dbc4720;  1 drivers
v0x1a14c40_0 .net *"_ivl_6", 0 0, L_0x1a25920;  1 drivers
v0x1a14d00_0 .net *"_ivl_9", 0 0, L_0x1a25a60;  1 drivers
L_0x1a25830 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc46d8;
L_0x1a25920 .cmp/eq 5, L_0x1a25830, L_0x7f0c2dbc4720;
L_0x1a25b20 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x1a25a60, C4<>;
L_0x1a25c10 .concat [ 3 2 0 0], v0x1a212f0_0, L_0x7f0c2dbc4768;
L_0x1a25d30 .cmp/eq 5, L_0x1a25c10, L_0x7f0c2dbc47b0;
L_0x1a25f60 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc47f8;
L_0x1a26090 .cmp/eq 5, L_0x1a25f60, L_0x7f0c2dbc4840;
S_0x1a13500 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a13220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1a136e0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1a13720 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1a255c0/d .functor BUFZ 16, v0x1a13e30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1a255c0 .delay 16 (1000,1000,1000) L_0x1a255c0/d;
v0x1a13940_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x1a13a00_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x1a13b50_0 .net "in", 15 0, L_0x1a25b20;  1 drivers
v0x1a13c20_0 .net "out", 15 0, L_0x1a255c0;  alias, 1 drivers
v0x1a13d00_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a13e30_0 .var "state", 15 0;
v0x1a13f10_0 .net "we", 0 0, L_0x1a26290;  1 drivers
S_0x1a14dc0 .scope generate, "rd_mux[5]" "rd_mux[5]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a10520 .param/l "i" 0 4 46, +C4<0101>;
L_0x1a26760 .functor AND 1, v0x1a22000_0, L_0x1a26620, C4<1>, C4<1>;
L_0x1a26ba0 .functor AND 1, L_0x1a26a30, v0x1a21f30_0, C4<1>, C4<1>;
L_0x1a26ed0 .functor AND 1, L_0x1a26d90, v0x1a22000_0, C4<1>, C4<1>;
L_0x1a26f90 .functor OR 1, L_0x1a26ba0, L_0x1a26ed0, C4<0>, C4<0>;
v0x1a15b30_0 .net *"_ivl_0", 4 0, L_0x1a26530;  1 drivers
v0x1a15c30_0 .net *"_ivl_13", 4 0, L_0x1a26910;  1 drivers
L_0x7f0c2dbc4918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a15d10_0 .net *"_ivl_16", 1 0, L_0x7f0c2dbc4918;  1 drivers
L_0x7f0c2dbc4960 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1a15dd0_0 .net/2u *"_ivl_17", 4 0, L_0x7f0c2dbc4960;  1 drivers
v0x1a15eb0_0 .net *"_ivl_19", 0 0, L_0x1a26a30;  1 drivers
v0x1a15fc0_0 .net *"_ivl_22", 0 0, L_0x1a26ba0;  1 drivers
v0x1a16080_0 .net *"_ivl_23", 4 0, L_0x1a26c60;  1 drivers
L_0x7f0c2dbc49a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a16160_0 .net *"_ivl_26", 1 0, L_0x7f0c2dbc49a8;  1 drivers
L_0x7f0c2dbc49f0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1a16240_0 .net/2u *"_ivl_27", 4 0, L_0x7f0c2dbc49f0;  1 drivers
v0x1a16320_0 .net *"_ivl_29", 0 0, L_0x1a26d90;  1 drivers
L_0x7f0c2dbc4888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a163e0_0 .net *"_ivl_3", 1 0, L_0x7f0c2dbc4888;  1 drivers
v0x1a164c0_0 .net *"_ivl_32", 0 0, L_0x1a26ed0;  1 drivers
L_0x7f0c2dbc48d0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1a16580_0 .net/2u *"_ivl_4", 4 0, L_0x7f0c2dbc48d0;  1 drivers
v0x1a16660_0 .net *"_ivl_6", 0 0, L_0x1a26620;  1 drivers
v0x1a16720_0 .net *"_ivl_9", 0 0, L_0x1a26760;  1 drivers
L_0x1a26530 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc4888;
L_0x1a26620 .cmp/eq 5, L_0x1a26530, L_0x7f0c2dbc48d0;
L_0x1a26820 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x1a26760, C4<>;
L_0x1a26910 .concat [ 3 2 0 0], v0x1a212f0_0, L_0x7f0c2dbc4918;
L_0x1a26a30 .cmp/eq 5, L_0x1a26910, L_0x7f0c2dbc4960;
L_0x1a26c60 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc49a8;
L_0x1a26d90 .cmp/eq 5, L_0x1a26c60, L_0x7f0c2dbc49f0;
S_0x1a15000 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a14dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1a151e0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1a15220 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1a263d0/d .functor BUFZ 16, v0x1a15890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1a263d0 .delay 16 (1000,1000,1000) L_0x1a263d0/d;
v0x1a15470_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x1a15530_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x1a155f0_0 .net "in", 15 0, L_0x1a26820;  1 drivers
v0x1a156c0_0 .net "out", 15 0, L_0x1a263d0;  alias, 1 drivers
v0x1a157a0_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a15890_0 .var "state", 15 0;
v0x1a15970_0 .net "we", 0 0, L_0x1a26f90;  1 drivers
S_0x1a167e0 .scope generate, "rd_mux[6]" "rd_mux[6]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a16990 .param/l "i" 0 4 46, +C4<0110>;
L_0x1a27460 .functor AND 1, v0x1a22000_0, L_0x1a27320, C4<1>, C4<1>;
L_0x1a279b0 .functor AND 1, L_0x1a27840, v0x1a21f30_0, C4<1>, C4<1>;
L_0x1a27df0 .functor AND 1, L_0x1a27cb0, v0x1a22000_0, C4<1>, C4<1>;
L_0x1a27eb0 .functor OR 1, L_0x1a279b0, L_0x1a27df0, C4<0>, C4<0>;
v0x1a175a0_0 .net *"_ivl_0", 4 0, L_0x1a27230;  1 drivers
v0x1a176a0_0 .net *"_ivl_13", 4 0, L_0x1a27610;  1 drivers
L_0x7f0c2dbc4ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a17780_0 .net *"_ivl_16", 1 0, L_0x7f0c2dbc4ac8;  1 drivers
L_0x7f0c2dbc4b10 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1a17840_0 .net/2u *"_ivl_17", 4 0, L_0x7f0c2dbc4b10;  1 drivers
v0x1a17920_0 .net *"_ivl_19", 0 0, L_0x1a27840;  1 drivers
v0x1a17a30_0 .net *"_ivl_22", 0 0, L_0x1a279b0;  1 drivers
v0x1a17af0_0 .net *"_ivl_23", 4 0, L_0x1a27b80;  1 drivers
L_0x7f0c2dbc4b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a17bd0_0 .net *"_ivl_26", 1 0, L_0x7f0c2dbc4b58;  1 drivers
L_0x7f0c2dbc4ba0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1a17cb0_0 .net/2u *"_ivl_27", 4 0, L_0x7f0c2dbc4ba0;  1 drivers
v0x1a17d90_0 .net *"_ivl_29", 0 0, L_0x1a27cb0;  1 drivers
L_0x7f0c2dbc4a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a17e50_0 .net *"_ivl_3", 1 0, L_0x7f0c2dbc4a38;  1 drivers
v0x1a17f30_0 .net *"_ivl_32", 0 0, L_0x1a27df0;  1 drivers
L_0x7f0c2dbc4a80 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1a17ff0_0 .net/2u *"_ivl_4", 4 0, L_0x7f0c2dbc4a80;  1 drivers
v0x1a180d0_0 .net *"_ivl_6", 0 0, L_0x1a27320;  1 drivers
v0x1a18190_0 .net *"_ivl_9", 0 0, L_0x1a27460;  1 drivers
L_0x1a27230 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc4a38;
L_0x1a27320 .cmp/eq 5, L_0x1a27230, L_0x7f0c2dbc4a80;
L_0x1a27520 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x1a27460, C4<>;
L_0x1a27610 .concat [ 3 2 0 0], v0x1a212f0_0, L_0x7f0c2dbc4ac8;
L_0x1a27840 .cmp/eq 5, L_0x1a27610, L_0x7f0c2dbc4b10;
L_0x1a27b80 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc4b58;
L_0x1a27cb0 .cmp/eq 5, L_0x1a27b80, L_0x7f0c2dbc4ba0;
S_0x1a16a70 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a167e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1a16c50 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1a16c90 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1a270d0/d .functor BUFZ 16, v0x1a17300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1a270d0 .delay 16 (1000,1000,1000) L_0x1a270d0/d;
v0x1a16ee0_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x1a16fa0_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x1a17060_0 .net "in", 15 0, L_0x1a27520;  1 drivers
v0x1a17130_0 .net "out", 15 0, L_0x1a270d0;  alias, 1 drivers
v0x1a17210_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a17300_0 .var "state", 15 0;
v0x1a173e0_0 .net "we", 0 0, L_0x1a27eb0;  1 drivers
S_0x1a18250 .scope generate, "rd_mux[7]" "rd_mux[7]" 4 46, 4 46 0, S_0x1a0c7d0;
 .timescale -9 -12;
P_0x1a18400 .param/l "i" 0 4 46, +C4<0111>;
L_0x1a286a0 .functor AND 1, v0x1a22000_0, L_0x1a28560, C4<1>, C4<1>;
L_0x1a28cf0 .functor AND 1, L_0x1a28b80, v0x1a21f30_0, C4<1>, C4<1>;
L_0x1a29020 .functor AND 1, L_0x1a28ee0, v0x1a22000_0, C4<1>, C4<1>;
L_0x1a290e0 .functor OR 1, L_0x1a28cf0, L_0x1a29020, C4<0>, C4<0>;
v0x1a19010_0 .net *"_ivl_0", 4 0, L_0x1a28260;  1 drivers
v0x1a19110_0 .net *"_ivl_13", 4 0, L_0x1a28a60;  1 drivers
L_0x7f0c2dbc4c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a191f0_0 .net *"_ivl_16", 1 0, L_0x7f0c2dbc4c78;  1 drivers
L_0x7f0c2dbc4cc0 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1a192b0_0 .net/2u *"_ivl_17", 4 0, L_0x7f0c2dbc4cc0;  1 drivers
v0x1a19390_0 .net *"_ivl_19", 0 0, L_0x1a28b80;  1 drivers
v0x1a194a0_0 .net *"_ivl_22", 0 0, L_0x1a28cf0;  1 drivers
v0x1a19560_0 .net *"_ivl_23", 4 0, L_0x1a28db0;  1 drivers
L_0x7f0c2dbc4d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a19640_0 .net *"_ivl_26", 1 0, L_0x7f0c2dbc4d08;  1 drivers
L_0x7f0c2dbc4d50 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1a19720_0 .net/2u *"_ivl_27", 4 0, L_0x7f0c2dbc4d50;  1 drivers
v0x1a19800_0 .net *"_ivl_29", 0 0, L_0x1a28ee0;  1 drivers
L_0x7f0c2dbc4be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a198c0_0 .net *"_ivl_3", 1 0, L_0x7f0c2dbc4be8;  1 drivers
v0x1a199a0_0 .net *"_ivl_32", 0 0, L_0x1a29020;  1 drivers
L_0x7f0c2dbc4c30 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1a19a60_0 .net/2u *"_ivl_4", 4 0, L_0x7f0c2dbc4c30;  1 drivers
v0x1a19b40_0 .net *"_ivl_6", 0 0, L_0x1a28560;  1 drivers
v0x1a19c00_0 .net *"_ivl_9", 0 0, L_0x1a286a0;  1 drivers
L_0x1a28260 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc4be8;
L_0x1a28560 .cmp/eq 5, L_0x1a28260, L_0x7f0c2dbc4c30;
L_0x1a28970 .functor MUXZ 16, v0x1a21d70_0, v0x1a21e60_0, L_0x1a286a0, C4<>;
L_0x1a28a60 .concat [ 3 2 0 0], v0x1a212f0_0, L_0x7f0c2dbc4c78;
L_0x1a28b80 .cmp/eq 5, L_0x1a28a60, L_0x7f0c2dbc4cc0;
L_0x1a28db0 .concat [ 3 2 0 0], v0x1a213b0_0, L_0x7f0c2dbc4d08;
L_0x1a28ee0 .cmp/eq 5, L_0x1a28db0, L_0x7f0c2dbc4d50;
S_0x1a184e0 .scope module, "one_reg" "Nbit_reg" 4 47, 5 14 0, S_0x1a18250;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1a186c0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1a18700 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1a27ff0/d .functor BUFZ 16, v0x1a18d70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1a27ff0 .delay 16 (1000,1000,1000) L_0x1a27ff0/d;
v0x1a18950_0 .net "clk", 0 0, v0x1a20b10_0;  alias, 1 drivers
v0x1a18a10_0 .net "gwe", 0 0, v0x1a21090_0;  alias, 1 drivers
v0x1a18ad0_0 .net "in", 15 0, L_0x1a28970;  1 drivers
v0x1a18ba0_0 .net "out", 15 0, L_0x1a27ff0;  alias, 1 drivers
v0x1a18c80_0 .net "rst", 0 0, v0x1a217c0_0;  alias, 1 drivers
v0x1a18d70_0 .var "state", 15 0;
v0x1a18e50_0 .net "we", 0 0, L_0x1a290e0;  1 drivers
    .scope S_0x1a0cef0;
T_1 ;
    %wait E_0x198f020;
    %load/vec4 v0x19a8310_0;
    %load/vec4 v0x1a0d300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a0d410_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x19a8310_0;
    %load/vec4 v0x1a0d4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x19f01a0_0;
    %store/vec4 v0x1a0d410_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1a0e5b0;
T_2 ;
    %wait E_0x198f020;
    %load/vec4 v0x1a0eae0_0;
    %load/vec4 v0x1a0ed40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a0ee30_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1a0eae0_0;
    %load/vec4 v0x1a0eef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1a0ebb0_0;
    %store/vec4 v0x1a0ee30_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1a0ffc0;
T_3 ;
    %wait E_0x198f020;
    %load/vec4 v0x1a10570_0;
    %load/vec4 v0x1a10800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a10940_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1a10570_0;
    %load/vec4 v0x1a10a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1a10680_0;
    %store/vec4 v0x1a10940_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1a11ae0;
T_4 ;
    %wait E_0x198f020;
    %load/vec4 v0x1a11fe0_0;
    %load/vec4 v0x1a12220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a12310_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1a11fe0_0;
    %load/vec4 v0x1a123f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1a120a0_0;
    %store/vec4 v0x1a12310_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a13500;
T_5 ;
    %wait E_0x198f020;
    %load/vec4 v0x1a13a00_0;
    %load/vec4 v0x1a13d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a13e30_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1a13a00_0;
    %load/vec4 v0x1a13f10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1a13b50_0;
    %store/vec4 v0x1a13e30_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1a15000;
T_6 ;
    %wait E_0x198f020;
    %load/vec4 v0x1a15530_0;
    %load/vec4 v0x1a157a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a15890_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1a15530_0;
    %load/vec4 v0x1a15970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1a155f0_0;
    %store/vec4 v0x1a15890_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a16a70;
T_7 ;
    %wait E_0x198f020;
    %load/vec4 v0x1a16fa0_0;
    %load/vec4 v0x1a17210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a17300_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1a16fa0_0;
    %load/vec4 v0x1a173e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1a17060_0;
    %store/vec4 v0x1a17300_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1a184e0;
T_8 ;
    %wait E_0x198f020;
    %load/vec4 v0x1a18a10_0;
    %load/vec4 v0x1a18c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a18d70_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1a18a10_0;
    %load/vec4 v0x1a18e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1a18ad0_0;
    %store/vec4 v0x1a18d70_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x19cd9f0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x1a20b10_0;
    %inv;
    %assign/vec4 v0x1a20b10_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x19cd9f0;
T_10 ;
    %vpi_call 2 89 "$dumpfile", "reg_ss.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a21480_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a21860_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a212f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a21f30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a21d70_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a21550_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a21a40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a213b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a22000_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1a21e60_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a217c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a20b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a21090_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a20bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a21cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a21210_0, 0, 32;
    %vpi_func 2 115 "$fopen" 32, "test_lc4_regfile_ss.input", "r" {0 0 0};
    %store/vec4 v0x1a21130_0, 0, 32;
    %load/vec4 v0x1a21130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 117 "$display", "Error opening file: ", "test_lc4_regfile_ss.input" {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
T_10.0 ;
    %vpi_func 2 123 "$fopen" 32, "regfile_ss_test.output.txt", "w" {0 0 0};
    %store/vec4 v0x1a21210_0, 0, 32;
    %load/vec4 v0x1a21210_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 125 "$display", "Error opening file: ", "regfile_ss_test.output.txt" {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
T_10.2 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a217c0_0, 0, 1;
    %delay 2000, 0;
T_10.4 ;
    %vpi_func 2 137 "$fscanf" 32, v0x1a21130_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x1a21480_0, v0x1a21860_0, v0x1a212f0_0, v0x1a21f30_0, v0x1a21d70_0, v0x1a20cb0_0, v0x1a20e80_0, v0x1a21550_0, v0x1a21a40_0, v0x1a213b0_0, v0x1a22000_0, v0x1a21e60_0, v0x1a20da0_0, v0x1a20fb0_0 {0 0 0};
    %cmpi/e 14, 0, 32;
    %jmp/0xz T_10.5, 4;
    %delay 8000, 0;
    %load/vec4 v0x1a21cb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1a21cb0_0, 0, 32;
    %load/vec4 v0x1a21210_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 146 "$fdisplay", v0x1a21210_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x1a21480_0, v0x1a21860_0, v0x1a212f0_0, v0x1a21f30_0, v0x1a21d70_0, v0x1a21620_0, v0x1a21b10_0, v0x1a21550_0, v0x1a21a40_0, v0x1a213b0_0, v0x1a22000_0, v0x1a21e60_0, v0x1a216f0_0, v0x1a21be0_0 {0 0 0};
T_10.6 ;
    %load/vec4 v0x1a21620_0;
    %load/vec4 v0x1a20cb0_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a20bd0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.10, 5;
    %vpi_call 2 151 "$display", "Error at test %d: Value of register %d on output rs_A should have been %h, but was %h instead", v0x1a21cb0_0, v0x1a21480_0, v0x1a20cb0_0, v0x1a21620_0 {0 0 0};
T_10.10 ;
    %load/vec4 v0x1a20bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a20bd0_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x1a21b10_0;
    %load/vec4 v0x1a20e80_0;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1a20bd0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.14, 5;
    %vpi_call 2 158 "$display", "Error at test %d: Value of register %d on output rt_A should have been %h, but was %h instead", v0x1a21cb0_0, v0x1a21860_0, v0x1a20e80_0, v0x1a21b10_0 {0 0 0};
T_10.14 ;
    %load/vec4 v0x1a20bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a20bd0_0, 0, 32;
T_10.12 ;
    %load/vec4 v0x1a216f0_0;
    %load/vec4 v0x1a20da0_0;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x1a20bd0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.18, 5;
    %vpi_call 2 165 "$display", "Error at test %d: Value of register %d on output rs_B should have been %h, but was %h instead", v0x1a21cb0_0, v0x1a21550_0, v0x1a20da0_0, v0x1a216f0_0 {0 0 0};
T_10.18 ;
    %load/vec4 v0x1a20bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a20bd0_0, 0, 32;
T_10.16 ;
    %load/vec4 v0x1a21be0_0;
    %load/vec4 v0x1a20fb0_0;
    %cmp/ne;
    %jmp/0xz  T_10.20, 6;
    %load/vec4 v0x1a20bd0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.22, 5;
    %vpi_call 2 172 "$display", "Error at test %d: Value of register %d on output rt_B should have been %h, but was %h instead", v0x1a21cb0_0, v0x1a21a40_0, v0x1a20fb0_0, v0x1a21be0_0 {0 0 0};
T_10.22 ;
    %load/vec4 v0x1a20bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a20bd0_0, 0, 32;
T_10.20 ;
    %delay 2000, 0;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x1a21130_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %vpi_call 2 181 "$fclose", v0x1a21130_0 {0 0 0};
T_10.24 ;
    %load/vec4 v0x1a21210_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_call 2 182 "$fclose", v0x1a21210_0 {0 0 0};
T_10.26 ;
    %vpi_call 2 183 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x1a21cb0_0, v0x1a20bd0_0, "test_lc4_regfile_ss.input" {0 0 0};
    %load/vec4 v0x1a21cb0_0;
    %store/vec4 v0x19b5bd0_0, 0, 32;
    %load/vec4 v0x1a21cb0_0;
    %load/vec4 v0x1a20bd0_0;
    %sub;
    %store/vec4 v0x19ba410_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x19e8b30;
    %join;
    %vpi_call 2 185 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile_ss.v";
    "./print_points.v";
    "lc4_regfile_ss.v";
    "register.v";
