Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Apr 14 01:43:14 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.468        0.000                      0                  321        0.066        0.000                      0                  321        3.000        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clock0/inst/inClock        {0.000 5.000}        10.000          100.000         
  clk25MHz_ClockDivider    {0.000 20.000}       40.000          25.000          
  clkfbout_ClockDivider    {0.000 5.000}        10.000          100.000         
  pixelClock_ClockDivider  {0.000 4.630}        9.259           108.000         
sys_clk_pin                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock0/inst/inClock                                                                                                                                                          3.000        0.000                       0                     1  
  clk25MHz_ClockDivider         35.143        0.000                      0                   50        0.258        0.000                      0                   50       19.500        0.000                       0                    28  
  clkfbout_ClockDivider                                                                                                                                                      7.845        0.000                       0                     3  
  pixelClock_ClockDivider        2.468        0.000                      0                  165        0.089        0.000                      0                  165        4.130        0.000                       0                    72  
sys_clk_pin                      4.465        0.000                      0                   97        0.066        0.000                      0                   97        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25MHz_ClockDivider  sys_clk_pin                  4.408        0.000                      0                   37        0.326        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock0/inst/inClock
  To Clock:  clock0/inst/inClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock0/inst/inClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock0/inst/inClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25MHz_ClockDivider
  To Clock:  clk25MHz_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       35.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.143ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.774ns (42.192%)  route 2.431ns (57.808%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.806     5.774    counter[23]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.448    41.448    clk25MHz
    SLICE_X12Y10         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.101    41.441    
    SLICE_X12Y10         FDRE (Setup_fdre_C_R)       -0.524    40.917    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         40.917    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 35.143    

Slack (MET) :             35.143ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.774ns (42.192%)  route 2.431ns (57.808%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.806     5.774    counter[23]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.448    41.448    clk25MHz
    SLICE_X12Y10         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.101    41.441    
    SLICE_X12Y10         FDRE (Setup_fdre_C_R)       -0.524    40.917    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         40.917    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 35.143    

Slack (MET) :             35.143ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.774ns (42.192%)  route 2.431ns (57.808%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.806     5.774    counter[23]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.448    41.448    clk25MHz
    SLICE_X12Y10         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.101    41.441    
    SLICE_X12Y10         FDRE (Setup_fdre_C_R)       -0.524    40.917    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         40.917    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 35.143    

Slack (MET) :             35.182ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]__0/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.774ns (42.308%)  route 2.419ns (57.692%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.794     5.763    counter[23]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  counter_reg[1]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.450    41.450    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[1]__0/C
                         clock pessimism              0.119    41.569    
                         clock uncertainty           -0.101    41.468    
    SLICE_X12Y5          FDRE (Setup_fdre_C_R)       -0.524    40.944    counter_reg[1]__0
  -------------------------------------------------------------------
                         required time                         40.944    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 35.182    

Slack (MET) :             35.182ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[2]__0/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.774ns (42.308%)  route 2.419ns (57.692%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.794     5.763    counter[23]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  counter_reg[2]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.450    41.450    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[2]__0/C
                         clock pessimism              0.119    41.569    
                         clock uncertainty           -0.101    41.468    
    SLICE_X12Y5          FDRE (Setup_fdre_C_R)       -0.524    40.944    counter_reg[2]__0
  -------------------------------------------------------------------
                         required time                         40.944    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 35.182    

Slack (MET) :             35.182ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]__0/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.774ns (42.308%)  route 2.419ns (57.692%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.794     5.763    counter[23]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  counter_reg[3]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.450    41.450    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[3]__0/C
                         clock pessimism              0.119    41.569    
                         clock uncertainty           -0.101    41.468    
    SLICE_X12Y5          FDRE (Setup_fdre_C_R)       -0.524    40.944    counter_reg[3]__0
  -------------------------------------------------------------------
                         required time                         40.944    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 35.182    

Slack (MET) :             35.182ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]__0/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.774ns (42.308%)  route 2.419ns (57.692%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.794     5.763    counter[23]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.450    41.450    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
                         clock pessimism              0.119    41.569    
                         clock uncertainty           -0.101    41.468    
    SLICE_X12Y5          FDRE (Setup_fdre_C_R)       -0.524    40.944    counter_reg[4]__0
  -------------------------------------------------------------------
                         required time                         40.944    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 35.182    

Slack (MET) :             35.238ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.774ns (42.192%)  route 2.431ns (57.808%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.806     5.774    counter[23]_i_1_n_0
    SLICE_X13Y10         FDRE                                         r  counter_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.448    41.448    clk25MHz
    SLICE_X13Y10         FDRE                                         r  counter_reg[0]__0/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.101    41.441    
    SLICE_X13Y10         FDRE (Setup_fdre_C_R)       -0.429    41.012    counter_reg[0]__0
  -------------------------------------------------------------------
                         required time                         41.012    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 35.238    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.774ns (43.745%)  route 2.281ns (56.255%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.657     5.625    counter[23]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.448    41.448    clk25MHz
    SLICE_X12Y9          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.101    41.441    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    40.917    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         40.917    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25MHz_ClockDivider rise@40.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.774ns (43.745%)  route 2.281ns (56.255%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.569     1.569    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  counter_reg[4]__0/Q
                         net (fo=2, routed)           0.821     2.908    counter_reg[4]__0_n_0
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.032 r  counter[23]_i_26/O
                         net (fo=1, routed)           0.000     3.032    counter[23]_i_26_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.564 r  counter_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.564    counter_reg[23]_i_12_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  counter_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.678    counter_reg[23]_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.835 f  counter_reg[23]_i_3/CO[1]
                         net (fo=2, routed)           0.804     4.639    counter_reg[23]_i_3_n_2
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.329     4.968 r  counter[23]_i_1/O
                         net (fo=24, routed)          0.657     5.625    counter[23]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    41.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.328 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.909    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.448    41.448    clk25MHz
    SLICE_X12Y9          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.101    41.441    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    40.917    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         40.917    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                 35.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.566     0.566    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  counter_reg[3]__0/Q
                         net (fo=1, routed)           0.114     0.844    counter_reg[3]__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.954 r  counter_reg[4]__0_i_1/O[2]
                         net (fo=2, routed)           0.000     0.954    counter_reg[4]__0_i_1_n_5
    SLICE_X12Y5          FDRE                                         r  counter_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.836     0.836    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[3]__0/C
                         clock pessimism             -0.270     0.566    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.130     0.696    counter_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.565     0.565    clk25MHz
    SLICE_X14Y7          FDRE                                         r  clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  clk1Hz_reg/Q
                         net (fo=2, routed)           0.177     0.906    clk1Hz_reg_n_0
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.951    clk1Hz_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.835     0.835    clk25MHz
    SLICE_X14Y7          FDRE                                         r  clk1Hz_reg/C
                         clock pessimism             -0.270     0.565    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.120     0.685    clk1Hz_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.565     0.565    clk25MHz
    SLICE_X12Y7          FDRE                                         r  counter_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  counter_reg[11]__0/Q
                         net (fo=3, routed)           0.125     0.854    counter_reg[11]__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.964 r  counter_reg[12]__0_i_1/O[2]
                         net (fo=2, routed)           0.000     0.964    counter_reg[12]__0_i_1_n_5
    SLICE_X12Y7          FDRE                                         r  counter_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.835     0.835    clk25MHz
    SLICE_X12Y7          FDRE                                         r  counter_reg[11]__0/C
                         clock pessimism             -0.270     0.565    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.130     0.695    counter_reg[11]__0
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.565     0.565    clk25MHz
    SLICE_X12Y8          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  counter_reg[15]/Q
                         net (fo=3, routed)           0.126     0.854    counter_reg_n_0_[15]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.964 r  counter_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.964    counter_reg[16]_i_1_n_5
    SLICE_X12Y8          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.835     0.835    clk25MHz
    SLICE_X12Y8          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.130     0.695    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.564     0.564    clk25MHz
    SLICE_X12Y10         FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.127     0.854    counter_reg_n_0_[23]
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.964 r  counter_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.000     0.964    counter_reg[23]_i_2_n_5
    SLICE_X12Y10         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.834     0.834    clk25MHz
    SLICE_X12Y10         FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.130     0.694    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.566     0.566    clk25MHz
    SLICE_X12Y6          FDRE                                         r  counter_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  counter_reg[7]__0/Q
                         net (fo=2, routed)           0.127     0.856    counter_reg[7]__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.966 r  counter_reg[8]__0_i_1/O[2]
                         net (fo=2, routed)           0.000     0.966    counter_reg[8]__0_i_1_n_5
    SLICE_X12Y6          FDRE                                         r  counter_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.836     0.836    clk25MHz
    SLICE_X12Y6          FDRE                                         r  counter_reg[7]__0/C
                         clock pessimism             -0.270     0.566    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.130     0.696    counter_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.565     0.565    clk25MHz
    SLICE_X12Y9          FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.127     0.855    counter_reg_n_0_[19]
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.965 r  counter_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.965    counter_reg[20]_i_1_n_5
    SLICE_X12Y9          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.835     0.835    clk25MHz
    SLICE_X12Y9          FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.130     0.695    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.564     0.564    clk25MHz
    SLICE_X13Y10         FDRE                                         r  counter_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 f  counter_reg[0]__0/Q
                         net (fo=3, routed)           0.183     0.887    counter_reg[0]__0_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  counter[0]__0_i_1/O
                         net (fo=1, routed)           0.000     0.932    counter[0]__0_i_1_n_0
    SLICE_X13Y10         FDRE                                         r  counter_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.834     0.834    clk25MHz
    SLICE_X13Y10         FDRE                                         r  counter_reg[0]__0/C
                         clock pessimism             -0.270     0.564    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.091     0.655    counter_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 counter_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.566     0.566    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  counter_reg[3]__0/Q
                         net (fo=1, routed)           0.114     0.844    counter_reg[3]__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.990 r  counter_reg[4]__0_i_1/O[3]
                         net (fo=2, routed)           0.000     0.990    counter_reg[4]__0_i_1_n_4
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.836     0.836    clk25MHz
    SLICE_X12Y5          FDRE                                         r  counter_reg[4]__0/C
                         clock pessimism             -0.270     0.566    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.130     0.696    counter_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25MHz_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25MHz_ClockDivider rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.565     0.565    clk25MHz
    SLICE_X12Y7          FDRE                                         r  counter_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  counter_reg[11]__0/Q
                         net (fo=3, routed)           0.125     0.854    counter_reg[11]__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.000 r  counter_reg[12]__0_i_1/O[3]
                         net (fo=2, routed)           0.000     1.000    counter_reg[12]__0_i_1_n_4
    SLICE_X12Y7          FDRE                                         r  counter_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.835     0.835    clk25MHz
    SLICE_X12Y7          FDRE                                         r  counter_reg[12]__0/C
                         clock pessimism             -0.270     0.565    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.130     0.695    counter_reg[12]__0
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25MHz_ClockDivider
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y7      clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y9      counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y9      counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y5      counter_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y9      counter_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10     counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10     counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10     counter_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y5      counter_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y5      counter_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10     counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10     counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10     counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y5      counter_reg[2]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y5      counter_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y7      clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y7      clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y5      counter_reg[1]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y5      counter_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y9      counter_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelClock_ClockDivider
  To Clock:  pixelClock_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.847ns (27.306%)  route 4.917ns (72.694%))
  Logic Levels:           7  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 10.774 - 9.259 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.634     1.634    pixelClock
    SLICE_X7Y8           FDRE                                         r  char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     2.090 r  char_reg[3]/Q
                         net (fo=1, routed)           1.269     3.359    vga0/Q[3]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     3.483 r  vga0/char[3]_i_1/O
                         net (fo=43, routed)          2.002     5.486    vga0/D[3]
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.124     5.610 r  vga0/vgaRed[0]_i_133/O
                         net (fo=1, routed)           0.000     5.610    vga0/vgaRed[0]_i_133_n_0
    SLICE_X9Y13          MUXF7 (Prop_muxf7_I1_O)      0.217     5.827 r  vga0/vgaRed_reg[0]_i_44/O
                         net (fo=1, routed)           1.186     7.013    vga0/vgaRed_reg[0]_i_44_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.299     7.312 r  vga0/vgaRed[0]_i_15/O
                         net (fo=1, routed)           0.000     7.312    vga0/vgaRed[0]_i_15_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     7.529 r  vga0/vgaRed_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     7.529    vga0/vgaRed_reg[0]_i_7_n_0
    SLICE_X3Y12          MUXF8 (Prop_muxf8_I1_O)      0.094     7.623 r  vga0/vgaRed_reg[0]_i_3/O
                         net (fo=1, routed)           0.460     8.082    vga0/vgaRed_reg[0]_i_3_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.316     8.398 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     8.398    vga0_n_3
    SLICE_X6Y11          FDRE                                         r  vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.514    10.774    pixelClock
    SLICE_X6Y11          FDRE                                         r  vgaRed_reg[0]/C
                         clock pessimism              0.093    10.867    
                         clock uncertainty           -0.079    10.788    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    10.867    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.991ns (18.504%)  route 4.365ns (81.496%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 10.709 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.519     6.924    vga0/v_count[5]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  vga0/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.449    10.709    vga0/pixelClock
    SLICE_X11Y10         FDRE                                         r  vga0/v_count_reg[4]/C
                         clock pessimism              0.093    10.802    
                         clock uncertainty           -0.079    10.723    
    SLICE_X11Y10         FDRE (Setup_fdre_C_R)       -0.637    10.086    vga0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.086    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.991ns (19.004%)  route 4.224ns (80.996%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 10.708 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.378     6.783    vga0/v_count[5]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.448    10.708    vga0/pixelClock
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[2]/C
                         clock pessimism              0.093    10.801    
                         clock uncertainty           -0.079    10.722    
    SLICE_X10Y11         FDRE (Setup_fdre_C_R)       -0.732     9.990    vga0/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.991ns (19.004%)  route 4.224ns (80.996%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 10.708 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.378     6.783    vga0/v_count[5]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.448    10.708    vga0/pixelClock
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[2]_rep/C
                         clock pessimism              0.093    10.801    
                         clock uncertainty           -0.079    10.722    
    SLICE_X10Y11         FDRE (Setup_fdre_C_R)       -0.732     9.990    vga0/v_count_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.991ns (19.004%)  route 4.224ns (80.996%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 10.708 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.378     6.783    vga0/v_count[5]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.448    10.708    vga0/pixelClock
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[3]/C
                         clock pessimism              0.093    10.801    
                         clock uncertainty           -0.079    10.722    
    SLICE_X10Y11         FDRE (Setup_fdre_C_R)       -0.732     9.990    vga0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.991ns (19.004%)  route 4.224ns (80.996%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 10.708 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.378     6.783    vga0/v_count[5]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.448    10.708    vga0/pixelClock
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[3]_rep/C
                         clock pessimism              0.093    10.801    
                         clock uncertainty           -0.079    10.722    
    SLICE_X10Y11         FDRE (Setup_fdre_C_R)       -0.732     9.990    vga0/v_count_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[3]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.991ns (19.004%)  route 4.224ns (80.996%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 10.708 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.378     6.783    vga0/v_count[5]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[3]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.448    10.708    vga0/pixelClock
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[3]_rep__0/C
                         clock pessimism              0.093    10.801    
                         clock uncertainty           -0.079    10.722    
    SLICE_X10Y11         FDRE (Setup_fdre_C_R)       -0.732     9.990    vga0/v_count_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.991ns (19.004%)  route 4.224ns (80.996%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 10.708 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.378     6.783    vga0/v_count[5]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.448    10.708    vga0/pixelClock
    SLICE_X10Y11         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.093    10.801    
                         clock uncertainty           -0.079    10.722    
    SLICE_X10Y11         FDRE (Setup_fdre_C_R)       -0.732     9.990    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.991ns (18.847%)  route 4.267ns (81.153%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 10.707 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.421     6.826    vga0/v_count[5]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  vga0/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.447    10.707    vga0/pixelClock
    SLICE_X9Y11          FDRE                                         r  vga0/v_count_reg[1]/C
                         clock pessimism              0.080    10.787    
                         clock uncertainty           -0.079    10.708    
    SLICE_X9Y11          FDRE (Setup_fdre_C_R)       -0.637    10.071    vga0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixelClock_ClockDivider rise@9.259ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.991ns (18.847%)  route 4.267ns (81.153%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 10.707 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.568     1.568    vga0/pixelClock
    SLICE_X11Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vga0/h_count_reg[4]/Q
                         net (fo=10, routed)          1.403     3.391    vga0/h_count_reg_n_0_[4]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299     3.690 r  vga0/h_count[10]_i_5/O
                         net (fo=1, routed)           0.799     4.489    vga0/h_count[10]_i_5_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.613 r  vga0/h_count[10]_i_3/O
                         net (fo=32, routed)          1.643     6.256    vga0/h_count[10]_i_1_n_0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.149     6.405 r  vga0/v_count[5]_i_1/O
                         net (fo=9, routed)           0.421     6.826    vga0/v_count[5]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  vga0/v_count_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457    10.717    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.259 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          1.447    10.707    vga0/pixelClock
    SLICE_X9Y11          FDRE                                         r  vga0/v_count_reg[1]_rep/C
                         clock pessimism              0.080    10.787    
                         clock uncertainty           -0.079    10.708    
    SLICE_X9Y11          FDRE (Setup_fdre_C_R)       -0.637    10.071    vga0/v_count_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  3.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.459%)  route 0.168ns (50.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y7           FDRE                                         r  fb_out_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[3]/Q
                         net (fo=3, routed)           0.168     0.896    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878     0.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.807    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.737%)  route 0.172ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y7           FDRE                                         r  fb_out_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[2]/Q
                         net (fo=3, routed)           0.172     0.901    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878     0.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.807    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.212%)  route 0.225ns (57.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y7           FDRE                                         r  fb_out_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[1]/Q
                         net (fo=3, routed)           0.225     0.953    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878     0.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.807    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.028%)  route 0.226ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y8           FDRE                                         r  fb_out_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[4]/Q
                         net (fo=3, routed)           0.226     0.955    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878     0.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.807    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.302%)  route 0.233ns (58.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y7           FDRE                                         r  fb_out_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[0]/Q
                         net (fo=3, routed)           0.233     0.962    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878     0.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.807    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.807%)  route 0.248ns (60.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y8           FDRE                                         r  fb_out_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[7]/Q
                         net (fo=3, routed)           0.248     0.977    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.879     0.879    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.808    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.566     0.566    vga0/pixelClock
    SLICE_X9Y6           FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga0/h_count_reg[6]/Q
                         net (fo=8, routed)           0.139     0.845    vga0/h_count_reg_n_0_[6]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.045     0.890 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.890    vga0/h_count[7]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.836     0.836    vga0/pixelClock
    SLICE_X8Y6           FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism             -0.257     0.579    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.121     0.700    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.478%)  route 0.274ns (62.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y7           FDRE                                         r  fb_out_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[3]/Q
                         net (fo=3, routed)           0.274     1.002    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.876     0.876    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.622    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.805    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.134%)  route 0.278ns (62.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y9           FDRE                                         r  fb_out_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[10]/Q
                         net (fo=3, routed)           0.278     1.006    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.876     0.876    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.622    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.805    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fb_out_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixelClock_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockDivider rise@0.000ns - pixelClock_ClockDivider rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.062%)  route 0.278ns (62.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.565     0.565    pixelClock
    SLICE_X8Y7           FDRE                                         r  fb_out_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fb_out_addr_reg[2]/Q
                         net (fo=3, routed)           0.278     1.007    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock0/inst/pixelClock_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock0/inst/clkout1_buf/O
                         net (fo=70, routed)          0.876     0.876    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.622    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.805    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelClock_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y7       char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y8       char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y7       char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y8       char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y7       char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y8       char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y8       char_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y8       char_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y10     char_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y8       nextchar_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y8       nextchar_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y6       vga0/hSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y6       vga0/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y8       char_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y8       char_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       char_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.395ns (43.288%)  route 3.138ns (56.712%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  fb_in_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.109    fb_in_addr_reg[7]_i_2_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  fb_in_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    fb_in_addr_reg[11]_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.557 r  fb_in_addr_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.805    10.362    fb_in_addr0[13]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.331    10.693 r  fb_in_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    10.693    fb_in_addr[13]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  fb_in_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    clk_BUFG
    SLICE_X4Y3           FDRE                                         r  fb_in_addr_reg[13]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.075    15.158    fb_in_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 2.279ns (41.595%)  route 3.200ns (58.405%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  fb_in_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.109    fb_in_addr_reg[7]_i_2_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  fb_in_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    fb_in_addr_reg[11]_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.445 r  fb_in_addr_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.867    10.312    fb_in_addr0[12]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.327    10.639 r  fb_in_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    10.639    fb_in_addr[12]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  fb_in_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    clk_BUFG
    SLICE_X4Y3           FDRE                                         r  fb_in_addr_reg[12]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.075    15.158    fb_in_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 2.165ns (40.354%)  route 3.200ns (59.646%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  fb_in_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.109    fb_in_addr_reg[7]_i_2_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.331 r  fb_in_addr_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.867    10.198    fb_in_addr0[8]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.327    10.525 r  fb_in_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.525    fb_in_addr[8]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  fb_in_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clk_BUFG
    SLICE_X4Y2           FDRE                                         r  fb_in_addr_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.075    15.159    fb_in_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 2.253ns (43.078%)  route 2.977ns (56.922%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  fb_in_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.109    fb_in_addr_reg[7]_i_2_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.443 r  fb_in_addr_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.644    10.087    fb_in_addr0[9]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.303    10.390 r  fb_in_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.390    fb_in_addr[9]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  fb_in_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clk_BUFG
    SLICE_X4Y2           FDRE                                         r  fb_in_addr_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.031    15.115    fb_in_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.051ns (39.059%)  route 3.200ns (60.941%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.217 r  fb_in_addr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.867    10.084    fb_in_addr0[4]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.327    10.411 r  fb_in_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.411    fb_in_addr[4]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)        0.075    15.159    fb_in_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.121ns (41.252%)  route 3.021ns (58.748%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.308 r  fb_in_addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.687     9.996    fb_in_addr0[7]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.306    10.302 r  fb_in_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.302    fb_in_addr[7]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)        0.032    15.116    fb_in_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.326ns (26.442%)  route 3.689ns (73.558%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 f  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 f  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  g0_b0__0_i_2/O
                         net (fo=44, routed)          1.014     8.424    g0_b0__0_i_2_n_0
    SLICE_X6Y0           LUT5 (Prop_lut5_I3_O)        0.150     8.574 r  g0_b0__0_i_4/O
                         net (fo=7, routed)           1.253     9.827    g0_b0__0_i_4_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I4_O)        0.348    10.175 r  g0_b4__0/O
                         net (fo=1, routed)           0.000    10.175    g0_b4__0_n_0
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)        0.077    15.094    fb_in_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.326ns (26.495%)  route 3.679ns (73.505%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 f  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 f  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 f  g0_b0__0_i_2/O
                         net (fo=44, routed)          1.014     8.424    g0_b0__0_i_2_n_0
    SLICE_X6Y0           LUT5 (Prop_lut5_I3_O)        0.150     8.574 r  g0_b0__0_i_4/O
                         net (fo=7, routed)           1.243     9.817    g0_b0__0_i_4_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I4_O)        0.348    10.165 r  g0_b5__0/O
                         net (fo=1, routed)           0.000    10.165    g0_b5__0_n_0
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)        0.081    15.098    fb_in_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.139ns (42.973%)  route 2.838ns (57.027%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.329 r  fb_in_addr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.505     9.835    fb_in_addr0[5]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.303    10.138 r  fb_in_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.138    fb_in_addr[5]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)        0.031    15.115    fb_in_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fb_in_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.235ns (44.775%)  route 2.757ns (55.225%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    clk_BUFG
    SLICE_X3Y2           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.828     6.444    counter_reg_n_0_[10]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  g0_b0__0_i_11/O
                         net (fo=1, routed)           0.280     6.848    g0_b0__0_i_11_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  g0_b0__0_i_10/O
                         net (fo=1, routed)           0.314     7.286    g0_b0__0_i_10_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  g0_b0__0_i_2/O
                         net (fo=44, routed)          0.911     8.321    g0_b0__0_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fb_in_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     8.445    fb_in_addr[3]_i_6_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.995 r  fb_in_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.995    fb_in_addr_reg[3]_i_2_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  fb_in_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.109    fb_in_addr_reg[7]_i_2_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.422 r  fb_in_addr_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.424     9.846    fb_in_addr0[11]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.306    10.152 r  fb_in_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    10.152    fb_in_addr[11]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  fb_in_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clk_BUFG
    SLICE_X6Y2           FDRE                                         r  fb_in_addr_reg[11]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)        0.081    15.165    fb_in_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.158%)  route 0.255ns (60.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[0]/Q
                         net (fo=3, routed)           0.255     1.869    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.803    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.588%)  route 0.284ns (63.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[6]/Q
                         net (fo=3, routed)           0.284     1.898    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.803    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.040%)  route 0.348ns (67.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y1           FDRE                                         r  fb_in_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[2]/Q
                         net (fo=3, routed)           0.348     1.962    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     2.001    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.799    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fb_in_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.805%)  route 0.264ns (65.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fb_in_addr_reg[7]/Q
                         net (fo=3, routed)           0.264     1.882    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.006    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.711    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.076%)  route 0.364ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[5]/Q
                         net (fo=3, routed)           0.364     1.978    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.803    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.223%)  route 0.361ns (68.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[6]/Q
                         net (fo=3, routed)           0.361     1.975    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     2.001    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.799    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.408%)  route 0.375ns (69.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y1           FDRE                                         r  fb_in_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[3]/Q
                         net (fo=3, routed)           0.375     1.989    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.006    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.804    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.822%)  route 0.386ns (70.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[5]/Q
                         net (fo=3, routed)           0.386     2.000    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.006    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.804    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_in_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.668%)  route 0.389ns (70.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    clk_BUFG
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  fb_in_dat_reg[6]/Q
                         net (fo=3, routed)           0.389     2.003    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.006    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.804    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fb_in_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.489%)  route 0.266ns (67.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  fb_in_addr_reg[4]/Q
                         net (fo=3, routed)           0.266     1.871    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.006    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.657    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y0     counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y3     fb_in_addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y3     fb_in_addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y0     fb_in_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y0     fb_in_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y0     fb_in_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     fb_in_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     fb_in_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y0     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y0     counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     fb_in_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     fb_in_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y0     fb_in_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y0     fb_in_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y1     counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     fb_in_dat_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y1     counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y0     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     fb_in_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y3     fb_in_addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25MHz_ClockDivider
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.580ns (7.251%)  route 7.419ns (92.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.521     9.638    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[4]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.222    14.570    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.524    14.046    fb_in_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.580ns (7.251%)  route 7.419ns (92.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.521     9.638    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y2           FDRE                                         r  fb_in_dat_reg[5]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.222    14.570    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.524    14.046    fb_in_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.580ns (7.259%)  route 7.410ns (92.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.512     9.629    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  fb_in_dat_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.450    14.791    clk_BUFG
    SLICE_X8Y4           FDRE                                         r  fb_in_dat_reg[7]/C
                         clock pessimism              0.000    14.791    
                         clock uncertainty           -0.222    14.569    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.524    14.045    fb_in_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 0.580ns (7.392%)  route 7.266ns (92.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.368     9.484    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[0]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.222    14.570    
    SLICE_X8Y0           FDRE (Setup_fdre_C_R)       -0.524    14.046    fb_in_dat_reg[0]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 0.580ns (7.392%)  route 7.266ns (92.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.368     9.484    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[1]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.222    14.570    
    SLICE_X8Y0           FDRE (Setup_fdre_C_R)       -0.524    14.046    fb_in_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 0.580ns (7.392%)  route 7.266ns (92.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.368     9.484    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y0           FDRE                                         r  fb_in_dat_reg[6]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.222    14.570    
    SLICE_X8Y0           FDRE (Setup_fdre_C_R)       -0.524    14.046    fb_in_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.580ns (7.534%)  route 7.119ns (92.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.221     9.337    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  fb_in_dat_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y1           FDRE                                         r  fb_in_dat_reg[2]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.222    14.570    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.524    14.046    fb_in_dat_reg[2]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.580ns (7.534%)  route 7.119ns (92.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  splash_reg/Q
                         net (fo=30, routed)          4.898     6.992    splash
    SLICE_X8Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.116 r  fb_in_dat[7]_i_1/O
                         net (fo=8, routed)           2.221     9.337    fb_in_dat[7]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  fb_in_dat_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    clk_BUFG
    SLICE_X8Y1           FDRE                                         r  fb_in_dat_reg[3]/C
                         clock pessimism              0.000    14.792    
                         clock uncertainty           -0.222    14.570    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.524    14.046    fb_in_dat_reg[3]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_dat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 0.518ns (6.744%)  route 7.163ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.568     1.568    clk25MHz
    SLICE_X14Y7          FDRE                                         r  clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  clk1Hz_reg/Q
                         net (fo=2, routed)           7.163     9.249    clk1Hz_reg_n_0
    SLICE_X8Y4           FDRE                                         r  fb_in_dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.450    14.791    clk_BUFG
    SLICE_X8Y4           FDRE                                         r  fb_in_dat_reg[7]/C
                         clock pessimism              0.000    14.791    
                         clock uncertainty           -0.222    14.569    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)       -0.031    14.538    fb_in_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 0.580ns (7.489%)  route 7.165ns (92.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.638     1.638    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  splash_reg/Q
                         net (fo=30, routed)          7.165     9.259    splash
    SLICE_X6Y2           LUT4 (Prop_lut4_I1_O)        0.124     9.383 r  fb_in_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.383    fb_in_addr[10]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  fb_in_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    clk_BUFG
    SLICE_X6Y2           FDRE                                         r  fb_in_addr_reg[10]/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.222    14.637    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)        0.077    14.714    fb_in_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.467ns (10.484%)  route 3.987ns (89.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          3.987     5.874    splash
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.100     5.974 r  counter[12]_i_1/O
                         net (fo=1, routed)           0.000     5.974    counter[12]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    clk_BUFG
    SLICE_X4Y3           FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.222     5.379    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.269     5.648    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.648    
                         arrival time                           5.974    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.489ns (10.924%)  route 3.987ns (89.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          3.987     5.874    splash
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.122     5.996 r  fb_in_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.996    fb_in_addr[12]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  fb_in_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    clk_BUFG
    SLICE_X4Y3           FDRE                                         r  fb_in_addr_reg[12]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.222     5.379    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.289     5.668    fb_in_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.668    
                         arrival time                           5.996    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.467ns (10.442%)  route 4.005ns (89.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          4.005     5.892    splash
    SLICE_X4Y1           LUT4 (Prop_lut4_I1_O)        0.100     5.992 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.992    counter[4]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.222     5.380    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.269     5.649    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.649    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.467ns (10.436%)  route 4.008ns (89.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          4.008     5.894    splash
    SLICE_X4Y1           LUT4 (Prop_lut4_I1_O)        0.100     5.994 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     5.994    counter[6]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.222     5.380    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.270     5.650    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           5.994    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.489ns (10.881%)  route 4.005ns (89.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          4.005     5.892    splash
    SLICE_X4Y1           LUT4 (Prop_lut4_I1_O)        0.122     6.014 r  fb_in_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.014    fb_in_addr[4]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[4]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.222     5.380    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.289     5.669    fb_in_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.669    
                         arrival time                           6.014    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.489ns (10.874%)  route 4.008ns (89.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          4.008     5.894    splash
    SLICE_X4Y1           LUT4 (Prop_lut4_I1_O)        0.122     6.016 r  fb_in_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     6.016    fb_in_addr[6]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    clk_BUFG
    SLICE_X4Y1           FDRE                                         r  fb_in_addr_reg[6]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.222     5.380    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.289     5.669    fb_in_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.669    
                         arrival time                           6.016    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 0.464ns (9.847%)  route 4.248ns (90.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          4.248     6.135    splash
    SLICE_X4Y0           LUT4 (Prop_lut4_I1_O)        0.097     6.232 r  fb_in_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.232    fb_in_addr[3]_i_1_n_0
    SLICE_X4Y0           FDRE                                         r  fb_in_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    clk_BUFG
    SLICE_X4Y0           FDRE                                         r  fb_in_addr_reg[3]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.222     5.380    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.289     5.669    fb_in_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.669    
                         arrival time                           6.232    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.467ns (9.818%)  route 4.290ns (90.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          4.290     6.176    splash
    SLICE_X6Y0           LUT4 (Prop_lut4_I1_O)        0.100     6.276 r  fb_in_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.276    fb_in_addr[0]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  fb_in_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    clk_BUFG
    SLICE_X6Y0           FDRE                                         r  fb_in_addr_reg[0]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.222     5.380    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.330     5.710    fb_in_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.710    
                         arrival time                           6.276    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.467ns (9.904%)  route 4.248ns (90.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.457     1.457    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.519     1.519    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.367     1.886 r  splash_reg/Q
                         net (fo=30, routed)          4.248     6.135    splash
    SLICE_X4Y0           LUT4 (Prop_lut4_I1_O)        0.100     6.235 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.235    counter[3]_i_1_n_0
    SLICE_X4Y0           FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=40, routed)          1.636     5.157    clk_BUFG
    SLICE_X4Y0           FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.000     5.157    
                         clock uncertainty            0.222     5.380    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.270     5.650    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.235    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 splash_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25MHz_ClockDivider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb_in_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk25MHz_ClockDivider rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.183ns (7.620%)  route 2.218ns (92.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.121ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25MHz_ClockDivider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clock0/inst/inClock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock0/inst/clk25MHz_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.595     0.595    clk25MHz
    SLICE_X3Y3           FDRE                                         r  splash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  splash_reg/Q
                         net (fo=30, routed)          2.218     2.954    splash
    SLICE_X4Y2           LUT4 (Prop_lut4_I1_O)        0.042     2.996 r  fb_in_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.996    fb_in_addr[8]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  fb_in_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    clk_BUFG
    SLICE_X4Y2           FDRE                                         r  fb_in_addr_reg[8]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.222     2.215    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.107     2.322    fb_in_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.674    





