verilog xil_defaultlib --include "../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/ec67/hdl" --include "../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/5bb9/hdl/verilog" --include "../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/70fd/hdl" \
"../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_processing_system7_0_0/sim/Zynq_Base_Phased_Array_processing_system7_0_0.v" \
"../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_auto_pc_0/sim/Zynq_Base_Phased_Array_auto_pc_0.v" \
"../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/sim/Zynq_Base_Phased_Array.v" \

verilog xil_defaultlib "glbl.v"

nosort
