; ----------------------------------------------------------------------------
;   COPYRIGHT(C) 2011 RENESAS TECHNOLOGY CORPORATION
;   AND RENESAS SOLUTIONS CORPORATION ALL RIGHTS RESERVED
;
; [FILE]
;     target.inc
;
; [DESCRIPTION]
;     SFR definition file(assembly language) for R8C/Tiny series
;
; [NOTE]
;     1. for eduction (NO TRANSFERRING)
;     2. for OAKS8-LCD Board
;     3. for OAKS8-R5F21114FP(R8C/11 group,20MHz)
;
; [VERSION]
;     v1.00  2011/05/20 RENESAS Semiconductor Training Center  New
; ---------------------------------------------------------------------------*/

;******************************************************************************
;               define SFR symbol
;******************************************************************************
;------------------------------------------------------------------------------
;  processor mode register 0
;------------------------------------------------------------------------------
PM0             .equ            0004h
;------------------------------------------------------------------------------
;  processor mode register 1
;------------------------------------------------------------------------------
PM1             .equ            0005h
;------------------------------------------------------------------------------
;  system clock control register 0
;------------------------------------------------------------------------------
CM0             .equ            0006h
;------------------------------------------------------------------------------
;  system clock control register 1
;------------------------------------------------------------------------------
CM1             .equ            0007h
;------------------------------------------------------------------------------
;  protect register
;------------------------------------------------------------------------------
PRCR            .equ            000ah
;
PRC0            .btequ        0,PRCR        ; bit for permitting writing
                                            ; system clock control register 0, 1 
                                            ; oscillation stop detection register 
                                            ; high speed ring control register 0, 1
PRC1            .btequ        1,PRCR        ; bit for permitting writing
                                            ; processor mode register 0, 1
PRC2            .btequ        2,PRCR        ; bit for permitting writing 
                                            ; port P0 direction register 
;------------------------------------------------------------------------------
;   oscillation stop detection register
;------------------------------------------------------------------------------
OCD             .equ            000ch
;------------------------------------------------------------------------------
;  port P1 register 
;------------------------------------------------------------------------------
P1              .equ            000E1H

P1_6            .btequ        6,000E1H      ; bit 6 of port P1
P1_7            .btequ        7,000E1H      ; bit 7 of port P1
;------------------------------------------------------------------------------
;  port P1 direction register
;------------------------------------------------------------------------------
PD1             .equ            000E3H      ; port P1 direction register

;------------------------------------------------------------------------------
;  port P4 register
;------------------------------------------------------------------------------
P4              .equ            000E8H
P4_5            .btequ        5,000E8H      ; bit 5 of port P4(SW20 return input)

;------------------------------------------------------------------------------
;  INT0 interrupt control register
;------------------------------------------------------------------------------
INT0IC          .equ            0005DH  
IR_INT0IC       .btequ        3,0005DH      ; INT0 interrupt request bit 

;******************************************************************************
;       end of file
;******************************************************************************
