
---------- Begin Simulation Statistics ----------
final_tick                               156573550500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304816                       # Number of bytes of host memory used
host_op_rate                                    81612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3463.57                       # Real time elapsed on the host
host_tick_rate                               45205804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   281684175                       # Number of instructions simulated
sim_ops                                     282668549                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156574                       # Number of seconds simulated
sim_ticks                                156573550500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 153758886                       # number of cc regfile reads
system.cpu.cc_regfile_writes                155949774                       # number of cc regfile writes
system.cpu.committedInsts                   281684175                       # Number of Instructions Simulated
system.cpu.committedOps                     282668549                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.111696                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.111696                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          126689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              7782430                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 55936363                       # Number of branches executed
system.cpu.iew.exec_nop                         11642                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.155268                       # Inst execution rate
system.cpu.iew.exec_refs                     92844935                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   27223435                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11212953                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              74910956                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                447                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             29164879                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           409903744                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              65621500                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          13395094                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             361768804                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     77                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                155306                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                7667129                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                155560                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            350                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      4806261                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2976169                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 390497333                       # num instructions consuming a value
system.cpu.iew.wb_count                     356673974                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.495222                       # average fanout of values written-back
system.cpu.iew.wb_producers                 193383048                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.138998                       # insts written-back per cycle
system.cpu.iew.wb_sent                      357284869                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                533683060                       # number of integer regfile reads
system.cpu.int_regfile_writes               264407896                       # number of integer regfile writes
system.cpu.ipc                               0.899527                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.899527                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             269761893     71.91%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  673      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    86      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1733817      0.46%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  60      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  10      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1732206      0.46%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              14      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                112      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  426      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   73      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   32      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   17      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1942799      0.52%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             71090924     18.95%     92.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28900724      7.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              375163898                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    56413695                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.150371                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                43014699     76.25%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    535      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    14      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     76.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               12083107     21.42%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1315331      2.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              413106257                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1090195361                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    341742665                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         520365898                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  409891655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 375163898                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 447                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       127223552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4158869                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            183                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    112433399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     313020413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.198529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.225967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           133249820     42.57%     42.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            49758007     15.90%     58.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            76332175     24.39%     82.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            41980109     13.41%     96.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11700296      3.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   6      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       313020413                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.198044                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               18471325                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           33725412                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     14931309                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          16750099                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             74863                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3233                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             74910956                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            29164879                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1215898708                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3464803                       # number of misc regfile writes
system.cpu.numCycles                        313147102                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 12130713                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 9747131                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    79                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       952231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2246545                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7863250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       213129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15728269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         213129                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                87411649                       # Number of BP lookups
system.cpu.branchPred.condPredicted          67093575                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7666416                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             35716697                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                35711406                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985186                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   14249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1536                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1087                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          429                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       116112731                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7664236                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    294142620                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.961017                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.835455                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       174423829     59.30%     59.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        68516742     23.29%     82.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        18664912      6.35%     88.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12077535      4.11%     93.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2772137      0.94%     93.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          757429      0.26%     94.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4844995      1.65%     95.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           28969      0.01%     95.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        12056072      4.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    294142620                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            281691819                       # Number of instructions committed
system.cpu.commit.opsCommitted              282676193                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    75768633                       # Number of memory references committed
system.cpu.commit.loads                      54823523                       # Number of loads committed
system.cpu.commit.amos                            166                       # Number of atomic instructions committed
system.cpu.commit.membars                         184                       # Number of memory barriers committed
system.cpu.commit.branches                   44388758                       # Number of branches committed
system.cpu.commit.vector                     14723079                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   233144706                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  9366                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    201722469     71.36%     71.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          654      0.00%     71.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           76      0.00%     71.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1732136      0.61%     71.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     71.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     71.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult      1732134      0.61%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc           14      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc           96      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          425      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           41      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           32      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     72.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1719386      0.61%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     54823523     19.39%     92.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     20945110      7.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    282676193                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      12056072                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     84674824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         84674824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     84675523                       # number of overall hits
system.cpu.dcache.overall_hits::total        84675523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1789437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1789437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1789444                       # number of overall misses
system.cpu.dcache.overall_misses::total       1789444                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29622685585                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29622685585                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29622685585                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29622685585                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86464261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86464261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86464967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86464967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16554.193070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16554.193070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16554.128313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16554.128313                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       118516                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1287309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8950                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           28897                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.242011                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.548188                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           5627285                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      7859583                       # number of writebacks
system.cpu.dcache.writebacks::total           7859583                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       443696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       443696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       443696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       443696                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1345741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1345741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1345747                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      6514859                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7860606                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16759366767                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16759366767                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16759661767                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  73457669514                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  90217331281                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015564                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.090911                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12453.634664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12453.634664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12453.798349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11275.404351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11477.147090                       # average overall mshr miss latency
system.cpu.dcache.replacements                7859583                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     64032912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        64032912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1486306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1486306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22221983500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22221983500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     65519218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     65519218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14951.149696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14951.149696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       159912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       159912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1326394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1326394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16133644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16133644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12163.538134                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12163.538134                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     20641900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20641900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       303114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       303114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7400062085                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7400062085                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     20945014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20945014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24413.461882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24413.461882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       283771                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       283771                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    625594267                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    625594267                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32342.153079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32342.153079                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          699                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           699                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009915                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009915                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       295000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       295000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008499                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008499                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      6514859                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      6514859                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  73457669514                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  73457669514                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11275.404351                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 11275.404351                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           17                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           17                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       640000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       640000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.586207                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.586207                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 37647.058824                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 37647.058824                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       128500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       128500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.137931                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.137931                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        32125                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        32125                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          165                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             165                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          166                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          166                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.006024                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.006024                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       255502922                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    303983883                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     36157713                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull       174552                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      41873985                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.636831                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            92536335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7860607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.772161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   172.230850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   851.405981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.168194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.831451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          852                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         180790953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        180790953                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 28882598                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              82249454                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 177000132                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              17221100                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                7667129                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             29287499                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2340                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              453980363                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              22736093                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            10                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7590012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      544552543                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    87411649                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           35727191                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     297757954                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                15338620                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  677                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            11                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2449                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 167767689                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1920                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          313020413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.742996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.120549                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 44900579     14.34%     14.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                112378543     35.90%     50.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 34009036     10.86%     61.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                121732255     38.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            313020413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.279139                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.738967                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    167763283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        167763283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    167763283                       # number of overall hits
system.cpu.icache.overall_hits::total       167763283                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4394                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4394                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4394                       # number of overall misses
system.cpu.icache.overall_misses::total          4394                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162112452                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162112452                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162112452                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162112452                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    167767677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    167767677                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    167767677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    167767677                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36894.049158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36894.049158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36894.049158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36894.049158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        46531                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               760                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.225000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    11.538462                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3148                       # number of writebacks
system.cpu.icache.writebacks::total              3148                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          733                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3661                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3661                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3661                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3661                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    136886961                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    136886961                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    136886961                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136886961                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37390.593007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37390.593007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37390.593007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37390.593007                       # average overall mshr miss latency
system.cpu.icache.replacements                   3148                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    167763283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       167763283                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4394                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4394                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162112452                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162112452                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    167767677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    167767677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36894.049158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36894.049158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    136886961                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    136886961                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37390.593007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37390.593007                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.766427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           167766943                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3660                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45837.962568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.766427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.970247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.970247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         335539014                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        335539014                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            10                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       22735                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                20087433                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   85                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 350                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8219769                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 3836                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  34049                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 156573550500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                7667129                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 55572179                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                70062474                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          53453                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 162860173                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              16805005                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              421846222                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              12946482                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               6312424                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    768                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     14                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1069570                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              81                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           524843205                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   869512035                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                626552431                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 12634443                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                   27                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             356393285                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                168449920                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2934                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 160                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  41711648                       # count of insts added to the skid buffer
system.cpu.rob.reads                        680841373                       # The number of ROB reads
system.cpu.rob.writes                       816651077                       # The number of ROB writes
system.cpu.thread_0.numInsts                281684175                       # Number of Instructions committed
system.cpu.thread_0.numOps                  282668549                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1348                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1304574                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      6024624                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7330546                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1348                       # number of overall hits
system.l2.overall_hits::.cpu.data             1304574                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      6024624                       # number of overall hits
system.l2.overall_hits::total                 7330546                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2313                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              41164                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       490235                       # number of demand (read+write) misses
system.l2.demand_misses::total                 533712                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2313                       # number of overall misses
system.l2.overall_misses::.cpu.data             41164                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       490235                       # number of overall misses
system.l2.overall_misses::total                533712                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    124174500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2422530289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  23067645197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25614349986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    124174500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2422530289                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  23067645197                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25614349986                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1345738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      6514859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7864258                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1345738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      6514859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7864258                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.631795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.030588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.075249                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067866                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.631795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.030588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.075249                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067866                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53685.473411                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 58850.701803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 47054.260094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47992.831314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53685.473411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 58850.701803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 47054.260094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47992.831314                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    465813                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              407517                       # number of writebacks
system.l2.writebacks::total                    407517                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data            1164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher       132826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              133990                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher       132826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             133990                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         40000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       357409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        40000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       357409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       679518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1079240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2159993289                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  17930202073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20200497862                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2159993289                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  17930202073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  20719286350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40919784212                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.631795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.029723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.054861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.631795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.029723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.054861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137234                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47688.067445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 53999.832225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50167.181221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50536.367430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47688.067445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 53999.832225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50167.181221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 30491.151596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 37915.370272                       # average overall mshr miss latency
system.l2.replacements                         837901                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       834437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           834437                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       834437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       834437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7028257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7028257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7028257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7028257                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       679518                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         679518                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  20719286350                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  20719286350                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 30491.151596                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 30491.151596                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        21500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        21500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        21500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             11880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7471                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    465802481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher       276499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     466078980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.385856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.241379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 62406.548901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher 39499.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62385.086334                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          527                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu.dcache.prefetcher            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              530                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         6937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    414108481                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher       225000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    414333481                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.358612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.137931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59695.614963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59693.629304                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    124174500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    124174500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.631795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.631795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53685.473411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53685.473411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.631795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.631795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47688.067445                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47688.067445                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1292694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      6024602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7317296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        33700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       490228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          523928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1956727808                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  23067368698                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25024096506                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1326394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      6514830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7841224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.025407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.075248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 58063.139703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 47054.367963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 47762.472145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          637                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher       132823                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       133460                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       357405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       390468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1745884808                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  17929977073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19675861881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.024927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.054860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 52804.791096                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50167.113143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 50390.459349                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               5                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data        16400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        16400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        63499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        63499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21166.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21166.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 2168798                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             4283026                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1682183                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              26270                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                507390                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31092.562048                       # Cycle average of tags in use
system.l2.tags.total_refs                    15665196                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8334089                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.879653                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   30987.803283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   104.758765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.945673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.003197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948870                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         29062                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        27167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          820                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.886902                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.095673                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 134150057                       # Number of tag accesses
system.l2.tags.data_accesses                134150057                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         148032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2562112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     23223296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     29852224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55785664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       148032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26080960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26080960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           40033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       362864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       466441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              871651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       407515                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             407515                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            945447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16363632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    148321961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    190659431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             356290471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       945447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           945447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166573217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166573217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166573217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           945447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16363632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    148321961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    190659431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            522863688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             864688                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       407515                       # Transaction distribution
system.membus.trans_dist::CleanEvict           430366                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6962                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6962                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         864689                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2581186                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2581186                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     81866560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                81866560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1294353                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1294353    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1294353                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          4366130586                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4358250000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           7844884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1241954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7028294                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          430384                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1345578                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19373                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3661                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7841224                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           10                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10469                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23580820                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              23591289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       435712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1006092864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1006528576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2183500                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26082432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10048499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144085                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9835366     97.88%     97.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 213133      2.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10048499                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 156573550500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        16792226067                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5497485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11790901000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31658                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
