{C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/JK_flip_flop/jk_flip_flop.v} {1 {vlog -work work -stats=none {C:\Users\Aditya Reddy\Documents\GitHub\Verilog_HDL\example_codes\JK_flip_flop\jk_flip_flop.v}
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module JK_flip_flop
-- Compiling module test_JK_flip_flop

Top level modules:
	test_JK_flip_flop

} {} {}}
