#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep  3 22:11:47 2020
# Process ID: 20368
# Current directory: C:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1
# Command line: vivado.exe -log bwt_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bwt_design_wrapper.tcl -notrace
# Log file: C:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper.vdi
# Journal file: C:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source bwt_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/ip_repo/bwt_ip_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top bwt_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0.dcp' for cell 'bwt_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_bwt_ip_0_0/bwt_design_bwt_ip_0_0.dcp' for cell 'bwt_design_i/bwt_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0/bwt_design_processing_system7_0_0.dcp' for cell 'bwt_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0.dcp' for cell 'bwt_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_xbar_0/bwt_design_xbar_0.dcp' for cell 'bwt_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_auto_pc_0/bwt_design_auto_pc_0.dcp' for cell 'bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0/bwt_design_processing_system7_0_0.xdc] for cell 'bwt_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0/bwt_design_processing_system7_0_0.xdc] for cell 'bwt_design_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0_board.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0_board.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0_board.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0_board.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 763.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 763.324 ; gain = 426.813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 785.355 ; gain = 22.031

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d638f530

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1320.504 ; gain = 535.148

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e193d30f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.637 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 52 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e193d30f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.681 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dba334c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 188 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dba334c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dba334c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c90e7a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              52  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             188  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1463.445 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1023bf9c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1463.445 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1023bf9c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1463.445 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1023bf9c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.445 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.445 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1023bf9c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1463.445 ; gain = 700.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1463.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bwt_design_wrapper_drc_opted.rpt -pb bwt_design_wrapper_drc_opted.pb -rpx bwt_design_wrapper_drc_opted.rpx
Command: report_drc -file bwt_design_wrapper_drc_opted.rpt -pb bwt_design_wrapper_drc_opted.pb -rpx bwt_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.445 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dcbf41d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1463.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fee58988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a467eeea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a467eeea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.445 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a467eeea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ee00d2fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.445 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 149d60d07

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.445 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1705ac3d2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.445 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1705ac3d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f0713e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24fe842dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28a3182c1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2069f0bfa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20bf77402

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1eee9da7a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ad775255

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.445 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ad775255

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.445 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9ba2873e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 9ba2873e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.529. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 985c3aef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523
Phase 4.1 Post Commit Optimization | Checksum: 985c3aef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 985c3aef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 985c3aef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1478.969 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14c5c1e76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14c5c1e76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523
Ending Placer Task | Checksum: 142e0ce03

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.969 ; gain = 15.523
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1478.969 ; gain = 15.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1478.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1479.988 ; gain = 1.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/toshiba/Desktop/IV/sdup/zynq_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bwt_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1479.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bwt_design_wrapper_utilization_placed.rpt -pb bwt_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bwt_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1479.988 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7f184b08 ConstDB: 0 ShapeSum: c3c882fb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ce2baa22

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1584.859 ; gain = 93.352
Post Restoration Checksum: NetGraph: 33a626a2 NumContArr: 9a858380 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ce2baa22

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.090 ; gain = 121.582

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ce2baa22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1620.707 ; gain = 129.199

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ce2baa22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1620.707 ; gain = 129.199
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1db1956a1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1643.027 ; gain = 151.520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.557  | TNS=0.000  | WHS=-0.189 | THS=-36.918|

Phase 2 Router Initialization | Checksum: 20f4cf88a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1643.027 ; gain = 151.520

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2663
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2663
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 206fb508b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11c7d1275

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bc3495ed

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1643.027 ; gain = 151.520
Phase 4 Rip-up And Reroute | Checksum: 1bc3495ed

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bc3495ed

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bc3495ed

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.027 ; gain = 151.520
Phase 5 Delay and Skew Optimization | Checksum: 1bc3495ed

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bff6fbc4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.027 ; gain = 151.520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.077  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1de69d661

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.027 ; gain = 151.520
Phase 6 Post Hold Fix | Checksum: 1de69d661

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.322046 %
  Global Horizontal Routing Utilization  = 0.460784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2466ef635

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2466ef635

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.027 ; gain = 151.520

Phase 9 Depositing Routes
