# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../lab1_alu/lab1_alu.srcs/sources_1/new" \
"../../../../../lab1_alu/lab1_alu.srcs/sources_1/new/alu.v" \
"../../../../../lab1_alu/lab1_alu.srcs/sources_1/new/fib.v" \
"../../../../lab1_fib.srcs/sim_1/new/fib_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
