#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  3 23:39:42 2018
# Process ID: 10116
# Current directory: D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11896 D:\verilog\hardware_exp\lab2\advanced_question_1\advanced_question_1\advanced_question_1.xpr
# Log file: D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/vivado.log
# Journal file: D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 728.363 ; gain = 89.891
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Binary_to_Grey_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Binary_to_Grey_t_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 755.430 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c44ed3ed2f3e47b7956e516a13c62164 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Binary_to_Grey_t_behav xil_defaultlib.Binary_to_Grey_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 755.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Binary_to_Grey_t_behav -key {Behavioral:sim_1:Functional:Binary_to_Grey_t} -tclbatch {Binary_to_Grey_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Binary_to_Grey_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 17 ns : File "D:/verilog/hardware_exp/lab2/Lab2_TeamX_Binary_to_Grey_t.v" Line 16
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 765.730 ; gain = 10.301
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Binary_to_Grey_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 765.730 ; gain = 10.301
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 773.324 ; gain = 0.457
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 23:50:37 2018...
