# 2009 MICRO

- [David H. Albonesi](http://dblp2.uni-trier.de/pers/hd/a/Albonesi:David_H=), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret), [David I. August](http://dblp2.uni-trier.de/pers/hd/a/August:David_I=), [José F. Martínez](http://dblp2.uni-trier.de/pers/hd/m/Mart=iacute=nez:Jos=eacute=_F=):
  42st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42 2009), December 12-16, 2009, New York, New York, USA.ACM 2009, ISBN 978-1-60558-798-1

## Keynote 1

- [Balaram Sinharoy](http://dblp2.uni-trier.de/pers/hd/s/Sinharoy:Balaram):
  POWER7 multi-core processor design. 1

## Memory system

- [Wangyuan Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Wangyuan), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  **Characterizing and mitigating the impact of process variations on phase change based memory systems**. 2-13

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [John P. Karidis](http://dblp2.uni-trier.de/pers/hd/k/Karidis:John_P=), [Michele Franceschini](http://dblp2.uni-trier.de/pers/hd/f/Franceschini:Michele), [Vijayalakshmi Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Vijayalakshmi), [Luis Lastras](http://dblp2.uni-trier.de/pers/hd/l/Lastras:Luis), [Bülent Abali](http://dblp2.uni-trier.de/pers/hd/a/Abali:B=uuml=lent):
  **Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling**. 14-23

- [Laura M. Grupp](http://dblp2.uni-trier.de/pers/hd/g/Grupp:Laura_M=), [Adrian M. Caulfield](http://dblp2.uni-trier.de/pers/hd/c/Caulfield:Adrian_M=), [Joel Coburn](http://dblp2.uni-trier.de/pers/hd/c/Coburn:Joel), [Steven Swanson](http://dblp2.uni-trier.de/pers/hd/s/Swanson:Steven), [Eitan Yaakobi](http://dblp2.uni-trier.de/pers/hd/y/Yaakobi:Eitan), [Paul H. Siegel](http://dblp2.uni-trier.de/pers/hd/s/Siegel:Paul_H=), [Jack K. Wolf](http://dblp2.uni-trier.de/pers/hd/w/Wolf:Jack_K=):
  **Characterizing flash memory: anomalies, observations, and applications**. 24-33

- [George L. Yuan](http://dblp2.uni-trier.de/pers/hd/y/Yuan:George_L=), [Ali Bakhoda](http://dblp2.uni-trier.de/pers/hd/b/Bakhoda:Ali), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  Complexity effective memory access scheduling for many-core accelerator architectures. 34-44

## Optimization

- [Chi-Keung Luk](http://dblp2.uni-trier.de/pers/hd/l/Luk:Chi=Keung), [Sunpyo Hong](http://dblp2.uni-trier.de/pers/hd/h/Hong:Sunpyo), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon):
  Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping. 45-55

- [Changhee Jung](http://dblp2.uni-trier.de/pers/hd/j/Jung:Changhee), [Nathan Clark](http://dblp2.uni-trier.de/pers/hd/c/Clark:Nathan):
  DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage. 56-66

- [Hongbo Rong](http://dblp2.uni-trier.de/pers/hd/r/Rong:Hongbo):
  Tree register allocation. 67-77

- [Christophe Dubach](http://dblp2.uni-trier.de/pers/hd/d/Dubach:Christophe), [Timothy M. Jones](http://dblp2.uni-trier.de/pers/hd/j/Jones:Timothy_M=), [Edwin V. Bonilla](http://dblp2.uni-trier.de/pers/hd/b/Bonilla:Edwin_V=), [Grigori Fursin](http://dblp2.uni-trier.de/pers/hd/f/Fursin:Grigori), [Michael F. P. O'Boyle](http://dblp2.uni-trier.de/pers/hd/o/O=Boyle:Michael_F=_P=):
  Portable compiler optimisation across embedded programs and microarchitectures using machine learning. 78-88

## Fault tolerance

- [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan), [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Wei Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Wei), [Shih-Lien Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Shih=Lien):
  Improving cache lifetime reliability at ultra-low voltages. 89-99

- [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Shantanu Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Shantanu), [Shuguang Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Shuguang), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  ZerehCache: armoring cache architectures in high defect density technologies. 100-110

- [Jaume Abella](http://dblp2.uni-trier.de/pers/hd/a/Abella:Jaume), [Javier Carretero](http://dblp2.uni-trier.de/pers/hd/c/Carretero:Javier), [Pedro Chaparro](http://dblp2.uni-trier.de/pers/hd/c/Chaparro:Pedro), [Xavier Vera](http://dblp2.uni-trier.de/pers/hd/v/Vera:Xavier), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  Low Vccmin fault-tolerant cache with highly predictable performance. 111-121

- [Siva Kumar Sastry Hari](http://dblp2.uni-trier.de/pers/hd/h/Hari:Siva_Kumar_Sastry), [Man-Lap Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Man=Lap), [Pradeep Ramachandran](http://dblp2.uni-trier.de/pers/hd/r/Ramachandran:Pradeep), [Byn Choi](http://dblp2.uni-trier.de/pers/hd/c/Choi:Byn), [Sarita V. Adve](http://dblp2.uni-trier.de/pers/hd/a/Adve:Sarita_V=):
  mSWAT: low-cost hardware fault detection and diagnosis for multicore systems. 122-132

## Transactional memory/memory consistency

- [Wonsun Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Wonsun), [Shanxiang Qi](http://dblp2.uni-trier.de/pers/hd/q/Qi:Shanxiang), [M. Nicolaides](http://dblp2.uni-trier.de/pers/hd/n/Nicolaides:M=), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep), [Jae-Woo Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jae=Woo), [Xing Fang](http://dblp2.uni-trier.de/pers/hd/f/Fang:Xing), [Samuel P. Midkiff](http://dblp2.uni-trier.de/pers/hd/m/Midkiff:Samuel_P=), [David Wong](http://dblp2.uni-trier.de/pers/hd/w/Wong:David):
  BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support. 133-144

- [Sasa Tomic](http://dblp2.uni-trier.de/pers/hd/t/Tomic:Sasa), [Cristian Perfumo](http://dblp2.uni-trier.de/pers/hd/p/Perfumo:Cristian), [Chinmay Eishan Kulkarni](http://dblp2.uni-trier.de/pers/hd/k/Kulkarni:Chinmay_Eishan), [Adrià Armejach](http://dblp2.uni-trier.de/pers/hd/a/Armejach:Adri=agrave=), [Adrián Cristal](http://dblp2.uni-trier.de/pers/hd/c/Cristal:Adri=aacute=n), [Osman S. Unsal](http://dblp2.uni-trier.de/pers/hd/u/Unsal:Osman_S=), [Tim Harris](http://dblp2.uni-trier.de/pers/hd/h/Harris_0001:Tim), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo):
  EazyHTM: eager-lazy hardware transactional memory. 145-155

- [Geoffrey Blake](http://dblp2.uni-trier.de/pers/hd/b/Blake:Geoffrey), [Ronald G. Dreslinski](http://dblp2.uni-trier.de/pers/hd/d/Dreslinski:Ronald_G=), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=):
  Proactive transaction scheduling for contention management. 156-167

## Power

- [Alex Shye](http://dblp2.uni-trier.de/pers/hd/s/Shye:Alex), [Benjamin Scholbrock](http://dblp2.uni-trier.de/pers/hd/s/Scholbrock:Benjamin), [Gokhan Memik](http://dblp2.uni-trier.de/pers/hd/m/Memik:Gokhan):
  Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures. 168-178

- [Mahesh Ketkar](http://dblp2.uni-trier.de/pers/hd/k/Ketkar:Mahesh), [Eli Chiprout](http://dblp2.uni-trier.de/pers/hd/c/Chiprout:Eli):
  A microarchitecture-based framework for pre- and post-silicon power delivery analysis. 179-188

- [Vasileios Kontorinis](http://dblp2.uni-trier.de/pers/hd/k/Kontorinis:Vasileios), [Amirali Shayan](http://dblp2.uni-trier.de/pers/hd/s/Shayan:Amirali), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=), [Rakesh Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar_0002:Rakesh):
  Reducing peak power with a table-driven adaptive processor core. 189-200

## 3D/caches

- [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  **Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy**. 201-212

- [Alejandro Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Alejandro), [Julio Sahuquillo](http://dblp2.uni-trier.de/pers/hd/s/Sahuquillo:Julio), [Salvador Petit](http://dblp2.uni-trier.de/pers/hd/p/Petit:Salvador), [Vicente Lorente](http://dblp2.uni-trier.de/pers/hd/l/Lorente:Vicente), [Ramon Canal](http://dblp2.uni-trier.de/pers/hd/c/Canal:Ramon), [Pedro López](http://dblp2.uni-trier.de/pers/hd/l/L=oacute=pez:Pedro), [José Duato](http://dblp2.uni-trier.de/pers/hd/d/Duato:Jos=eacute=):
  **An hybrid eDRAM/SRAM macrocell to implement first-level data caches**. 213-221

- [Bo Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Bo), [Yu Du](http://dblp2.uni-trier.de/pers/hd/d/Du:Yu), [Youtao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Youtao), [Jun Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0002:Jun):
  Variation-tolerant non-uniform 3D cache management in die stacked multicore processor. 222-231

## On-chip networks

- [Niket Agarwal](http://dblp2.uni-trier.de/pers/hd/a/Agarwal:Niket), [Li-Shiuan Peh](http://dblp2.uni-trier.de/pers/hd/p/Peh:Li=Shiuan), [Niraj K. Jha](http://dblp2.uni-trier.de/pers/hd/j/Jha:Niraj_K=):
  In-network coherence filtering: snoopy coherence without broadcasts. 232-243

- [Mitchell Hayenga](http://dblp2.uni-trier.de/pers/hd/h/Hayenga:Mitchell), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  SCARAB: a single cycle adaptive routing and bufferless network. 244-254

- [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John):
  Low-cost router microarchitecture for on-chip networks. 255-266

## Keynote 2

- [Mark Horowitz](http://dblp2.uni-trier.de/pers/hd/h/Horowitz:Mark):
  Why design must change: rethinking digital design. 267

## On-chip networks

- [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip. 268-279

- [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Thomas Moscibroda](http://dblp2.uni-trier.de/pers/hd/m/Moscibroda:Thomas), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  Application-aware prioritization mechanisms for on-chip networks. 280-291

- [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Soumya Eachempati](http://dblp2.uni-trier.de/pers/hd/e/Eachempati:Soumya), [Ravishankar R. Iyer](http://dblp2.uni-trier.de/pers/hd/i/Iyer:Ravishankar_R=), [Narayanan Vijaykrishnan](http://dblp2.uni-trier.de/pers/hd/v/Vijaykrishnan:Narayanan), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  A case for dynamic frequency tuning in on-chip networks. 292-303

- [Dana Vantrease](http://dblp2.uni-trier.de/pers/hd/v/Vantrease:Dana), [Nathan L. Binkert](http://dblp2.uni-trier.de/pers/hd/b/Binkert:Nathan_L=), [Robert Schreiber](http://dblp2.uni-trier.de/pers/hd/s/Schreiber:Robert), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Light speed arbitration and flow control for nanophotonic interconnects. 304-315

## Memory systems

- [Eiman Ebrahimi](http://dblp2.uni-trier.de/pers/hd/e/Ebrahimi:Eiman), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Chang Joo Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Chang_Joo), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  Coordinated control of multiple prefetchers in multi-core systems. 316-326

- [Chang Joo Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Chang_Joo), [Veynu Narasiman](http://dblp2.uni-trier.de/pers/hd/n/Narasiman:Veynu), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  **Improving memory bank-level parallelism in the presence of prefetching**. 327-336

- [Ciji Isen](http://dblp2.uni-trier.de/pers/hd/i/Isen:Ciji), [Lizy Kurian John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_Kurian):
  ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem. 337-346

- [Sangyeun Cho](http://dblp2.uni-trier.de/pers/hd/c/Cho:Sangyeun), [Hyunjin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hyunjin):
  **Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance**. 347-357

## Reconfigurability/security

- [Alex Solomatnikov](http://dblp2.uni-trier.de/pers/hd/s/Solomatnikov:Alex), [Amin Firoozshahian](http://dblp2.uni-trier.de/pers/hd/f/Firoozshahian:Amin), [Ofer Shacham](http://dblp2.uni-trier.de/pers/hd/s/Shacham:Ofer), [Zain Asgar](http://dblp2.uni-trier.de/pers/hd/a/Asgar:Zain), [Megan Wachs](http://dblp2.uni-trier.de/pers/hd/w/Wachs:Megan), [Wajahat Qadeer](http://dblp2.uni-trier.de/pers/hd/q/Qadeer:Wajahat), [Stephen Richardson](http://dblp2.uni-trier.de/pers/hd/r/Richardson:Stephen), [Mark Horowitz](http://dblp2.uni-trier.de/pers/hd/h/Horowitz:Mark):
  Using a configurable processor generator for computer architecture prototyping. 358-369

- [Hyunchul Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Hyunchul), [Yongjun Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Yongjun), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications. 370-380

- [Hari Kannan](http://dblp2.uni-trier.de/pers/hd/k/Kannan:Hari):
  Ordering decoupled metadata accesses in multiprocessors. 381-390

- [Haibo Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Haibo), [Liwei Yuan](http://dblp2.uni-trier.de/pers/hd/y/Yuan:Liwei), [Xi Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu_0001:Xi), [Binyu Zang](http://dblp2.uni-trier.de/pers/hd/z/Zang:Binyu), [Bo Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang_0002:Bo), [Pen-Chung Yew](http://dblp2.uni-trier.de/pers/hd/y/Yew:Pen=Chung):
  Control flow obfuscation with information flow tracking. 391-400

## Caches

- [Mainak Chaudhuri](http://dblp2.uni-trier.de/pers/hd/c/Chaudhuri:Mainak):
  **Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches**. 401-412

- [Daniel Hackenberg](http://dblp2.uni-trier.de/pers/hd/h/Hackenberg:Daniel), [Daniel Molka](http://dblp2.uni-trier.de/pers/hd/m/Molka:Daniel), [Wolfgang E. Nagel](http://dblp2.uni-trier.de/pers/hd/n/Nagel:Wolfgang_E=):
  **Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems**. 413-422

- [Jason Zebchuk](http://dblp2.uni-trier.de/pers/hd/z/Zebchuk:Jason), [Vijayalakshmi Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Vijayalakshmi), [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas):
  **A tagless coherence directory**. 423-434

## Variations/power

- [Meeta Sharma Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Meeta_Sharma), [Jude A. Rivers](http://dblp2.uni-trier.de/pers/hd/r/Rivers:Jude_A=), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Gu-Yeon Wei](http://dblp2.uni-trier.de/pers/hd/w/Wei:Gu=Yeon), [David M. Brooks](http://dblp2.uni-trier.de/pers/hd/b/Brooks:David_M=):
  Tribeca: design for PVT variations with local recovery and fine-grained adaptation. 435-446

- [Ulya R. Karpuzcu](http://dblp2.uni-trier.de/pers/hd/k/Karpuzcu:Ulya_R=), [Brian Greskamp](http://dblp2.uni-trier.de/pers/hd/g/Greskamp:Brian), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  The BubbleWrap many-core: popping cores for sequential acceleration. 447-458

- [Efraim Rotem](http://dblp2.uni-trier.de/pers/hd/r/Rotem:Efraim), [Avi Mendelson](http://dblp2.uni-trier.de/pers/hd/m/Mendelson:Avi), [Ran Ginosar](http://dblp2.uni-trier.de/pers/hd/g/Ginosar:Ran), [Uri C. Weiser](http://dblp2.uni-trier.de/pers/hd/w/Weiser:Uri_C=):
  Multiple clock and voltage domains for chip multi processors. 459-468

## Potpourri

- [Sheng Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Sheng), [Jung Ho Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jung_Ho), [Richard D. Strong](http://dblp2.uni-trier.de/pers/hd/s/Strong:Richard_D=), [Jay B. Brockman](http://dblp2.uni-trier.de/pers/hd/b/Brockman:Jay_B=), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  **McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures**. 469-480

- [Vladimir Cakarevic](http://dblp2.uni-trier.de/pers/hd/c/Cakarevic:Vladimir), [Petar Radojkovic](http://dblp2.uni-trier.de/pers/hd/r/Radojkovic:Petar), [Javier Verdú](http://dblp2.uni-trier.de/pers/hd/v/Verd=uacute=:Javier), [Alex Pajuelo](http://dblp2.uni-trier.de/pers/hd/p/Pajuelo:Alex), [Francisco J. Cazorla](http://dblp2.uni-trier.de/pers/hd/c/Cazorla:Francisco_J=), [Mario Nemirovsky](http://dblp2.uni-trier.de/pers/hd/n/Nemirovsky:Mario), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo):
  Characterizing the resource-sharing levels in the UltraSPARC T2 processor. 481-492

- [Mohit Tiwari](http://dblp2.uni-trier.de/pers/hd/t/Tiwari:Mohit), [Xun Li](http://dblp2.uni-trier.de/pers/hd/l/Li_0001:Xun), [Hassan M. G. Wassel](http://dblp2.uni-trier.de/pers/hd/w/Wassel:Hassan_M=_G=), [Frederic T. Chong](http://dblp2.uni-trier.de/pers/hd/c/Chong:Frederic_T=), [Timothy Sherwood](http://dblp2.uni-trier.de/pers/hd/s/Sherwood:Timothy):
  Execution leases: a hardware-supported mechanism for enforcing strong non-interference. 493-504

## Caches

- [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Sai Prashanth Muralidhara](http://dblp2.uni-trier.de/pers/hd/m/Muralidhara:Sai_Prashanth), [Sri Hari Krishna Narayanan](http://dblp2.uni-trier.de/pers/hd/n/Narayanan:Sri_Hari_Krishna), [Yuanrui Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Yuanrui), [Ozcan Ozturk](http://dblp2.uni-trier.de/pers/hd/o/Ozturk:Ozcan):
  **Optimizing shared cache behavior of chip multiprocessors**. 505-516

- [Shekhar Srikantaiah](http://dblp2.uni-trier.de/pers/hd/s/Srikantaiah:Shekhar), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Qian Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Qian):
  **SHARP control: controlled shared cache management in chip multiprocessors**. 517-528

- [Dyer Rolán](http://dblp2.uni-trier.de/pers/hd/r/Rol=aacute=n:Dyer), [Basilio B. Fraguela](http://dblp2.uni-trier.de/pers/hd/f/Fraguela:Basilio_B=), [Ramon Doallo](http://dblp2.uni-trier.de/pers/hd/d/Doallo:Ramon):
  **Adaptive line placement with the *set balancing cache***. 529-540

## Debugging

- [Adrian Nistor](http://dblp2.uni-trier.de/pers/hd/n/Nistor:Adrian), [Darko Marinov](http://dblp2.uni-trier.de/pers/hd/m/Marinov:Darko), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Light64: lightweight hardware support for data race detection during systematic testing of parallel programs. 541-552

- [Brandon Lucia](http://dblp2.uni-trier.de/pers/hd/l/Lucia:Brandon), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis):
  Finding concurrency bugs with context-aware communication graphs. 553-563

- [Dongyoon Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Dongyoon), [Mahmoud Said](http://dblp2.uni-trier.de/pers/hd/s/Said:Mahmoud), [Satish Narayanasamy](http://dblp2.uni-trier.de/pers/hd/n/Narayanasamy:Satish), [Zijiang Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Zijiang), [Cristiano Pereira](http://dblp2.uni-trier.de/pers/hd/p/Pereira:Cristiano):
  Offline symbolic analysis for multi-processor execution replay. 564-575

- [Gilles Pokam](http://dblp2.uni-trier.de/pers/hd/p/Pokam:Gilles), [Cristiano Pereira](http://dblp2.uni-trier.de/pers/hd/p/Pereira:Cristiano), [Klaus Danne](http://dblp2.uni-trier.de/pers/hd/d/Danne:Klaus), [Rolf Kassa](http://dblp2.uni-trier.de/pers/hd/k/Kassa:Rolf), [Ali-Reza Adl-Tabatabai](http://dblp2.uni-trier.de/pers/hd/a/Adl=Tabatabai:Ali=Reza):
  Architecting a chunk-based memory race recorder in modern CMPs. 576-585