{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:06:20 2019 " "Info: Processing started: Tue Mar 19 13:06:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "rs232_one_adc:inst\|m\[2\] " "Info: Detected ripple clock \"rs232_one_adc:inst\|m\[2\]\" as buffer" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs232_one_adc:inst\|m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register rs232_one_adc:inst\|count1\[2\] register rs232_one_adc:inst\|TxD_data\[0\] 139.47 MHz 7.17 ns Internal " "Info: Clock \"clk\" has Internal fmax of 139.47 MHz between source register \"rs232_one_adc:inst\|count1\[2\]\" and destination register \"rs232_one_adc:inst\|TxD_data\[0\]\" (period= 7.17 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.974 ns + Longest register register " "Info: + Longest register to register delay is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_one_adc:inst\|count1\[2\] 1 REG LCFF_X47_Y25_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 5; REG Node = 'rs232_one_adc:inst\|count1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.544 ns) 0.928 ns rs232_one_adc:inst\|LessThan5~2 2 COMB LCCOMB_X47_Y25_N30 3 " "Info: 2: + IC(0.384 ns) + CELL(0.544 ns) = 0.928 ns; Loc. = LCCOMB_X47_Y25_N30; Fanout = 3; COMB Node = 'rs232_one_adc:inst\|LessThan5~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { rs232_one_adc:inst|count1[2] rs232_one_adc:inst|LessThan5~2 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 1.421 ns rs232_one_adc:inst\|LessThan5~3 3 COMB LCCOMB_X47_Y25_N6 13 " "Info: 3: + IC(0.315 ns) + CELL(0.178 ns) = 1.421 ns; Loc. = LCCOMB_X47_Y25_N6; Fanout = 13; COMB Node = 'rs232_one_adc:inst\|LessThan5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { rs232_one_adc:inst|LessThan5~2 rs232_one_adc:inst|LessThan5~3 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.758 ns) 2.974 ns rs232_one_adc:inst\|TxD_data\[0\] 4 REG LCFF_X44_Y25_N27 1 " "Info: 4: + IC(0.795 ns) + CELL(0.758 ns) = 2.974 ns; Loc. = LCFF_X44_Y25_N27; Fanout = 1; REG Node = 'rs232_one_adc:inst\|TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { rs232_one_adc:inst|LessThan5~3 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 49.76 % ) " "Info: Total cell delay = 1.480 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.494 ns ( 50.24 % ) " "Info: Total interconnect delay = 1.494 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { rs232_one_adc:inst|count1[2] rs232_one_adc:inst|LessThan5~2 rs232_one_adc:inst|LessThan5~3 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { rs232_one_adc:inst|count1[2] {} rs232_one_adc:inst|LessThan5~2 {} rs232_one_adc:inst|LessThan5~3 {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.384ns 0.315ns 0.795ns } { 0.000ns 0.544ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.957 ns - Smallest " "Info: - Smallest clock skew is -3.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.842 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.842 ns rs232_one_adc:inst\|TxD_data\[0\] 3 REG LCFF_X44_Y25_N27 1 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.842 ns; Loc. = LCFF_X44_Y25_N27; Fanout = 1; REG Node = 'rs232_one_adc:inst\|TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.58 % ) " "Info: Total cell delay = 1.608 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.799 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 6.799 ns rs232_one_adc:inst\|count1\[2\] 4 REG LCFF_X47_Y25_N13 5 " "Info: 4: + IC(1.002 ns) + CELL(0.602 ns) = 6.799 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 5; REG Node = 'rs232_one_adc:inst\|count1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.312 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|count1[2] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.002ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|count1[2] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.002ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { rs232_one_adc:inst|count1[2] rs232_one_adc:inst|LessThan5~2 rs232_one_adc:inst|LessThan5~3 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { rs232_one_adc:inst|count1[2] {} rs232_one_adc:inst|LessThan5~2 {} rs232_one_adc:inst|LessThan5~3 {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.384ns 0.315ns 0.795ns } { 0.000ns 0.544ns 0.178ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|count1[2] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.002ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232_one_adc:inst\|memory1\[6\] MISO clk 1.086 ns register " "Info: tsu for register \"rs232_one_adc:inst\|memory1\[6\]\" (data pin = \"MISO\", clock pin = \"clk\") is 1.086 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.922 ns + Longest pin register " "Info: + Longest pin to register delay is 7.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 144 -8 160 160 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.418 ns) + CELL(0.545 ns) 7.826 ns rs232_one_adc:inst\|memory1\[6\]~8 2 COMB LCCOMB_X44_Y25_N20 1 " "Info: 2: + IC(6.418 ns) + CELL(0.545 ns) = 7.826 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 1; COMB Node = 'rs232_one_adc:inst\|memory1\[6\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { MISO rs232_one_adc:inst|memory1[6]~8 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.922 ns rs232_one_adc:inst\|memory1\[6\] 3 REG LCFF_X44_Y25_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.922 ns; Loc. = LCFF_X44_Y25_N21; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_one_adc:inst|memory1[6]~8 rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 18.99 % ) " "Info: Total cell delay = 1.504 ns ( 18.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 81.01 % ) " "Info: Total interconnect delay = 6.418 ns ( 81.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { MISO rs232_one_adc:inst|memory1[6]~8 rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[6]~8 {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 6.418ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.798 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 6.798 ns rs232_one_adc:inst\|memory1\[6\] 4 REG LCFF_X44_Y25_N21 2 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X44_Y25_N21; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.311 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { MISO rs232_one_adc:inst|memory1[6]~8 rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[6]~8 {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 6.418ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SS1 rs232_one_adc:inst\|SS1 11.940 ns register " "Info: tco from clock \"clk\" to destination pin \"SS1\" through register \"rs232_one_adc:inst\|SS1\" is 11.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 6.798 ns rs232_one_adc:inst\|SS1 4 REG LCFF_X45_Y25_N17 2 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X45_Y25_N17; Fanout = 2; REG Node = 'rs232_one_adc:inst\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.311 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|SS1 {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.865 ns + Longest register pin " "Info: + Longest register to pin delay is 4.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_one_adc:inst\|SS1 1 REG LCFF_X45_Y25_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y25_N17; Fanout = 2; REG Node = 'rs232_one_adc:inst\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(2.976 ns) 4.865 ns SS1 2 PIN PIN_B14 0 " "Info: 2: + IC(1.889 ns) + CELL(2.976 ns) = 4.865 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { rs232_one_adc:inst|SS1 SS1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 176 288 464 192 "SS1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 61.17 % ) " "Info: Total cell delay = 2.976 ns ( 61.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 38.83 % ) " "Info: Total interconnect delay = 1.889 ns ( 38.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { rs232_one_adc:inst|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.865 ns" { rs232_one_adc:inst|SS1 {} SS1 {} } { 0.000ns 1.889ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|SS1 {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { rs232_one_adc:inst|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.865 ns" { rs232_one_adc:inst|SS1 {} SS1 {} } { 0.000ns 1.889ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232_one_adc:inst\|memory1\[0\] MISO clk -0.451 ns register " "Info: th for register \"rs232_one_adc:inst\|memory1\[0\]\" (data pin = \"MISO\", clock pin = \"clk\") is -0.451 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 6.798 ns rs232_one_adc:inst\|memory1\[0\] 4 REG LCFF_X44_Y25_N1 2 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X44_Y25_N1; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.311 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.535 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 144 -8 160 160 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.398 ns) + CELL(0.178 ns) 7.439 ns rs232_one_adc:inst\|memory1\[0\]~1 2 COMB LCCOMB_X44_Y25_N0 1 " "Info: 2: + IC(6.398 ns) + CELL(0.178 ns) = 7.439 ns; Loc. = LCCOMB_X44_Y25_N0; Fanout = 1; COMB Node = 'rs232_one_adc:inst\|memory1\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.576 ns" { MISO rs232_one_adc:inst|memory1[0]~1 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.535 ns rs232_one_adc:inst\|memory1\[0\] 3 REG LCFF_X44_Y25_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.535 ns; Loc. = LCFF_X44_Y25_N1; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_one_adc:inst|memory1[0]~1 rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 15.09 % ) " "Info: Total cell delay = 1.137 ns ( 15.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.398 ns ( 84.91 % ) " "Info: Total interconnect delay = 6.398 ns ( 84.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { MISO rs232_one_adc:inst|memory1[0]~1 rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.535 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[0]~1 {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 6.398ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { MISO rs232_one_adc:inst|memory1[0]~1 rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.535 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[0]~1 {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 6.398ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 13:06:21 2019 " "Info: Processing ended: Tue Mar 19 13:06:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
