
TimerApplication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009470  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080095f8  080095f8  0000a5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009614  08009614  0000b07c  2**0
                  CONTENTS
  4 .ARM          00000008  08009614  08009614  0000a614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800961c  0800961c  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800961c  0800961c  0000a61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009620  08009620  0000a620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009624  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000aac  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b28  20000b28  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000199c6  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e0d  00000000  00000000  00024a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a0  00000000  00000000  00028880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000117f  00000000  00000000  00029f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024357  00000000  00000000  0002b09f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020547  00000000  00000000  0004f3f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3f1b  00000000  00000000  0006f93d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00143858  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006358  00000000  00000000  0014389c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00149bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080095e0 	.word	0x080095e0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	080095e0 	.word	0x080095e0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004bc:	f000 fd12 	bl	8000ee4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c0:	f000 f826 	bl	8000510 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c4:	f000 f9be 	bl	8000844 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004c8:	f000 f88c 	bl	80005e4 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004cc:	f000 f8b8 	bl	8000640 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004d0:	f000 f8e6 	bl	80006a0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004d4:	f008 fc2e 	bl	8008d34 <MX_USB_HOST_Init>
  MX_TIM3_Init();
 80004d8:	f000 f966 	bl	80007a8 <MX_TIM3_Init>
  MX_TIM2_Init();
 80004dc:	f000 f916 	bl	800070c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 80004e0:	4808      	ldr	r0, [pc, #32]	@ (8000504 <main+0x4c>)
 80004e2:	f004 fe13 	bl	800510c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80004e6:	4808      	ldr	r0, [pc, #32]	@ (8000508 <main+0x50>)
 80004e8:	f004 fe10 	bl	800510c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004ec:	f008 fc48 	bl	8008d80 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 80004f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80004f4:	4805      	ldr	r0, [pc, #20]	@ (800050c <main+0x54>)
 80004f6:	f001 f852 	bl	800159e <HAL_GPIO_TogglePin>
    HAL_Delay(250);
 80004fa:	20fa      	movs	r0, #250	@ 0xfa
 80004fc:	f000 fd64 	bl	8000fc8 <HAL_Delay>
    MX_USB_HOST_Process();
 8000500:	bf00      	nop
 8000502:	e7f3      	b.n	80004ec <main+0x34>
 8000504:	200001d4 	.word	0x200001d4
 8000508:	2000018c 	.word	0x2000018c
 800050c:	40020c00 	.word	0x40020c00

08000510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b094      	sub	sp, #80	@ 0x50
 8000514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000516:	f107 0320 	add.w	r3, r7, #32
 800051a:	2230      	movs	r2, #48	@ 0x30
 800051c:	2100      	movs	r1, #0
 800051e:	4618      	mov	r0, r3
 8000520:	f008 ffd0 	bl	80094c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000524:	f107 030c 	add.w	r3, r7, #12
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]
 8000532:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000534:	2300      	movs	r3, #0
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	4b28      	ldr	r3, [pc, #160]	@ (80005dc <SystemClock_Config+0xcc>)
 800053a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800053c:	4a27      	ldr	r2, [pc, #156]	@ (80005dc <SystemClock_Config+0xcc>)
 800053e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000542:	6413      	str	r3, [r2, #64]	@ 0x40
 8000544:	4b25      	ldr	r3, [pc, #148]	@ (80005dc <SystemClock_Config+0xcc>)
 8000546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800054c:	60bb      	str	r3, [r7, #8]
 800054e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000550:	2300      	movs	r3, #0
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	4b22      	ldr	r3, [pc, #136]	@ (80005e0 <SystemClock_Config+0xd0>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a21      	ldr	r2, [pc, #132]	@ (80005e0 <SystemClock_Config+0xd0>)
 800055a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800055e:	6013      	str	r3, [r2, #0]
 8000560:	4b1f      	ldr	r3, [pc, #124]	@ (80005e0 <SystemClock_Config+0xd0>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000568:	607b      	str	r3, [r7, #4]
 800056a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800056c:	2301      	movs	r3, #1
 800056e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000570:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000574:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000576:	2302      	movs	r3, #2
 8000578:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800057a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800057e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000580:	2308      	movs	r3, #8
 8000582:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000584:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000588:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800058a:	2302      	movs	r3, #2
 800058c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800058e:	2307      	movs	r3, #7
 8000590:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000592:	f107 0320 	add.w	r3, r7, #32
 8000596:	4618      	mov	r0, r3
 8000598:	f003 ff1a 	bl	80043d0 <HAL_RCC_OscConfig>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005a2:	f000 fa5d 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a6:	230f      	movs	r3, #15
 80005a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005aa:	2302      	movs	r3, #2
 80005ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005b2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80005b8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005be:	f107 030c 	add.w	r3, r7, #12
 80005c2:	2105      	movs	r1, #5
 80005c4:	4618      	mov	r0, r3
 80005c6:	f004 f97b 	bl	80048c0 <HAL_RCC_ClockConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005d0:	f000 fa46 	bl	8000a60 <Error_Handler>
  }
}
 80005d4:	bf00      	nop
 80005d6:	3750      	adds	r7, #80	@ 0x50
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	40023800 	.word	0x40023800
 80005e0:	40007000 	.word	0x40007000

080005e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005e8:	4b12      	ldr	r3, [pc, #72]	@ (8000634 <MX_I2C1_Init+0x50>)
 80005ea:	4a13      	ldr	r2, [pc, #76]	@ (8000638 <MX_I2C1_Init+0x54>)
 80005ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005ee:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <MX_I2C1_Init+0x50>)
 80005f0:	4a12      	ldr	r2, [pc, #72]	@ (800063c <MX_I2C1_Init+0x58>)
 80005f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <MX_I2C1_Init+0x50>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000634 <MX_I2C1_Init+0x50>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <MX_I2C1_Init+0x50>)
 8000602:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000606:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000608:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <MX_I2C1_Init+0x50>)
 800060a:	2200      	movs	r2, #0
 800060c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <MX_I2C1_Init+0x50>)
 8000610:	2200      	movs	r2, #0
 8000612:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000614:	4b07      	ldr	r3, [pc, #28]	@ (8000634 <MX_I2C1_Init+0x50>)
 8000616:	2200      	movs	r2, #0
 8000618:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800061a:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <MX_I2C1_Init+0x50>)
 800061c:	2200      	movs	r2, #0
 800061e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000620:	4804      	ldr	r0, [pc, #16]	@ (8000634 <MX_I2C1_Init+0x50>)
 8000622:	f003 f8f1 	bl	8003808 <HAL_I2C_Init>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800062c:	f000 fa18 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000098 	.word	0x20000098
 8000638:	40005400 	.word	0x40005400
 800063c:	000186a0 	.word	0x000186a0

08000640 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000644:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <MX_I2S3_Init+0x54>)
 8000646:	4a14      	ldr	r2, [pc, #80]	@ (8000698 <MX_I2S3_Init+0x58>)
 8000648:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <MX_I2S3_Init+0x54>)
 800064c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000650:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000652:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <MX_I2S3_Init+0x54>)
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000658:	4b0e      	ldr	r3, [pc, #56]	@ (8000694 <MX_I2S3_Init+0x54>)
 800065a:	2200      	movs	r2, #0
 800065c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_I2S3_Init+0x54>)
 8000660:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000664:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000666:	4b0b      	ldr	r3, [pc, #44]	@ (8000694 <MX_I2S3_Init+0x54>)
 8000668:	4a0c      	ldr	r2, [pc, #48]	@ (800069c <MX_I2S3_Init+0x5c>)
 800066a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800066c:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_I2S3_Init+0x54>)
 800066e:	2200      	movs	r2, #0
 8000670:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000672:	4b08      	ldr	r3, [pc, #32]	@ (8000694 <MX_I2S3_Init+0x54>)
 8000674:	2200      	movs	r2, #0
 8000676:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000678:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <MX_I2S3_Init+0x54>)
 800067a:	2200      	movs	r2, #0
 800067c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800067e:	4805      	ldr	r0, [pc, #20]	@ (8000694 <MX_I2S3_Init+0x54>)
 8000680:	f003 fa06 	bl	8003a90 <HAL_I2S_Init>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800068a:	f000 f9e9 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	200000ec 	.word	0x200000ec
 8000698:	40003c00 	.word	0x40003c00
 800069c:	00017700 	.word	0x00017700

080006a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006a4:	4b17      	ldr	r3, [pc, #92]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006a6:	4a18      	ldr	r2, [pc, #96]	@ (8000708 <MX_SPI1_Init+0x68>)
 80006a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006aa:	4b16      	ldr	r3, [pc, #88]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006b2:	4b14      	ldr	r3, [pc, #80]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006b8:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006be:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006da:	2200      	movs	r2, #0
 80006dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006de:	4b09      	ldr	r3, [pc, #36]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006e4:	4b07      	ldr	r3, [pc, #28]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006ea:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006ec:	220a      	movs	r2, #10
 80006ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006f0:	4804      	ldr	r0, [pc, #16]	@ (8000704 <MX_SPI1_Init+0x64>)
 80006f2:	f004 fc33 	bl	8004f5c <HAL_SPI_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006fc:	f000 f9b0 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000134 	.word	0x20000134
 8000708:	40013000 	.word	0x40013000

0800070c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000712:	f107 0308 	add.w	r3, r7, #8
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000720:	463b      	mov	r3, r7
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000728:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <MX_TIM2_Init+0x94>)
 800072a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800072e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <MX_TIM2_Init+0x94>)
 8000732:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000736:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000738:	4b19      	ldr	r3, [pc, #100]	@ (80007a0 <MX_TIM2_Init+0x94>)
 800073a:	2200      	movs	r2, #0
 800073c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100000-1;
 800073e:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <MX_TIM2_Init+0x94>)
 8000740:	4a18      	ldr	r2, [pc, #96]	@ (80007a4 <MX_TIM2_Init+0x98>)
 8000742:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000744:	4b16      	ldr	r3, [pc, #88]	@ (80007a0 <MX_TIM2_Init+0x94>)
 8000746:	2200      	movs	r2, #0
 8000748:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074a:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <MX_TIM2_Init+0x94>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000750:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <MX_TIM2_Init+0x94>)
 8000752:	f004 fc8c 	bl	800506e <HAL_TIM_Base_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800075c:	f000 f980 	bl	8000a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000760:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000764:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000766:	f107 0308 	add.w	r3, r7, #8
 800076a:	4619      	mov	r1, r3
 800076c:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <MX_TIM2_Init+0x94>)
 800076e:	f004 fe2d 	bl	80053cc <HAL_TIM_ConfigClockSource>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000778:	f000 f972 	bl	8000a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077c:	2300      	movs	r3, #0
 800077e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000780:	2300      	movs	r3, #0
 8000782:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	4619      	mov	r1, r3
 8000788:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <MX_TIM2_Init+0x94>)
 800078a:	f005 f855 	bl	8005838 <HAL_TIMEx_MasterConfigSynchronization>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000794:	f000 f964 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000798:	bf00      	nop
 800079a:	3718      	adds	r7, #24
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	2000018c 	.word	0x2000018c
 80007a4:	0001869f 	.word	0x0001869f

080007a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ae:	f107 0308 	add.w	r3, r7, #8
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007bc:	463b      	mov	r3, r7
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007c4:	4b1d      	ldr	r3, [pc, #116]	@ (800083c <MX_TIM3_Init+0x94>)
 80007c6:	4a1e      	ldr	r2, [pc, #120]	@ (8000840 <MX_TIM3_Init+0x98>)
 80007c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80007ca:	4b1c      	ldr	r3, [pc, #112]	@ (800083c <MX_TIM3_Init+0x94>)
 80007cc:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80007d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d2:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <MX_TIM3_Init+0x94>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80007d8:	4b18      	ldr	r3, [pc, #96]	@ (800083c <MX_TIM3_Init+0x94>)
 80007da:	f242 720f 	movw	r2, #9999	@ 0x270f
 80007de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e0:	4b16      	ldr	r3, [pc, #88]	@ (800083c <MX_TIM3_Init+0x94>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e6:	4b15      	ldr	r3, [pc, #84]	@ (800083c <MX_TIM3_Init+0x94>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007ec:	4813      	ldr	r0, [pc, #76]	@ (800083c <MX_TIM3_Init+0x94>)
 80007ee:	f004 fc3e 	bl	800506e <HAL_TIM_Base_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80007f8:	f000 f932 	bl	8000a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000800:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	4619      	mov	r1, r3
 8000808:	480c      	ldr	r0, [pc, #48]	@ (800083c <MX_TIM3_Init+0x94>)
 800080a:	f004 fddf 	bl	80053cc <HAL_TIM_ConfigClockSource>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000814:	f000 f924 	bl	8000a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000818:	2300      	movs	r3, #0
 800081a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800081c:	2300      	movs	r3, #0
 800081e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000820:	463b      	mov	r3, r7
 8000822:	4619      	mov	r1, r3
 8000824:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_TIM3_Init+0x94>)
 8000826:	f005 f807 	bl	8005838 <HAL_TIMEx_MasterConfigSynchronization>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000830:	f000 f916 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	3718      	adds	r7, #24
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200001d4 	.word	0x200001d4
 8000840:	40000400 	.word	0x40000400

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08c      	sub	sp, #48	@ 0x30
 8000848:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	f107 031c 	add.w	r3, r7, #28
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	60da      	str	r2, [r3, #12]
 8000858:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	61bb      	str	r3, [r7, #24]
 800085e:	4b72      	ldr	r3, [pc, #456]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a71      	ldr	r2, [pc, #452]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 8000864:	f043 0310 	orr.w	r3, r3, #16
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b6f      	ldr	r3, [pc, #444]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0310 	and.w	r3, r3, #16
 8000872:	61bb      	str	r3, [r7, #24]
 8000874:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	617b      	str	r3, [r7, #20]
 800087a:	4b6b      	ldr	r3, [pc, #428]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a6a      	ldr	r2, [pc, #424]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b68      	ldr	r3, [pc, #416]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0304 	and.w	r3, r3, #4
 800088e:	617b      	str	r3, [r7, #20]
 8000890:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	613b      	str	r3, [r7, #16]
 8000896:	4b64      	ldr	r3, [pc, #400]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	4a63      	ldr	r2, [pc, #396]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 800089c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a2:	4b61      	ldr	r3, [pc, #388]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	4b5d      	ldr	r3, [pc, #372]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	4a5c      	ldr	r2, [pc, #368]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008be:	4b5a      	ldr	r3, [pc, #360]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	4b56      	ldr	r3, [pc, #344]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	4a55      	ldr	r2, [pc, #340]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008da:	4b53      	ldr	r3, [pc, #332]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	60bb      	str	r3, [r7, #8]
 80008e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	4b4f      	ldr	r3, [pc, #316]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ee:	4a4e      	ldr	r2, [pc, #312]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008f0:	f043 0308 	orr.w	r3, r3, #8
 80008f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f6:	4b4c      	ldr	r3, [pc, #304]	@ (8000a28 <MX_GPIO_Init+0x1e4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	f003 0308 	and.w	r3, r3, #8
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	2108      	movs	r1, #8
 8000906:	4849      	ldr	r0, [pc, #292]	@ (8000a2c <MX_GPIO_Init+0x1e8>)
 8000908:	f000 fe30 	bl	800156c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	2101      	movs	r1, #1
 8000910:	4847      	ldr	r0, [pc, #284]	@ (8000a30 <MX_GPIO_Init+0x1ec>)
 8000912:	f000 fe2b 	bl	800156c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000916:	2200      	movs	r2, #0
 8000918:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800091c:	4845      	ldr	r0, [pc, #276]	@ (8000a34 <MX_GPIO_Init+0x1f0>)
 800091e:	f000 fe25 	bl	800156c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000922:	2308      	movs	r3, #8
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 031c 	add.w	r3, r7, #28
 8000936:	4619      	mov	r1, r3
 8000938:	483c      	ldr	r0, [pc, #240]	@ (8000a2c <MX_GPIO_Init+0x1e8>)
 800093a:	f000 fc7b 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800093e:	2301      	movs	r3, #1
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4836      	ldr	r0, [pc, #216]	@ (8000a30 <MX_GPIO_Init+0x1ec>)
 8000956:	f000 fc6d 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800095a:	2308      	movs	r3, #8
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2302      	movs	r3, #2
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800096a:	2305      	movs	r3, #5
 800096c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	482e      	ldr	r0, [pc, #184]	@ (8000a30 <MX_GPIO_Init+0x1ec>)
 8000976:	f000 fc5d 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800097a:	2301      	movs	r3, #1
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800097e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 031c 	add.w	r3, r7, #28
 800098c:	4619      	mov	r1, r3
 800098e:	482a      	ldr	r0, [pc, #168]	@ (8000a38 <MX_GPIO_Init+0x1f4>)
 8000990:	f000 fc50 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000994:	2304      	movs	r3, #4
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	4825      	ldr	r0, [pc, #148]	@ (8000a3c <MX_GPIO_Init+0x1f8>)
 80009a8:	f000 fc44 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	2302      	movs	r3, #2
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009be:	2305      	movs	r3, #5
 80009c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	481c      	ldr	r0, [pc, #112]	@ (8000a3c <MX_GPIO_Init+0x1f8>)
 80009ca:	f000 fc33 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009ce:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80009d2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	4813      	ldr	r0, [pc, #76]	@ (8000a34 <MX_GPIO_Init+0x1f0>)
 80009e8:	f000 fc24 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009ec:	2320      	movs	r3, #32
 80009ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f0:	2300      	movs	r3, #0
 80009f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	480d      	ldr	r0, [pc, #52]	@ (8000a34 <MX_GPIO_Init+0x1f0>)
 8000a00:	f000 fc18 	bl	8001234 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a04:	2302      	movs	r3, #2
 8000a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a08:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	4619      	mov	r1, r3
 8000a18:	4804      	ldr	r0, [pc, #16]	@ (8000a2c <MX_GPIO_Init+0x1e8>)
 8000a1a:	f000 fc0b 	bl	8001234 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a1e:	bf00      	nop
 8000a20:	3730      	adds	r7, #48	@ 0x30
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	40020800 	.word	0x40020800
 8000a34:	40020c00 	.word	0x40020c00
 8000a38:	40020000 	.word	0x40020000
 8000a3c:	40020400 	.word	0x40020400

08000a40 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000a48:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a4c:	4803      	ldr	r0, [pc, #12]	@ (8000a5c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000a4e:	f000 fda6 	bl	800159e <HAL_GPIO_TogglePin>
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40020c00 	.word	0x40020c00

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <Error_Handler+0x8>

08000a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	4b10      	ldr	r3, [pc, #64]	@ (8000ab8 <HAL_MspInit+0x4c>)
 8000a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab8 <HAL_MspInit+0x4c>)
 8000a7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a82:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab8 <HAL_MspInit+0x4c>)
 8000a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	603b      	str	r3, [r7, #0]
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <HAL_MspInit+0x4c>)
 8000a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a96:	4a08      	ldr	r2, [pc, #32]	@ (8000ab8 <HAL_MspInit+0x4c>)
 8000a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <HAL_MspInit+0x4c>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aa6:	603b      	str	r3, [r7, #0]
 8000aa8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000aaa:	2007      	movs	r0, #7
 8000aac:	f000 fb80 	bl	80011b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40023800 	.word	0x40023800

08000abc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08a      	sub	sp, #40	@ 0x28
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a19      	ldr	r2, [pc, #100]	@ (8000b40 <HAL_I2C_MspInit+0x84>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d12c      	bne.n	8000b38 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	4b18      	ldr	r3, [pc, #96]	@ (8000b44 <HAL_I2C_MspInit+0x88>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a17      	ldr	r2, [pc, #92]	@ (8000b44 <HAL_I2C_MspInit+0x88>)
 8000ae8:	f043 0302 	orr.w	r3, r3, #2
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <HAL_I2C_MspInit+0x88>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000afa:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b00:	2312      	movs	r3, #18
 8000b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b04:	2301      	movs	r3, #1
 8000b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b0c:	2304      	movs	r3, #4
 8000b0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	4619      	mov	r1, r3
 8000b16:	480c      	ldr	r0, [pc, #48]	@ (8000b48 <HAL_I2C_MspInit+0x8c>)
 8000b18:	f000 fb8c 	bl	8001234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <HAL_I2C_MspInit+0x88>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	4a07      	ldr	r2, [pc, #28]	@ (8000b44 <HAL_I2C_MspInit+0x88>)
 8000b26:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2c:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <HAL_I2C_MspInit+0x88>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b38:	bf00      	nop
 8000b3a:	3728      	adds	r7, #40	@ 0x28
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40005400 	.word	0x40005400
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40020400 	.word	0x40020400

08000b4c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08e      	sub	sp, #56	@ 0x38
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a31      	ldr	r2, [pc, #196]	@ (8000c3c <HAL_I2S_MspInit+0xf0>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d15a      	bne.n	8000c32 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b80:	23c0      	movs	r3, #192	@ 0xc0
 8000b82:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b84:	2302      	movs	r3, #2
 8000b86:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f004 f8a3 	bl	8004cd8 <HAL_RCCEx_PeriphCLKConfig>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b98:	f7ff ff62 	bl	8000a60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	4b27      	ldr	r3, [pc, #156]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba4:	4a26      	ldr	r2, [pc, #152]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000ba6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000baa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bac:	4b24      	ldr	r3, [pc, #144]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bb4:	613b      	str	r3, [r7, #16]
 8000bb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	4b20      	ldr	r3, [pc, #128]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000bc2:	f043 0301 	orr.w	r3, r3, #1
 8000bc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60bb      	str	r3, [r7, #8]
 8000bd8:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bdc:	4a18      	ldr	r2, [pc, #96]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000bde:	f043 0304 	orr.w	r3, r3, #4
 8000be2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be4:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <HAL_I2S_MspInit+0xf4>)
 8000be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be8:	f003 0304 	and.w	r3, r3, #4
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bf0:	2310      	movs	r3, #16
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c00:	2306      	movs	r3, #6
 8000c02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c08:	4619      	mov	r1, r3
 8000c0a:	480e      	ldr	r0, [pc, #56]	@ (8000c44 <HAL_I2S_MspInit+0xf8>)
 8000c0c:	f000 fb12 	bl	8001234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c10:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000c14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c16:	2302      	movs	r3, #2
 8000c18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c22:	2306      	movs	r3, #6
 8000c24:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4806      	ldr	r0, [pc, #24]	@ (8000c48 <HAL_I2S_MspInit+0xfc>)
 8000c2e:	f000 fb01 	bl	8001234 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000c32:	bf00      	nop
 8000c34:	3738      	adds	r7, #56	@ 0x38
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40003c00 	.word	0x40003c00
 8000c40:	40023800 	.word	0x40023800
 8000c44:	40020000 	.word	0x40020000
 8000c48:	40020800 	.word	0x40020800

08000c4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08a      	sub	sp, #40	@ 0x28
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c54:	f107 0314 	add.w	r3, r7, #20
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a19      	ldr	r2, [pc, #100]	@ (8000cd0 <HAL_SPI_MspInit+0x84>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d12b      	bne.n	8000cc6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	613b      	str	r3, [r7, #16]
 8000c72:	4b18      	ldr	r3, [pc, #96]	@ (8000cd4 <HAL_SPI_MspInit+0x88>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c76:	4a17      	ldr	r2, [pc, #92]	@ (8000cd4 <HAL_SPI_MspInit+0x88>)
 8000c78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c7e:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <HAL_SPI_MspInit+0x88>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <HAL_SPI_MspInit+0x88>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	4a10      	ldr	r2, [pc, #64]	@ (8000cd4 <HAL_SPI_MspInit+0x88>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <HAL_SPI_MspInit+0x88>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000ca6:	23e0      	movs	r3, #224	@ 0xe0
 8000ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cb6:	2305      	movs	r3, #5
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cba:	f107 0314 	add.w	r3, r7, #20
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4805      	ldr	r0, [pc, #20]	@ (8000cd8 <HAL_SPI_MspInit+0x8c>)
 8000cc2:	f000 fab7 	bl	8001234 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000cc6:	bf00      	nop
 8000cc8:	3728      	adds	r7, #40	@ 0x28
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40013000 	.word	0x40013000
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40020000 	.word	0x40020000

08000cdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cec:	d116      	bne.n	8000d1c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <HAL_TIM_Base_MspInit+0x80>)
 8000cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf6:	4a19      	ldr	r2, [pc, #100]	@ (8000d5c <HAL_TIM_Base_MspInit+0x80>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cfe:	4b17      	ldr	r3, [pc, #92]	@ (8000d5c <HAL_TIM_Base_MspInit+0x80>)
 8000d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	201c      	movs	r0, #28
 8000d10:	f000 fa59 	bl	80011c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d14:	201c      	movs	r0, #28
 8000d16:	f000 fa72 	bl	80011fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d1a:	e01a      	b.n	8000d52 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a0f      	ldr	r2, [pc, #60]	@ (8000d60 <HAL_TIM_Base_MspInit+0x84>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d115      	bne.n	8000d52 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d26:	2300      	movs	r3, #0
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <HAL_TIM_Base_MspInit+0x80>)
 8000d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2e:	4a0b      	ldr	r2, [pc, #44]	@ (8000d5c <HAL_TIM_Base_MspInit+0x80>)
 8000d30:	f043 0302 	orr.w	r3, r3, #2
 8000d34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d36:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <HAL_TIM_Base_MspInit+0x80>)
 8000d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3a:	f003 0302 	and.w	r3, r3, #2
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2100      	movs	r1, #0
 8000d46:	201d      	movs	r0, #29
 8000d48:	f000 fa3d 	bl	80011c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d4c:	201d      	movs	r0, #29
 8000d4e:	f000 fa56 	bl	80011fe <HAL_NVIC_EnableIRQ>
}
 8000d52:	bf00      	nop
 8000d54:	3710      	adds	r7, #16
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40000400 	.word	0x40000400

08000d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <NMI_Handler+0x4>

08000d6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <HardFault_Handler+0x4>

08000d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <MemManage_Handler+0x4>

08000d7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <BusFault_Handler+0x4>

08000d84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <UsageFault_Handler+0x4>

08000d8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dba:	f000 f8e5 	bl	8000f88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000dc8:	4802      	ldr	r0, [pc, #8]	@ (8000dd4 <TIM2_IRQHandler+0x10>)
 8000dca:	f004 fa0f 	bl	80051ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2000018c 	.word	0x2000018c

08000dd8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ddc:	4802      	ldr	r0, [pc, #8]	@ (8000de8 <TIM3_IRQHandler+0x10>)
 8000dde:	f004 fa05 	bl	80051ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200001d4 	.word	0x200001d4

08000dec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000df0:	4802      	ldr	r0, [pc, #8]	@ (8000dfc <OTG_FS_IRQHandler+0x10>)
 8000df2:	f000 fecf 	bl	8001b94 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000600 	.word	0x20000600

08000e00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e08:	4a14      	ldr	r2, [pc, #80]	@ (8000e5c <_sbrk+0x5c>)
 8000e0a:	4b15      	ldr	r3, [pc, #84]	@ (8000e60 <_sbrk+0x60>)
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e14:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <_sbrk+0x64>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d102      	bne.n	8000e22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e1c:	4b11      	ldr	r3, [pc, #68]	@ (8000e64 <_sbrk+0x64>)
 8000e1e:	4a12      	ldr	r2, [pc, #72]	@ (8000e68 <_sbrk+0x68>)
 8000e20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e22:	4b10      	ldr	r3, [pc, #64]	@ (8000e64 <_sbrk+0x64>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4413      	add	r3, r2
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d207      	bcs.n	8000e40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e30:	f008 fb60 	bl	80094f4 <__errno>
 8000e34:	4603      	mov	r3, r0
 8000e36:	220c      	movs	r2, #12
 8000e38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3e:	e009      	b.n	8000e54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e40:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <_sbrk+0x64>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e46:	4b07      	ldr	r3, [pc, #28]	@ (8000e64 <_sbrk+0x64>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	4a05      	ldr	r2, [pc, #20]	@ (8000e64 <_sbrk+0x64>)
 8000e50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e52:	68fb      	ldr	r3, [r7, #12]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3718      	adds	r7, #24
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20020000 	.word	0x20020000
 8000e60:	00000400 	.word	0x00000400
 8000e64:	2000021c 	.word	0x2000021c
 8000e68:	20000b28 	.word	0x20000b28

08000e6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e70:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <SystemInit+0x20>)
 8000e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e76:	4a05      	ldr	r2, [pc, #20]	@ (8000e8c <SystemInit+0x20>)
 8000e78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ec8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e94:	f7ff ffea 	bl	8000e6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e98:	480c      	ldr	r0, [pc, #48]	@ (8000ecc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e9a:	490d      	ldr	r1, [pc, #52]	@ (8000ed0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ea0:	e002      	b.n	8000ea8 <LoopCopyDataInit>

08000ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ea6:	3304      	adds	r3, #4

08000ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eac:	d3f9      	bcc.n	8000ea2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000eb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000edc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eb4:	e001      	b.n	8000eba <LoopFillZerobss>

08000eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb8:	3204      	adds	r2, #4

08000eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ebc:	d3fb      	bcc.n	8000eb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ebe:	f008 fb1f 	bl	8009500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ec2:	f7ff faf9 	bl	80004b8 <main>
  bx  lr    
 8000ec6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ec8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ecc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ed0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000ed4:	08009624 	.word	0x08009624
  ldr r2, =_sbss
 8000ed8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000edc:	20000b28 	.word	0x20000b28

08000ee0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ee0:	e7fe      	b.n	8000ee0 <ADC_IRQHandler>
	...

08000ee4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f24 <HAL_Init+0x40>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a0d      	ldr	r2, [pc, #52]	@ (8000f24 <HAL_Init+0x40>)
 8000eee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ef2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f24 <HAL_Init+0x40>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a0a      	ldr	r2, [pc, #40]	@ (8000f24 <HAL_Init+0x40>)
 8000efa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000efe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f00:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <HAL_Init+0x40>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a07      	ldr	r2, [pc, #28]	@ (8000f24 <HAL_Init+0x40>)
 8000f06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f000 f94f 	bl	80011b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f12:	2000      	movs	r0, #0
 8000f14:	f000 f808 	bl	8000f28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f18:	f7ff fda8 	bl	8000a6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40023c00 	.word	0x40023c00

08000f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f30:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <HAL_InitTick+0x54>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <HAL_InitTick+0x58>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	4619      	mov	r1, r3
 8000f3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 f967 	bl	800121a <HAL_SYSTICK_Config>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e00e      	b.n	8000f74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2b0f      	cmp	r3, #15
 8000f5a:	d80a      	bhi.n	8000f72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	f04f 30ff 	mov.w	r0, #4294967295
 8000f64:	f000 f92f 	bl	80011c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f68:	4a06      	ldr	r2, [pc, #24]	@ (8000f84 <HAL_InitTick+0x5c>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	e000      	b.n	8000f74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	20000008 	.word	0x20000008
 8000f84:	20000004 	.word	0x20000004

08000f88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <HAL_IncTick+0x20>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	461a      	mov	r2, r3
 8000f92:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <HAL_IncTick+0x24>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4413      	add	r3, r2
 8000f98:	4a04      	ldr	r2, [pc, #16]	@ (8000fac <HAL_IncTick+0x24>)
 8000f9a:	6013      	str	r3, [r2, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20000008 	.word	0x20000008
 8000fac:	20000220 	.word	0x20000220

08000fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb4:	4b03      	ldr	r3, [pc, #12]	@ (8000fc4 <HAL_GetTick+0x14>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	20000220 	.word	0x20000220

08000fc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd0:	f7ff ffee 	bl	8000fb0 <HAL_GetTick>
 8000fd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fe0:	d005      	beq.n	8000fee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <HAL_Delay+0x44>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4413      	add	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fee:	bf00      	nop
 8000ff0:	f7ff ffde 	bl	8000fb0 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	68fa      	ldr	r2, [r7, #12]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d8f7      	bhi.n	8000ff0 <HAL_Delay+0x28>
  {
  }
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000008 	.word	0x20000008

08001010 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <__NVIC_SetPriorityGrouping+0x44>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800102c:	4013      	ands	r3, r2
 800102e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001038:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800103c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001040:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001042:	4a04      	ldr	r2, [pc, #16]	@ (8001054 <__NVIC_SetPriorityGrouping+0x44>)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	60d3      	str	r3, [r2, #12]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800105c:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <__NVIC_GetPriorityGrouping+0x18>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	0a1b      	lsrs	r3, r3, #8
 8001062:	f003 0307 	and.w	r3, r3, #7
}
 8001066:	4618      	mov	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	2b00      	cmp	r3, #0
 8001084:	db0b      	blt.n	800109e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	f003 021f 	and.w	r2, r3, #31
 800108c:	4907      	ldr	r1, [pc, #28]	@ (80010ac <__NVIC_EnableIRQ+0x38>)
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	095b      	lsrs	r3, r3, #5
 8001094:	2001      	movs	r0, #1
 8001096:	fa00 f202 	lsl.w	r2, r0, r2
 800109a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	e000e100 	.word	0xe000e100

080010b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	6039      	str	r1, [r7, #0]
 80010ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	db0a      	blt.n	80010da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	490c      	ldr	r1, [pc, #48]	@ (80010fc <__NVIC_SetPriority+0x4c>)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	0112      	lsls	r2, r2, #4
 80010d0:	b2d2      	uxtb	r2, r2
 80010d2:	440b      	add	r3, r1
 80010d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d8:	e00a      	b.n	80010f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4908      	ldr	r1, [pc, #32]	@ (8001100 <__NVIC_SetPriority+0x50>)
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	f003 030f 	and.w	r3, r3, #15
 80010e6:	3b04      	subs	r3, #4
 80010e8:	0112      	lsls	r2, r2, #4
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	440b      	add	r3, r1
 80010ee:	761a      	strb	r2, [r3, #24]
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000e100 	.word	0xe000e100
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001104:	b480      	push	{r7}
 8001106:	b089      	sub	sp, #36	@ 0x24
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	f1c3 0307 	rsb	r3, r3, #7
 800111e:	2b04      	cmp	r3, #4
 8001120:	bf28      	it	cs
 8001122:	2304      	movcs	r3, #4
 8001124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	3304      	adds	r3, #4
 800112a:	2b06      	cmp	r3, #6
 800112c:	d902      	bls.n	8001134 <NVIC_EncodePriority+0x30>
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	3b03      	subs	r3, #3
 8001132:	e000      	b.n	8001136 <NVIC_EncodePriority+0x32>
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	f04f 32ff 	mov.w	r2, #4294967295
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	43da      	mvns	r2, r3
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	401a      	ands	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800114c:	f04f 31ff 	mov.w	r1, #4294967295
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	fa01 f303 	lsl.w	r3, r1, r3
 8001156:	43d9      	mvns	r1, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800115c:	4313      	orrs	r3, r2
         );
}
 800115e:	4618      	mov	r0, r3
 8001160:	3724      	adds	r7, #36	@ 0x24
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
	...

0800116c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3b01      	subs	r3, #1
 8001178:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800117c:	d301      	bcc.n	8001182 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800117e:	2301      	movs	r3, #1
 8001180:	e00f      	b.n	80011a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001182:	4a0a      	ldr	r2, [pc, #40]	@ (80011ac <SysTick_Config+0x40>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800118a:	210f      	movs	r1, #15
 800118c:	f04f 30ff 	mov.w	r0, #4294967295
 8001190:	f7ff ff8e 	bl	80010b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001194:	4b05      	ldr	r3, [pc, #20]	@ (80011ac <SysTick_Config+0x40>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800119a:	4b04      	ldr	r3, [pc, #16]	@ (80011ac <SysTick_Config+0x40>)
 800119c:	2207      	movs	r2, #7
 800119e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	e000e010 	.word	0xe000e010

080011b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff ff29 	bl	8001010 <__NVIC_SetPriorityGrouping>
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b086      	sub	sp, #24
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	4603      	mov	r3, r0
 80011ce:	60b9      	str	r1, [r7, #8]
 80011d0:	607a      	str	r2, [r7, #4]
 80011d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d8:	f7ff ff3e 	bl	8001058 <__NVIC_GetPriorityGrouping>
 80011dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	68b9      	ldr	r1, [r7, #8]
 80011e2:	6978      	ldr	r0, [r7, #20]
 80011e4:	f7ff ff8e 	bl	8001104 <NVIC_EncodePriority>
 80011e8:	4602      	mov	r2, r0
 80011ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ee:	4611      	mov	r1, r2
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff5d 	bl	80010b0 <__NVIC_SetPriority>
}
 80011f6:	bf00      	nop
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	4603      	mov	r3, r0
 8001206:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff31 	bl	8001074 <__NVIC_EnableIRQ>
}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f7ff ffa2 	bl	800116c <SysTick_Config>
 8001228:	4603      	mov	r3, r0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001234:	b480      	push	{r7}
 8001236:	b089      	sub	sp, #36	@ 0x24
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800123e:	2300      	movs	r3, #0
 8001240:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001242:	2300      	movs	r3, #0
 8001244:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
 800124e:	e16b      	b.n	8001528 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001250:	2201      	movs	r2, #1
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	697a      	ldr	r2, [r7, #20]
 8001260:	4013      	ands	r3, r2
 8001262:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	429a      	cmp	r2, r3
 800126a:	f040 815a 	bne.w	8001522 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f003 0303 	and.w	r3, r3, #3
 8001276:	2b01      	cmp	r3, #1
 8001278:	d005      	beq.n	8001286 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001282:	2b02      	cmp	r3, #2
 8001284:	d130      	bne.n	80012e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	2203      	movs	r2, #3
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43db      	mvns	r3, r3
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	4013      	ands	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	68da      	ldr	r2, [r3, #12]
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	fa02 f303 	lsl.w	r3, r2, r3
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012bc:	2201      	movs	r2, #1
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	43db      	mvns	r3, r3
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	091b      	lsrs	r3, r3, #4
 80012d2:	f003 0201 	and.w	r2, r3, #1
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4313      	orrs	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 0303 	and.w	r3, r3, #3
 80012f0:	2b03      	cmp	r3, #3
 80012f2:	d017      	beq.n	8001324 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	2203      	movs	r2, #3
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	689a      	ldr	r2, [r3, #8]
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	4313      	orrs	r3, r2
 800131c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f003 0303 	and.w	r3, r3, #3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d123      	bne.n	8001378 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	08da      	lsrs	r2, r3, #3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3208      	adds	r2, #8
 8001338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800133c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	f003 0307 	and.w	r3, r3, #7
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	220f      	movs	r2, #15
 8001348:	fa02 f303 	lsl.w	r3, r2, r3
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	f003 0307 	and.w	r3, r3, #7
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4313      	orrs	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	08da      	lsrs	r2, r3, #3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	3208      	adds	r2, #8
 8001372:	69b9      	ldr	r1, [r7, #24]
 8001374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	2203      	movs	r2, #3
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f003 0203 	and.w	r2, r3, #3
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	f000 80b4 	beq.w	8001522 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	4b60      	ldr	r3, [pc, #384]	@ (8001540 <HAL_GPIO_Init+0x30c>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c2:	4a5f      	ldr	r2, [pc, #380]	@ (8001540 <HAL_GPIO_Init+0x30c>)
 80013c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ca:	4b5d      	ldr	r3, [pc, #372]	@ (8001540 <HAL_GPIO_Init+0x30c>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013d6:	4a5b      	ldr	r2, [pc, #364]	@ (8001544 <HAL_GPIO_Init+0x310>)
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	089b      	lsrs	r3, r3, #2
 80013dc:	3302      	adds	r3, #2
 80013de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	f003 0303 	and.w	r3, r3, #3
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	220f      	movs	r2, #15
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43db      	mvns	r3, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4013      	ands	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a52      	ldr	r2, [pc, #328]	@ (8001548 <HAL_GPIO_Init+0x314>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d02b      	beq.n	800145a <HAL_GPIO_Init+0x226>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a51      	ldr	r2, [pc, #324]	@ (800154c <HAL_GPIO_Init+0x318>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d025      	beq.n	8001456 <HAL_GPIO_Init+0x222>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a50      	ldr	r2, [pc, #320]	@ (8001550 <HAL_GPIO_Init+0x31c>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d01f      	beq.n	8001452 <HAL_GPIO_Init+0x21e>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a4f      	ldr	r2, [pc, #316]	@ (8001554 <HAL_GPIO_Init+0x320>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d019      	beq.n	800144e <HAL_GPIO_Init+0x21a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a4e      	ldr	r2, [pc, #312]	@ (8001558 <HAL_GPIO_Init+0x324>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d013      	beq.n	800144a <HAL_GPIO_Init+0x216>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a4d      	ldr	r2, [pc, #308]	@ (800155c <HAL_GPIO_Init+0x328>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d00d      	beq.n	8001446 <HAL_GPIO_Init+0x212>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a4c      	ldr	r2, [pc, #304]	@ (8001560 <HAL_GPIO_Init+0x32c>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d007      	beq.n	8001442 <HAL_GPIO_Init+0x20e>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a4b      	ldr	r2, [pc, #300]	@ (8001564 <HAL_GPIO_Init+0x330>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d101      	bne.n	800143e <HAL_GPIO_Init+0x20a>
 800143a:	2307      	movs	r3, #7
 800143c:	e00e      	b.n	800145c <HAL_GPIO_Init+0x228>
 800143e:	2308      	movs	r3, #8
 8001440:	e00c      	b.n	800145c <HAL_GPIO_Init+0x228>
 8001442:	2306      	movs	r3, #6
 8001444:	e00a      	b.n	800145c <HAL_GPIO_Init+0x228>
 8001446:	2305      	movs	r3, #5
 8001448:	e008      	b.n	800145c <HAL_GPIO_Init+0x228>
 800144a:	2304      	movs	r3, #4
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x228>
 800144e:	2303      	movs	r3, #3
 8001450:	e004      	b.n	800145c <HAL_GPIO_Init+0x228>
 8001452:	2302      	movs	r3, #2
 8001454:	e002      	b.n	800145c <HAL_GPIO_Init+0x228>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <HAL_GPIO_Init+0x228>
 800145a:	2300      	movs	r3, #0
 800145c:	69fa      	ldr	r2, [r7, #28]
 800145e:	f002 0203 	and.w	r2, r2, #3
 8001462:	0092      	lsls	r2, r2, #2
 8001464:	4093      	lsls	r3, r2
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4313      	orrs	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800146c:	4935      	ldr	r1, [pc, #212]	@ (8001544 <HAL_GPIO_Init+0x310>)
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	3302      	adds	r3, #2
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800147a:	4b3b      	ldr	r3, [pc, #236]	@ (8001568 <HAL_GPIO_Init+0x334>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	43db      	mvns	r3, r3
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	4013      	ands	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4313      	orrs	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800149e:	4a32      	ldr	r2, [pc, #200]	@ (8001568 <HAL_GPIO_Init+0x334>)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014a4:	4b30      	ldr	r3, [pc, #192]	@ (8001568 <HAL_GPIO_Init+0x334>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	43db      	mvns	r3, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4013      	ands	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d003      	beq.n	80014c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014c8:	4a27      	ldr	r2, [pc, #156]	@ (8001568 <HAL_GPIO_Init+0x334>)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014ce:	4b26      	ldr	r3, [pc, #152]	@ (8001568 <HAL_GPIO_Init+0x334>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001568 <HAL_GPIO_Init+0x334>)
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001568 <HAL_GPIO_Init+0x334>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	43db      	mvns	r3, r3
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	4013      	ands	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	4313      	orrs	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800151c:	4a12      	ldr	r2, [pc, #72]	@ (8001568 <HAL_GPIO_Init+0x334>)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3301      	adds	r3, #1
 8001526:	61fb      	str	r3, [r7, #28]
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	2b0f      	cmp	r3, #15
 800152c:	f67f ae90 	bls.w	8001250 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3724      	adds	r7, #36	@ 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40013800 	.word	0x40013800
 8001548:	40020000 	.word	0x40020000
 800154c:	40020400 	.word	0x40020400
 8001550:	40020800 	.word	0x40020800
 8001554:	40020c00 	.word	0x40020c00
 8001558:	40021000 	.word	0x40021000
 800155c:	40021400 	.word	0x40021400
 8001560:	40021800 	.word	0x40021800
 8001564:	40021c00 	.word	0x40021c00
 8001568:	40013c00 	.word	0x40013c00

0800156c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	807b      	strh	r3, [r7, #2]
 8001578:	4613      	mov	r3, r2
 800157a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800157c:	787b      	ldrb	r3, [r7, #1]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001582:	887a      	ldrh	r2, [r7, #2]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001588:	e003      	b.n	8001592 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800158a:	887b      	ldrh	r3, [r7, #2]
 800158c:	041a      	lsls	r2, r3, #16
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	619a      	str	r2, [r3, #24]
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800159e:	b480      	push	{r7}
 80015a0:	b085      	sub	sp, #20
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	460b      	mov	r3, r1
 80015a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015b0:	887a      	ldrh	r2, [r7, #2]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4013      	ands	r3, r2
 80015b6:	041a      	lsls	r2, r3, #16
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	43d9      	mvns	r1, r3
 80015bc:	887b      	ldrh	r3, [r7, #2]
 80015be:	400b      	ands	r3, r1
 80015c0:	431a      	orrs	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	619a      	str	r2, [r3, #24]
}
 80015c6:	bf00      	nop
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr

080015d2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b086      	sub	sp, #24
 80015d6:	af02      	add	r7, sp, #8
 80015d8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e059      	b.n	8001698 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d106      	bne.n	8001604 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f007 fbf6 	bl	8008df0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001612:	d102      	bne.n	800161a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f004 fa0f 	bl	8005a42 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6818      	ldr	r0, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	7c1a      	ldrb	r2, [r3, #16]
 800162c:	f88d 2000 	strb.w	r2, [sp]
 8001630:	3304      	adds	r3, #4
 8001632:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001634:	f004 f990 	bl	8005958 <USB_CoreInit>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d005      	beq.n	800164a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2202      	movs	r2, #2
 8001642:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e026      	b.n	8001698 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2101      	movs	r1, #1
 8001650:	4618      	mov	r0, r3
 8001652:	f004 fa07 	bl	8005a64 <USB_SetCurrentMode>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2202      	movs	r2, #2
 8001660:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e017      	b.n	8001698 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6818      	ldr	r0, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7c1a      	ldrb	r2, [r3, #16]
 8001670:	f88d 2000 	strb.w	r2, [sp]
 8001674:	3304      	adds	r3, #4
 8001676:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001678:	f004 fbaa 	bl	8005dd0 <USB_HostInit>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2202      	movs	r2, #2
 8001686:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e004      	b.n	8001698 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001696:	2300      	movs	r3, #0
}
 8001698:	4618      	mov	r0, r3
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b08b      	sub	sp, #44	@ 0x2c
 80016a4:	af04      	add	r7, sp, #16
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	4608      	mov	r0, r1
 80016aa:	4611      	mov	r1, r2
 80016ac:	461a      	mov	r2, r3
 80016ae:	4603      	mov	r3, r0
 80016b0:	70fb      	strb	r3, [r7, #3]
 80016b2:	460b      	mov	r3, r1
 80016b4:	70bb      	strb	r3, [r7, #2]
 80016b6:	4613      	mov	r3, r2
 80016b8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80016ba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80016bc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d101      	bne.n	80016cc <HAL_HCD_HC_Init+0x2c>
 80016c8:	2302      	movs	r3, #2
 80016ca:	e09d      	b.n	8001808 <HAL_HCD_HC_Init+0x168>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2201      	movs	r2, #1
 80016d0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80016d4:	78fa      	ldrb	r2, [r7, #3]
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	4613      	mov	r3, r2
 80016da:	011b      	lsls	r3, r3, #4
 80016dc:	1a9b      	subs	r3, r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	3319      	adds	r3, #25
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80016e8:	78fa      	ldrb	r2, [r7, #3]
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	4613      	mov	r3, r2
 80016ee:	011b      	lsls	r3, r3, #4
 80016f0:	1a9b      	subs	r3, r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	440b      	add	r3, r1
 80016f6:	3314      	adds	r3, #20
 80016f8:	787a      	ldrb	r2, [r7, #1]
 80016fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80016fc:	78fa      	ldrb	r2, [r7, #3]
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	4613      	mov	r3, r2
 8001702:	011b      	lsls	r3, r3, #4
 8001704:	1a9b      	subs	r3, r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	440b      	add	r3, r1
 800170a:	3315      	adds	r3, #21
 800170c:	78fa      	ldrb	r2, [r7, #3]
 800170e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001710:	78fa      	ldrb	r2, [r7, #3]
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	4613      	mov	r3, r2
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	1a9b      	subs	r3, r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	440b      	add	r3, r1
 800171e:	3326      	adds	r3, #38	@ 0x26
 8001720:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001724:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001726:	78fa      	ldrb	r2, [r7, #3]
 8001728:	78bb      	ldrb	r3, [r7, #2]
 800172a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800172e:	b2d8      	uxtb	r0, r3
 8001730:	6879      	ldr	r1, [r7, #4]
 8001732:	4613      	mov	r3, r2
 8001734:	011b      	lsls	r3, r3, #4
 8001736:	1a9b      	subs	r3, r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	440b      	add	r3, r1
 800173c:	3316      	adds	r3, #22
 800173e:	4602      	mov	r2, r0
 8001740:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001742:	78fb      	ldrb	r3, [r7, #3]
 8001744:	4619      	mov	r1, r3
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 fbc8 	bl	8001edc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800174c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001750:	2b00      	cmp	r3, #0
 8001752:	da0a      	bge.n	800176a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001754:	78fa      	ldrb	r2, [r7, #3]
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	4613      	mov	r3, r2
 800175a:	011b      	lsls	r3, r3, #4
 800175c:	1a9b      	subs	r3, r3, r2
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	440b      	add	r3, r1
 8001762:	3317      	adds	r3, #23
 8001764:	2201      	movs	r2, #1
 8001766:	701a      	strb	r2, [r3, #0]
 8001768:	e009      	b.n	800177e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800176a:	78fa      	ldrb	r2, [r7, #3]
 800176c:	6879      	ldr	r1, [r7, #4]
 800176e:	4613      	mov	r3, r2
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	1a9b      	subs	r3, r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	440b      	add	r3, r1
 8001778:	3317      	adds	r3, #23
 800177a:	2200      	movs	r2, #0
 800177c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f004 fc88 	bl	8006098 <USB_GetHostSpeed>
 8001788:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800178a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800178e:	2b01      	cmp	r3, #1
 8001790:	d10b      	bne.n	80017aa <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001792:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001796:	2b01      	cmp	r3, #1
 8001798:	d107      	bne.n	80017aa <HAL_HCD_HC_Init+0x10a>
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d104      	bne.n	80017aa <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2bbc      	cmp	r3, #188	@ 0xbc
 80017a4:	d901      	bls.n	80017aa <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80017a6:	23bc      	movs	r3, #188	@ 0xbc
 80017a8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80017aa:	78fa      	ldrb	r2, [r7, #3]
 80017ac:	6879      	ldr	r1, [r7, #4]
 80017ae:	4613      	mov	r3, r2
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	1a9b      	subs	r3, r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	440b      	add	r3, r1
 80017b8:	3318      	adds	r3, #24
 80017ba:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80017be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80017c0:	78fa      	ldrb	r2, [r7, #3]
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	b298      	uxth	r0, r3
 80017c6:	6879      	ldr	r1, [r7, #4]
 80017c8:	4613      	mov	r3, r2
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	1a9b      	subs	r3, r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	440b      	add	r3, r1
 80017d2:	3328      	adds	r3, #40	@ 0x28
 80017d4:	4602      	mov	r2, r0
 80017d6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	787c      	ldrb	r4, [r7, #1]
 80017e2:	78ba      	ldrb	r2, [r7, #2]
 80017e4:	78f9      	ldrb	r1, [r7, #3]
 80017e6:	9302      	str	r3, [sp, #8]
 80017e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017ec:	9301      	str	r3, [sp, #4]
 80017ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	4623      	mov	r3, r4
 80017f6:	f004 fc77 	bl	80060e8 <USB_HC_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001806:	7bfb      	ldrb	r3, [r7, #15]
}
 8001808:	4618      	mov	r0, r3
 800180a:	371c      	adds	r7, #28
 800180c:	46bd      	mov	sp, r7
 800180e:	bd90      	pop	{r4, r7, pc}

08001810 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800181c:	2300      	movs	r3, #0
 800181e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001826:	2b01      	cmp	r3, #1
 8001828:	d101      	bne.n	800182e <HAL_HCD_HC_Halt+0x1e>
 800182a:	2302      	movs	r3, #2
 800182c:	e00f      	b.n	800184e <HAL_HCD_HC_Halt+0x3e>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2201      	movs	r2, #1
 8001832:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	78fa      	ldrb	r2, [r7, #3]
 800183c:	4611      	mov	r1, r2
 800183e:	4618      	mov	r0, r3
 8001840:	f005 f809 	bl	8006856 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800184c:	7bfb      	ldrb	r3, [r7, #15]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	4608      	mov	r0, r1
 8001862:	4611      	mov	r1, r2
 8001864:	461a      	mov	r2, r3
 8001866:	4603      	mov	r3, r0
 8001868:	70fb      	strb	r3, [r7, #3]
 800186a:	460b      	mov	r3, r1
 800186c:	70bb      	strb	r3, [r7, #2]
 800186e:	4613      	mov	r3, r2
 8001870:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001872:	78fa      	ldrb	r2, [r7, #3]
 8001874:	6879      	ldr	r1, [r7, #4]
 8001876:	4613      	mov	r3, r2
 8001878:	011b      	lsls	r3, r3, #4
 800187a:	1a9b      	subs	r3, r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	440b      	add	r3, r1
 8001880:	3317      	adds	r3, #23
 8001882:	78ba      	ldrb	r2, [r7, #2]
 8001884:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001886:	78fa      	ldrb	r2, [r7, #3]
 8001888:	6879      	ldr	r1, [r7, #4]
 800188a:	4613      	mov	r3, r2
 800188c:	011b      	lsls	r3, r3, #4
 800188e:	1a9b      	subs	r3, r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	440b      	add	r3, r1
 8001894:	3326      	adds	r3, #38	@ 0x26
 8001896:	787a      	ldrb	r2, [r7, #1]
 8001898:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800189a:	7c3b      	ldrb	r3, [r7, #16]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d114      	bne.n	80018ca <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80018a0:	78fa      	ldrb	r2, [r7, #3]
 80018a2:	6879      	ldr	r1, [r7, #4]
 80018a4:	4613      	mov	r3, r2
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	1a9b      	subs	r3, r3, r2
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	440b      	add	r3, r1
 80018ae:	332a      	adds	r3, #42	@ 0x2a
 80018b0:	2203      	movs	r2, #3
 80018b2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80018b4:	78fa      	ldrb	r2, [r7, #3]
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	4613      	mov	r3, r2
 80018ba:	011b      	lsls	r3, r3, #4
 80018bc:	1a9b      	subs	r3, r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	440b      	add	r3, r1
 80018c2:	3319      	adds	r3, #25
 80018c4:	7f3a      	ldrb	r2, [r7, #28]
 80018c6:	701a      	strb	r2, [r3, #0]
 80018c8:	e009      	b.n	80018de <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018ca:	78fa      	ldrb	r2, [r7, #3]
 80018cc:	6879      	ldr	r1, [r7, #4]
 80018ce:	4613      	mov	r3, r2
 80018d0:	011b      	lsls	r3, r3, #4
 80018d2:	1a9b      	subs	r3, r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	440b      	add	r3, r1
 80018d8:	332a      	adds	r3, #42	@ 0x2a
 80018da:	2202      	movs	r2, #2
 80018dc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80018de:	787b      	ldrb	r3, [r7, #1]
 80018e0:	2b03      	cmp	r3, #3
 80018e2:	f200 8102 	bhi.w	8001aea <HAL_HCD_HC_SubmitRequest+0x292>
 80018e6:	a201      	add	r2, pc, #4	@ (adr r2, 80018ec <HAL_HCD_HC_SubmitRequest+0x94>)
 80018e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ec:	080018fd 	.word	0x080018fd
 80018f0:	08001ad5 	.word	0x08001ad5
 80018f4:	080019c1 	.word	0x080019c1
 80018f8:	08001a4b 	.word	0x08001a4b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80018fc:	7c3b      	ldrb	r3, [r7, #16]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	f040 80f5 	bne.w	8001aee <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001904:	78bb      	ldrb	r3, [r7, #2]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d12d      	bne.n	8001966 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800190a:	8b3b      	ldrh	r3, [r7, #24]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d109      	bne.n	8001924 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001910:	78fa      	ldrb	r2, [r7, #3]
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	4613      	mov	r3, r2
 8001916:	011b      	lsls	r3, r3, #4
 8001918:	1a9b      	subs	r3, r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	440b      	add	r3, r1
 800191e:	333d      	adds	r3, #61	@ 0x3d
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001924:	78fa      	ldrb	r2, [r7, #3]
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	4613      	mov	r3, r2
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	1a9b      	subs	r3, r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	440b      	add	r3, r1
 8001932:	333d      	adds	r3, #61	@ 0x3d
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d10a      	bne.n	8001950 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800193a:	78fa      	ldrb	r2, [r7, #3]
 800193c:	6879      	ldr	r1, [r7, #4]
 800193e:	4613      	mov	r3, r2
 8001940:	011b      	lsls	r3, r3, #4
 8001942:	1a9b      	subs	r3, r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	440b      	add	r3, r1
 8001948:	332a      	adds	r3, #42	@ 0x2a
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800194e:	e0ce      	b.n	8001aee <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001950:	78fa      	ldrb	r2, [r7, #3]
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	4613      	mov	r3, r2
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	1a9b      	subs	r3, r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	332a      	adds	r3, #42	@ 0x2a
 8001960:	2202      	movs	r2, #2
 8001962:	701a      	strb	r2, [r3, #0]
      break;
 8001964:	e0c3      	b.n	8001aee <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001966:	78fa      	ldrb	r2, [r7, #3]
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	4613      	mov	r3, r2
 800196c:	011b      	lsls	r3, r3, #4
 800196e:	1a9b      	subs	r3, r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	440b      	add	r3, r1
 8001974:	331a      	adds	r3, #26
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b01      	cmp	r3, #1
 800197a:	f040 80b8 	bne.w	8001aee <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800197e:	78fa      	ldrb	r2, [r7, #3]
 8001980:	6879      	ldr	r1, [r7, #4]
 8001982:	4613      	mov	r3, r2
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	1a9b      	subs	r3, r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	440b      	add	r3, r1
 800198c:	333c      	adds	r3, #60	@ 0x3c
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d10a      	bne.n	80019aa <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001994:	78fa      	ldrb	r2, [r7, #3]
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	4613      	mov	r3, r2
 800199a:	011b      	lsls	r3, r3, #4
 800199c:	1a9b      	subs	r3, r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	440b      	add	r3, r1
 80019a2:	332a      	adds	r3, #42	@ 0x2a
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
      break;
 80019a8:	e0a1      	b.n	8001aee <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019aa:	78fa      	ldrb	r2, [r7, #3]
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	1a9b      	subs	r3, r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	440b      	add	r3, r1
 80019b8:	332a      	adds	r3, #42	@ 0x2a
 80019ba:	2202      	movs	r2, #2
 80019bc:	701a      	strb	r2, [r3, #0]
      break;
 80019be:	e096      	b.n	8001aee <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80019c0:	78bb      	ldrb	r3, [r7, #2]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d120      	bne.n	8001a08 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80019c6:	78fa      	ldrb	r2, [r7, #3]
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	4613      	mov	r3, r2
 80019cc:	011b      	lsls	r3, r3, #4
 80019ce:	1a9b      	subs	r3, r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	440b      	add	r3, r1
 80019d4:	333d      	adds	r3, #61	@ 0x3d
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d10a      	bne.n	80019f2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019dc:	78fa      	ldrb	r2, [r7, #3]
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	011b      	lsls	r3, r3, #4
 80019e4:	1a9b      	subs	r3, r3, r2
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	440b      	add	r3, r1
 80019ea:	332a      	adds	r3, #42	@ 0x2a
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80019f0:	e07e      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	1a9b      	subs	r3, r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	440b      	add	r3, r1
 8001a00:	332a      	adds	r3, #42	@ 0x2a
 8001a02:	2202      	movs	r2, #2
 8001a04:	701a      	strb	r2, [r3, #0]
      break;
 8001a06:	e073      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a08:	78fa      	ldrb	r2, [r7, #3]
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	011b      	lsls	r3, r3, #4
 8001a10:	1a9b      	subs	r3, r3, r2
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	440b      	add	r3, r1
 8001a16:	333c      	adds	r3, #60	@ 0x3c
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d10a      	bne.n	8001a34 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a1e:	78fa      	ldrb	r2, [r7, #3]
 8001a20:	6879      	ldr	r1, [r7, #4]
 8001a22:	4613      	mov	r3, r2
 8001a24:	011b      	lsls	r3, r3, #4
 8001a26:	1a9b      	subs	r3, r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	440b      	add	r3, r1
 8001a2c:	332a      	adds	r3, #42	@ 0x2a
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
      break;
 8001a32:	e05d      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a34:	78fa      	ldrb	r2, [r7, #3]
 8001a36:	6879      	ldr	r1, [r7, #4]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	011b      	lsls	r3, r3, #4
 8001a3c:	1a9b      	subs	r3, r3, r2
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	440b      	add	r3, r1
 8001a42:	332a      	adds	r3, #42	@ 0x2a
 8001a44:	2202      	movs	r2, #2
 8001a46:	701a      	strb	r2, [r3, #0]
      break;
 8001a48:	e052      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a4a:	78bb      	ldrb	r3, [r7, #2]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d120      	bne.n	8001a92 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a50:	78fa      	ldrb	r2, [r7, #3]
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	1a9b      	subs	r3, r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	333d      	adds	r3, #61	@ 0x3d
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d10a      	bne.n	8001a7c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	1a9b      	subs	r3, r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	440b      	add	r3, r1
 8001a74:	332a      	adds	r3, #42	@ 0x2a
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001a7a:	e039      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a7c:	78fa      	ldrb	r2, [r7, #3]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	1a9b      	subs	r3, r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	332a      	adds	r3, #42	@ 0x2a
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	701a      	strb	r2, [r3, #0]
      break;
 8001a90:	e02e      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a92:	78fa      	ldrb	r2, [r7, #3]
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	4613      	mov	r3, r2
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	1a9b      	subs	r3, r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	333c      	adds	r3, #60	@ 0x3c
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d10a      	bne.n	8001abe <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aa8:	78fa      	ldrb	r2, [r7, #3]
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	011b      	lsls	r3, r3, #4
 8001ab0:	1a9b      	subs	r3, r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	332a      	adds	r3, #42	@ 0x2a
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
      break;
 8001abc:	e018      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001abe:	78fa      	ldrb	r2, [r7, #3]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	1a9b      	subs	r3, r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	440b      	add	r3, r1
 8001acc:	332a      	adds	r3, #42	@ 0x2a
 8001ace:	2202      	movs	r2, #2
 8001ad0:	701a      	strb	r2, [r3, #0]
      break;
 8001ad2:	e00d      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ad4:	78fa      	ldrb	r2, [r7, #3]
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	1a9b      	subs	r3, r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	332a      	adds	r3, #42	@ 0x2a
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	701a      	strb	r2, [r3, #0]
      break;
 8001ae8:	e002      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001aea:	bf00      	nop
 8001aec:	e000      	b.n	8001af0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001aee:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001af0:	78fa      	ldrb	r2, [r7, #3]
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	4613      	mov	r3, r2
 8001af6:	011b      	lsls	r3, r3, #4
 8001af8:	1a9b      	subs	r3, r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	440b      	add	r3, r1
 8001afe:	332c      	adds	r3, #44	@ 0x2c
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001b04:	78fa      	ldrb	r2, [r7, #3]
 8001b06:	8b39      	ldrh	r1, [r7, #24]
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	011b      	lsls	r3, r3, #4
 8001b0e:	1a9b      	subs	r3, r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4403      	add	r3, r0
 8001b14:	3334      	adds	r3, #52	@ 0x34
 8001b16:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b18:	78fa      	ldrb	r2, [r7, #3]
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	011b      	lsls	r3, r3, #4
 8001b20:	1a9b      	subs	r3, r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	440b      	add	r3, r1
 8001b26:	334c      	adds	r3, #76	@ 0x4c
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b2c:	78fa      	ldrb	r2, [r7, #3]
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	4613      	mov	r3, r2
 8001b32:	011b      	lsls	r3, r3, #4
 8001b34:	1a9b      	subs	r3, r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	440b      	add	r3, r1
 8001b3a:	3338      	adds	r3, #56	@ 0x38
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b40:	78fa      	ldrb	r2, [r7, #3]
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	1a9b      	subs	r3, r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	3315      	adds	r3, #21
 8001b50:	78fa      	ldrb	r2, [r7, #3]
 8001b52:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b54:	78fa      	ldrb	r2, [r7, #3]
 8001b56:	6879      	ldr	r1, [r7, #4]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	011b      	lsls	r3, r3, #4
 8001b5c:	1a9b      	subs	r3, r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	334d      	adds	r3, #77	@ 0x4d
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6818      	ldr	r0, [r3, #0]
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	1a9b      	subs	r3, r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	3310      	adds	r3, #16
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	1d19      	adds	r1, r3, #4
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	799b      	ldrb	r3, [r3, #6]
 8001b82:	461a      	mov	r2, r3
 8001b84:	f004 fbdc 	bl	8006340 <USB_HC_StartXfer>
 8001b88:	4603      	mov	r3, r0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop

08001b94 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f004 f8d0 	bl	8005d50 <USB_GetMode>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	f040 80fb 	bne.w	8001dae <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f004 f893 	bl	8005ce8 <USB_ReadInterrupts>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 80f1 	beq.w	8001dac <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f004 f88a 	bl	8005ce8 <USB_ReadInterrupts>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001bde:	d104      	bne.n	8001bea <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001be8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f004 f87a 	bl	8005ce8 <USB_ReadInterrupts>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001bfe:	d104      	bne.n	8001c0a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001c08:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f004 f86a 	bl	8005ce8 <USB_ReadInterrupts>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c1e:	d104      	bne.n	8001c2a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f004 f85a 	bl	8005ce8 <USB_ReadInterrupts>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d103      	bne.n	8001c46 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2202      	movs	r2, #2
 8001c44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f004 f84c 	bl	8005ce8 <USB_ReadInterrupts>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c5a:	d120      	bne.n	8001c9e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001c64:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d113      	bne.n	8001c9e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001c76:	2110      	movs	r1, #16
 8001c78:	6938      	ldr	r0, [r7, #16]
 8001c7a:	f003 ff3f 	bl	8005afc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001c7e:	6938      	ldr	r0, [r7, #16]
 8001c80:	f003 ff6e 	bl	8005b60 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	7a5b      	ldrb	r3, [r3, #9]
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d105      	bne.n	8001c98 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2101      	movs	r1, #1
 8001c92:	4618      	mov	r0, r3
 8001c94:	f004 f960 	bl	8005f58 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f007 f927 	bl	8008eec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f004 f820 	bl	8005ce8 <USB_ReadInterrupts>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cb2:	d102      	bne.n	8001cba <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f001 fd33 	bl	8003720 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f004 f812 	bl	8005ce8 <USB_ReadInterrupts>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d106      	bne.n	8001cdc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f007 f8f0 	bl	8008eb4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2208      	movs	r2, #8
 8001cda:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f004 f801 	bl	8005ce8 <USB_ReadInterrupts>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001cf0:	d139      	bne.n	8001d66 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f004 fd9c 	bl	8006834 <USB_HC_ReadInterrupt>
 8001cfc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
 8001d02:	e025      	b.n	8001d50 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d018      	beq.n	8001d4a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	015a      	lsls	r2, r3, #5
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	4413      	add	r3, r2
 8001d20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d2e:	d106      	bne.n	8001d3e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	4619      	mov	r1, r3
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f000 f905 	bl	8001f46 <HCD_HC_IN_IRQHandler>
 8001d3c:	e005      	b.n	8001d4a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	4619      	mov	r1, r3
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 ff67 	bl	8002c18 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	795b      	ldrb	r3, [r3, #5]
 8001d54:	461a      	mov	r2, r3
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d3d3      	bcc.n	8001d04 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 ffbc 	bl	8005ce8 <USB_ReadInterrupts>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	2b10      	cmp	r3, #16
 8001d78:	d101      	bne.n	8001d7e <HAL_HCD_IRQHandler+0x1ea>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <HAL_HCD_IRQHandler+0x1ec>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d014      	beq.n	8001dae <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	699a      	ldr	r2, [r3, #24]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0210 	bic.w	r2, r2, #16
 8001d92:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f001 fbe4 	bl	8003562 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	699a      	ldr	r2, [r3, #24]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f042 0210 	orr.w	r2, r2, #16
 8001da8:	619a      	str	r2, [r3, #24]
 8001daa:	e000      	b.n	8001dae <HAL_HCD_IRQHandler+0x21a>
      return;
 8001dac:	bf00      	nop
    }
  }
}
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_HCD_Start+0x16>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e013      	b.n	8001df2 <HAL_HCD_Start+0x3e>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f004 f924 	bl	8006026 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f003 fe1c 	bl	8005a20 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_HCD_Stop+0x16>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e00d      	b.n	8001e2c <HAL_HCD_Stop+0x32>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f004 fe77 	bl	8006b10 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f004 f8c6 	bl	8005fd2 <USB_ResetPort>
 8001e46:	4603      	mov	r3, r0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e5c:	78fa      	ldrb	r2, [r7, #3]
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	4613      	mov	r3, r2
 8001e62:	011b      	lsls	r3, r3, #4
 8001e64:	1a9b      	subs	r3, r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	334c      	adds	r3, #76	@ 0x4c
 8001e6c:	781b      	ldrb	r3, [r3, #0]
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	460b      	mov	r3, r1
 8001e84:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001e86:	78fa      	ldrb	r2, [r7, #3]
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	011b      	lsls	r3, r3, #4
 8001e8e:	1a9b      	subs	r3, r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	440b      	add	r3, r1
 8001e94:	3338      	adds	r3, #56	@ 0x38
 8001e96:	681b      	ldr	r3, [r3, #0]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f004 f908 	bl	80060c6 <USB_GetCurrentFrame>
 8001eb6:	4603      	mov	r3, r0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f004 f8e3 	bl	8006098 <USB_GetHostSpeed>
 8001ed2:	4603      	mov	r3, r0
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001ee8:	78fa      	ldrb	r2, [r7, #3]
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	4613      	mov	r3, r2
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	1a9b      	subs	r3, r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	331a      	adds	r3, #26
 8001ef8:	2200      	movs	r2, #0
 8001efa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001efc:	78fa      	ldrb	r2, [r7, #3]
 8001efe:	6879      	ldr	r1, [r7, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	1a9b      	subs	r3, r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	440b      	add	r3, r1
 8001f0a:	331b      	adds	r3, #27
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001f10:	78fa      	ldrb	r2, [r7, #3]
 8001f12:	6879      	ldr	r1, [r7, #4]
 8001f14:	4613      	mov	r3, r2
 8001f16:	011b      	lsls	r3, r3, #4
 8001f18:	1a9b      	subs	r3, r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	3325      	adds	r3, #37	@ 0x25
 8001f20:	2200      	movs	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001f24:	78fa      	ldrb	r2, [r7, #3]
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	011b      	lsls	r3, r3, #4
 8001f2c:	1a9b      	subs	r3, r3, r2
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	440b      	add	r3, r1
 8001f32:	3324      	adds	r3, #36	@ 0x24
 8001f34:	2200      	movs	r2, #0
 8001f36:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	78fa      	ldrb	r2, [r7, #3]
 8001f62:	4611      	mov	r1, r2
 8001f64:	4618      	mov	r0, r3
 8001f66:	f003 fed2 	bl	8005d0e <USB_ReadChInterrupts>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d11a      	bne.n	8001faa <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f74:	78fb      	ldrb	r3, [r7, #3]
 8001f76:	015a      	lsls	r2, r3, #5
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f80:	461a      	mov	r2, r3
 8001f82:	2304      	movs	r3, #4
 8001f84:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f86:	78fa      	ldrb	r2, [r7, #3]
 8001f88:	6879      	ldr	r1, [r7, #4]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	011b      	lsls	r3, r3, #4
 8001f8e:	1a9b      	subs	r3, r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	334d      	adds	r3, #77	@ 0x4d
 8001f96:	2207      	movs	r2, #7
 8001f98:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	78fa      	ldrb	r2, [r7, #3]
 8001fa0:	4611      	mov	r1, r2
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f004 fc57 	bl	8006856 <USB_HC_Halt>
 8001fa8:	e09e      	b.n	80020e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	78fa      	ldrb	r2, [r7, #3]
 8001fb0:	4611      	mov	r1, r2
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f003 feab 	bl	8005d0e <USB_ReadChInterrupts>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fc2:	d11b      	bne.n	8001ffc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	015a      	lsls	r2, r3, #5
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fd6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001fd8:	78fa      	ldrb	r2, [r7, #3]
 8001fda:	6879      	ldr	r1, [r7, #4]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	011b      	lsls	r3, r3, #4
 8001fe0:	1a9b      	subs	r3, r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	334d      	adds	r3, #77	@ 0x4d
 8001fe8:	2208      	movs	r2, #8
 8001fea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	78fa      	ldrb	r2, [r7, #3]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f004 fc2e 	bl	8006856 <USB_HC_Halt>
 8001ffa:	e075      	b.n	80020e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	78fa      	ldrb	r2, [r7, #3]
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f003 fe82 	bl	8005d0e <USB_ReadChInterrupts>
 800200a:	4603      	mov	r3, r0
 800200c:	f003 0308 	and.w	r3, r3, #8
 8002010:	2b08      	cmp	r3, #8
 8002012:	d11a      	bne.n	800204a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002014:	78fb      	ldrb	r3, [r7, #3]
 8002016:	015a      	lsls	r2, r3, #5
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	4413      	add	r3, r2
 800201c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002020:	461a      	mov	r2, r3
 8002022:	2308      	movs	r3, #8
 8002024:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002026:	78fa      	ldrb	r2, [r7, #3]
 8002028:	6879      	ldr	r1, [r7, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	011b      	lsls	r3, r3, #4
 800202e:	1a9b      	subs	r3, r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	440b      	add	r3, r1
 8002034:	334d      	adds	r3, #77	@ 0x4d
 8002036:	2206      	movs	r2, #6
 8002038:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	78fa      	ldrb	r2, [r7, #3]
 8002040:	4611      	mov	r1, r2
 8002042:	4618      	mov	r0, r3
 8002044:	f004 fc07 	bl	8006856 <USB_HC_Halt>
 8002048:	e04e      	b.n	80020e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	78fa      	ldrb	r2, [r7, #3]
 8002050:	4611      	mov	r1, r2
 8002052:	4618      	mov	r0, r3
 8002054:	f003 fe5b 	bl	8005d0e <USB_ReadChInterrupts>
 8002058:	4603      	mov	r3, r0
 800205a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800205e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002062:	d11b      	bne.n	800209c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	015a      	lsls	r2, r3, #5
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4413      	add	r3, r2
 800206c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002070:	461a      	mov	r2, r3
 8002072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002076:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	011b      	lsls	r3, r3, #4
 8002080:	1a9b      	subs	r3, r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	334d      	adds	r3, #77	@ 0x4d
 8002088:	2209      	movs	r2, #9
 800208a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	78fa      	ldrb	r2, [r7, #3]
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f004 fbde 	bl	8006856 <USB_HC_Halt>
 800209a:	e025      	b.n	80020e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	78fa      	ldrb	r2, [r7, #3]
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f003 fe32 	bl	8005d0e <USB_ReadChInterrupts>
 80020aa:	4603      	mov	r3, r0
 80020ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020b0:	2b80      	cmp	r3, #128	@ 0x80
 80020b2:	d119      	bne.n	80020e8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	015a      	lsls	r2, r3, #5
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	4413      	add	r3, r2
 80020bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020c0:	461a      	mov	r2, r3
 80020c2:	2380      	movs	r3, #128	@ 0x80
 80020c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80020c6:	78fa      	ldrb	r2, [r7, #3]
 80020c8:	6879      	ldr	r1, [r7, #4]
 80020ca:	4613      	mov	r3, r2
 80020cc:	011b      	lsls	r3, r3, #4
 80020ce:	1a9b      	subs	r3, r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	440b      	add	r3, r1
 80020d4:	334d      	adds	r3, #77	@ 0x4d
 80020d6:	2207      	movs	r2, #7
 80020d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	78fa      	ldrb	r2, [r7, #3]
 80020e0:	4611      	mov	r1, r2
 80020e2:	4618      	mov	r0, r3
 80020e4:	f004 fbb7 	bl	8006856 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	78fa      	ldrb	r2, [r7, #3]
 80020ee:	4611      	mov	r1, r2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f003 fe0c 	bl	8005d0e <USB_ReadChInterrupts>
 80020f6:	4603      	mov	r3, r0
 80020f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002100:	d112      	bne.n	8002128 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	78fa      	ldrb	r2, [r7, #3]
 8002108:	4611      	mov	r1, r2
 800210a:	4618      	mov	r0, r3
 800210c:	f004 fba3 	bl	8006856 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	015a      	lsls	r2, r3, #5
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4413      	add	r3, r2
 8002118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800211c:	461a      	mov	r2, r3
 800211e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002122:	6093      	str	r3, [r2, #8]
 8002124:	f000 bd75 	b.w	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	78fa      	ldrb	r2, [r7, #3]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f003 fdec 	bl	8005d0e <USB_ReadChInterrupts>
 8002136:	4603      	mov	r3, r0
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	2b01      	cmp	r3, #1
 800213e:	f040 8128 	bne.w	8002392 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002142:	78fb      	ldrb	r3, [r7, #3]
 8002144:	015a      	lsls	r2, r3, #5
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	4413      	add	r3, r2
 800214a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800214e:	461a      	mov	r2, r3
 8002150:	2320      	movs	r3, #32
 8002152:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002154:	78fa      	ldrb	r2, [r7, #3]
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	1a9b      	subs	r3, r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	440b      	add	r3, r1
 8002162:	331b      	adds	r3, #27
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d119      	bne.n	800219e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800216a:	78fa      	ldrb	r2, [r7, #3]
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	011b      	lsls	r3, r3, #4
 8002172:	1a9b      	subs	r3, r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	440b      	add	r3, r1
 8002178:	331b      	adds	r3, #27
 800217a:	2200      	movs	r2, #0
 800217c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800217e:	78fb      	ldrb	r3, [r7, #3]
 8002180:	015a      	lsls	r2, r3, #5
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4413      	add	r3, r2
 8002186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	78fa      	ldrb	r2, [r7, #3]
 800218e:	0151      	lsls	r1, r2, #5
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	440a      	add	r2, r1
 8002194:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002198:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800219c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	799b      	ldrb	r3, [r3, #6]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d01b      	beq.n	80021de <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80021a6:	78fa      	ldrb	r2, [r7, #3]
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	011b      	lsls	r3, r3, #4
 80021ae:	1a9b      	subs	r3, r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	3330      	adds	r3, #48	@ 0x30
 80021b6:	6819      	ldr	r1, [r3, #0]
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	015a      	lsls	r2, r3, #5
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	4413      	add	r3, r2
 80021c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ca:	78fa      	ldrb	r2, [r7, #3]
 80021cc:	1ac9      	subs	r1, r1, r3
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	011b      	lsls	r3, r3, #4
 80021d4:	1a9b      	subs	r3, r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4403      	add	r3, r0
 80021da:	3338      	adds	r3, #56	@ 0x38
 80021dc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80021de:	78fa      	ldrb	r2, [r7, #3]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	011b      	lsls	r3, r3, #4
 80021e6:	1a9b      	subs	r3, r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	440b      	add	r3, r1
 80021ec:	334d      	adds	r3, #77	@ 0x4d
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80021f2:	78fa      	ldrb	r2, [r7, #3]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	3344      	adds	r3, #68	@ 0x44
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002206:	78fb      	ldrb	r3, [r7, #3]
 8002208:	015a      	lsls	r2, r3, #5
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	4413      	add	r3, r2
 800220e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002212:	461a      	mov	r2, r3
 8002214:	2301      	movs	r3, #1
 8002216:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002218:	78fa      	ldrb	r2, [r7, #3]
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	011b      	lsls	r3, r3, #4
 8002220:	1a9b      	subs	r3, r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	3326      	adds	r3, #38	@ 0x26
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00a      	beq.n	8002244 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800222e:	78fa      	ldrb	r2, [r7, #3]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3326      	adds	r3, #38	@ 0x26
 800223e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002240:	2b02      	cmp	r3, #2
 8002242:	d110      	bne.n	8002266 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	78fa      	ldrb	r2, [r7, #3]
 800224a:	4611      	mov	r1, r2
 800224c:	4618      	mov	r0, r3
 800224e:	f004 fb02 	bl	8006856 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002252:	78fb      	ldrb	r3, [r7, #3]
 8002254:	015a      	lsls	r2, r3, #5
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	4413      	add	r3, r2
 800225a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800225e:	461a      	mov	r2, r3
 8002260:	2310      	movs	r3, #16
 8002262:	6093      	str	r3, [r2, #8]
 8002264:	e03d      	b.n	80022e2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002266:	78fa      	ldrb	r2, [r7, #3]
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	1a9b      	subs	r3, r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	440b      	add	r3, r1
 8002274:	3326      	adds	r3, #38	@ 0x26
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b03      	cmp	r3, #3
 800227a:	d00a      	beq.n	8002292 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800227c:	78fa      	ldrb	r2, [r7, #3]
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	011b      	lsls	r3, r3, #4
 8002284:	1a9b      	subs	r3, r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	3326      	adds	r3, #38	@ 0x26
 800228c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800228e:	2b01      	cmp	r3, #1
 8002290:	d127      	bne.n	80022e2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002292:	78fb      	ldrb	r3, [r7, #3]
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4413      	add	r3, r2
 800229a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	78fa      	ldrb	r2, [r7, #3]
 80022a2:	0151      	lsls	r1, r2, #5
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	440a      	add	r2, r1
 80022a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80022ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80022b0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80022b2:	78fa      	ldrb	r2, [r7, #3]
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	4613      	mov	r3, r2
 80022b8:	011b      	lsls	r3, r3, #4
 80022ba:	1a9b      	subs	r3, r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	440b      	add	r3, r1
 80022c0:	334c      	adds	r3, #76	@ 0x4c
 80022c2:	2201      	movs	r2, #1
 80022c4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80022c6:	78fa      	ldrb	r2, [r7, #3]
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	4613      	mov	r3, r2
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	1a9b      	subs	r3, r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	334c      	adds	r3, #76	@ 0x4c
 80022d6:	781a      	ldrb	r2, [r3, #0]
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	4619      	mov	r1, r3
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f006 fe13 	bl	8008f08 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	799b      	ldrb	r3, [r3, #6]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d13b      	bne.n	8002362 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	1a9b      	subs	r3, r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	3338      	adds	r3, #56	@ 0x38
 80022fa:	6819      	ldr	r1, [r3, #0]
 80022fc:	78fa      	ldrb	r2, [r7, #3]
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	1a9b      	subs	r3, r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4403      	add	r3, r0
 800230a:	3328      	adds	r3, #40	@ 0x28
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	440b      	add	r3, r1
 8002310:	1e59      	subs	r1, r3, #1
 8002312:	78fa      	ldrb	r2, [r7, #3]
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	1a9b      	subs	r3, r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4403      	add	r3, r0
 8002320:	3328      	adds	r3, #40	@ 0x28
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	fbb1 f3f3 	udiv	r3, r1, r3
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 8470 	beq.w	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002332:	78fa      	ldrb	r2, [r7, #3]
 8002334:	6879      	ldr	r1, [r7, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	1a9b      	subs	r3, r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	333c      	adds	r3, #60	@ 0x3c
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	78fa      	ldrb	r2, [r7, #3]
 8002346:	f083 0301 	eor.w	r3, r3, #1
 800234a:	b2d8      	uxtb	r0, r3
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	011b      	lsls	r3, r3, #4
 8002352:	1a9b      	subs	r3, r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	333c      	adds	r3, #60	@ 0x3c
 800235a:	4602      	mov	r2, r0
 800235c:	701a      	strb	r2, [r3, #0]
 800235e:	f000 bc58 	b.w	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002362:	78fa      	ldrb	r2, [r7, #3]
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	1a9b      	subs	r3, r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	440b      	add	r3, r1
 8002370:	333c      	adds	r3, #60	@ 0x3c
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	78fa      	ldrb	r2, [r7, #3]
 8002376:	f083 0301 	eor.w	r3, r3, #1
 800237a:	b2d8      	uxtb	r0, r3
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	333c      	adds	r3, #60	@ 0x3c
 800238a:	4602      	mov	r2, r0
 800238c:	701a      	strb	r2, [r3, #0]
 800238e:	f000 bc40 	b.w	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	78fa      	ldrb	r2, [r7, #3]
 8002398:	4611      	mov	r1, r2
 800239a:	4618      	mov	r0, r3
 800239c:	f003 fcb7 	bl	8005d0e <USB_ReadChInterrupts>
 80023a0:	4603      	mov	r3, r0
 80023a2:	f003 0320 	and.w	r3, r3, #32
 80023a6:	2b20      	cmp	r3, #32
 80023a8:	d131      	bne.n	800240e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80023aa:	78fb      	ldrb	r3, [r7, #3]
 80023ac:	015a      	lsls	r2, r3, #5
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	4413      	add	r3, r2
 80023b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023b6:	461a      	mov	r2, r3
 80023b8:	2320      	movs	r3, #32
 80023ba:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	1a9b      	subs	r3, r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	331a      	adds	r3, #26
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	f040 841f 	bne.w	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80023d4:	78fa      	ldrb	r2, [r7, #3]
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	4613      	mov	r3, r2
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	440b      	add	r3, r1
 80023e2:	331b      	adds	r3, #27
 80023e4:	2201      	movs	r2, #1
 80023e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80023e8:	78fa      	ldrb	r2, [r7, #3]
 80023ea:	6879      	ldr	r1, [r7, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	011b      	lsls	r3, r3, #4
 80023f0:	1a9b      	subs	r3, r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	440b      	add	r3, r1
 80023f6:	334d      	adds	r3, #77	@ 0x4d
 80023f8:	2203      	movs	r2, #3
 80023fa:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	78fa      	ldrb	r2, [r7, #3]
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f004 fa26 	bl	8006856 <USB_HC_Halt>
 800240a:	f000 bc02 	b.w	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	78fa      	ldrb	r2, [r7, #3]
 8002414:	4611      	mov	r1, r2
 8002416:	4618      	mov	r0, r3
 8002418:	f003 fc79 	bl	8005d0e <USB_ReadChInterrupts>
 800241c:	4603      	mov	r3, r0
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b02      	cmp	r3, #2
 8002424:	f040 8305 	bne.w	8002a32 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002428:	78fb      	ldrb	r3, [r7, #3]
 800242a:	015a      	lsls	r2, r3, #5
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	4413      	add	r3, r2
 8002430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002434:	461a      	mov	r2, r3
 8002436:	2302      	movs	r3, #2
 8002438:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800243a:	78fa      	ldrb	r2, [r7, #3]
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	440b      	add	r3, r1
 8002448:	334d      	adds	r3, #77	@ 0x4d
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d114      	bne.n	800247a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002450:	78fa      	ldrb	r2, [r7, #3]
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	4613      	mov	r3, r2
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	1a9b      	subs	r3, r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	334d      	adds	r3, #77	@ 0x4d
 8002460:	2202      	movs	r2, #2
 8002462:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002464:	78fa      	ldrb	r2, [r7, #3]
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	011b      	lsls	r3, r3, #4
 800246c:	1a9b      	subs	r3, r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	334c      	adds	r3, #76	@ 0x4c
 8002474:	2201      	movs	r2, #1
 8002476:	701a      	strb	r2, [r3, #0]
 8002478:	e2cc      	b.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800247a:	78fa      	ldrb	r2, [r7, #3]
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	440b      	add	r3, r1
 8002488:	334d      	adds	r3, #77	@ 0x4d
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b06      	cmp	r3, #6
 800248e:	d114      	bne.n	80024ba <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002490:	78fa      	ldrb	r2, [r7, #3]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	011b      	lsls	r3, r3, #4
 8002498:	1a9b      	subs	r3, r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	334d      	adds	r3, #77	@ 0x4d
 80024a0:	2202      	movs	r2, #2
 80024a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80024a4:	78fa      	ldrb	r2, [r7, #3]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	334c      	adds	r3, #76	@ 0x4c
 80024b4:	2205      	movs	r2, #5
 80024b6:	701a      	strb	r2, [r3, #0]
 80024b8:	e2ac      	b.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80024ba:	78fa      	ldrb	r2, [r7, #3]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	011b      	lsls	r3, r3, #4
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	334d      	adds	r3, #77	@ 0x4d
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b07      	cmp	r3, #7
 80024ce:	d00b      	beq.n	80024e8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	334d      	adds	r3, #77	@ 0x4d
 80024e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80024e2:	2b09      	cmp	r3, #9
 80024e4:	f040 80a6 	bne.w	8002634 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024e8:	78fa      	ldrb	r2, [r7, #3]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	1a9b      	subs	r3, r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	334d      	adds	r3, #77	@ 0x4d
 80024f8:	2202      	movs	r2, #2
 80024fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80024fc:	78fa      	ldrb	r2, [r7, #3]
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	1a9b      	subs	r3, r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	3344      	adds	r3, #68	@ 0x44
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	1c59      	adds	r1, r3, #1
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	4613      	mov	r3, r2
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	1a9b      	subs	r3, r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4403      	add	r3, r0
 800251c:	3344      	adds	r3, #68	@ 0x44
 800251e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002520:	78fa      	ldrb	r2, [r7, #3]
 8002522:	6879      	ldr	r1, [r7, #4]
 8002524:	4613      	mov	r3, r2
 8002526:	011b      	lsls	r3, r3, #4
 8002528:	1a9b      	subs	r3, r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	440b      	add	r3, r1
 800252e:	3344      	adds	r3, #68	@ 0x44
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b02      	cmp	r3, #2
 8002534:	d943      	bls.n	80025be <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002536:	78fa      	ldrb	r2, [r7, #3]
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	4613      	mov	r3, r2
 800253c:	011b      	lsls	r3, r3, #4
 800253e:	1a9b      	subs	r3, r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	440b      	add	r3, r1
 8002544:	3344      	adds	r3, #68	@ 0x44
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800254a:	78fa      	ldrb	r2, [r7, #3]
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	1a9b      	subs	r3, r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	331a      	adds	r3, #26
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d123      	bne.n	80025a8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	331b      	adds	r3, #27
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002574:	78fa      	ldrb	r2, [r7, #3]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	331c      	adds	r3, #28
 8002584:	2200      	movs	r2, #0
 8002586:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002588:	78fb      	ldrb	r3, [r7, #3]
 800258a:	015a      	lsls	r2, r3, #5
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	4413      	add	r3, r2
 8002590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	78fa      	ldrb	r2, [r7, #3]
 8002598:	0151      	lsls	r1, r2, #5
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	440a      	add	r2, r1
 800259e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025a6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	1a9b      	subs	r3, r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	440b      	add	r3, r1
 80025b6:	334c      	adds	r3, #76	@ 0x4c
 80025b8:	2204      	movs	r2, #4
 80025ba:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025bc:	e229      	b.n	8002a12 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80025be:	78fa      	ldrb	r2, [r7, #3]
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	440b      	add	r3, r1
 80025cc:	334c      	adds	r3, #76	@ 0x4c
 80025ce:	2202      	movs	r2, #2
 80025d0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025d2:	78fa      	ldrb	r2, [r7, #3]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	011b      	lsls	r3, r3, #4
 80025da:	1a9b      	subs	r3, r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	3326      	adds	r3, #38	@ 0x26
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00b      	beq.n	8002600 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	3326      	adds	r3, #38	@ 0x26
 80025f8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	f040 8209 	bne.w	8002a12 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002600:	78fb      	ldrb	r3, [r7, #3]
 8002602:	015a      	lsls	r2, r3, #5
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	4413      	add	r3, r2
 8002608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002616:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800261e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002620:	78fb      	ldrb	r3, [r7, #3]
 8002622:	015a      	lsls	r2, r3, #5
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	4413      	add	r3, r2
 8002628:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800262c:	461a      	mov	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002632:	e1ee      	b.n	8002a12 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002634:	78fa      	ldrb	r2, [r7, #3]
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4613      	mov	r3, r2
 800263a:	011b      	lsls	r3, r3, #4
 800263c:	1a9b      	subs	r3, r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	440b      	add	r3, r1
 8002642:	334d      	adds	r3, #77	@ 0x4d
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b05      	cmp	r3, #5
 8002648:	f040 80c8 	bne.w	80027dc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800264c:	78fa      	ldrb	r2, [r7, #3]
 800264e:	6879      	ldr	r1, [r7, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	334d      	adds	r3, #77	@ 0x4d
 800265c:	2202      	movs	r2, #2
 800265e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	011b      	lsls	r3, r3, #4
 8002668:	1a9b      	subs	r3, r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	331b      	adds	r3, #27
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b01      	cmp	r3, #1
 8002674:	f040 81ce 	bne.w	8002a14 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002678:	78fa      	ldrb	r2, [r7, #3]
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	1a9b      	subs	r3, r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	3326      	adds	r3, #38	@ 0x26
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	2b03      	cmp	r3, #3
 800268c:	d16b      	bne.n	8002766 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800268e:	78fa      	ldrb	r2, [r7, #3]
 8002690:	6879      	ldr	r1, [r7, #4]
 8002692:	4613      	mov	r3, r2
 8002694:	011b      	lsls	r3, r3, #4
 8002696:	1a9b      	subs	r3, r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	440b      	add	r3, r1
 800269c:	3348      	adds	r3, #72	@ 0x48
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	1c59      	adds	r1, r3, #1
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	1a9b      	subs	r3, r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4403      	add	r3, r0
 80026ae:	3348      	adds	r3, #72	@ 0x48
 80026b0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80026b2:	78fa      	ldrb	r2, [r7, #3]
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	1a9b      	subs	r3, r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	440b      	add	r3, r1
 80026c0:	3348      	adds	r3, #72	@ 0x48
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d943      	bls.n	8002750 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80026c8:	78fa      	ldrb	r2, [r7, #3]
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	4613      	mov	r3, r2
 80026ce:	011b      	lsls	r3, r3, #4
 80026d0:	1a9b      	subs	r3, r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	440b      	add	r3, r1
 80026d6:	3348      	adds	r3, #72	@ 0x48
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80026dc:	78fa      	ldrb	r2, [r7, #3]
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	4613      	mov	r3, r2
 80026e2:	011b      	lsls	r3, r3, #4
 80026e4:	1a9b      	subs	r3, r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	331b      	adds	r3, #27
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80026f0:	78fa      	ldrb	r2, [r7, #3]
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	4613      	mov	r3, r2
 80026f6:	011b      	lsls	r3, r3, #4
 80026f8:	1a9b      	subs	r3, r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	440b      	add	r3, r1
 80026fe:	3344      	adds	r3, #68	@ 0x44
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d809      	bhi.n	800271a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002706:	78fa      	ldrb	r2, [r7, #3]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	011b      	lsls	r3, r3, #4
 800270e:	1a9b      	subs	r3, r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	440b      	add	r3, r1
 8002714:	331c      	adds	r3, #28
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800271a:	78fb      	ldrb	r3, [r7, #3]
 800271c:	015a      	lsls	r2, r3, #5
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	4413      	add	r3, r2
 8002722:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	78fa      	ldrb	r2, [r7, #3]
 800272a:	0151      	lsls	r1, r2, #5
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	440a      	add	r2, r1
 8002730:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002734:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002738:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800273a:	78fa      	ldrb	r2, [r7, #3]
 800273c:	6879      	ldr	r1, [r7, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	1a9b      	subs	r3, r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	334c      	adds	r3, #76	@ 0x4c
 800274a:	2204      	movs	r2, #4
 800274c:	701a      	strb	r2, [r3, #0]
 800274e:	e014      	b.n	800277a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	334c      	adds	r3, #76	@ 0x4c
 8002760:	2202      	movs	r2, #2
 8002762:	701a      	strb	r2, [r3, #0]
 8002764:	e009      	b.n	800277a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002766:	78fa      	ldrb	r2, [r7, #3]
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	334c      	adds	r3, #76	@ 0x4c
 8002776:	2202      	movs	r2, #2
 8002778:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800277a:	78fa      	ldrb	r2, [r7, #3]
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	4613      	mov	r3, r2
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	1a9b      	subs	r3, r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	3326      	adds	r3, #38	@ 0x26
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00b      	beq.n	80027a8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	1a9b      	subs	r3, r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	3326      	adds	r3, #38	@ 0x26
 80027a0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	f040 8136 	bne.w	8002a14 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80027a8:	78fb      	ldrb	r3, [r7, #3]
 80027aa:	015a      	lsls	r2, r3, #5
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4413      	add	r3, r2
 80027b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80027be:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80027c6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80027c8:	78fb      	ldrb	r3, [r7, #3]
 80027ca:	015a      	lsls	r2, r3, #5
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	4413      	add	r3, r2
 80027d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027d4:	461a      	mov	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	e11b      	b.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	334d      	adds	r3, #77	@ 0x4d
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	f040 8081 	bne.w	80028f6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027f4:	78fa      	ldrb	r2, [r7, #3]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	011b      	lsls	r3, r3, #4
 80027fc:	1a9b      	subs	r3, r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	334d      	adds	r3, #77	@ 0x4d
 8002804:	2202      	movs	r2, #2
 8002806:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	011b      	lsls	r3, r3, #4
 8002810:	1a9b      	subs	r3, r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	331b      	adds	r3, #27
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b01      	cmp	r3, #1
 800281c:	f040 80fa 	bne.w	8002a14 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002820:	78fa      	ldrb	r2, [r7, #3]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	334c      	adds	r3, #76	@ 0x4c
 8002830:	2202      	movs	r2, #2
 8002832:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002834:	78fb      	ldrb	r3, [r7, #3]
 8002836:	015a      	lsls	r2, r3, #5
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4413      	add	r3, r2
 800283c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	0151      	lsls	r1, r2, #5
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	440a      	add	r2, r1
 800284a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800284e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002852:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002854:	78fb      	ldrb	r3, [r7, #3]
 8002856:	015a      	lsls	r2, r3, #5
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	4413      	add	r3, r2
 800285c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	78fa      	ldrb	r2, [r7, #3]
 8002864:	0151      	lsls	r1, r2, #5
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	440a      	add	r2, r1
 800286a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800286e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002872:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002874:	78fb      	ldrb	r3, [r7, #3]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	4413      	add	r3, r2
 800287c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	78fa      	ldrb	r2, [r7, #3]
 8002884:	0151      	lsls	r1, r2, #5
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	440a      	add	r2, r1
 800288a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800288e:	f023 0320 	bic.w	r3, r3, #32
 8002892:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002894:	78fa      	ldrb	r2, [r7, #3]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	1a9b      	subs	r3, r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	3326      	adds	r3, #38	@ 0x26
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00b      	beq.n	80028c2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	1a9b      	subs	r3, r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	3326      	adds	r3, #38	@ 0x26
 80028ba:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028bc:	2b02      	cmp	r3, #2
 80028be:	f040 80a9 	bne.w	8002a14 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80028c2:	78fb      	ldrb	r3, [r7, #3]
 80028c4:	015a      	lsls	r2, r3, #5
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4413      	add	r3, r2
 80028ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028d8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028e0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80028e2:	78fb      	ldrb	r3, [r7, #3]
 80028e4:	015a      	lsls	r2, r3, #5
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	4413      	add	r3, r2
 80028ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ee:	461a      	mov	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	e08e      	b.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80028f6:	78fa      	ldrb	r2, [r7, #3]
 80028f8:	6879      	ldr	r1, [r7, #4]
 80028fa:	4613      	mov	r3, r2
 80028fc:	011b      	lsls	r3, r3, #4
 80028fe:	1a9b      	subs	r3, r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	440b      	add	r3, r1
 8002904:	334d      	adds	r3, #77	@ 0x4d
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b04      	cmp	r3, #4
 800290a:	d143      	bne.n	8002994 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800290c:	78fa      	ldrb	r2, [r7, #3]
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	4613      	mov	r3, r2
 8002912:	011b      	lsls	r3, r3, #4
 8002914:	1a9b      	subs	r3, r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	440b      	add	r3, r1
 800291a:	334d      	adds	r3, #77	@ 0x4d
 800291c:	2202      	movs	r2, #2
 800291e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	334c      	adds	r3, #76	@ 0x4c
 8002930:	2202      	movs	r2, #2
 8002932:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002934:	78fa      	ldrb	r2, [r7, #3]
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	4613      	mov	r3, r2
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	1a9b      	subs	r3, r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	440b      	add	r3, r1
 8002942:	3326      	adds	r3, #38	@ 0x26
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00a      	beq.n	8002960 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800294a:	78fa      	ldrb	r2, [r7, #3]
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	4613      	mov	r3, r2
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	1a9b      	subs	r3, r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	3326      	adds	r3, #38	@ 0x26
 800295a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800295c:	2b02      	cmp	r3, #2
 800295e:	d159      	bne.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002960:	78fb      	ldrb	r3, [r7, #3]
 8002962:	015a      	lsls	r2, r3, #5
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	4413      	add	r3, r2
 8002968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002976:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800297e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002980:	78fb      	ldrb	r3, [r7, #3]
 8002982:	015a      	lsls	r2, r3, #5
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	4413      	add	r3, r2
 8002988:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800298c:	461a      	mov	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6013      	str	r3, [r2, #0]
 8002992:	e03f      	b.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	334d      	adds	r3, #77	@ 0x4d
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b08      	cmp	r3, #8
 80029a8:	d126      	bne.n	80029f8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029aa:	78fa      	ldrb	r2, [r7, #3]
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	1a9b      	subs	r3, r3, r2
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	440b      	add	r3, r1
 80029b8:	334d      	adds	r3, #77	@ 0x4d
 80029ba:	2202      	movs	r2, #2
 80029bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80029be:	78fa      	ldrb	r2, [r7, #3]
 80029c0:	6879      	ldr	r1, [r7, #4]
 80029c2:	4613      	mov	r3, r2
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	1a9b      	subs	r3, r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	3344      	adds	r3, #68	@ 0x44
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	1c59      	adds	r1, r3, #1
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	4613      	mov	r3, r2
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	1a9b      	subs	r3, r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4403      	add	r3, r0
 80029de:	3344      	adds	r3, #68	@ 0x44
 80029e0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80029e2:	78fa      	ldrb	r2, [r7, #3]
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	4613      	mov	r3, r2
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	1a9b      	subs	r3, r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	440b      	add	r3, r1
 80029f0:	334c      	adds	r3, #76	@ 0x4c
 80029f2:	2204      	movs	r2, #4
 80029f4:	701a      	strb	r2, [r3, #0]
 80029f6:	e00d      	b.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	334d      	adds	r3, #77	@ 0x4d
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	f000 8100 	beq.w	8002c10 <HCD_HC_IN_IRQHandler+0xcca>
 8002a10:	e000      	b.n	8002a14 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a12:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a14:	78fa      	ldrb	r2, [r7, #3]
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	011b      	lsls	r3, r3, #4
 8002a1c:	1a9b      	subs	r3, r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	334c      	adds	r3, #76	@ 0x4c
 8002a24:	781a      	ldrb	r2, [r3, #0]
 8002a26:	78fb      	ldrb	r3, [r7, #3]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f006 fa6c 	bl	8008f08 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a30:	e0ef      	b.n	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	78fa      	ldrb	r2, [r7, #3]
 8002a38:	4611      	mov	r1, r2
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f003 f967 	bl	8005d0e <USB_ReadChInterrupts>
 8002a40:	4603      	mov	r3, r0
 8002a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a46:	2b40      	cmp	r3, #64	@ 0x40
 8002a48:	d12f      	bne.n	8002aaa <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a4a:	78fb      	ldrb	r3, [r7, #3]
 8002a4c:	015a      	lsls	r2, r3, #5
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4413      	add	r3, r2
 8002a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a56:	461a      	mov	r2, r3
 8002a58:	2340      	movs	r3, #64	@ 0x40
 8002a5a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002a5c:	78fa      	ldrb	r2, [r7, #3]
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	4613      	mov	r3, r2
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	1a9b      	subs	r3, r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	334d      	adds	r3, #77	@ 0x4d
 8002a6c:	2205      	movs	r2, #5
 8002a6e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002a70:	78fa      	ldrb	r2, [r7, #3]
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	4613      	mov	r3, r2
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	1a9b      	subs	r3, r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	331a      	adds	r3, #26
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d109      	bne.n	8002a9a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a86:	78fa      	ldrb	r2, [r7, #3]
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	1a9b      	subs	r3, r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	440b      	add	r3, r1
 8002a94:	3344      	adds	r3, #68	@ 0x44
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	78fa      	ldrb	r2, [r7, #3]
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f003 fed7 	bl	8006856 <USB_HC_Halt>
 8002aa8:	e0b3      	b.n	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	78fa      	ldrb	r2, [r7, #3]
 8002ab0:	4611      	mov	r1, r2
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f003 f92b 	bl	8005d0e <USB_ReadChInterrupts>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	2b10      	cmp	r3, #16
 8002ac0:	f040 80a7 	bne.w	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002ac4:	78fa      	ldrb	r2, [r7, #3]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	011b      	lsls	r3, r3, #4
 8002acc:	1a9b      	subs	r3, r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	3326      	adds	r3, #38	@ 0x26
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	2b03      	cmp	r3, #3
 8002ad8:	d11b      	bne.n	8002b12 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	3344      	adds	r3, #68	@ 0x44
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	011b      	lsls	r3, r3, #4
 8002af6:	1a9b      	subs	r3, r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	440b      	add	r3, r1
 8002afc:	334d      	adds	r3, #77	@ 0x4d
 8002afe:	2204      	movs	r2, #4
 8002b00:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	78fa      	ldrb	r2, [r7, #3]
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f003 fea3 	bl	8006856 <USB_HC_Halt>
 8002b10:	e03f      	b.n	8002b92 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b12:	78fa      	ldrb	r2, [r7, #3]
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	1a9b      	subs	r3, r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	440b      	add	r3, r1
 8002b20:	3326      	adds	r3, #38	@ 0x26
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00a      	beq.n	8002b3e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b28:	78fa      	ldrb	r2, [r7, #3]
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	1a9b      	subs	r3, r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	3326      	adds	r3, #38	@ 0x26
 8002b38:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d129      	bne.n	8002b92 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b3e:	78fa      	ldrb	r2, [r7, #3]
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	4613      	mov	r3, r2
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	1a9b      	subs	r3, r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	3344      	adds	r3, #68	@ 0x44
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	799b      	ldrb	r3, [r3, #6]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00a      	beq.n	8002b70 <HCD_HC_IN_IRQHandler+0xc2a>
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	331b      	adds	r3, #27
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d110      	bne.n	8002b92 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	334d      	adds	r3, #77	@ 0x4d
 8002b80:	2204      	movs	r2, #4
 8002b82:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	78fa      	ldrb	r2, [r7, #3]
 8002b8a:	4611      	mov	r1, r2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f003 fe62 	bl	8006856 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002b92:	78fa      	ldrb	r2, [r7, #3]
 8002b94:	6879      	ldr	r1, [r7, #4]
 8002b96:	4613      	mov	r3, r2
 8002b98:	011b      	lsls	r3, r3, #4
 8002b9a:	1a9b      	subs	r3, r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	331b      	adds	r3, #27
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d129      	bne.n	8002bfc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	011b      	lsls	r3, r3, #4
 8002bb0:	1a9b      	subs	r3, r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	331b      	adds	r3, #27
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002bbc:	78fb      	ldrb	r3, [r7, #3]
 8002bbe:	015a      	lsls	r2, r3, #5
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	78fa      	ldrb	r2, [r7, #3]
 8002bcc:	0151      	lsls	r1, r2, #5
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	440a      	add	r2, r1
 8002bd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bda:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002bdc:	78fb      	ldrb	r3, [r7, #3]
 8002bde:	015a      	lsls	r2, r3, #5
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	4413      	add	r3, r2
 8002be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	78fa      	ldrb	r2, [r7, #3]
 8002bec:	0151      	lsls	r1, r2, #5
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	440a      	add	r2, r1
 8002bf2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002bf6:	f043 0320 	orr.w	r3, r3, #32
 8002bfa:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002bfc:	78fb      	ldrb	r3, [r7, #3]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c08:	461a      	mov	r2, r3
 8002c0a:	2310      	movs	r3, #16
 8002c0c:	6093      	str	r3, [r2, #8]
 8002c0e:	e000      	b.n	8002c12 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002c10:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	460b      	mov	r3, r1
 8002c22:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	78fa      	ldrb	r2, [r7, #3]
 8002c34:	4611      	mov	r1, r2
 8002c36:	4618      	mov	r0, r3
 8002c38:	f003 f869 	bl	8005d0e <USB_ReadChInterrupts>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d11b      	bne.n	8002c7e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002c46:	78fb      	ldrb	r3, [r7, #3]
 8002c48:	015a      	lsls	r2, r3, #5
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c52:	461a      	mov	r2, r3
 8002c54:	2304      	movs	r3, #4
 8002c56:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002c58:	78fa      	ldrb	r2, [r7, #3]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	1a9b      	subs	r3, r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	334d      	adds	r3, #77	@ 0x4d
 8002c68:	2207      	movs	r2, #7
 8002c6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f003 fdee 	bl	8006856 <USB_HC_Halt>
 8002c7a:	f000 bc6f 	b.w	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	78fa      	ldrb	r2, [r7, #3]
 8002c84:	4611      	mov	r1, r2
 8002c86:	4618      	mov	r0, r3
 8002c88:	f003 f841 	bl	8005d0e <USB_ReadChInterrupts>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	f003 0320 	and.w	r3, r3, #32
 8002c92:	2b20      	cmp	r3, #32
 8002c94:	f040 8082 	bne.w	8002d9c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c98:	78fb      	ldrb	r3, [r7, #3]
 8002c9a:	015a      	lsls	r2, r3, #5
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	2320      	movs	r3, #32
 8002ca8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002caa:	78fa      	ldrb	r2, [r7, #3]
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	1a9b      	subs	r3, r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	440b      	add	r3, r1
 8002cb8:	3319      	adds	r3, #25
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d124      	bne.n	8002d0a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	1a9b      	subs	r3, r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	3319      	adds	r3, #25
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002cd4:	78fa      	ldrb	r2, [r7, #3]
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	1a9b      	subs	r3, r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	334c      	adds	r3, #76	@ 0x4c
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002ce8:	78fa      	ldrb	r2, [r7, #3]
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	4613      	mov	r3, r2
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	1a9b      	subs	r3, r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	334d      	adds	r3, #77	@ 0x4d
 8002cf8:	2203      	movs	r2, #3
 8002cfa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	4611      	mov	r1, r2
 8002d04:	4618      	mov	r0, r3
 8002d06:	f003 fda6 	bl	8006856 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	331a      	adds	r3, #26
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	f040 841d 	bne.w	800355c <HCD_HC_OUT_IRQHandler+0x944>
 8002d22:	78fa      	ldrb	r2, [r7, #3]
 8002d24:	6879      	ldr	r1, [r7, #4]
 8002d26:	4613      	mov	r3, r2
 8002d28:	011b      	lsls	r3, r3, #4
 8002d2a:	1a9b      	subs	r3, r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	440b      	add	r3, r1
 8002d30:	331b      	adds	r3, #27
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	f040 8411 	bne.w	800355c <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002d3a:	78fa      	ldrb	r2, [r7, #3]
 8002d3c:	6879      	ldr	r1, [r7, #4]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	011b      	lsls	r3, r3, #4
 8002d42:	1a9b      	subs	r3, r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	440b      	add	r3, r1
 8002d48:	3326      	adds	r3, #38	@ 0x26
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d009      	beq.n	8002d64 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002d50:	78fa      	ldrb	r2, [r7, #3]
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	011b      	lsls	r3, r3, #4
 8002d58:	1a9b      	subs	r3, r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	331b      	adds	r3, #27
 8002d60:	2201      	movs	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	334d      	adds	r3, #77	@ 0x4d
 8002d74:	2203      	movs	r2, #3
 8002d76:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	78fa      	ldrb	r2, [r7, #3]
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4618      	mov	r0, r3
 8002d82:	f003 fd68 	bl	8006856 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d86:	78fa      	ldrb	r2, [r7, #3]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	1a9b      	subs	r3, r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	3344      	adds	r3, #68	@ 0x44
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	e3df      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	78fa      	ldrb	r2, [r7, #3]
 8002da2:	4611      	mov	r1, r2
 8002da4:	4618      	mov	r0, r3
 8002da6:	f002 ffb2 	bl	8005d0e <USB_ReadChInterrupts>
 8002daa:	4603      	mov	r3, r0
 8002dac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002db4:	d111      	bne.n	8002dda <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002db6:	78fb      	ldrb	r3, [r7, #3]
 8002db8:	015a      	lsls	r2, r3, #5
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002dc8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f003 fd3f 	bl	8006856 <USB_HC_Halt>
 8002dd8:	e3c0      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	78fa      	ldrb	r2, [r7, #3]
 8002de0:	4611      	mov	r1, r2
 8002de2:	4618      	mov	r0, r3
 8002de4:	f002 ff93 	bl	8005d0e <USB_ReadChInterrupts>
 8002de8:	4603      	mov	r3, r0
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d168      	bne.n	8002ec4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	3344      	adds	r3, #68	@ 0x44
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	78fa      	ldrb	r2, [r7, #3]
 8002e0c:	4611      	mov	r1, r2
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f002 ff7d 	bl	8005d0e <USB_ReadChInterrupts>
 8002e14:	4603      	mov	r3, r0
 8002e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e1a:	2b40      	cmp	r3, #64	@ 0x40
 8002e1c:	d112      	bne.n	8002e44 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e1e:	78fa      	ldrb	r2, [r7, #3]
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	1a9b      	subs	r3, r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	3319      	adds	r3, #25
 8002e2e:	2201      	movs	r2, #1
 8002e30:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e32:	78fb      	ldrb	r3, [r7, #3]
 8002e34:	015a      	lsls	r2, r3, #5
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	4413      	add	r3, r2
 8002e3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e3e:	461a      	mov	r2, r3
 8002e40:	2340      	movs	r3, #64	@ 0x40
 8002e42:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002e44:	78fa      	ldrb	r2, [r7, #3]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	331b      	adds	r3, #27
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d019      	beq.n	8002e8e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e5a:	78fa      	ldrb	r2, [r7, #3]
 8002e5c:	6879      	ldr	r1, [r7, #4]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	1a9b      	subs	r3, r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	440b      	add	r3, r1
 8002e68:	331b      	adds	r3, #27
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e6e:	78fb      	ldrb	r3, [r7, #3]
 8002e70:	015a      	lsls	r2, r3, #5
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	4413      	add	r3, r2
 8002e76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	0151      	lsls	r1, r2, #5
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	440a      	add	r2, r1
 8002e84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e8c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002e8e:	78fb      	ldrb	r3, [r7, #3]
 8002e90:	015a      	lsls	r2, r3, #5
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	4413      	add	r3, r2
 8002e96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002ea0:	78fa      	ldrb	r2, [r7, #3]
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	1a9b      	subs	r3, r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	440b      	add	r3, r1
 8002eae:	334d      	adds	r3, #77	@ 0x4d
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	78fa      	ldrb	r2, [r7, #3]
 8002eba:	4611      	mov	r1, r2
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f003 fcca 	bl	8006856 <USB_HC_Halt>
 8002ec2:	e34b      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	78fa      	ldrb	r2, [r7, #3]
 8002eca:	4611      	mov	r1, r2
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f002 ff1e 	bl	8005d0e <USB_ReadChInterrupts>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ed8:	2b40      	cmp	r3, #64	@ 0x40
 8002eda:	d139      	bne.n	8002f50 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	1a9b      	subs	r3, r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	334d      	adds	r3, #77	@ 0x4d
 8002eec:	2205      	movs	r2, #5
 8002eee:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002ef0:	78fa      	ldrb	r2, [r7, #3]
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	011b      	lsls	r3, r3, #4
 8002ef8:	1a9b      	subs	r3, r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	331a      	adds	r3, #26
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d109      	bne.n	8002f1a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f06:	78fa      	ldrb	r2, [r7, #3]
 8002f08:	6879      	ldr	r1, [r7, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	011b      	lsls	r3, r3, #4
 8002f0e:	1a9b      	subs	r3, r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	440b      	add	r3, r1
 8002f14:	3319      	adds	r3, #25
 8002f16:	2201      	movs	r2, #1
 8002f18:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002f1a:	78fa      	ldrb	r2, [r7, #3]
 8002f1c:	6879      	ldr	r1, [r7, #4]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	011b      	lsls	r3, r3, #4
 8002f22:	1a9b      	subs	r3, r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	440b      	add	r3, r1
 8002f28:	3344      	adds	r3, #68	@ 0x44
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	78fa      	ldrb	r2, [r7, #3]
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f003 fc8d 	bl	8006856 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002f3c:	78fb      	ldrb	r3, [r7, #3]
 8002f3e:	015a      	lsls	r2, r3, #5
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	4413      	add	r3, r2
 8002f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f48:	461a      	mov	r2, r3
 8002f4a:	2340      	movs	r3, #64	@ 0x40
 8002f4c:	6093      	str	r3, [r2, #8]
 8002f4e:	e305      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	78fa      	ldrb	r2, [r7, #3]
 8002f56:	4611      	mov	r1, r2
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f002 fed8 	bl	8005d0e <USB_ReadChInterrupts>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	f003 0308 	and.w	r3, r3, #8
 8002f64:	2b08      	cmp	r3, #8
 8002f66:	d11a      	bne.n	8002f9e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002f68:	78fb      	ldrb	r3, [r7, #3]
 8002f6a:	015a      	lsls	r2, r3, #5
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	4413      	add	r3, r2
 8002f70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f74:	461a      	mov	r2, r3
 8002f76:	2308      	movs	r3, #8
 8002f78:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	1a9b      	subs	r3, r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	334d      	adds	r3, #77	@ 0x4d
 8002f8a:	2206      	movs	r2, #6
 8002f8c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	4611      	mov	r1, r2
 8002f96:	4618      	mov	r0, r3
 8002f98:	f003 fc5d 	bl	8006856 <USB_HC_Halt>
 8002f9c:	e2de      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	78fa      	ldrb	r2, [r7, #3]
 8002fa4:	4611      	mov	r1, r2
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f002 feb1 	bl	8005d0e <USB_ReadChInterrupts>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	d144      	bne.n	8003040 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002fb6:	78fa      	ldrb	r2, [r7, #3]
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	3344      	adds	r3, #68	@ 0x44
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	334d      	adds	r3, #77	@ 0x4d
 8002fda:	2204      	movs	r2, #4
 8002fdc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	3319      	adds	r3, #25
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d114      	bne.n	800301e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002ff4:	78fa      	ldrb	r2, [r7, #3]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	1a9b      	subs	r3, r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	3318      	adds	r3, #24
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d109      	bne.n	800301e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800300a:	78fa      	ldrb	r2, [r7, #3]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	3319      	adds	r3, #25
 800301a:	2201      	movs	r2, #1
 800301c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	4611      	mov	r1, r2
 8003026:	4618      	mov	r0, r3
 8003028:	f003 fc15 	bl	8006856 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800302c:	78fb      	ldrb	r3, [r7, #3]
 800302e:	015a      	lsls	r2, r3, #5
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	4413      	add	r3, r2
 8003034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003038:	461a      	mov	r2, r3
 800303a:	2310      	movs	r3, #16
 800303c:	6093      	str	r3, [r2, #8]
 800303e:	e28d      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	4611      	mov	r1, r2
 8003048:	4618      	mov	r0, r3
 800304a:	f002 fe60 	bl	8005d0e <USB_ReadChInterrupts>
 800304e:	4603      	mov	r3, r0
 8003050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003054:	2b80      	cmp	r3, #128	@ 0x80
 8003056:	d169      	bne.n	800312c <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	799b      	ldrb	r3, [r3, #6]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d111      	bne.n	8003084 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	334d      	adds	r3, #77	@ 0x4d
 8003070:	2207      	movs	r2, #7
 8003072:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	4611      	mov	r1, r2
 800307c:	4618      	mov	r0, r3
 800307e:	f003 fbea 	bl	8006856 <USB_HC_Halt>
 8003082:	e049      	b.n	8003118 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	4613      	mov	r3, r2
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	1a9b      	subs	r3, r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	3344      	adds	r3, #68	@ 0x44
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	1c59      	adds	r1, r3, #1
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	4613      	mov	r3, r2
 800309c:	011b      	lsls	r3, r3, #4
 800309e:	1a9b      	subs	r3, r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	4403      	add	r3, r0
 80030a4:	3344      	adds	r3, #68	@ 0x44
 80030a6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030a8:	78fa      	ldrb	r2, [r7, #3]
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	1a9b      	subs	r3, r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	3344      	adds	r3, #68	@ 0x44
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d922      	bls.n	8003104 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80030be:	78fa      	ldrb	r2, [r7, #3]
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	4613      	mov	r3, r2
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	1a9b      	subs	r3, r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	440b      	add	r3, r1
 80030cc:	3344      	adds	r3, #68	@ 0x44
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	6879      	ldr	r1, [r7, #4]
 80030d6:	4613      	mov	r3, r2
 80030d8:	011b      	lsls	r3, r3, #4
 80030da:	1a9b      	subs	r3, r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	440b      	add	r3, r1
 80030e0:	334c      	adds	r3, #76	@ 0x4c
 80030e2:	2204      	movs	r2, #4
 80030e4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	4613      	mov	r3, r2
 80030ec:	011b      	lsls	r3, r3, #4
 80030ee:	1a9b      	subs	r3, r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	440b      	add	r3, r1
 80030f4:	334c      	adds	r3, #76	@ 0x4c
 80030f6:	781a      	ldrb	r2, [r3, #0]
 80030f8:	78fb      	ldrb	r3, [r7, #3]
 80030fa:	4619      	mov	r1, r3
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f005 ff03 	bl	8008f08 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003102:	e009      	b.n	8003118 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003104:	78fa      	ldrb	r2, [r7, #3]
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	011b      	lsls	r3, r3, #4
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	440b      	add	r3, r1
 8003112:	334c      	adds	r3, #76	@ 0x4c
 8003114:	2202      	movs	r2, #2
 8003116:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003118:	78fb      	ldrb	r3, [r7, #3]
 800311a:	015a      	lsls	r2, r3, #5
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	4413      	add	r3, r2
 8003120:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003124:	461a      	mov	r2, r3
 8003126:	2380      	movs	r3, #128	@ 0x80
 8003128:	6093      	str	r3, [r2, #8]
 800312a:	e217      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	4611      	mov	r1, r2
 8003134:	4618      	mov	r0, r3
 8003136:	f002 fdea 	bl	8005d0e <USB_ReadChInterrupts>
 800313a:	4603      	mov	r3, r0
 800313c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003140:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003144:	d11b      	bne.n	800317e <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003146:	78fa      	ldrb	r2, [r7, #3]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	334d      	adds	r3, #77	@ 0x4d
 8003156:	2209      	movs	r2, #9
 8003158:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	78fa      	ldrb	r2, [r7, #3]
 8003160:	4611      	mov	r1, r2
 8003162:	4618      	mov	r0, r3
 8003164:	f003 fb77 	bl	8006856 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003168:	78fb      	ldrb	r3, [r7, #3]
 800316a:	015a      	lsls	r2, r3, #5
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4413      	add	r3, r2
 8003170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003174:	461a      	mov	r2, r3
 8003176:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800317a:	6093      	str	r3, [r2, #8]
 800317c:	e1ee      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	4611      	mov	r1, r2
 8003186:	4618      	mov	r0, r3
 8003188:	f002 fdc1 	bl	8005d0e <USB_ReadChInterrupts>
 800318c:	4603      	mov	r3, r0
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b02      	cmp	r3, #2
 8003194:	f040 81df 	bne.w	8003556 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003198:	78fb      	ldrb	r3, [r7, #3]
 800319a:	015a      	lsls	r2, r3, #5
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	4413      	add	r3, r2
 80031a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031a4:	461a      	mov	r2, r3
 80031a6:	2302      	movs	r3, #2
 80031a8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80031aa:	78fa      	ldrb	r2, [r7, #3]
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	4613      	mov	r3, r2
 80031b0:	011b      	lsls	r3, r3, #4
 80031b2:	1a9b      	subs	r3, r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	440b      	add	r3, r1
 80031b8:	334d      	adds	r3, #77	@ 0x4d
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	f040 8093 	bne.w	80032e8 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	334d      	adds	r3, #77	@ 0x4d
 80031d2:	2202      	movs	r2, #2
 80031d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80031d6:	78fa      	ldrb	r2, [r7, #3]
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	4613      	mov	r3, r2
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	1a9b      	subs	r3, r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	440b      	add	r3, r1
 80031e4:	334c      	adds	r3, #76	@ 0x4c
 80031e6:	2201      	movs	r2, #1
 80031e8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80031ea:	78fa      	ldrb	r2, [r7, #3]
 80031ec:	6879      	ldr	r1, [r7, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	1a9b      	subs	r3, r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	440b      	add	r3, r1
 80031f8:	3326      	adds	r3, #38	@ 0x26
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d00b      	beq.n	8003218 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	1a9b      	subs	r3, r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	440b      	add	r3, r1
 800320e:	3326      	adds	r3, #38	@ 0x26
 8003210:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003212:	2b03      	cmp	r3, #3
 8003214:	f040 8190 	bne.w	8003538 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	799b      	ldrb	r3, [r3, #6]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d115      	bne.n	800324c <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003220:	78fa      	ldrb	r2, [r7, #3]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	011b      	lsls	r3, r3, #4
 8003228:	1a9b      	subs	r3, r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	333d      	adds	r3, #61	@ 0x3d
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	78fa      	ldrb	r2, [r7, #3]
 8003234:	f083 0301 	eor.w	r3, r3, #1
 8003238:	b2d8      	uxtb	r0, r3
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	333d      	adds	r3, #61	@ 0x3d
 8003248:	4602      	mov	r2, r0
 800324a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	799b      	ldrb	r3, [r3, #6]
 8003250:	2b01      	cmp	r3, #1
 8003252:	f040 8171 	bne.w	8003538 <HCD_HC_OUT_IRQHandler+0x920>
 8003256:	78fa      	ldrb	r2, [r7, #3]
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	4613      	mov	r3, r2
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	1a9b      	subs	r3, r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	440b      	add	r3, r1
 8003264:	3334      	adds	r3, #52	@ 0x34
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 8165 	beq.w	8003538 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800326e:	78fa      	ldrb	r2, [r7, #3]
 8003270:	6879      	ldr	r1, [r7, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	011b      	lsls	r3, r3, #4
 8003276:	1a9b      	subs	r3, r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	440b      	add	r3, r1
 800327c:	3334      	adds	r3, #52	@ 0x34
 800327e:	6819      	ldr	r1, [r3, #0]
 8003280:	78fa      	ldrb	r2, [r7, #3]
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	4613      	mov	r3, r2
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	1a9b      	subs	r3, r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4403      	add	r3, r0
 800328e:	3328      	adds	r3, #40	@ 0x28
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	440b      	add	r3, r1
 8003294:	1e59      	subs	r1, r3, #1
 8003296:	78fa      	ldrb	r2, [r7, #3]
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	4613      	mov	r3, r2
 800329c:	011b      	lsls	r3, r3, #4
 800329e:	1a9b      	subs	r3, r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4403      	add	r3, r0
 80032a4:	3328      	adds	r3, #40	@ 0x28
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80032ac:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f000 813f 	beq.w	8003538 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80032ba:	78fa      	ldrb	r2, [r7, #3]
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	011b      	lsls	r3, r3, #4
 80032c2:	1a9b      	subs	r3, r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	333d      	adds	r3, #61	@ 0x3d
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	78fa      	ldrb	r2, [r7, #3]
 80032ce:	f083 0301 	eor.w	r3, r3, #1
 80032d2:	b2d8      	uxtb	r0, r3
 80032d4:	6879      	ldr	r1, [r7, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	1a9b      	subs	r3, r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	333d      	adds	r3, #61	@ 0x3d
 80032e2:	4602      	mov	r2, r0
 80032e4:	701a      	strb	r2, [r3, #0]
 80032e6:	e127      	b.n	8003538 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80032e8:	78fa      	ldrb	r2, [r7, #3]
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	1a9b      	subs	r3, r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	334d      	adds	r3, #77	@ 0x4d
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	d120      	bne.n	8003340 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032fe:	78fa      	ldrb	r2, [r7, #3]
 8003300:	6879      	ldr	r1, [r7, #4]
 8003302:	4613      	mov	r3, r2
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	1a9b      	subs	r3, r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	440b      	add	r3, r1
 800330c:	334d      	adds	r3, #77	@ 0x4d
 800330e:	2202      	movs	r2, #2
 8003310:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	331b      	adds	r3, #27
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	2b01      	cmp	r3, #1
 8003326:	f040 8107 	bne.w	8003538 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800332a:	78fa      	ldrb	r2, [r7, #3]
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	4613      	mov	r3, r2
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	1a9b      	subs	r3, r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	440b      	add	r3, r1
 8003338:	334c      	adds	r3, #76	@ 0x4c
 800333a:	2202      	movs	r2, #2
 800333c:	701a      	strb	r2, [r3, #0]
 800333e:	e0fb      	b.n	8003538 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003340:	78fa      	ldrb	r2, [r7, #3]
 8003342:	6879      	ldr	r1, [r7, #4]
 8003344:	4613      	mov	r3, r2
 8003346:	011b      	lsls	r3, r3, #4
 8003348:	1a9b      	subs	r3, r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	440b      	add	r3, r1
 800334e:	334d      	adds	r3, #77	@ 0x4d
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b04      	cmp	r3, #4
 8003354:	d13a      	bne.n	80033cc <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	6879      	ldr	r1, [r7, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	1a9b      	subs	r3, r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	334d      	adds	r3, #77	@ 0x4d
 8003366:	2202      	movs	r2, #2
 8003368:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800336a:	78fa      	ldrb	r2, [r7, #3]
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	1a9b      	subs	r3, r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	334c      	adds	r3, #76	@ 0x4c
 800337a:	2202      	movs	r2, #2
 800337c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800337e:	78fa      	ldrb	r2, [r7, #3]
 8003380:	6879      	ldr	r1, [r7, #4]
 8003382:	4613      	mov	r3, r2
 8003384:	011b      	lsls	r3, r3, #4
 8003386:	1a9b      	subs	r3, r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	440b      	add	r3, r1
 800338c:	331b      	adds	r3, #27
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b01      	cmp	r3, #1
 8003392:	f040 80d1 	bne.w	8003538 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	6879      	ldr	r1, [r7, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	440b      	add	r3, r1
 80033a4:	331b      	adds	r3, #27
 80033a6:	2200      	movs	r2, #0
 80033a8:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80033aa:	78fb      	ldrb	r3, [r7, #3]
 80033ac:	015a      	lsls	r2, r3, #5
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	4413      	add	r3, r2
 80033b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	78fa      	ldrb	r2, [r7, #3]
 80033ba:	0151      	lsls	r1, r2, #5
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	440a      	add	r2, r1
 80033c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033c8:	6053      	str	r3, [r2, #4]
 80033ca:	e0b5      	b.n	8003538 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80033cc:	78fa      	ldrb	r2, [r7, #3]
 80033ce:	6879      	ldr	r1, [r7, #4]
 80033d0:	4613      	mov	r3, r2
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	1a9b      	subs	r3, r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	334d      	adds	r3, #77	@ 0x4d
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	2b05      	cmp	r3, #5
 80033e0:	d114      	bne.n	800340c <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033e2:	78fa      	ldrb	r2, [r7, #3]
 80033e4:	6879      	ldr	r1, [r7, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	1a9b      	subs	r3, r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	440b      	add	r3, r1
 80033f0:	334d      	adds	r3, #77	@ 0x4d
 80033f2:	2202      	movs	r2, #2
 80033f4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	334c      	adds	r3, #76	@ 0x4c
 8003406:	2202      	movs	r2, #2
 8003408:	701a      	strb	r2, [r3, #0]
 800340a:	e095      	b.n	8003538 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800340c:	78fa      	ldrb	r2, [r7, #3]
 800340e:	6879      	ldr	r1, [r7, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	1a9b      	subs	r3, r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	334d      	adds	r3, #77	@ 0x4d
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	2b06      	cmp	r3, #6
 8003420:	d114      	bne.n	800344c <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003422:	78fa      	ldrb	r2, [r7, #3]
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	334d      	adds	r3, #77	@ 0x4d
 8003432:	2202      	movs	r2, #2
 8003434:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003436:	78fa      	ldrb	r2, [r7, #3]
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	4613      	mov	r3, r2
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	440b      	add	r3, r1
 8003444:	334c      	adds	r3, #76	@ 0x4c
 8003446:	2205      	movs	r2, #5
 8003448:	701a      	strb	r2, [r3, #0]
 800344a:	e075      	b.n	8003538 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800344c:	78fa      	ldrb	r2, [r7, #3]
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	011b      	lsls	r3, r3, #4
 8003454:	1a9b      	subs	r3, r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	334d      	adds	r3, #77	@ 0x4d
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b07      	cmp	r3, #7
 8003460:	d00a      	beq.n	8003478 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	1a9b      	subs	r3, r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	334d      	adds	r3, #77	@ 0x4d
 8003472:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003474:	2b09      	cmp	r3, #9
 8003476:	d170      	bne.n	800355a <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	334d      	adds	r3, #77	@ 0x4d
 8003488:	2202      	movs	r2, #2
 800348a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800348c:	78fa      	ldrb	r2, [r7, #3]
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	011b      	lsls	r3, r3, #4
 8003494:	1a9b      	subs	r3, r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	3344      	adds	r3, #68	@ 0x44
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	1c59      	adds	r1, r3, #1
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4403      	add	r3, r0
 80034ac:	3344      	adds	r3, #68	@ 0x44
 80034ae:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	3344      	adds	r3, #68	@ 0x44
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d914      	bls.n	80034f0 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80034c6:	78fa      	ldrb	r2, [r7, #3]
 80034c8:	6879      	ldr	r1, [r7, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	011b      	lsls	r3, r3, #4
 80034ce:	1a9b      	subs	r3, r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	440b      	add	r3, r1
 80034d4:	3344      	adds	r3, #68	@ 0x44
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80034da:	78fa      	ldrb	r2, [r7, #3]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	334c      	adds	r3, #76	@ 0x4c
 80034ea:	2204      	movs	r2, #4
 80034ec:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034ee:	e022      	b.n	8003536 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034f0:	78fa      	ldrb	r2, [r7, #3]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	1a9b      	subs	r3, r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	334c      	adds	r3, #76	@ 0x4c
 8003500:	2202      	movs	r2, #2
 8003502:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003504:	78fb      	ldrb	r3, [r7, #3]
 8003506:	015a      	lsls	r2, r3, #5
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	4413      	add	r3, r2
 800350c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800351a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003522:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003524:	78fb      	ldrb	r3, [r7, #3]
 8003526:	015a      	lsls	r2, r3, #5
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	4413      	add	r3, r2
 800352c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003530:	461a      	mov	r2, r3
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003536:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003538:	78fa      	ldrb	r2, [r7, #3]
 800353a:	6879      	ldr	r1, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	1a9b      	subs	r3, r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	334c      	adds	r3, #76	@ 0x4c
 8003548:	781a      	ldrb	r2, [r3, #0]
 800354a:	78fb      	ldrb	r3, [r7, #3]
 800354c:	4619      	mov	r1, r3
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f005 fcda 	bl	8008f08 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003554:	e002      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003556:	bf00      	nop
 8003558:	e000      	b.n	800355c <HCD_HC_OUT_IRQHandler+0x944>
      return;
 800355a:	bf00      	nop
  }
}
 800355c:	3718      	adds	r7, #24
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b08a      	sub	sp, #40	@ 0x28
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003572:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6a1b      	ldr	r3, [r3, #32]
 800357a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	f003 030f 	and.w	r3, r3, #15
 8003582:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	0c5b      	lsrs	r3, r3, #17
 8003588:	f003 030f 	and.w	r3, r3, #15
 800358c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003596:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2b02      	cmp	r3, #2
 800359c:	d004      	beq.n	80035a8 <HCD_RXQLVL_IRQHandler+0x46>
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	2b05      	cmp	r3, #5
 80035a2:	f000 80b6 	beq.w	8003712 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80035a6:	e0b7      	b.n	8003718 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 80b3 	beq.w	8003716 <HCD_RXQLVL_IRQHandler+0x1b4>
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4613      	mov	r3, r2
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	1a9b      	subs	r3, r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	440b      	add	r3, r1
 80035be:	332c      	adds	r3, #44	@ 0x2c
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f000 80a7 	beq.w	8003716 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4613      	mov	r3, r2
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	1a9b      	subs	r3, r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	440b      	add	r3, r1
 80035d6:	3338      	adds	r3, #56	@ 0x38
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	18d1      	adds	r1, r2, r3
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4613      	mov	r3, r2
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	1a9b      	subs	r3, r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	4403      	add	r3, r0
 80035ec:	3334      	adds	r3, #52	@ 0x34
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4299      	cmp	r1, r3
 80035f2:	f200 8083 	bhi.w	80036fc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6818      	ldr	r0, [r3, #0]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	4613      	mov	r3, r2
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	1a9b      	subs	r3, r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	440b      	add	r3, r1
 8003608:	332c      	adds	r3, #44	@ 0x2c
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	b292      	uxth	r2, r2
 8003610:	4619      	mov	r1, r3
 8003612:	f002 fb11 	bl	8005c38 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4613      	mov	r3, r2
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	1a9b      	subs	r3, r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	440b      	add	r3, r1
 8003624:	332c      	adds	r3, #44	@ 0x2c
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	18d1      	adds	r1, r2, r3
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4613      	mov	r3, r2
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	1a9b      	subs	r3, r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4403      	add	r3, r0
 800363a:	332c      	adds	r3, #44	@ 0x2c
 800363c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800363e:	6879      	ldr	r1, [r7, #4]
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4613      	mov	r3, r2
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	1a9b      	subs	r3, r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	440b      	add	r3, r1
 800364c:	3338      	adds	r3, #56	@ 0x38
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	18d1      	adds	r1, r2, r3
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	4613      	mov	r3, r2
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	1a9b      	subs	r3, r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4403      	add	r3, r0
 8003662:	3338      	adds	r3, #56	@ 0x38
 8003664:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	015a      	lsls	r2, r3, #5
 800366a:	6a3b      	ldr	r3, [r7, #32]
 800366c:	4413      	add	r3, r2
 800366e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	0cdb      	lsrs	r3, r3, #19
 8003676:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800367a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4613      	mov	r3, r2
 8003682:	011b      	lsls	r3, r3, #4
 8003684:	1a9b      	subs	r3, r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	3328      	adds	r3, #40	@ 0x28
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4293      	cmp	r3, r2
 8003694:	d13f      	bne.n	8003716 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d03c      	beq.n	8003716 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	015a      	lsls	r2, r3, #5
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	4413      	add	r3, r2
 80036a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80036b2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80036ba:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	015a      	lsls	r2, r3, #5
 80036c0:	6a3b      	ldr	r3, [r7, #32]
 80036c2:	4413      	add	r3, r2
 80036c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036c8:	461a      	mov	r2, r3
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80036ce:	6879      	ldr	r1, [r7, #4]
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4613      	mov	r3, r2
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	1a9b      	subs	r3, r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	440b      	add	r3, r1
 80036dc:	333c      	adds	r3, #60	@ 0x3c
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	f083 0301 	eor.w	r3, r3, #1
 80036e4:	b2d8      	uxtb	r0, r3
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	4613      	mov	r3, r2
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	333c      	adds	r3, #60	@ 0x3c
 80036f6:	4602      	mov	r2, r0
 80036f8:	701a      	strb	r2, [r3, #0]
      break;
 80036fa:	e00c      	b.n	8003716 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80036fc:	6879      	ldr	r1, [r7, #4]
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4613      	mov	r3, r2
 8003702:	011b      	lsls	r3, r3, #4
 8003704:	1a9b      	subs	r3, r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	334c      	adds	r3, #76	@ 0x4c
 800370c:	2204      	movs	r2, #4
 800370e:	701a      	strb	r2, [r3, #0]
      break;
 8003710:	e001      	b.n	8003716 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003712:	bf00      	nop
 8003714:	e000      	b.n	8003718 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003716:	bf00      	nop
  }
}
 8003718:	bf00      	nop
 800371a:	3728      	adds	r7, #40	@ 0x28
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800374c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b02      	cmp	r3, #2
 8003756:	d10b      	bne.n	8003770 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b01      	cmp	r3, #1
 8003760:	d102      	bne.n	8003768 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f005 fbb4 	bl	8008ed0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	f043 0302 	orr.w	r3, r3, #2
 800376e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f003 0308 	and.w	r3, r3, #8
 8003776:	2b08      	cmp	r3, #8
 8003778:	d132      	bne.n	80037e0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f043 0308 	orr.w	r3, r3, #8
 8003780:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b04      	cmp	r3, #4
 800378a:	d126      	bne.n	80037da <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	7a5b      	ldrb	r3, [r3, #9]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d113      	bne.n	80037bc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800379a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800379e:	d106      	bne.n	80037ae <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2102      	movs	r1, #2
 80037a6:	4618      	mov	r0, r3
 80037a8:	f002 fbd6 	bl	8005f58 <USB_InitFSLSPClkSel>
 80037ac:	e011      	b.n	80037d2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2101      	movs	r1, #1
 80037b4:	4618      	mov	r0, r3
 80037b6:	f002 fbcf 	bl	8005f58 <USB_InitFSLSPClkSel>
 80037ba:	e00a      	b.n	80037d2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	79db      	ldrb	r3, [r3, #7]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d106      	bne.n	80037d2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80037ca:	461a      	mov	r2, r3
 80037cc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80037d0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f005 fba6 	bl	8008f24 <HAL_HCD_PortEnabled_Callback>
 80037d8:	e002      	b.n	80037e0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f005 fbb0 	bl	8008f40 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f003 0320 	and.w	r3, r3, #32
 80037e6:	2b20      	cmp	r3, #32
 80037e8:	d103      	bne.n	80037f2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f043 0320 	orr.w	r3, r3, #32
 80037f0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037f8:	461a      	mov	r2, r3
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	6013      	str	r3, [r2, #0]
}
 80037fe:	bf00      	nop
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e12b      	b.n	8003a72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d106      	bne.n	8003834 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fd f944 	bl	8000abc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2224      	movs	r2, #36	@ 0x24
 8003838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f022 0201 	bic.w	r2, r2, #1
 800384a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800385a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800386a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800386c:	f001 fa20 	bl	8004cb0 <HAL_RCC_GetPCLK1Freq>
 8003870:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	4a81      	ldr	r2, [pc, #516]	@ (8003a7c <HAL_I2C_Init+0x274>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d807      	bhi.n	800388c <HAL_I2C_Init+0x84>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	4a80      	ldr	r2, [pc, #512]	@ (8003a80 <HAL_I2C_Init+0x278>)
 8003880:	4293      	cmp	r3, r2
 8003882:	bf94      	ite	ls
 8003884:	2301      	movls	r3, #1
 8003886:	2300      	movhi	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	e006      	b.n	800389a <HAL_I2C_Init+0x92>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	4a7d      	ldr	r2, [pc, #500]	@ (8003a84 <HAL_I2C_Init+0x27c>)
 8003890:	4293      	cmp	r3, r2
 8003892:	bf94      	ite	ls
 8003894:	2301      	movls	r3, #1
 8003896:	2300      	movhi	r3, #0
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e0e7      	b.n	8003a72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	4a78      	ldr	r2, [pc, #480]	@ (8003a88 <HAL_I2C_Init+0x280>)
 80038a6:	fba2 2303 	umull	r2, r3, r2, r3
 80038aa:	0c9b      	lsrs	r3, r3, #18
 80038ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68ba      	ldr	r2, [r7, #8]
 80038be:	430a      	orrs	r2, r1
 80038c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	4a6a      	ldr	r2, [pc, #424]	@ (8003a7c <HAL_I2C_Init+0x274>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d802      	bhi.n	80038dc <HAL_I2C_Init+0xd4>
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	3301      	adds	r3, #1
 80038da:	e009      	b.n	80038f0 <HAL_I2C_Init+0xe8>
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80038e2:	fb02 f303 	mul.w	r3, r2, r3
 80038e6:	4a69      	ldr	r2, [pc, #420]	@ (8003a8c <HAL_I2C_Init+0x284>)
 80038e8:	fba2 2303 	umull	r2, r3, r2, r3
 80038ec:	099b      	lsrs	r3, r3, #6
 80038ee:	3301      	adds	r3, #1
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6812      	ldr	r2, [r2, #0]
 80038f4:	430b      	orrs	r3, r1
 80038f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003902:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	495c      	ldr	r1, [pc, #368]	@ (8003a7c <HAL_I2C_Init+0x274>)
 800390c:	428b      	cmp	r3, r1
 800390e:	d819      	bhi.n	8003944 <HAL_I2C_Init+0x13c>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	1e59      	subs	r1, r3, #1
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	fbb1 f3f3 	udiv	r3, r1, r3
 800391e:	1c59      	adds	r1, r3, #1
 8003920:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003924:	400b      	ands	r3, r1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00a      	beq.n	8003940 <HAL_I2C_Init+0x138>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1e59      	subs	r1, r3, #1
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	fbb1 f3f3 	udiv	r3, r1, r3
 8003938:	3301      	adds	r3, #1
 800393a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800393e:	e051      	b.n	80039e4 <HAL_I2C_Init+0x1dc>
 8003940:	2304      	movs	r3, #4
 8003942:	e04f      	b.n	80039e4 <HAL_I2C_Init+0x1dc>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d111      	bne.n	8003970 <HAL_I2C_Init+0x168>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1e58      	subs	r0, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6859      	ldr	r1, [r3, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	440b      	add	r3, r1
 800395a:	fbb0 f3f3 	udiv	r3, r0, r3
 800395e:	3301      	adds	r3, #1
 8003960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003964:	2b00      	cmp	r3, #0
 8003966:	bf0c      	ite	eq
 8003968:	2301      	moveq	r3, #1
 800396a:	2300      	movne	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	e012      	b.n	8003996 <HAL_I2C_Init+0x18e>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	1e58      	subs	r0, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6859      	ldr	r1, [r3, #4]
 8003978:	460b      	mov	r3, r1
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	0099      	lsls	r1, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	fbb0 f3f3 	udiv	r3, r0, r3
 8003986:	3301      	adds	r3, #1
 8003988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_I2C_Init+0x196>
 800399a:	2301      	movs	r3, #1
 800399c:	e022      	b.n	80039e4 <HAL_I2C_Init+0x1dc>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10e      	bne.n	80039c4 <HAL_I2C_Init+0x1bc>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	1e58      	subs	r0, r3, #1
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6859      	ldr	r1, [r3, #4]
 80039ae:	460b      	mov	r3, r1
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	440b      	add	r3, r1
 80039b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80039b8:	3301      	adds	r3, #1
 80039ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039c2:	e00f      	b.n	80039e4 <HAL_I2C_Init+0x1dc>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	1e58      	subs	r0, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6859      	ldr	r1, [r3, #4]
 80039cc:	460b      	mov	r3, r1
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	0099      	lsls	r1, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039da:	3301      	adds	r3, #1
 80039dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	6809      	ldr	r1, [r1, #0]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	69da      	ldr	r2, [r3, #28]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	430a      	orrs	r2, r1
 8003a06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a12:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6911      	ldr	r1, [r2, #16]
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	68d2      	ldr	r2, [r2, #12]
 8003a1e:	4311      	orrs	r1, r2
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	6812      	ldr	r2, [r2, #0]
 8003a24:	430b      	orrs	r3, r1
 8003a26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	695a      	ldr	r2, [r3, #20]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	430a      	orrs	r2, r1
 8003a42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0201 	orr.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	000186a0 	.word	0x000186a0
 8003a80:	001e847f 	.word	0x001e847f
 8003a84:	003d08ff 	.word	0x003d08ff
 8003a88:	431bde83 	.word	0x431bde83
 8003a8c:	10624dd3 	.word	0x10624dd3

08003a90 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e128      	b.n	8003cf4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d109      	bne.n	8003ac2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a90      	ldr	r2, [pc, #576]	@ (8003cfc <HAL_I2S_Init+0x26c>)
 8003aba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f7fd f845 	bl	8000b4c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2202      	movs	r2, #2
 8003ac6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6812      	ldr	r2, [r2, #0]
 8003ad4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ad8:	f023 030f 	bic.w	r3, r3, #15
 8003adc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d060      	beq.n	8003bb0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d102      	bne.n	8003afc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003af6:	2310      	movs	r3, #16
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	e001      	b.n	8003b00 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003afc:	2320      	movs	r3, #32
 8003afe:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	d802      	bhi.n	8003b0e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b0e:	2001      	movs	r0, #1
 8003b10:	f001 f9c4 	bl	8004e9c <HAL_RCCEx_GetPeriphCLKFreq>
 8003b14:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b1e:	d125      	bne.n	8003b6c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d010      	beq.n	8003b4a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b32:	4613      	mov	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b44:	3305      	adds	r3, #5
 8003b46:	613b      	str	r3, [r7, #16]
 8003b48:	e01f      	b.n	8003b8a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b54:	4613      	mov	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4413      	add	r3, r2
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b66:	3305      	adds	r3, #5
 8003b68:	613b      	str	r3, [r7, #16]
 8003b6a:	e00e      	b.n	8003b8a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b74:	4613      	mov	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4413      	add	r3, r2
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b86:	3305      	adds	r3, #5
 8003b88:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	4a5c      	ldr	r2, [pc, #368]	@ (8003d00 <HAL_I2S_Init+0x270>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	08db      	lsrs	r3, r3, #3
 8003b94:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	085b      	lsrs	r3, r3, #1
 8003ba6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	021b      	lsls	r3, r3, #8
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	e003      	b.n	8003bb8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d902      	bls.n	8003bc4 <HAL_I2S_Init+0x134>
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	2bff      	cmp	r3, #255	@ 0xff
 8003bc2:	d907      	bls.n	8003bd4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc8:	f043 0210 	orr.w	r2, r3, #16
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e08f      	b.n	8003cf4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	ea42 0103 	orr.w	r1, r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	69fa      	ldr	r2, [r7, #28]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003bf2:	f023 030f 	bic.w	r3, r3, #15
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6851      	ldr	r1, [r2, #4]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	6892      	ldr	r2, [r2, #8]
 8003bfe:	4311      	orrs	r1, r2
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	68d2      	ldr	r2, [r2, #12]
 8003c04:	4311      	orrs	r1, r2
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6992      	ldr	r2, [r2, #24]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c16:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d161      	bne.n	8003ce4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a38      	ldr	r2, [pc, #224]	@ (8003d04 <HAL_I2S_Init+0x274>)
 8003c24:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a37      	ldr	r2, [pc, #220]	@ (8003d08 <HAL_I2S_Init+0x278>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d101      	bne.n	8003c34 <HAL_I2S_Init+0x1a4>
 8003c30:	4b36      	ldr	r3, [pc, #216]	@ (8003d0c <HAL_I2S_Init+0x27c>)
 8003c32:	e001      	b.n	8003c38 <HAL_I2S_Init+0x1a8>
 8003c34:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	6812      	ldr	r2, [r2, #0]
 8003c3e:	4932      	ldr	r1, [pc, #200]	@ (8003d08 <HAL_I2S_Init+0x278>)
 8003c40:	428a      	cmp	r2, r1
 8003c42:	d101      	bne.n	8003c48 <HAL_I2S_Init+0x1b8>
 8003c44:	4a31      	ldr	r2, [pc, #196]	@ (8003d0c <HAL_I2S_Init+0x27c>)
 8003c46:	e001      	b.n	8003c4c <HAL_I2S_Init+0x1bc>
 8003c48:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003c4c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c50:	f023 030f 	bic.w	r3, r3, #15
 8003c54:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a2b      	ldr	r2, [pc, #172]	@ (8003d08 <HAL_I2S_Init+0x278>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d101      	bne.n	8003c64 <HAL_I2S_Init+0x1d4>
 8003c60:	4b2a      	ldr	r3, [pc, #168]	@ (8003d0c <HAL_I2S_Init+0x27c>)
 8003c62:	e001      	b.n	8003c68 <HAL_I2S_Init+0x1d8>
 8003c64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c68:	2202      	movs	r2, #2
 8003c6a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a25      	ldr	r2, [pc, #148]	@ (8003d08 <HAL_I2S_Init+0x278>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d101      	bne.n	8003c7a <HAL_I2S_Init+0x1ea>
 8003c76:	4b25      	ldr	r3, [pc, #148]	@ (8003d0c <HAL_I2S_Init+0x27c>)
 8003c78:	e001      	b.n	8003c7e <HAL_I2S_Init+0x1ee>
 8003c7a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c8a:	d003      	beq.n	8003c94 <HAL_I2S_Init+0x204>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d103      	bne.n	8003c9c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003c94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c98:	613b      	str	r3, [r7, #16]
 8003c9a:	e001      	b.n	8003ca0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003caa:	4313      	orrs	r3, r2
 8003cac:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	897b      	ldrh	r3, [r7, #10]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ccc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a0d      	ldr	r2, [pc, #52]	@ (8003d08 <HAL_I2S_Init+0x278>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d101      	bne.n	8003cdc <HAL_I2S_Init+0x24c>
 8003cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003d0c <HAL_I2S_Init+0x27c>)
 8003cda:	e001      	b.n	8003ce0 <HAL_I2S_Init+0x250>
 8003cdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ce0:	897a      	ldrh	r2, [r7, #10]
 8003ce2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3720      	adds	r7, #32
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	08003e07 	.word	0x08003e07
 8003d00:	cccccccd 	.word	0xcccccccd
 8003d04:	08003f1d 	.word	0x08003f1d
 8003d08:	40003800 	.word	0x40003800
 8003d0c:	40003400 	.word	0x40003400

08003d10 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d58:	881a      	ldrh	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d64:	1c9a      	adds	r2, r3, #2
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10e      	bne.n	8003da0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d90:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7ff ffb8 	bl	8003d10 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003da0:	bf00      	nop
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dba:	b292      	uxth	r2, r2
 8003dbc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc2:	1c9a      	adds	r2, r3, #2
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d10e      	bne.n	8003dfe <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003dee:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff ff93 	bl	8003d24 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003dfe:	bf00      	nop
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b086      	sub	sp, #24
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d13a      	bne.n	8003e98 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d109      	bne.n	8003e40 <I2S_IRQHandler+0x3a>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e36:	2b40      	cmp	r3, #64	@ 0x40
 8003e38:	d102      	bne.n	8003e40 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f7ff ffb4 	bl	8003da8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e46:	2b40      	cmp	r3, #64	@ 0x40
 8003e48:	d126      	bne.n	8003e98 <I2S_IRQHandler+0x92>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f003 0320 	and.w	r3, r3, #32
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d11f      	bne.n	8003e98 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e66:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e68:	2300      	movs	r3, #0
 8003e6a:	613b      	str	r3, [r7, #16]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	613b      	str	r3, [r7, #16]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	613b      	str	r3, [r7, #16]
 8003e7c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8a:	f043 0202 	orr.w	r2, r3, #2
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f7ff ff50 	bl	8003d38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	2b03      	cmp	r3, #3
 8003ea2:	d136      	bne.n	8003f12 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d109      	bne.n	8003ec2 <I2S_IRQHandler+0xbc>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb8:	2b80      	cmp	r3, #128	@ 0x80
 8003eba:	d102      	bne.n	8003ec2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f7ff ff45 	bl	8003d4c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d122      	bne.n	8003f12 <I2S_IRQHandler+0x10c>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f003 0320 	and.w	r3, r3, #32
 8003ed6:	2b20      	cmp	r3, #32
 8003ed8:	d11b      	bne.n	8003f12 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ee8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003eea:	2300      	movs	r3, #0
 8003eec:	60fb      	str	r3, [r7, #12]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	60fb      	str	r3, [r7, #12]
 8003ef6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f04:	f043 0204 	orr.w	r2, r3, #4
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7ff ff13 	bl	8003d38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f12:	bf00      	nop
 8003f14:	3718      	adds	r7, #24
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
	...

08003f1c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b088      	sub	sp, #32
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a92      	ldr	r2, [pc, #584]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d101      	bne.n	8003f3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003f36:	4b92      	ldr	r3, [pc, #584]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f38:	e001      	b.n	8003f3e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003f3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a8b      	ldr	r2, [pc, #556]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d101      	bne.n	8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003f54:	4b8a      	ldr	r3, [pc, #552]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f56:	e001      	b.n	8003f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003f58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f68:	d004      	beq.n	8003f74 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f040 8099 	bne.w	80040a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d107      	bne.n	8003f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d002      	beq.n	8003f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f000 f925 	bl	80041d8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d107      	bne.n	8003fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d002      	beq.n	8003fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f9c8 	bl	8004338 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fae:	2b40      	cmp	r3, #64	@ 0x40
 8003fb0:	d13a      	bne.n	8004028 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	f003 0320 	and.w	r3, r3, #32
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d035      	beq.n	8004028 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a6e      	ldr	r2, [pc, #440]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d101      	bne.n	8003fca <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003fc6:	4b6e      	ldr	r3, [pc, #440]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fc8:	e001      	b.n	8003fce <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003fca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4969      	ldr	r1, [pc, #420]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fd6:	428b      	cmp	r3, r1
 8003fd8:	d101      	bne.n	8003fde <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003fda:	4b69      	ldr	r3, [pc, #420]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fdc:	e001      	b.n	8003fe2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003fde:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fe2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fe6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ff6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	60fb      	str	r3, [r7, #12]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	60fb      	str	r3, [r7, #12]
 800400c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401a:	f043 0202 	orr.w	r2, r3, #2
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff fe88 	bl	8003d38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b08      	cmp	r3, #8
 8004030:	f040 80c3 	bne.w	80041ba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f003 0320 	and.w	r3, r3, #32
 800403a:	2b00      	cmp	r3, #0
 800403c:	f000 80bd 	beq.w	80041ba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800404e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a49      	ldr	r2, [pc, #292]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d101      	bne.n	800405e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800405a:	4b49      	ldr	r3, [pc, #292]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800405c:	e001      	b.n	8004062 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800405e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4944      	ldr	r1, [pc, #272]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800406a:	428b      	cmp	r3, r1
 800406c:	d101      	bne.n	8004072 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800406e:	4b44      	ldr	r3, [pc, #272]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004070:	e001      	b.n	8004076 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004072:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004076:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800407a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800407c:	2300      	movs	r3, #0
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004096:	f043 0204 	orr.w	r2, r3, #4
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7ff fe4a 	bl	8003d38 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040a4:	e089      	b.n	80041ba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d107      	bne.n	80040c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f8be 	bl	800423c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d107      	bne.n	80040da <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 f8fd 	bl	80042d4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e0:	2b40      	cmp	r3, #64	@ 0x40
 80040e2:	d12f      	bne.n	8004144 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f003 0320 	and.w	r3, r3, #32
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d02a      	beq.n	8004144 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040fc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a1e      	ldr	r2, [pc, #120]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d101      	bne.n	800410c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004108:	4b1d      	ldr	r3, [pc, #116]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800410a:	e001      	b.n	8004110 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800410c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4919      	ldr	r1, [pc, #100]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004118:	428b      	cmp	r3, r1
 800411a:	d101      	bne.n	8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800411c:	4b18      	ldr	r3, [pc, #96]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800411e:	e001      	b.n	8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004120:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004124:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004128:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004136:	f043 0202 	orr.w	r2, r3, #2
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7ff fdfa 	bl	8003d38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b08      	cmp	r3, #8
 800414c:	d136      	bne.n	80041bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	f003 0320 	and.w	r3, r3, #32
 8004154:	2b00      	cmp	r3, #0
 8004156:	d031      	beq.n	80041bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a07      	ldr	r2, [pc, #28]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d101      	bne.n	8004166 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004162:	4b07      	ldr	r3, [pc, #28]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004164:	e001      	b.n	800416a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004166:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4902      	ldr	r1, [pc, #8]	@ (800417c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004172:	428b      	cmp	r3, r1
 8004174:	d106      	bne.n	8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004176:	4b02      	ldr	r3, [pc, #8]	@ (8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004178:	e006      	b.n	8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800417a:	bf00      	nop
 800417c:	40003800 	.word	0x40003800
 8004180:	40003400 	.word	0x40003400
 8004184:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004188:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800418c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800419c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	f043 0204 	orr.w	r2, r3, #4
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7ff fdc0 	bl	8003d38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041b8:	e000      	b.n	80041bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041ba:	bf00      	nop
}
 80041bc:	bf00      	nop
 80041be:	3720      	adds	r7, #32
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e4:	1c99      	adds	r1, r3, #2
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	6251      	str	r1, [r2, #36]	@ 0x24
 80041ea:	881a      	ldrh	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	3b01      	subs	r3, #1
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004204:	b29b      	uxth	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d113      	bne.n	8004232 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004218:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800421e:	b29b      	uxth	r3, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	d106      	bne.n	8004232 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7ff ffc9 	bl	80041c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
	...

0800423c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004248:	1c99      	adds	r1, r3, #2
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6251      	str	r1, [r2, #36]	@ 0x24
 800424e:	8819      	ldrh	r1, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a1d      	ldr	r2, [pc, #116]	@ (80042cc <I2SEx_TxISR_I2SExt+0x90>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d101      	bne.n	800425e <I2SEx_TxISR_I2SExt+0x22>
 800425a:	4b1d      	ldr	r3, [pc, #116]	@ (80042d0 <I2SEx_TxISR_I2SExt+0x94>)
 800425c:	e001      	b.n	8004262 <I2SEx_TxISR_I2SExt+0x26>
 800425e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004262:	460a      	mov	r2, r1
 8004264:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800426a:	b29b      	uxth	r3, r3
 800426c:	3b01      	subs	r3, #1
 800426e:	b29a      	uxth	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d121      	bne.n	80042c2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a12      	ldr	r2, [pc, #72]	@ (80042cc <I2SEx_TxISR_I2SExt+0x90>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d101      	bne.n	800428c <I2SEx_TxISR_I2SExt+0x50>
 8004288:	4b11      	ldr	r3, [pc, #68]	@ (80042d0 <I2SEx_TxISR_I2SExt+0x94>)
 800428a:	e001      	b.n	8004290 <I2SEx_TxISR_I2SExt+0x54>
 800428c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	490d      	ldr	r1, [pc, #52]	@ (80042cc <I2SEx_TxISR_I2SExt+0x90>)
 8004298:	428b      	cmp	r3, r1
 800429a:	d101      	bne.n	80042a0 <I2SEx_TxISR_I2SExt+0x64>
 800429c:	4b0c      	ldr	r3, [pc, #48]	@ (80042d0 <I2SEx_TxISR_I2SExt+0x94>)
 800429e:	e001      	b.n	80042a4 <I2SEx_TxISR_I2SExt+0x68>
 80042a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042a8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d106      	bne.n	80042c2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f7ff ff81 	bl	80041c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	40003800 	.word	0x40003800
 80042d0:	40003400 	.word	0x40003400

080042d4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68d8      	ldr	r0, [r3, #12]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e6:	1c99      	adds	r1, r3, #2
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042ec:	b282      	uxth	r2, r0
 80042ee:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004302:	b29b      	uxth	r3, r3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d113      	bne.n	8004330 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004316:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d106      	bne.n	8004330 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f7ff ff4a 	bl	80041c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004330:	bf00      	nop
 8004332:	3708      	adds	r7, #8
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a20      	ldr	r2, [pc, #128]	@ (80043c8 <I2SEx_RxISR_I2SExt+0x90>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d101      	bne.n	800434e <I2SEx_RxISR_I2SExt+0x16>
 800434a:	4b20      	ldr	r3, [pc, #128]	@ (80043cc <I2SEx_RxISR_I2SExt+0x94>)
 800434c:	e001      	b.n	8004352 <I2SEx_RxISR_I2SExt+0x1a>
 800434e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004352:	68d8      	ldr	r0, [r3, #12]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004358:	1c99      	adds	r1, r3, #2
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800435e:	b282      	uxth	r2, r0
 8004360:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004366:	b29b      	uxth	r3, r3
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004374:	b29b      	uxth	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d121      	bne.n	80043be <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a12      	ldr	r2, [pc, #72]	@ (80043c8 <I2SEx_RxISR_I2SExt+0x90>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d101      	bne.n	8004388 <I2SEx_RxISR_I2SExt+0x50>
 8004384:	4b11      	ldr	r3, [pc, #68]	@ (80043cc <I2SEx_RxISR_I2SExt+0x94>)
 8004386:	e001      	b.n	800438c <I2SEx_RxISR_I2SExt+0x54>
 8004388:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	490d      	ldr	r1, [pc, #52]	@ (80043c8 <I2SEx_RxISR_I2SExt+0x90>)
 8004394:	428b      	cmp	r3, r1
 8004396:	d101      	bne.n	800439c <I2SEx_RxISR_I2SExt+0x64>
 8004398:	4b0c      	ldr	r3, [pc, #48]	@ (80043cc <I2SEx_RxISR_I2SExt+0x94>)
 800439a:	e001      	b.n	80043a0 <I2SEx_RxISR_I2SExt+0x68>
 800439c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043a0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043a4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d106      	bne.n	80043be <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f7ff ff03 	bl	80041c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043be:	bf00      	nop
 80043c0:	3708      	adds	r7, #8
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	40003800 	.word	0x40003800
 80043cc:	40003400 	.word	0x40003400

080043d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e267      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d075      	beq.n	80044da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043ee:	4b88      	ldr	r3, [pc, #544]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 030c 	and.w	r3, r3, #12
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d00c      	beq.n	8004414 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043fa:	4b85      	ldr	r3, [pc, #532]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004402:	2b08      	cmp	r3, #8
 8004404:	d112      	bne.n	800442c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004406:	4b82      	ldr	r3, [pc, #520]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800440e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004412:	d10b      	bne.n	800442c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004414:	4b7e      	ldr	r3, [pc, #504]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d05b      	beq.n	80044d8 <HAL_RCC_OscConfig+0x108>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d157      	bne.n	80044d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e242      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004434:	d106      	bne.n	8004444 <HAL_RCC_OscConfig+0x74>
 8004436:	4b76      	ldr	r3, [pc, #472]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a75      	ldr	r2, [pc, #468]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800443c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	e01d      	b.n	8004480 <HAL_RCC_OscConfig+0xb0>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800444c:	d10c      	bne.n	8004468 <HAL_RCC_OscConfig+0x98>
 800444e:	4b70      	ldr	r3, [pc, #448]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a6f      	ldr	r2, [pc, #444]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004454:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	4b6d      	ldr	r3, [pc, #436]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a6c      	ldr	r2, [pc, #432]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	e00b      	b.n	8004480 <HAL_RCC_OscConfig+0xb0>
 8004468:	4b69      	ldr	r3, [pc, #420]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a68      	ldr	r2, [pc, #416]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800446e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	4b66      	ldr	r3, [pc, #408]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a65      	ldr	r2, [pc, #404]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800447a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800447e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d013      	beq.n	80044b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004488:	f7fc fd92 	bl	8000fb0 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004490:	f7fc fd8e 	bl	8000fb0 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b64      	cmp	r3, #100	@ 0x64
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e207      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a2:	4b5b      	ldr	r3, [pc, #364]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d0f0      	beq.n	8004490 <HAL_RCC_OscConfig+0xc0>
 80044ae:	e014      	b.n	80044da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b0:	f7fc fd7e 	bl	8000fb0 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044b8:	f7fc fd7a 	bl	8000fb0 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b64      	cmp	r3, #100	@ 0x64
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e1f3      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ca:	4b51      	ldr	r3, [pc, #324]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0xe8>
 80044d6:	e000      	b.n	80044da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d063      	beq.n	80045ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00b      	beq.n	800450a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f2:	4b47      	ldr	r3, [pc, #284]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d11c      	bne.n	8004538 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044fe:	4b44      	ldr	r3, [pc, #272]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d116      	bne.n	8004538 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800450a:	4b41      	ldr	r3, [pc, #260]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d005      	beq.n	8004522 <HAL_RCC_OscConfig+0x152>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	2b01      	cmp	r3, #1
 800451c:	d001      	beq.n	8004522 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e1c7      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004522:	4b3b      	ldr	r3, [pc, #236]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	4937      	ldr	r1, [pc, #220]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004532:	4313      	orrs	r3, r2
 8004534:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004536:	e03a      	b.n	80045ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d020      	beq.n	8004582 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004540:	4b34      	ldr	r3, [pc, #208]	@ (8004614 <HAL_RCC_OscConfig+0x244>)
 8004542:	2201      	movs	r2, #1
 8004544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004546:	f7fc fd33 	bl	8000fb0 <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800454e:	f7fc fd2f 	bl	8000fb0 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e1a8      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004560:	4b2b      	ldr	r3, [pc, #172]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0f0      	beq.n	800454e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800456c:	4b28      	ldr	r3, [pc, #160]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	00db      	lsls	r3, r3, #3
 800457a:	4925      	ldr	r1, [pc, #148]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 800457c:	4313      	orrs	r3, r2
 800457e:	600b      	str	r3, [r1, #0]
 8004580:	e015      	b.n	80045ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004582:	4b24      	ldr	r3, [pc, #144]	@ (8004614 <HAL_RCC_OscConfig+0x244>)
 8004584:	2200      	movs	r2, #0
 8004586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004588:	f7fc fd12 	bl	8000fb0 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004590:	f7fc fd0e 	bl	8000fb0 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e187      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f0      	bne.n	8004590 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d036      	beq.n	8004628 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d016      	beq.n	80045f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045c2:	4b15      	ldr	r3, [pc, #84]	@ (8004618 <HAL_RCC_OscConfig+0x248>)
 80045c4:	2201      	movs	r2, #1
 80045c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c8:	f7fc fcf2 	bl	8000fb0 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045d0:	f7fc fcee 	bl	8000fb0 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e167      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004610 <HAL_RCC_OscConfig+0x240>)
 80045e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d0f0      	beq.n	80045d0 <HAL_RCC_OscConfig+0x200>
 80045ee:	e01b      	b.n	8004628 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045f0:	4b09      	ldr	r3, [pc, #36]	@ (8004618 <HAL_RCC_OscConfig+0x248>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045f6:	f7fc fcdb 	bl	8000fb0 <HAL_GetTick>
 80045fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045fc:	e00e      	b.n	800461c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045fe:	f7fc fcd7 	bl	8000fb0 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d907      	bls.n	800461c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e150      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
 8004610:	40023800 	.word	0x40023800
 8004614:	42470000 	.word	0x42470000
 8004618:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800461c:	4b88      	ldr	r3, [pc, #544]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 800461e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1ea      	bne.n	80045fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0304 	and.w	r3, r3, #4
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 8097 	beq.w	8004764 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004636:	2300      	movs	r3, #0
 8004638:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800463a:	4b81      	ldr	r3, [pc, #516]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 800463c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10f      	bne.n	8004666 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004646:	2300      	movs	r3, #0
 8004648:	60bb      	str	r3, [r7, #8]
 800464a:	4b7d      	ldr	r3, [pc, #500]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 800464c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464e:	4a7c      	ldr	r2, [pc, #496]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 8004650:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004654:	6413      	str	r3, [r2, #64]	@ 0x40
 8004656:	4b7a      	ldr	r3, [pc, #488]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 8004658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800465e:	60bb      	str	r3, [r7, #8]
 8004660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004662:	2301      	movs	r3, #1
 8004664:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004666:	4b77      	ldr	r3, [pc, #476]	@ (8004844 <HAL_RCC_OscConfig+0x474>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800466e:	2b00      	cmp	r3, #0
 8004670:	d118      	bne.n	80046a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004672:	4b74      	ldr	r3, [pc, #464]	@ (8004844 <HAL_RCC_OscConfig+0x474>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a73      	ldr	r2, [pc, #460]	@ (8004844 <HAL_RCC_OscConfig+0x474>)
 8004678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800467c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800467e:	f7fc fc97 	bl	8000fb0 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004684:	e008      	b.n	8004698 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004686:	f7fc fc93 	bl	8000fb0 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b02      	cmp	r3, #2
 8004692:	d901      	bls.n	8004698 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e10c      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004698:	4b6a      	ldr	r3, [pc, #424]	@ (8004844 <HAL_RCC_OscConfig+0x474>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0f0      	beq.n	8004686 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d106      	bne.n	80046ba <HAL_RCC_OscConfig+0x2ea>
 80046ac:	4b64      	ldr	r3, [pc, #400]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b0:	4a63      	ldr	r2, [pc, #396]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046b2:	f043 0301 	orr.w	r3, r3, #1
 80046b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80046b8:	e01c      	b.n	80046f4 <HAL_RCC_OscConfig+0x324>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	2b05      	cmp	r3, #5
 80046c0:	d10c      	bne.n	80046dc <HAL_RCC_OscConfig+0x30c>
 80046c2:	4b5f      	ldr	r3, [pc, #380]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046c6:	4a5e      	ldr	r2, [pc, #376]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046c8:	f043 0304 	orr.w	r3, r3, #4
 80046cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80046ce:	4b5c      	ldr	r3, [pc, #368]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d2:	4a5b      	ldr	r2, [pc, #364]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046d4:	f043 0301 	orr.w	r3, r3, #1
 80046d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80046da:	e00b      	b.n	80046f4 <HAL_RCC_OscConfig+0x324>
 80046dc:	4b58      	ldr	r3, [pc, #352]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e0:	4a57      	ldr	r2, [pc, #348]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046e2:	f023 0301 	bic.w	r3, r3, #1
 80046e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e8:	4b55      	ldr	r3, [pc, #340]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ec:	4a54      	ldr	r2, [pc, #336]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80046ee:	f023 0304 	bic.w	r3, r3, #4
 80046f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d015      	beq.n	8004728 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fc:	f7fc fc58 	bl	8000fb0 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004702:	e00a      	b.n	800471a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004704:	f7fc fc54 	bl	8000fb0 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004712:	4293      	cmp	r3, r2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e0cb      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800471a:	4b49      	ldr	r3, [pc, #292]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 800471c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0ee      	beq.n	8004704 <HAL_RCC_OscConfig+0x334>
 8004726:	e014      	b.n	8004752 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004728:	f7fc fc42 	bl	8000fb0 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800472e:	e00a      	b.n	8004746 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004730:	f7fc fc3e 	bl	8000fb0 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473e:	4293      	cmp	r3, r2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e0b5      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004746:	4b3e      	ldr	r3, [pc, #248]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 8004748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1ee      	bne.n	8004730 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004752:	7dfb      	ldrb	r3, [r7, #23]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d105      	bne.n	8004764 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004758:	4b39      	ldr	r3, [pc, #228]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 800475a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475c:	4a38      	ldr	r2, [pc, #224]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 800475e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004762:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	2b00      	cmp	r3, #0
 800476a:	f000 80a1 	beq.w	80048b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800476e:	4b34      	ldr	r3, [pc, #208]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 030c 	and.w	r3, r3, #12
 8004776:	2b08      	cmp	r3, #8
 8004778:	d05c      	beq.n	8004834 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b02      	cmp	r3, #2
 8004780:	d141      	bne.n	8004806 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004782:	4b31      	ldr	r3, [pc, #196]	@ (8004848 <HAL_RCC_OscConfig+0x478>)
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004788:	f7fc fc12 	bl	8000fb0 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004790:	f7fc fc0e 	bl	8000fb0 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e087      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a2:	4b27      	ldr	r3, [pc, #156]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	69da      	ldr	r2, [r3, #28]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047bc:	019b      	lsls	r3, r3, #6
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c4:	085b      	lsrs	r3, r3, #1
 80047c6:	3b01      	subs	r3, #1
 80047c8:	041b      	lsls	r3, r3, #16
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d0:	061b      	lsls	r3, r3, #24
 80047d2:	491b      	ldr	r1, [pc, #108]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004848 <HAL_RCC_OscConfig+0x478>)
 80047da:	2201      	movs	r2, #1
 80047dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047de:	f7fc fbe7 	bl	8000fb0 <HAL_GetTick>
 80047e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047e4:	e008      	b.n	80047f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e6:	f7fc fbe3 	bl	8000fb0 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e05c      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f8:	4b11      	ldr	r3, [pc, #68]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d0f0      	beq.n	80047e6 <HAL_RCC_OscConfig+0x416>
 8004804:	e054      	b.n	80048b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004806:	4b10      	ldr	r3, [pc, #64]	@ (8004848 <HAL_RCC_OscConfig+0x478>)
 8004808:	2200      	movs	r2, #0
 800480a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480c:	f7fc fbd0 	bl	8000fb0 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004814:	f7fc fbcc 	bl	8000fb0 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e045      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004826:	4b06      	ldr	r3, [pc, #24]	@ (8004840 <HAL_RCC_OscConfig+0x470>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x444>
 8004832:	e03d      	b.n	80048b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d107      	bne.n	800484c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e038      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
 8004840:	40023800 	.word	0x40023800
 8004844:	40007000 	.word	0x40007000
 8004848:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800484c:	4b1b      	ldr	r3, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x4ec>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d028      	beq.n	80048ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004864:	429a      	cmp	r2, r3
 8004866:	d121      	bne.n	80048ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004872:	429a      	cmp	r2, r3
 8004874:	d11a      	bne.n	80048ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800487c:	4013      	ands	r3, r2
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004882:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004884:	4293      	cmp	r3, r2
 8004886:	d111      	bne.n	80048ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004892:	085b      	lsrs	r3, r3, #1
 8004894:	3b01      	subs	r3, #1
 8004896:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004898:	429a      	cmp	r2, r3
 800489a:	d107      	bne.n	80048ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d001      	beq.n	80048b0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3718      	adds	r7, #24
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	40023800 	.word	0x40023800

080048c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e0cc      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048d4:	4b68      	ldr	r3, [pc, #416]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0307 	and.w	r3, r3, #7
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d90c      	bls.n	80048fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048e2:	4b65      	ldr	r3, [pc, #404]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	b2d2      	uxtb	r2, r2
 80048e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ea:	4b63      	ldr	r3, [pc, #396]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0307 	and.w	r3, r3, #7
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d001      	beq.n	80048fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e0b8      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d020      	beq.n	800494a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0304 	and.w	r3, r3, #4
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004914:	4b59      	ldr	r3, [pc, #356]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	4a58      	ldr	r2, [pc, #352]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800491e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0308 	and.w	r3, r3, #8
 8004928:	2b00      	cmp	r3, #0
 800492a:	d005      	beq.n	8004938 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800492c:	4b53      	ldr	r3, [pc, #332]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	4a52      	ldr	r2, [pc, #328]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004936:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004938:	4b50      	ldr	r3, [pc, #320]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	494d      	ldr	r1, [pc, #308]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004946:	4313      	orrs	r3, r2
 8004948:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d044      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d107      	bne.n	800496e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495e:	4b47      	ldr	r3, [pc, #284]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d119      	bne.n	800499e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e07f      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d003      	beq.n	800497e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800497a:	2b03      	cmp	r3, #3
 800497c:	d107      	bne.n	800498e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800497e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e06f      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800498e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e067      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800499e:	4b37      	ldr	r3, [pc, #220]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f023 0203 	bic.w	r2, r3, #3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	4934      	ldr	r1, [pc, #208]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049b0:	f7fc fafe 	bl	8000fb0 <HAL_GetTick>
 80049b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b6:	e00a      	b.n	80049ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049b8:	f7fc fafa 	bl	8000fb0 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e04f      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ce:	4b2b      	ldr	r3, [pc, #172]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 020c 	and.w	r2, r3, #12
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	429a      	cmp	r2, r3
 80049de:	d1eb      	bne.n	80049b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049e0:	4b25      	ldr	r3, [pc, #148]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d20c      	bcs.n	8004a08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ee:	4b22      	ldr	r3, [pc, #136]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049f6:	4b20      	ldr	r3, [pc, #128]	@ (8004a78 <HAL_RCC_ClockConfig+0x1b8>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d001      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e032      	b.n	8004a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a14:	4b19      	ldr	r3, [pc, #100]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	4916      	ldr	r1, [pc, #88]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0308 	and.w	r3, r3, #8
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d009      	beq.n	8004a46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a32:	4b12      	ldr	r3, [pc, #72]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	00db      	lsls	r3, r3, #3
 8004a40:	490e      	ldr	r1, [pc, #56]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a46:	f000 f821 	bl	8004a8c <HAL_RCC_GetSysClockFreq>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	091b      	lsrs	r3, r3, #4
 8004a52:	f003 030f 	and.w	r3, r3, #15
 8004a56:	490a      	ldr	r1, [pc, #40]	@ (8004a80 <HAL_RCC_ClockConfig+0x1c0>)
 8004a58:	5ccb      	ldrb	r3, [r1, r3]
 8004a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a5e:	4a09      	ldr	r2, [pc, #36]	@ (8004a84 <HAL_RCC_ClockConfig+0x1c4>)
 8004a60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a62:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <HAL_RCC_ClockConfig+0x1c8>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7fc fa5e 	bl	8000f28 <HAL_InitTick>

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	40023c00 	.word	0x40023c00
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	080095fc 	.word	0x080095fc
 8004a84:	20000000 	.word	0x20000000
 8004a88:	20000004 	.word	0x20000004

08004a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a90:	b094      	sub	sp, #80	@ 0x50
 8004a92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a98:	2300      	movs	r3, #0
 8004a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aa4:	4b79      	ldr	r3, [pc, #484]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f003 030c 	and.w	r3, r3, #12
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d00d      	beq.n	8004acc <HAL_RCC_GetSysClockFreq+0x40>
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	f200 80e1 	bhi.w	8004c78 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <HAL_RCC_GetSysClockFreq+0x34>
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d003      	beq.n	8004ac6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004abe:	e0db      	b.n	8004c78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ac0:	4b73      	ldr	r3, [pc, #460]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004ac4:	e0db      	b.n	8004c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ac6:	4b73      	ldr	r3, [pc, #460]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aca:	e0d8      	b.n	8004c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004acc:	4b6f      	ldr	r3, [pc, #444]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ad4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ad6:	4b6d      	ldr	r3, [pc, #436]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d063      	beq.n	8004baa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ae2:	4b6a      	ldr	r3, [pc, #424]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	099b      	lsrs	r3, r3, #6
 8004ae8:	2200      	movs	r2, #0
 8004aea:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004aec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004af4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004af6:	2300      	movs	r3, #0
 8004af8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004afa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004afe:	4622      	mov	r2, r4
 8004b00:	462b      	mov	r3, r5
 8004b02:	f04f 0000 	mov.w	r0, #0
 8004b06:	f04f 0100 	mov.w	r1, #0
 8004b0a:	0159      	lsls	r1, r3, #5
 8004b0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b10:	0150      	lsls	r0, r2, #5
 8004b12:	4602      	mov	r2, r0
 8004b14:	460b      	mov	r3, r1
 8004b16:	4621      	mov	r1, r4
 8004b18:	1a51      	subs	r1, r2, r1
 8004b1a:	6139      	str	r1, [r7, #16]
 8004b1c:	4629      	mov	r1, r5
 8004b1e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b22:	617b      	str	r3, [r7, #20]
 8004b24:	f04f 0200 	mov.w	r2, #0
 8004b28:	f04f 0300 	mov.w	r3, #0
 8004b2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b30:	4659      	mov	r1, fp
 8004b32:	018b      	lsls	r3, r1, #6
 8004b34:	4651      	mov	r1, sl
 8004b36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b3a:	4651      	mov	r1, sl
 8004b3c:	018a      	lsls	r2, r1, #6
 8004b3e:	4651      	mov	r1, sl
 8004b40:	ebb2 0801 	subs.w	r8, r2, r1
 8004b44:	4659      	mov	r1, fp
 8004b46:	eb63 0901 	sbc.w	r9, r3, r1
 8004b4a:	f04f 0200 	mov.w	r2, #0
 8004b4e:	f04f 0300 	mov.w	r3, #0
 8004b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b5e:	4690      	mov	r8, r2
 8004b60:	4699      	mov	r9, r3
 8004b62:	4623      	mov	r3, r4
 8004b64:	eb18 0303 	adds.w	r3, r8, r3
 8004b68:	60bb      	str	r3, [r7, #8]
 8004b6a:	462b      	mov	r3, r5
 8004b6c:	eb49 0303 	adc.w	r3, r9, r3
 8004b70:	60fb      	str	r3, [r7, #12]
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b7e:	4629      	mov	r1, r5
 8004b80:	024b      	lsls	r3, r1, #9
 8004b82:	4621      	mov	r1, r4
 8004b84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b88:	4621      	mov	r1, r4
 8004b8a:	024a      	lsls	r2, r1, #9
 8004b8c:	4610      	mov	r0, r2
 8004b8e:	4619      	mov	r1, r3
 8004b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b92:	2200      	movs	r2, #0
 8004b94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b9c:	f7fb fb14 	bl	80001c8 <__aeabi_uldivmod>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ba8:	e058      	b.n	8004c5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004baa:	4b38      	ldr	r3, [pc, #224]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	099b      	lsrs	r3, r3, #6
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	4611      	mov	r1, r2
 8004bb6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bba:	623b      	str	r3, [r7, #32]
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bc4:	4642      	mov	r2, r8
 8004bc6:	464b      	mov	r3, r9
 8004bc8:	f04f 0000 	mov.w	r0, #0
 8004bcc:	f04f 0100 	mov.w	r1, #0
 8004bd0:	0159      	lsls	r1, r3, #5
 8004bd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bd6:	0150      	lsls	r0, r2, #5
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4641      	mov	r1, r8
 8004bde:	ebb2 0a01 	subs.w	sl, r2, r1
 8004be2:	4649      	mov	r1, r9
 8004be4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004be8:	f04f 0200 	mov.w	r2, #0
 8004bec:	f04f 0300 	mov.w	r3, #0
 8004bf0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bf4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bf8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bfc:	ebb2 040a 	subs.w	r4, r2, sl
 8004c00:	eb63 050b 	sbc.w	r5, r3, fp
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	f04f 0300 	mov.w	r3, #0
 8004c0c:	00eb      	lsls	r3, r5, #3
 8004c0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c12:	00e2      	lsls	r2, r4, #3
 8004c14:	4614      	mov	r4, r2
 8004c16:	461d      	mov	r5, r3
 8004c18:	4643      	mov	r3, r8
 8004c1a:	18e3      	adds	r3, r4, r3
 8004c1c:	603b      	str	r3, [r7, #0]
 8004c1e:	464b      	mov	r3, r9
 8004c20:	eb45 0303 	adc.w	r3, r5, r3
 8004c24:	607b      	str	r3, [r7, #4]
 8004c26:	f04f 0200 	mov.w	r2, #0
 8004c2a:	f04f 0300 	mov.w	r3, #0
 8004c2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c32:	4629      	mov	r1, r5
 8004c34:	028b      	lsls	r3, r1, #10
 8004c36:	4621      	mov	r1, r4
 8004c38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c3c:	4621      	mov	r1, r4
 8004c3e:	028a      	lsls	r2, r1, #10
 8004c40:	4610      	mov	r0, r2
 8004c42:	4619      	mov	r1, r3
 8004c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c46:	2200      	movs	r2, #0
 8004c48:	61bb      	str	r3, [r7, #24]
 8004c4a:	61fa      	str	r2, [r7, #28]
 8004c4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c50:	f7fb faba 	bl	80001c8 <__aeabi_uldivmod>
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	4613      	mov	r3, r2
 8004c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	0c1b      	lsrs	r3, r3, #16
 8004c62:	f003 0303 	and.w	r3, r3, #3
 8004c66:	3301      	adds	r3, #1
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004c6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c76:	e002      	b.n	8004c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c78:	4b05      	ldr	r3, [pc, #20]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3750      	adds	r7, #80	@ 0x50
 8004c84:	46bd      	mov	sp, r7
 8004c86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c8a:	bf00      	nop
 8004c8c:	40023800 	.word	0x40023800
 8004c90:	00f42400 	.word	0x00f42400
 8004c94:	007a1200 	.word	0x007a1200

08004c98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c9c:	4b03      	ldr	r3, [pc, #12]	@ (8004cac <HAL_RCC_GetHCLKFreq+0x14>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	20000000 	.word	0x20000000

08004cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cb4:	f7ff fff0 	bl	8004c98 <HAL_RCC_GetHCLKFreq>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	4b05      	ldr	r3, [pc, #20]	@ (8004cd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	0a9b      	lsrs	r3, r3, #10
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	4903      	ldr	r1, [pc, #12]	@ (8004cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cc6:	5ccb      	ldrb	r3, [r1, r3]
 8004cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	0800960c 	.word	0x0800960c

08004cd8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d035      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d00:	4b62      	ldr	r3, [pc, #392]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d06:	f7fc f953 	bl	8000fb0 <HAL_GetTick>
 8004d0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d0c:	e008      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d0e:	f7fc f94f 	bl	8000fb0 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e0b0      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d20:	4b5b      	ldr	r3, [pc, #364]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f0      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	019a      	lsls	r2, r3, #6
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	071b      	lsls	r3, r3, #28
 8004d38:	4955      	ldr	r1, [pc, #340]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d40:	4b52      	ldr	r3, [pc, #328]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d42:	2201      	movs	r2, #1
 8004d44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d46:	f7fc f933 	bl	8000fb0 <HAL_GetTick>
 8004d4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d4e:	f7fc f92f 	bl	8000fb0 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e090      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d60:	4b4b      	ldr	r3, [pc, #300]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d0f0      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 8083 	beq.w	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	4b44      	ldr	r3, [pc, #272]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d82:	4a43      	ldr	r2, [pc, #268]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d8a:	4b41      	ldr	r3, [pc, #260]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d92:	60fb      	str	r3, [r7, #12]
 8004d94:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d96:	4b3f      	ldr	r3, [pc, #252]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a3e      	ldr	r2, [pc, #248]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004da2:	f7fc f905 	bl	8000fb0 <HAL_GetTick>
 8004da6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004da8:	e008      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004daa:	f7fc f901 	bl	8000fb0 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e062      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004dbc:	4b35      	ldr	r3, [pc, #212]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d0f0      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dc8:	4b31      	ldr	r3, [pc, #196]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d02f      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d028      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004de6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004df0:	4b29      	ldr	r3, [pc, #164]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004df2:	2201      	movs	r2, #1
 8004df4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004df6:	4b28      	ldr	r3, [pc, #160]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004dfc:	4a24      	ldr	r2, [pc, #144]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e02:	4b23      	ldr	r3, [pc, #140]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d114      	bne.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e0e:	f7fc f8cf 	bl	8000fb0 <HAL_GetTick>
 8004e12:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e14:	e00a      	b.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e16:	f7fc f8cb 	bl	8000fb0 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e02a      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2c:	4b18      	ldr	r3, [pc, #96]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0ee      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e44:	d10d      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004e46:	4b12      	ldr	r3, [pc, #72]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e5a:	490d      	ldr	r1, [pc, #52]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	608b      	str	r3, [r1, #8]
 8004e60:	e005      	b.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004e62:	4b0b      	ldr	r3, [pc, #44]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	4a0a      	ldr	r2, [pc, #40]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e68:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e6c:	6093      	str	r3, [r2, #8]
 8004e6e:	4b08      	ldr	r3, [pc, #32]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e7a:	4905      	ldr	r1, [pc, #20]	@ (8004e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	42470068 	.word	0x42470068
 8004e90:	40023800 	.word	0x40023800
 8004e94:	40007000 	.word	0x40007000
 8004e98:	42470e40 	.word	0x42470e40

08004e9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004eac:	2300      	movs	r3, #0
 8004eae:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d13f      	bne.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004eba:	4b24      	ldr	r3, [pc, #144]	@ (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d006      	beq.n	8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ed0:	d12f      	bne.n	8004f32 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f50 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ed4:	617b      	str	r3, [r7, #20]
          break;
 8004ed6:	e02f      	b.n	8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ee4:	d108      	bne.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ee6:	4b19      	ldr	r3, [pc, #100]	@ (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004eee:	4a19      	ldr	r2, [pc, #100]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef4:	613b      	str	r3, [r7, #16]
 8004ef6:	e007      	b.n	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ef8:	4b14      	ldr	r3, [pc, #80]	@ (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f00:	4a15      	ldr	r2, [pc, #84]	@ (8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f06:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004f08:	4b10      	ldr	r3, [pc, #64]	@ (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f0e:	099b      	lsrs	r3, r3, #6
 8004f10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f22:	0f1b      	lsrs	r3, r3, #28
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2e:	617b      	str	r3, [r7, #20]
          break;
 8004f30:	e002      	b.n	8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	617b      	str	r3, [r7, #20]
          break;
 8004f36:	bf00      	nop
        }
      }
      break;
 8004f38:	e000      	b.n	8004f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 8004f3a:	bf00      	nop
    }
  }
  return frequency;
 8004f3c:	697b      	ldr	r3, [r7, #20]
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	371c      	adds	r7, #28
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40023800 	.word	0x40023800
 8004f50:	00bb8000 	.word	0x00bb8000
 8004f54:	007a1200 	.word	0x007a1200
 8004f58:	00f42400 	.word	0x00f42400

08004f5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e07b      	b.n	8005066 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d108      	bne.n	8004f88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f7e:	d009      	beq.n	8004f94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	61da      	str	r2, [r3, #28]
 8004f86:	e005      	b.n	8004f94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d106      	bne.n	8004fb4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7fb fe4c 	bl	8000c4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2202      	movs	r2, #2
 8004fb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fdc:	431a      	orrs	r2, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005004:	431a      	orrs	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	69db      	ldr	r3, [r3, #28]
 800500a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800500e:	431a      	orrs	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005018:	ea42 0103 	orr.w	r1, r2, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005020:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	0c1b      	lsrs	r3, r3, #16
 8005032:	f003 0104 	and.w	r1, r3, #4
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503a:	f003 0210 	and.w	r2, r3, #16
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	69da      	ldr	r2, [r3, #28]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005054:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b082      	sub	sp, #8
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d101      	bne.n	8005080 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e041      	b.n	8005104 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005086:	b2db      	uxtb	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d106      	bne.n	800509a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f7fb fe21 	bl	8000cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2202      	movs	r2, #2
 800509e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	3304      	adds	r3, #4
 80050aa:	4619      	mov	r1, r3
 80050ac:	4610      	mov	r0, r2
 80050ae:	f000 fa7d 	bl	80055ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2201      	movs	r2, #1
 80050b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3708      	adds	r7, #8
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b01      	cmp	r3, #1
 800511e:	d001      	beq.n	8005124 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e04e      	b.n	80051c2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68da      	ldr	r2, [r3, #12]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0201 	orr.w	r2, r2, #1
 800513a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a23      	ldr	r2, [pc, #140]	@ (80051d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d022      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x80>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800514e:	d01d      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x80>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a1f      	ldr	r2, [pc, #124]	@ (80051d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d018      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x80>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a1e      	ldr	r2, [pc, #120]	@ (80051d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d013      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x80>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a1c      	ldr	r2, [pc, #112]	@ (80051dc <HAL_TIM_Base_Start_IT+0xd0>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d00e      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x80>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a1b      	ldr	r2, [pc, #108]	@ (80051e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d009      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x80>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a19      	ldr	r2, [pc, #100]	@ (80051e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d004      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x80>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a18      	ldr	r2, [pc, #96]	@ (80051e8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d111      	bne.n	80051b0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2b06      	cmp	r3, #6
 800519c:	d010      	beq.n	80051c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f042 0201 	orr.w	r2, r2, #1
 80051ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ae:	e007      	b.n	80051c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40010000 	.word	0x40010000
 80051d4:	40000400 	.word	0x40000400
 80051d8:	40000800 	.word	0x40000800
 80051dc:	40000c00 	.word	0x40000c00
 80051e0:	40010400 	.word	0x40010400
 80051e4:	40014000 	.word	0x40014000
 80051e8:	40001800 	.word	0x40001800

080051ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d020      	beq.n	8005250 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d01b      	beq.n	8005250 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f06f 0202 	mvn.w	r2, #2
 8005220:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	f003 0303 	and.w	r3, r3, #3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 f999 	bl	800556e <HAL_TIM_IC_CaptureCallback>
 800523c:	e005      	b.n	800524a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f98b 	bl	800555a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f99c 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	f003 0304 	and.w	r3, r3, #4
 8005256:	2b00      	cmp	r3, #0
 8005258:	d020      	beq.n	800529c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	2b00      	cmp	r3, #0
 8005262:	d01b      	beq.n	800529c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f06f 0204 	mvn.w	r2, #4
 800526c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2202      	movs	r2, #2
 8005272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f973 	bl	800556e <HAL_TIM_IC_CaptureCallback>
 8005288:	e005      	b.n	8005296 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f965 	bl	800555a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f976 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	f003 0308 	and.w	r3, r3, #8
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d020      	beq.n	80052e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f003 0308 	and.w	r3, r3, #8
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d01b      	beq.n	80052e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f06f 0208 	mvn.w	r2, #8
 80052b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2204      	movs	r2, #4
 80052be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	f003 0303 	and.w	r3, r3, #3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f94d 	bl	800556e <HAL_TIM_IC_CaptureCallback>
 80052d4:	e005      	b.n	80052e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f93f 	bl	800555a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f950 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f003 0310 	and.w	r3, r3, #16
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d020      	beq.n	8005334 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f003 0310 	and.w	r3, r3, #16
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d01b      	beq.n	8005334 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f06f 0210 	mvn.w	r2, #16
 8005304:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2208      	movs	r2, #8
 800530a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	69db      	ldr	r3, [r3, #28]
 8005312:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005316:	2b00      	cmp	r3, #0
 8005318:	d003      	beq.n	8005322 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f927 	bl	800556e <HAL_TIM_IC_CaptureCallback>
 8005320:	e005      	b.n	800532e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f919 	bl	800555a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 f92a 	bl	8005582 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00c      	beq.n	8005358 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	d007      	beq.n	8005358 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f06f 0201 	mvn.w	r2, #1
 8005350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f7fb fb74 	bl	8000a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00c      	beq.n	800537c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005368:	2b00      	cmp	r3, #0
 800536a:	d007      	beq.n	800537c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 fae4 	bl	8005944 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00c      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800538c:	2b00      	cmp	r3, #0
 800538e:	d007      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f8fb 	bl	8005596 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00c      	beq.n	80053c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f003 0320 	and.w	r3, r3, #32
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d007      	beq.n	80053c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0220 	mvn.w	r2, #32
 80053bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fab6 	bl	8005930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053c4:	bf00      	nop
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053d6:	2300      	movs	r3, #0
 80053d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_TIM_ConfigClockSource+0x1c>
 80053e4:	2302      	movs	r3, #2
 80053e6:	e0b4      	b.n	8005552 <HAL_TIM_ConfigClockSource+0x186>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005406:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800540e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005420:	d03e      	beq.n	80054a0 <HAL_TIM_ConfigClockSource+0xd4>
 8005422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005426:	f200 8087 	bhi.w	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 800542a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800542e:	f000 8086 	beq.w	800553e <HAL_TIM_ConfigClockSource+0x172>
 8005432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005436:	d87f      	bhi.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 8005438:	2b70      	cmp	r3, #112	@ 0x70
 800543a:	d01a      	beq.n	8005472 <HAL_TIM_ConfigClockSource+0xa6>
 800543c:	2b70      	cmp	r3, #112	@ 0x70
 800543e:	d87b      	bhi.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 8005440:	2b60      	cmp	r3, #96	@ 0x60
 8005442:	d050      	beq.n	80054e6 <HAL_TIM_ConfigClockSource+0x11a>
 8005444:	2b60      	cmp	r3, #96	@ 0x60
 8005446:	d877      	bhi.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 8005448:	2b50      	cmp	r3, #80	@ 0x50
 800544a:	d03c      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0xfa>
 800544c:	2b50      	cmp	r3, #80	@ 0x50
 800544e:	d873      	bhi.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 8005450:	2b40      	cmp	r3, #64	@ 0x40
 8005452:	d058      	beq.n	8005506 <HAL_TIM_ConfigClockSource+0x13a>
 8005454:	2b40      	cmp	r3, #64	@ 0x40
 8005456:	d86f      	bhi.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 8005458:	2b30      	cmp	r3, #48	@ 0x30
 800545a:	d064      	beq.n	8005526 <HAL_TIM_ConfigClockSource+0x15a>
 800545c:	2b30      	cmp	r3, #48	@ 0x30
 800545e:	d86b      	bhi.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 8005460:	2b20      	cmp	r3, #32
 8005462:	d060      	beq.n	8005526 <HAL_TIM_ConfigClockSource+0x15a>
 8005464:	2b20      	cmp	r3, #32
 8005466:	d867      	bhi.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
 8005468:	2b00      	cmp	r3, #0
 800546a:	d05c      	beq.n	8005526 <HAL_TIM_ConfigClockSource+0x15a>
 800546c:	2b10      	cmp	r3, #16
 800546e:	d05a      	beq.n	8005526 <HAL_TIM_ConfigClockSource+0x15a>
 8005470:	e062      	b.n	8005538 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005482:	f000 f9b9 	bl	80057f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005494:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	609a      	str	r2, [r3, #8]
      break;
 800549e:	e04f      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054b0:	f000 f9a2 	bl	80057f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689a      	ldr	r2, [r3, #8]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054c2:	609a      	str	r2, [r3, #8]
      break;
 80054c4:	e03c      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054d2:	461a      	mov	r2, r3
 80054d4:	f000 f916 	bl	8005704 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2150      	movs	r1, #80	@ 0x50
 80054de:	4618      	mov	r0, r3
 80054e0:	f000 f96f 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 80054e4:	e02c      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054f2:	461a      	mov	r2, r3
 80054f4:	f000 f935 	bl	8005762 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2160      	movs	r1, #96	@ 0x60
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 f95f 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8005504:	e01c      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005512:	461a      	mov	r2, r3
 8005514:	f000 f8f6 	bl	8005704 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2140      	movs	r1, #64	@ 0x40
 800551e:	4618      	mov	r0, r3
 8005520:	f000 f94f 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8005524:	e00c      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4619      	mov	r1, r3
 8005530:	4610      	mov	r0, r2
 8005532:	f000 f946 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8005536:	e003      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	73fb      	strb	r3, [r7, #15]
      break;
 800553c:	e000      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800553e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005550:	7bfb      	ldrb	r3, [r7, #15]
}
 8005552:	4618      	mov	r0, r3
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800555a:	b480      	push	{r7}
 800555c:	b083      	sub	sp, #12
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800556e:	b480      	push	{r7}
 8005570:	b083      	sub	sp, #12
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005576:	bf00      	nop
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800558a:	bf00      	nop
 800558c:	370c      	adds	r7, #12
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr

08005596 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005596:	b480      	push	{r7}
 8005598:	b083      	sub	sp, #12
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800559e:	bf00      	nop
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
	...

080055ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a46      	ldr	r2, [pc, #280]	@ (80056d8 <TIM_Base_SetConfig+0x12c>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d013      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ca:	d00f      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a43      	ldr	r2, [pc, #268]	@ (80056dc <TIM_Base_SetConfig+0x130>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00b      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a42      	ldr	r2, [pc, #264]	@ (80056e0 <TIM_Base_SetConfig+0x134>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d007      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a41      	ldr	r2, [pc, #260]	@ (80056e4 <TIM_Base_SetConfig+0x138>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d003      	beq.n	80055ec <TIM_Base_SetConfig+0x40>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a40      	ldr	r2, [pc, #256]	@ (80056e8 <TIM_Base_SetConfig+0x13c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d108      	bne.n	80055fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a35      	ldr	r2, [pc, #212]	@ (80056d8 <TIM_Base_SetConfig+0x12c>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d02b      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800560c:	d027      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a32      	ldr	r2, [pc, #200]	@ (80056dc <TIM_Base_SetConfig+0x130>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d023      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a31      	ldr	r2, [pc, #196]	@ (80056e0 <TIM_Base_SetConfig+0x134>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d01f      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a30      	ldr	r2, [pc, #192]	@ (80056e4 <TIM_Base_SetConfig+0x138>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d01b      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a2f      	ldr	r2, [pc, #188]	@ (80056e8 <TIM_Base_SetConfig+0x13c>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d017      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a2e      	ldr	r2, [pc, #184]	@ (80056ec <TIM_Base_SetConfig+0x140>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d013      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a2d      	ldr	r2, [pc, #180]	@ (80056f0 <TIM_Base_SetConfig+0x144>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d00f      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a2c      	ldr	r2, [pc, #176]	@ (80056f4 <TIM_Base_SetConfig+0x148>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d00b      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a2b      	ldr	r2, [pc, #172]	@ (80056f8 <TIM_Base_SetConfig+0x14c>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d007      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a2a      	ldr	r2, [pc, #168]	@ (80056fc <TIM_Base_SetConfig+0x150>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d003      	beq.n	800565e <TIM_Base_SetConfig+0xb2>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a29      	ldr	r2, [pc, #164]	@ (8005700 <TIM_Base_SetConfig+0x154>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d108      	bne.n	8005670 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005664:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	4313      	orrs	r3, r2
 800566e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	4313      	orrs	r3, r2
 800567c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	689a      	ldr	r2, [r3, #8]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a10      	ldr	r2, [pc, #64]	@ (80056d8 <TIM_Base_SetConfig+0x12c>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <TIM_Base_SetConfig+0xf8>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a12      	ldr	r2, [pc, #72]	@ (80056e8 <TIM_Base_SetConfig+0x13c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d103      	bne.n	80056ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	691a      	ldr	r2, [r3, #16]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d105      	bne.n	80056ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	f023 0201 	bic.w	r2, r3, #1
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	611a      	str	r2, [r3, #16]
  }
}
 80056ca:	bf00      	nop
 80056cc:	3714      	adds	r7, #20
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	40010000 	.word	0x40010000
 80056dc:	40000400 	.word	0x40000400
 80056e0:	40000800 	.word	0x40000800
 80056e4:	40000c00 	.word	0x40000c00
 80056e8:	40010400 	.word	0x40010400
 80056ec:	40014000 	.word	0x40014000
 80056f0:	40014400 	.word	0x40014400
 80056f4:	40014800 	.word	0x40014800
 80056f8:	40001800 	.word	0x40001800
 80056fc:	40001c00 	.word	0x40001c00
 8005700:	40002000 	.word	0x40002000

08005704 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005704:	b480      	push	{r7}
 8005706:	b087      	sub	sp, #28
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6a1b      	ldr	r3, [r3, #32]
 8005714:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	f023 0201 	bic.w	r2, r3, #1
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800572e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	011b      	lsls	r3, r3, #4
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f023 030a 	bic.w	r3, r3, #10
 8005740:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	693a      	ldr	r2, [r7, #16]
 800574e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	621a      	str	r2, [r3, #32]
}
 8005756:	bf00      	nop
 8005758:	371c      	adds	r7, #28
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr

08005762 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005762:	b480      	push	{r7}
 8005764:	b087      	sub	sp, #28
 8005766:	af00      	add	r7, sp, #0
 8005768:	60f8      	str	r0, [r7, #12]
 800576a:	60b9      	str	r1, [r7, #8]
 800576c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	f023 0210 	bic.w	r2, r3, #16
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800578c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	031b      	lsls	r3, r3, #12
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	4313      	orrs	r3, r2
 8005796:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800579e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	011b      	lsls	r3, r3, #4
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	621a      	str	r2, [r3, #32]
}
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr

080057c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b085      	sub	sp, #20
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	f043 0307 	orr.w	r3, r3, #7
 80057e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	609a      	str	r2, [r3, #8]
}
 80057ec:	bf00      	nop
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b087      	sub	sp, #28
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
 8005804:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005812:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	021a      	lsls	r2, r3, #8
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	431a      	orrs	r2, r3
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	4313      	orrs	r3, r2
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	4313      	orrs	r3, r2
 8005824:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	609a      	str	r2, [r3, #8]
}
 800582c:	bf00      	nop
 800582e:	371c      	adds	r7, #28
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005848:	2b01      	cmp	r3, #1
 800584a:	d101      	bne.n	8005850 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800584c:	2302      	movs	r3, #2
 800584e:	e05a      	b.n	8005906 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005876:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	4313      	orrs	r3, r2
 8005880:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a21      	ldr	r2, [pc, #132]	@ (8005914 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d022      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800589c:	d01d      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005918 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d018      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a1b      	ldr	r2, [pc, #108]	@ (800591c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d013      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a1a      	ldr	r2, [pc, #104]	@ (8005920 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d00e      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a18      	ldr	r2, [pc, #96]	@ (8005924 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d009      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a17      	ldr	r2, [pc, #92]	@ (8005928 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d004      	beq.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a15      	ldr	r2, [pc, #84]	@ (800592c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d10c      	bne.n	80058f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	40010000 	.word	0x40010000
 8005918:	40000400 	.word	0x40000400
 800591c:	40000800 	.word	0x40000800
 8005920:	40000c00 	.word	0x40000c00
 8005924:	40010400 	.word	0x40010400
 8005928:	40014000 	.word	0x40014000
 800592c:	40001800 	.word	0x40001800

08005930 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005958:	b084      	sub	sp, #16
 800595a:	b580      	push	{r7, lr}
 800595c:	b084      	sub	sp, #16
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	f107 001c 	add.w	r0, r7, #28
 8005966:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800596a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800596e:	2b01      	cmp	r3, #1
 8005970:	d123      	bne.n	80059ba <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005976:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005986:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800599a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d105      	bne.n	80059ae <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f9dc 	bl	8005d6c <USB_CoreReset>
 80059b4:	4603      	mov	r3, r0
 80059b6:	73fb      	strb	r3, [r7, #15]
 80059b8:	e01b      	b.n	80059f2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f9d0 	bl	8005d6c <USB_CoreReset>
 80059cc:	4603      	mov	r3, r0
 80059ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80059d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d106      	bne.n	80059e6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80059e4:	e005      	b.n	80059f2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80059f2:	7fbb      	ldrb	r3, [r7, #30]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d10b      	bne.n	8005a10 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f043 0206 	orr.w	r2, r3, #6
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f043 0220 	orr.w	r2, r3, #32
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a1c:	b004      	add	sp, #16
 8005a1e:	4770      	bx	lr

08005a20 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f043 0201 	orr.w	r2, r3, #1
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f023 0201 	bic.w	r2, r3, #1
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005a70:	2300      	movs	r3, #0
 8005a72:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a80:	78fb      	ldrb	r3, [r7, #3]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d115      	bne.n	8005ab2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a92:	200a      	movs	r0, #10
 8005a94:	f7fb fa98 	bl	8000fc8 <HAL_Delay>
      ms += 10U;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	330a      	adds	r3, #10
 8005a9c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f956 	bl	8005d50 <USB_GetMode>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d01e      	beq.n	8005ae8 <USB_SetCurrentMode+0x84>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2bc7      	cmp	r3, #199	@ 0xc7
 8005aae:	d9f0      	bls.n	8005a92 <USB_SetCurrentMode+0x2e>
 8005ab0:	e01a      	b.n	8005ae8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005ab2:	78fb      	ldrb	r3, [r7, #3]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d115      	bne.n	8005ae4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ac4:	200a      	movs	r0, #10
 8005ac6:	f7fb fa7f 	bl	8000fc8 <HAL_Delay>
      ms += 10U;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	330a      	adds	r3, #10
 8005ace:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f93d 	bl	8005d50 <USB_GetMode>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d005      	beq.n	8005ae8 <USB_SetCurrentMode+0x84>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ae0:	d9f0      	bls.n	8005ac4 <USB_SetCurrentMode+0x60>
 8005ae2:	e001      	b.n	8005ae8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e005      	b.n	8005af4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2bc8      	cmp	r3, #200	@ 0xc8
 8005aec:	d101      	bne.n	8005af2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e000      	b.n	8005af4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b085      	sub	sp, #20
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b06:	2300      	movs	r3, #0
 8005b08:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b16:	d901      	bls.n	8005b1c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e01b      	b.n	8005b54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	daf2      	bge.n	8005b0a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	019b      	lsls	r3, r3, #6
 8005b2c:	f043 0220 	orr.w	r2, r3, #32
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	3301      	adds	r3, #1
 8005b38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b40:	d901      	bls.n	8005b46 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e006      	b.n	8005b54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b20      	cmp	r3, #32
 8005b50:	d0f0      	beq.n	8005b34 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	3301      	adds	r3, #1
 8005b70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b78:	d901      	bls.n	8005b7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e018      	b.n	8005bb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	daf2      	bge.n	8005b6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b86:	2300      	movs	r3, #0
 8005b88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2210      	movs	r2, #16
 8005b8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	3301      	adds	r3, #1
 8005b94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b9c:	d901      	bls.n	8005ba2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e006      	b.n	8005bb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	f003 0310 	and.w	r3, r3, #16
 8005baa:	2b10      	cmp	r3, #16
 8005bac:	d0f0      	beq.n	8005b90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b089      	sub	sp, #36	@ 0x24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	4611      	mov	r1, r2
 8005bc8:	461a      	mov	r2, r3
 8005bca:	460b      	mov	r3, r1
 8005bcc:	71fb      	strb	r3, [r7, #7]
 8005bce:	4613      	mov	r3, r2
 8005bd0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005bda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d123      	bne.n	8005c2a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005be2:	88bb      	ldrh	r3, [r7, #4]
 8005be4:	3303      	adds	r3, #3
 8005be6:	089b      	lsrs	r3, r3, #2
 8005be8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005bea:	2300      	movs	r3, #0
 8005bec:	61bb      	str	r3, [r7, #24]
 8005bee:	e018      	b.n	8005c22 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005bf0:	79fb      	ldrb	r3, [r7, #7]
 8005bf2:	031a      	lsls	r2, r3, #12
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	4413      	add	r3, r2
 8005bf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	3301      	adds	r3, #1
 8005c08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	3301      	adds	r3, #1
 8005c14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	61bb      	str	r3, [r7, #24]
 8005c22:	69ba      	ldr	r2, [r7, #24]
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d3e2      	bcc.n	8005bf0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3724      	adds	r7, #36	@ 0x24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b08b      	sub	sp, #44	@ 0x2c
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	60b9      	str	r1, [r7, #8]
 8005c42:	4613      	mov	r3, r2
 8005c44:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005c4e:	88fb      	ldrh	r3, [r7, #6]
 8005c50:	089b      	lsrs	r3, r3, #2
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005c56:	88fb      	ldrh	r3, [r7, #6]
 8005c58:	f003 0303 	and.w	r3, r3, #3
 8005c5c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005c5e:	2300      	movs	r3, #0
 8005c60:	623b      	str	r3, [r7, #32]
 8005c62:	e014      	b.n	8005c8e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c72:	3301      	adds	r3, #1
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	3301      	adds	r3, #1
 8005c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7e:	3301      	adds	r3, #1
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c84:	3301      	adds	r3, #1
 8005c86:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	3301      	adds	r3, #1
 8005c8c:	623b      	str	r3, [r7, #32]
 8005c8e:	6a3a      	ldr	r2, [r7, #32]
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d3e6      	bcc.n	8005c64 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005c96:	8bfb      	ldrh	r3, [r7, #30]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d01e      	beq.n	8005cda <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	f107 0310 	add.w	r3, r7, #16
 8005cac:	6812      	ldr	r2, [r2, #0]
 8005cae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	6a3b      	ldr	r3, [r7, #32]
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	00db      	lsls	r3, r3, #3
 8005cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cbc:	b2da      	uxtb	r2, r3
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	701a      	strb	r2, [r3, #0]
      i++;
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	623b      	str	r3, [r7, #32]
      pDest++;
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cca:	3301      	adds	r3, #1
 8005ccc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005cce:	8bfb      	ldrh	r3, [r7, #30]
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005cd4:	8bfb      	ldrh	r3, [r7, #30]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1ea      	bne.n	8005cb0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	372c      	adds	r7, #44	@ 0x2c
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005d00:	68fb      	ldr	r3, [r7, #12]
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b085      	sub	sp, #20
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	460b      	mov	r3, r1
 8005d18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005d1e:	78fb      	ldrb	r3, [r7, #3]
 8005d20:	015a      	lsls	r2, r3, #5
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	4413      	add	r3, r2
 8005d26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	015a      	lsls	r2, r3, #5
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	4413      	add	r3, r2
 8005d36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d42:	68bb      	ldr	r3, [r7, #8]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3714      	adds	r7, #20
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	695b      	ldr	r3, [r3, #20]
 8005d5c:	f003 0301 	and.w	r3, r3, #1
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d84:	d901      	bls.n	8005d8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e01b      	b.n	8005dc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	daf2      	bge.n	8005d78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005d92:	2300      	movs	r3, #0
 8005d94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	f043 0201 	orr.w	r2, r3, #1
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	3301      	adds	r3, #1
 8005da6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005dae:	d901      	bls.n	8005db4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e006      	b.n	8005dc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d0f0      	beq.n	8005da2 <USB_CoreReset+0x36>

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
	...

08005dd0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005dd0:	b084      	sub	sp, #16
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b086      	sub	sp, #24
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
 8005dda:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005dde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005de2:	2300      	movs	r3, #0
 8005de4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005df0:	461a      	mov	r2, r3
 8005df2:	2300      	movs	r3, #0
 8005df4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e06:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e12:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d119      	bne.n	8005e5a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005e26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d10a      	bne.n	8005e44 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e3c:	f043 0304 	orr.w	r3, r3, #4
 8005e40:	6013      	str	r3, [r2, #0]
 8005e42:	e014      	b.n	8005e6e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e52:	f023 0304 	bic.w	r3, r3, #4
 8005e56:	6013      	str	r3, [r2, #0]
 8005e58:	e009      	b.n	8005e6e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e68:	f023 0304 	bic.w	r3, r3, #4
 8005e6c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005e6e:	2110      	movs	r1, #16
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f7ff fe43 	bl	8005afc <USB_FlushTxFifo>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d001      	beq.n	8005e80 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f7ff fe6d 	bl	8005b60 <USB_FlushRxFifo>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d001      	beq.n	8005e90 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005e90:	2300      	movs	r3, #0
 8005e92:	613b      	str	r3, [r7, #16]
 8005e94:	e015      	b.n	8005ec2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	015a      	lsls	r2, r3, #5
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	015a      	lsls	r2, r3, #5
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	2300      	movs	r3, #0
 8005eba:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	613b      	str	r3, [r7, #16]
 8005ec2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d3e3      	bcc.n	8005e96 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eda:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a18      	ldr	r2, [pc, #96]	@ (8005f40 <USB_HostInit+0x170>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d10b      	bne.n	8005efc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005eea:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a15      	ldr	r2, [pc, #84]	@ (8005f44 <USB_HostInit+0x174>)
 8005ef0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a14      	ldr	r2, [pc, #80]	@ (8005f48 <USB_HostInit+0x178>)
 8005ef6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005efa:	e009      	b.n	8005f10 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2280      	movs	r2, #128	@ 0x80
 8005f00:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a11      	ldr	r2, [pc, #68]	@ (8005f4c <USB_HostInit+0x17c>)
 8005f06:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a11      	ldr	r2, [pc, #68]	@ (8005f50 <USB_HostInit+0x180>)
 8005f0c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d105      	bne.n	8005f24 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	f043 0210 	orr.w	r2, r3, #16
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	699a      	ldr	r2, [r3, #24]
 8005f28:	4b0a      	ldr	r3, [pc, #40]	@ (8005f54 <USB_HostInit+0x184>)
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005f30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3718      	adds	r7, #24
 8005f36:	46bd      	mov	sp, r7
 8005f38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f3c:	b004      	add	sp, #16
 8005f3e:	4770      	bx	lr
 8005f40:	40040000 	.word	0x40040000
 8005f44:	01000200 	.word	0x01000200
 8005f48:	00e00300 	.word	0x00e00300
 8005f4c:	00600080 	.word	0x00600080
 8005f50:	004000e0 	.word	0x004000e0
 8005f54:	a3200008 	.word	0xa3200008

08005f58 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	460b      	mov	r3, r1
 8005f62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005f76:	f023 0303 	bic.w	r3, r3, #3
 8005f7a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	78fb      	ldrb	r3, [r7, #3]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	68f9      	ldr	r1, [r7, #12]
 8005f8c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005f90:	4313      	orrs	r3, r2
 8005f92:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005f94:	78fb      	ldrb	r3, [r7, #3]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d107      	bne.n	8005faa <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005fa6:	6053      	str	r3, [r2, #4]
 8005fa8:	e00c      	b.n	8005fc4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005faa:	78fb      	ldrb	r3, [r7, #3]
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	d107      	bne.n	8005fc0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005fbc:	6053      	str	r3, [r2, #4]
 8005fbe:	e001      	b.n	8005fc4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e000      	b.n	8005fc6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3714      	adds	r7, #20
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b084      	sub	sp, #16
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005ff2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006000:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006002:	2064      	movs	r0, #100	@ 0x64
 8006004:	f7fa ffe0 	bl	8000fc8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006014:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006016:	200a      	movs	r0, #10
 8006018:	f7fa ffd6 	bl	8000fc8 <HAL_Delay>

  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006026:	b480      	push	{r7}
 8006028:	b085      	sub	sp, #20
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
 800602e:	460b      	mov	r3, r1
 8006030:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006036:	2300      	movs	r3, #0
 8006038:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800604a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <USB_DriveVbus+0x44>
 8006056:	78fb      	ldrb	r3, [r7, #3]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d106      	bne.n	800606a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006064:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006068:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006074:	d109      	bne.n	800608a <USB_DriveVbus+0x64>
 8006076:	78fb      	ldrb	r3, [r7, #3]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d106      	bne.n	800608a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006084:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006088:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	4618      	mov	r0, r3
 800608e:	3714      	adds	r7, #20
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80060a4:	2300      	movs	r3, #0
 80060a6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	0c5b      	lsrs	r3, r3, #17
 80060b6:	f003 0303 	and.w	r3, r3, #3
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b085      	sub	sp, #20
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	b29b      	uxth	r3, r3
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3714      	adds	r7, #20
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	4608      	mov	r0, r1
 80060f2:	4611      	mov	r1, r2
 80060f4:	461a      	mov	r2, r3
 80060f6:	4603      	mov	r3, r0
 80060f8:	70fb      	strb	r3, [r7, #3]
 80060fa:	460b      	mov	r3, r1
 80060fc:	70bb      	strb	r3, [r7, #2]
 80060fe:	4613      	mov	r3, r2
 8006100:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006102:	2300      	movs	r3, #0
 8006104:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800610a:	78fb      	ldrb	r3, [r7, #3]
 800610c:	015a      	lsls	r2, r3, #5
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	4413      	add	r3, r2
 8006112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006116:	461a      	mov	r2, r3
 8006118:	f04f 33ff 	mov.w	r3, #4294967295
 800611c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800611e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006122:	2b03      	cmp	r3, #3
 8006124:	d87c      	bhi.n	8006220 <USB_HC_Init+0x138>
 8006126:	a201      	add	r2, pc, #4	@ (adr r2, 800612c <USB_HC_Init+0x44>)
 8006128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800612c:	0800613d 	.word	0x0800613d
 8006130:	080061e3 	.word	0x080061e3
 8006134:	0800613d 	.word	0x0800613d
 8006138:	080061a5 	.word	0x080061a5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800613c:	78fb      	ldrb	r3, [r7, #3]
 800613e:	015a      	lsls	r2, r3, #5
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	4413      	add	r3, r2
 8006144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006148:	461a      	mov	r2, r3
 800614a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800614e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006150:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006154:	2b00      	cmp	r3, #0
 8006156:	da10      	bge.n	800617a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006158:	78fb      	ldrb	r3, [r7, #3]
 800615a:	015a      	lsls	r2, r3, #5
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	4413      	add	r3, r2
 8006160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	78fa      	ldrb	r2, [r7, #3]
 8006168:	0151      	lsls	r1, r2, #5
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	440a      	add	r2, r1
 800616e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006176:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006178:	e055      	b.n	8006226 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a6f      	ldr	r2, [pc, #444]	@ (800633c <USB_HC_Init+0x254>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d151      	bne.n	8006226 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006182:	78fb      	ldrb	r3, [r7, #3]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	4413      	add	r3, r2
 800618a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	78fa      	ldrb	r2, [r7, #3]
 8006192:	0151      	lsls	r1, r2, #5
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	440a      	add	r2, r1
 8006198:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800619c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80061a0:	60d3      	str	r3, [r2, #12]
      break;
 80061a2:	e040      	b.n	8006226 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061b0:	461a      	mov	r2, r3
 80061b2:	f240 639d 	movw	r3, #1693	@ 0x69d
 80061b6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80061b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	da34      	bge.n	800622a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	015a      	lsls	r2, r3, #5
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	78fa      	ldrb	r2, [r7, #3]
 80061d0:	0151      	lsls	r1, r2, #5
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	440a      	add	r2, r1
 80061d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061de:	60d3      	str	r3, [r2, #12]
      }

      break;
 80061e0:	e023      	b.n	800622a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80061e2:	78fb      	ldrb	r3, [r7, #3]
 80061e4:	015a      	lsls	r2, r3, #5
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	4413      	add	r3, r2
 80061ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061ee:	461a      	mov	r2, r3
 80061f0:	f240 2325 	movw	r3, #549	@ 0x225
 80061f4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80061f6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	da17      	bge.n	800622e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80061fe:	78fb      	ldrb	r3, [r7, #3]
 8006200:	015a      	lsls	r2, r3, #5
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	4413      	add	r3, r2
 8006206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	78fa      	ldrb	r2, [r7, #3]
 800620e:	0151      	lsls	r1, r2, #5
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	440a      	add	r2, r1
 8006214:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006218:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800621c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800621e:	e006      	b.n	800622e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	77fb      	strb	r3, [r7, #31]
      break;
 8006224:	e004      	b.n	8006230 <USB_HC_Init+0x148>
      break;
 8006226:	bf00      	nop
 8006228:	e002      	b.n	8006230 <USB_HC_Init+0x148>
      break;
 800622a:	bf00      	nop
 800622c:	e000      	b.n	8006230 <USB_HC_Init+0x148>
      break;
 800622e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006230:	78fb      	ldrb	r3, [r7, #3]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	4413      	add	r3, r2
 8006238:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800623c:	461a      	mov	r2, r3
 800623e:	2300      	movs	r3, #0
 8006240:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006242:	78fb      	ldrb	r3, [r7, #3]
 8006244:	015a      	lsls	r2, r3, #5
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	4413      	add	r3, r2
 800624a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	78fa      	ldrb	r2, [r7, #3]
 8006252:	0151      	lsls	r1, r2, #5
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	440a      	add	r2, r1
 8006258:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800625c:	f043 0302 	orr.w	r3, r3, #2
 8006260:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006268:	699a      	ldr	r2, [r3, #24]
 800626a:	78fb      	ldrb	r3, [r7, #3]
 800626c:	f003 030f 	and.w	r3, r3, #15
 8006270:	2101      	movs	r1, #1
 8006272:	fa01 f303 	lsl.w	r3, r1, r3
 8006276:	6939      	ldr	r1, [r7, #16]
 8006278:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800627c:	4313      	orrs	r3, r2
 800627e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800628c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006290:	2b00      	cmp	r3, #0
 8006292:	da03      	bge.n	800629c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006294:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	e001      	b.n	80062a0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800629c:	2300      	movs	r3, #0
 800629e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7ff fef9 	bl	8006098 <USB_GetHostSpeed>
 80062a6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80062a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d106      	bne.n	80062be <USB_HC_Init+0x1d6>
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d003      	beq.n	80062be <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80062b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	e001      	b.n	80062c2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80062c2:	787b      	ldrb	r3, [r7, #1]
 80062c4:	059b      	lsls	r3, r3, #22
 80062c6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80062ca:	78bb      	ldrb	r3, [r7, #2]
 80062cc:	02db      	lsls	r3, r3, #11
 80062ce:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80062d2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80062d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80062d8:	049b      	lsls	r3, r3, #18
 80062da:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80062de:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80062e0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80062e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80062e6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	431a      	orrs	r2, r3
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80062f0:	78fa      	ldrb	r2, [r7, #3]
 80062f2:	0151      	lsls	r1, r2, #5
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	440a      	add	r2, r1
 80062f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80062fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006300:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006306:	2b03      	cmp	r3, #3
 8006308:	d003      	beq.n	8006312 <USB_HC_Init+0x22a>
 800630a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800630e:	2b01      	cmp	r3, #1
 8006310:	d10f      	bne.n	8006332 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006312:	78fb      	ldrb	r3, [r7, #3]
 8006314:	015a      	lsls	r2, r3, #5
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	4413      	add	r3, r2
 800631a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	78fa      	ldrb	r2, [r7, #3]
 8006322:	0151      	lsls	r1, r2, #5
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	440a      	add	r2, r1
 8006328:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800632c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006330:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006332:	7ffb      	ldrb	r3, [r7, #31]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3720      	adds	r7, #32
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	40040000 	.word	0x40040000

08006340 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b08c      	sub	sp, #48	@ 0x30
 8006344:	af02      	add	r7, sp, #8
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	4613      	mov	r3, r2
 800634c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	785b      	ldrb	r3, [r3, #1]
 8006356:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006358:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800635c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	4a5d      	ldr	r2, [pc, #372]	@ (80064d8 <USB_HC_StartXfer+0x198>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d12f      	bne.n	80063c6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006366:	79fb      	ldrb	r3, [r7, #7]
 8006368:	2b01      	cmp	r3, #1
 800636a:	d11c      	bne.n	80063a6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	7c9b      	ldrb	r3, [r3, #18]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d003      	beq.n	800637c <USB_HC_StartXfer+0x3c>
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	7c9b      	ldrb	r3, [r3, #18]
 8006378:	2b02      	cmp	r3, #2
 800637a:	d124      	bne.n	80063c6 <USB_HC_StartXfer+0x86>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	799b      	ldrb	r3, [r3, #6]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d120      	bne.n	80063c6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	6a3b      	ldr	r3, [r7, #32]
 800638a:	4413      	add	r3, r2
 800638c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	69fa      	ldr	r2, [r7, #28]
 8006394:	0151      	lsls	r1, r2, #5
 8006396:	6a3a      	ldr	r2, [r7, #32]
 8006398:	440a      	add	r2, r1
 800639a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800639e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063a2:	60d3      	str	r3, [r2, #12]
 80063a4:	e00f      	b.n	80063c6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	791b      	ldrb	r3, [r3, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10b      	bne.n	80063c6 <USB_HC_StartXfer+0x86>
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	795b      	ldrb	r3, [r3, #5]
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d107      	bne.n	80063c6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	785b      	ldrb	r3, [r3, #1]
 80063ba:	4619      	mov	r1, r3
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 fb6b 	bl	8006a98 <USB_DoPing>
        return HAL_OK;
 80063c2:	2300      	movs	r3, #0
 80063c4:	e232      	b.n	800682c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	799b      	ldrb	r3, [r3, #6]
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d158      	bne.n	8006480 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80063ce:	2301      	movs	r3, #1
 80063d0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	78db      	ldrb	r3, [r3, #3]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d007      	beq.n	80063ea <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80063da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80063dc:	68ba      	ldr	r2, [r7, #8]
 80063de:	8a92      	ldrh	r2, [r2, #20]
 80063e0:	fb03 f202 	mul.w	r2, r3, r2
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	61da      	str	r2, [r3, #28]
 80063e8:	e07c      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	7c9b      	ldrb	r3, [r3, #18]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d130      	bne.n	8006454 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	2bbc      	cmp	r3, #188	@ 0xbc
 80063f8:	d918      	bls.n	800642c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	8a9b      	ldrh	r3, [r3, #20]
 80063fe:	461a      	mov	r2, r3
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	69da      	ldr	r2, [r3, #28]
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d003      	beq.n	800641c <USB_HC_StartXfer+0xdc>
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	2b02      	cmp	r3, #2
 800641a:	d103      	bne.n	8006424 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	2202      	movs	r2, #2
 8006420:	60da      	str	r2, [r3, #12]
 8006422:	e05f      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2201      	movs	r2, #1
 8006428:	60da      	str	r2, [r3, #12]
 800642a:	e05b      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	6a1a      	ldr	r2, [r3, #32]
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d007      	beq.n	800644c <USB_HC_StartXfer+0x10c>
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	2b02      	cmp	r3, #2
 8006442:	d003      	beq.n	800644c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	2204      	movs	r2, #4
 8006448:	60da      	str	r2, [r3, #12]
 800644a:	e04b      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2203      	movs	r2, #3
 8006450:	60da      	str	r2, [r3, #12]
 8006452:	e047      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d10d      	bne.n	8006476 <USB_HC_StartXfer+0x136>
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	8a92      	ldrh	r2, [r2, #20]
 8006462:	4293      	cmp	r3, r2
 8006464:	d907      	bls.n	8006476 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006466:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006468:	68ba      	ldr	r2, [r7, #8]
 800646a:	8a92      	ldrh	r2, [r2, #20]
 800646c:	fb03 f202 	mul.w	r2, r3, r2
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	61da      	str	r2, [r3, #28]
 8006474:	e036      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	6a1a      	ldr	r2, [r3, #32]
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	61da      	str	r2, [r3, #28]
 800647e:	e031      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d018      	beq.n	80064ba <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	6a1b      	ldr	r3, [r3, #32]
 800648c:	68ba      	ldr	r2, [r7, #8]
 800648e:	8a92      	ldrh	r2, [r2, #20]
 8006490:	4413      	add	r3, r2
 8006492:	3b01      	subs	r3, #1
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	8a92      	ldrh	r2, [r2, #20]
 8006498:	fbb3 f3f2 	udiv	r3, r3, r2
 800649c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800649e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80064a0:	8b7b      	ldrh	r3, [r7, #26]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d90b      	bls.n	80064be <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80064a6:	8b7b      	ldrh	r3, [r7, #26]
 80064a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80064aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	8a92      	ldrh	r2, [r2, #20]
 80064b0:	fb03 f202 	mul.w	r2, r3, r2
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	61da      	str	r2, [r3, #28]
 80064b8:	e001      	b.n	80064be <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80064ba:	2301      	movs	r3, #1
 80064bc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	78db      	ldrb	r3, [r3, #3]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d00a      	beq.n	80064dc <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80064c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064c8:	68ba      	ldr	r2, [r7, #8]
 80064ca:	8a92      	ldrh	r2, [r2, #20]
 80064cc:	fb03 f202 	mul.w	r2, r3, r2
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	61da      	str	r2, [r3, #28]
 80064d4:	e006      	b.n	80064e4 <USB_HC_StartXfer+0x1a4>
 80064d6:	bf00      	nop
 80064d8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	6a1a      	ldr	r2, [r3, #32]
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	69db      	ldr	r3, [r3, #28]
 80064e8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80064ec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064ee:	04d9      	lsls	r1, r3, #19
 80064f0:	4ba3      	ldr	r3, [pc, #652]	@ (8006780 <USB_HC_StartXfer+0x440>)
 80064f2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80064f4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	7d9b      	ldrb	r3, [r3, #22]
 80064fa:	075b      	lsls	r3, r3, #29
 80064fc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006500:	69f9      	ldr	r1, [r7, #28]
 8006502:	0148      	lsls	r0, r1, #5
 8006504:	6a39      	ldr	r1, [r7, #32]
 8006506:	4401      	add	r1, r0
 8006508:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800650c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800650e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006510:	79fb      	ldrb	r3, [r7, #7]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d009      	beq.n	800652a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	6999      	ldr	r1, [r3, #24]
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	015a      	lsls	r2, r3, #5
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	4413      	add	r3, r2
 8006522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006526:	460a      	mov	r2, r1
 8006528:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	f003 0301 	and.w	r3, r3, #1
 8006536:	2b00      	cmp	r3, #0
 8006538:	bf0c      	ite	eq
 800653a:	2301      	moveq	r3, #1
 800653c:	2300      	movne	r3, #0
 800653e:	b2db      	uxtb	r3, r3
 8006540:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	015a      	lsls	r2, r3, #5
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	4413      	add	r3, r2
 800654a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	69fa      	ldr	r2, [r7, #28]
 8006552:	0151      	lsls	r1, r2, #5
 8006554:	6a3a      	ldr	r2, [r7, #32]
 8006556:	440a      	add	r2, r1
 8006558:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800655c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006560:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	4413      	add	r3, r2
 800656a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	7e7b      	ldrb	r3, [r7, #25]
 8006572:	075b      	lsls	r3, r3, #29
 8006574:	69f9      	ldr	r1, [r7, #28]
 8006576:	0148      	lsls	r0, r1, #5
 8006578:	6a39      	ldr	r1, [r7, #32]
 800657a:	4401      	add	r1, r0
 800657c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006580:	4313      	orrs	r3, r2
 8006582:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	799b      	ldrb	r3, [r3, #6]
 8006588:	2b01      	cmp	r3, #1
 800658a:	f040 80c3 	bne.w	8006714 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	7c5b      	ldrb	r3, [r3, #17]
 8006592:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006594:	68ba      	ldr	r2, [r7, #8]
 8006596:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006598:	4313      	orrs	r3, r2
 800659a:	69fa      	ldr	r2, [r7, #28]
 800659c:	0151      	lsls	r1, r2, #5
 800659e:	6a3a      	ldr	r2, [r7, #32]
 80065a0:	440a      	add	r2, r1
 80065a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80065a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80065aa:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	015a      	lsls	r2, r3, #5
 80065b0:	6a3b      	ldr	r3, [r7, #32]
 80065b2:	4413      	add	r3, r2
 80065b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	69fa      	ldr	r2, [r7, #28]
 80065bc:	0151      	lsls	r1, r2, #5
 80065be:	6a3a      	ldr	r2, [r7, #32]
 80065c0:	440a      	add	r2, r1
 80065c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065c6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80065ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	79db      	ldrb	r3, [r3, #7]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d123      	bne.n	800661c <USB_HC_StartXfer+0x2dc>
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	78db      	ldrb	r3, [r3, #3]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d11f      	bne.n	800661c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	015a      	lsls	r2, r3, #5
 80065e0:	6a3b      	ldr	r3, [r7, #32]
 80065e2:	4413      	add	r3, r2
 80065e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	69fa      	ldr	r2, [r7, #28]
 80065ec:	0151      	lsls	r1, r2, #5
 80065ee:	6a3a      	ldr	r2, [r7, #32]
 80065f0:	440a      	add	r2, r1
 80065f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065fa:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	6a3b      	ldr	r3, [r7, #32]
 8006602:	4413      	add	r3, r2
 8006604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	69fa      	ldr	r2, [r7, #28]
 800660c:	0151      	lsls	r1, r2, #5
 800660e:	6a3a      	ldr	r2, [r7, #32]
 8006610:	440a      	add	r2, r1
 8006612:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006616:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800661a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	7c9b      	ldrb	r3, [r3, #18]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d003      	beq.n	800662c <USB_HC_StartXfer+0x2ec>
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	7c9b      	ldrb	r3, [r3, #18]
 8006628:	2b03      	cmp	r3, #3
 800662a:	d117      	bne.n	800665c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006630:	2b01      	cmp	r3, #1
 8006632:	d113      	bne.n	800665c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	78db      	ldrb	r3, [r3, #3]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d10f      	bne.n	800665c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	015a      	lsls	r2, r3, #5
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	4413      	add	r3, r2
 8006644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	69fa      	ldr	r2, [r7, #28]
 800664c:	0151      	lsls	r1, r2, #5
 800664e:	6a3a      	ldr	r2, [r7, #32]
 8006650:	440a      	add	r2, r1
 8006652:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006656:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800665a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	7c9b      	ldrb	r3, [r3, #18]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d162      	bne.n	800672a <USB_HC_StartXfer+0x3ea>
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	78db      	ldrb	r3, [r3, #3]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d15e      	bne.n	800672a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	3b01      	subs	r3, #1
 8006672:	2b03      	cmp	r3, #3
 8006674:	d858      	bhi.n	8006728 <USB_HC_StartXfer+0x3e8>
 8006676:	a201      	add	r2, pc, #4	@ (adr r2, 800667c <USB_HC_StartXfer+0x33c>)
 8006678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800667c:	0800668d 	.word	0x0800668d
 8006680:	080066af 	.word	0x080066af
 8006684:	080066d1 	.word	0x080066d1
 8006688:	080066f3 	.word	0x080066f3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	6a3b      	ldr	r3, [r7, #32]
 8006692:	4413      	add	r3, r2
 8006694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	69fa      	ldr	r2, [r7, #28]
 800669c:	0151      	lsls	r1, r2, #5
 800669e:	6a3a      	ldr	r2, [r7, #32]
 80066a0:	440a      	add	r2, r1
 80066a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066aa:	6053      	str	r3, [r2, #4]
          break;
 80066ac:	e03d      	b.n	800672a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	015a      	lsls	r2, r3, #5
 80066b2:	6a3b      	ldr	r3, [r7, #32]
 80066b4:	4413      	add	r3, r2
 80066b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	69fa      	ldr	r2, [r7, #28]
 80066be:	0151      	lsls	r1, r2, #5
 80066c0:	6a3a      	ldr	r2, [r7, #32]
 80066c2:	440a      	add	r2, r1
 80066c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066c8:	f043 030e 	orr.w	r3, r3, #14
 80066cc:	6053      	str	r3, [r2, #4]
          break;
 80066ce:	e02c      	b.n	800672a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	015a      	lsls	r2, r3, #5
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	4413      	add	r3, r2
 80066d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	69fa      	ldr	r2, [r7, #28]
 80066e0:	0151      	lsls	r1, r2, #5
 80066e2:	6a3a      	ldr	r2, [r7, #32]
 80066e4:	440a      	add	r2, r1
 80066e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066ee:	6053      	str	r3, [r2, #4]
          break;
 80066f0:	e01b      	b.n	800672a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	015a      	lsls	r2, r3, #5
 80066f6:	6a3b      	ldr	r3, [r7, #32]
 80066f8:	4413      	add	r3, r2
 80066fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	69fa      	ldr	r2, [r7, #28]
 8006702:	0151      	lsls	r1, r2, #5
 8006704:	6a3a      	ldr	r2, [r7, #32]
 8006706:	440a      	add	r2, r1
 8006708:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800670c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006710:	6053      	str	r3, [r2, #4]
          break;
 8006712:	e00a      	b.n	800672a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006714:	69fb      	ldr	r3, [r7, #28]
 8006716:	015a      	lsls	r2, r3, #5
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	4413      	add	r3, r2
 800671c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006720:	461a      	mov	r2, r3
 8006722:	2300      	movs	r3, #0
 8006724:	6053      	str	r3, [r2, #4]
 8006726:	e000      	b.n	800672a <USB_HC_StartXfer+0x3ea>
          break;
 8006728:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	015a      	lsls	r2, r3, #5
 800672e:	6a3b      	ldr	r3, [r7, #32]
 8006730:	4413      	add	r3, r2
 8006732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006740:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	78db      	ldrb	r3, [r3, #3]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d004      	beq.n	8006754 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006750:	613b      	str	r3, [r7, #16]
 8006752:	e003      	b.n	800675c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800675a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006762:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	015a      	lsls	r2, r3, #5
 8006768:	6a3b      	ldr	r3, [r7, #32]
 800676a:	4413      	add	r3, r2
 800676c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006770:	461a      	mov	r2, r3
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006776:	79fb      	ldrb	r3, [r7, #7]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800677c:	2300      	movs	r3, #0
 800677e:	e055      	b.n	800682c <USB_HC_StartXfer+0x4ec>
 8006780:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	78db      	ldrb	r3, [r3, #3]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d14e      	bne.n	800682a <USB_HC_StartXfer+0x4ea>
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d04a      	beq.n	800682a <USB_HC_StartXfer+0x4ea>
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	79db      	ldrb	r3, [r3, #7]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d146      	bne.n	800682a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	7c9b      	ldrb	r3, [r3, #18]
 80067a0:	2b03      	cmp	r3, #3
 80067a2:	d831      	bhi.n	8006808 <USB_HC_StartXfer+0x4c8>
 80067a4:	a201      	add	r2, pc, #4	@ (adr r2, 80067ac <USB_HC_StartXfer+0x46c>)
 80067a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067aa:	bf00      	nop
 80067ac:	080067bd 	.word	0x080067bd
 80067b0:	080067e1 	.word	0x080067e1
 80067b4:	080067bd 	.word	0x080067bd
 80067b8:	080067e1 	.word	0x080067e1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	6a1b      	ldr	r3, [r3, #32]
 80067c0:	3303      	adds	r3, #3
 80067c2:	089b      	lsrs	r3, r3, #2
 80067c4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80067c6:	8afa      	ldrh	r2, [r7, #22]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d91c      	bls.n	800680c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	f043 0220 	orr.w	r2, r3, #32
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	619a      	str	r2, [r3, #24]
        }
        break;
 80067de:	e015      	b.n	800680c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	3303      	adds	r3, #3
 80067e6:	089b      	lsrs	r3, r3, #2
 80067e8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80067ea:	8afa      	ldrh	r2, [r7, #22]
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d90a      	bls.n	8006810 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	619a      	str	r2, [r3, #24]
        }
        break;
 8006806:	e003      	b.n	8006810 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006808:	bf00      	nop
 800680a:	e002      	b.n	8006812 <USB_HC_StartXfer+0x4d2>
        break;
 800680c:	bf00      	nop
 800680e:	e000      	b.n	8006812 <USB_HC_StartXfer+0x4d2>
        break;
 8006810:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	6999      	ldr	r1, [r3, #24]
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	785a      	ldrb	r2, [r3, #1]
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	b29b      	uxth	r3, r3
 8006820:	2000      	movs	r0, #0
 8006822:	9000      	str	r0, [sp, #0]
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f7ff f9c9 	bl	8005bbc <USB_WritePacket>
  }

  return HAL_OK;
 800682a:	2300      	movs	r3, #0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3728      	adds	r7, #40	@ 0x28
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006846:	695b      	ldr	r3, [r3, #20]
 8006848:	b29b      	uxth	r3, r3
}
 800684a:	4618      	mov	r0, r3
 800684c:	3714      	adds	r7, #20
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006856:	b480      	push	{r7}
 8006858:	b089      	sub	sp, #36	@ 0x24
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
 800685e:	460b      	mov	r3, r1
 8006860:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006866:	78fb      	ldrb	r3, [r7, #3]
 8006868:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800686a:	2300      	movs	r3, #0
 800686c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	015a      	lsls	r2, r3, #5
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	4413      	add	r3, r2
 8006876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	0c9b      	lsrs	r3, r3, #18
 800687e:	f003 0303 	and.w	r3, r3, #3
 8006882:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	015a      	lsls	r2, r3, #5
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	4413      	add	r3, r2
 800688c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	0fdb      	lsrs	r3, r3, #31
 8006894:	f003 0301 	and.w	r3, r3, #1
 8006898:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	0fdb      	lsrs	r3, r3, #31
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f003 0320 	and.w	r3, r3, #32
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	d10d      	bne.n	80068d8 <USB_HC_Halt+0x82>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10a      	bne.n	80068d8 <USB_HC_Halt+0x82>
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d005      	beq.n	80068d4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d002      	beq.n	80068d4 <USB_HC_Halt+0x7e>
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	2b03      	cmp	r3, #3
 80068d2:	d101      	bne.n	80068d8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80068d4:	2300      	movs	r3, #0
 80068d6:	e0d8      	b.n	8006a8a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d002      	beq.n	80068e4 <USB_HC_Halt+0x8e>
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d173      	bne.n	80069cc <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80068e4:	69bb      	ldr	r3, [r7, #24]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	0151      	lsls	r1, r2, #5
 80068f6:	69fa      	ldr	r2, [r7, #28]
 80068f8:	440a      	add	r2, r1
 80068fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006902:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	f003 0320 	and.w	r3, r3, #32
 800690c:	2b00      	cmp	r3, #0
 800690e:	d14a      	bne.n	80069a6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006914:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d133      	bne.n	8006984 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	015a      	lsls	r2, r3, #5
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	4413      	add	r3, r2
 8006924:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	69ba      	ldr	r2, [r7, #24]
 800692c:	0151      	lsls	r1, r2, #5
 800692e:	69fa      	ldr	r2, [r7, #28]
 8006930:	440a      	add	r2, r1
 8006932:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006936:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800693a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	4413      	add	r3, r2
 8006944:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69ba      	ldr	r2, [r7, #24]
 800694c:	0151      	lsls	r1, r2, #5
 800694e:	69fa      	ldr	r2, [r7, #28]
 8006950:	440a      	add	r2, r1
 8006952:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006956:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800695a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	3301      	adds	r3, #1
 8006960:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006968:	d82e      	bhi.n	80069c8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	4413      	add	r3, r2
 8006972:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800697c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006980:	d0ec      	beq.n	800695c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006982:	e081      	b.n	8006a88 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	015a      	lsls	r2, r3, #5
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	4413      	add	r3, r2
 800698c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	69ba      	ldr	r2, [r7, #24]
 8006994:	0151      	lsls	r1, r2, #5
 8006996:	69fa      	ldr	r2, [r7, #28]
 8006998:	440a      	add	r2, r1
 800699a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800699e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069a2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80069a4:	e070      	b.n	8006a88 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	015a      	lsls	r2, r3, #5
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	4413      	add	r3, r2
 80069ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	0151      	lsls	r1, r2, #5
 80069b8:	69fa      	ldr	r2, [r7, #28]
 80069ba:	440a      	add	r2, r1
 80069bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069c4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80069c6:	e05f      	b.n	8006a88 <USB_HC_Halt+0x232>
            break;
 80069c8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80069ca:	e05d      	b.n	8006a88 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	015a      	lsls	r2, r3, #5
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	4413      	add	r3, r2
 80069d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	69ba      	ldr	r2, [r7, #24]
 80069dc:	0151      	lsls	r1, r2, #5
 80069de:	69fa      	ldr	r2, [r7, #28]
 80069e0:	440a      	add	r2, r1
 80069e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069ea:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d133      	bne.n	8006a64 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	69ba      	ldr	r2, [r7, #24]
 8006a0c:	0151      	lsls	r1, r2, #5
 8006a0e:	69fa      	ldr	r2, [r7, #28]
 8006a10:	440a      	add	r2, r1
 8006a12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a16:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a1a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	015a      	lsls	r2, r3, #5
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	4413      	add	r3, r2
 8006a24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	0151      	lsls	r1, r2, #5
 8006a2e:	69fa      	ldr	r2, [r7, #28]
 8006a30:	440a      	add	r2, r1
 8006a32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a3a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a48:	d81d      	bhi.n	8006a86 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	015a      	lsls	r2, r3, #5
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	4413      	add	r3, r2
 8006a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a60:	d0ec      	beq.n	8006a3c <USB_HC_Halt+0x1e6>
 8006a62:	e011      	b.n	8006a88 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	015a      	lsls	r2, r3, #5
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	69ba      	ldr	r2, [r7, #24]
 8006a74:	0151      	lsls	r1, r2, #5
 8006a76:	69fa      	ldr	r2, [r7, #28]
 8006a78:	440a      	add	r2, r1
 8006a7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a82:	6013      	str	r3, [r2, #0]
 8006a84:	e000      	b.n	8006a88 <USB_HC_Halt+0x232>
          break;
 8006a86:	bf00      	nop
    }
  }

  return HAL_OK;
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3724      	adds	r7, #36	@ 0x24
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr
	...

08006a98 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006aa8:	78fb      	ldrb	r3, [r7, #3]
 8006aaa:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006aac:	2301      	movs	r3, #1
 8006aae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	04da      	lsls	r2, r3, #19
 8006ab4:	4b15      	ldr	r3, [pc, #84]	@ (8006b0c <USB_DoPing+0x74>)
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	0151      	lsls	r1, r2, #5
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	440a      	add	r2, r1
 8006ac0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ac4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ac8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	015a      	lsls	r2, r3, #5
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ae0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ae8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	015a      	lsls	r2, r3, #5
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	4413      	add	r3, r2
 8006af2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006af6:	461a      	mov	r2, r3
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	371c      	adds	r7, #28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	1ff80000 	.word	0x1ff80000

08006b10 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b088      	sub	sp, #32
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006b20:	2300      	movs	r3, #0
 8006b22:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f7fe ff8c 	bl	8005a42 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b2a:	2110      	movs	r1, #16
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7fe ffe5 	bl	8005afc <USB_FlushTxFifo>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d001      	beq.n	8006b3c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f7ff f80f 	bl	8005b60 <USB_FlushRxFifo>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d001      	beq.n	8006b4c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	61bb      	str	r3, [r7, #24]
 8006b50:	e01f      	b.n	8006b92 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	015a      	lsls	r2, r3, #5
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	4413      	add	r3, r2
 8006b5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b68:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b70:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006b78:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	015a      	lsls	r2, r3, #5
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	4413      	add	r3, r2
 8006b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b86:	461a      	mov	r2, r3
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	61bb      	str	r3, [r7, #24]
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	2b0f      	cmp	r3, #15
 8006b96:	d9dc      	bls.n	8006b52 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006b98:	2300      	movs	r3, #0
 8006b9a:	61bb      	str	r3, [r7, #24]
 8006b9c:	e034      	b.n	8006c08 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	015a      	lsls	r2, r3, #5
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bb4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006bbc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006bc4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006be4:	d80c      	bhi.n	8006c00 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	015a      	lsls	r2, r3, #5
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	4413      	add	r3, r2
 8006bee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006bf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bfc:	d0ec      	beq.n	8006bd8 <USB_StopHost+0xc8>
 8006bfe:	e000      	b.n	8006c02 <USB_StopHost+0xf2>
        break;
 8006c00:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	3301      	adds	r3, #1
 8006c06:	61bb      	str	r3, [r7, #24]
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	2b0f      	cmp	r3, #15
 8006c0c:	d9c7      	bls.n	8006b9e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c14:	461a      	mov	r2, r3
 8006c16:	f04f 33ff 	mov.w	r3, #4294967295
 8006c1a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c22:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7fe fefb 	bl	8005a20 <USB_EnableGlobalInt>

  return ret;
 8006c2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3720      	adds	r7, #32
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006c34:	b590      	push	{r4, r7, lr}
 8006c36:	b089      	sub	sp, #36	@ 0x24
 8006c38:	af04      	add	r7, sp, #16
 8006c3a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	2202      	movs	r2, #2
 8006c40:	2102      	movs	r1, #2
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fc85 	bl	8007552 <USBH_FindInterface>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006c4c:	7bfb      	ldrb	r3, [r7, #15]
 8006c4e:	2bff      	cmp	r3, #255	@ 0xff
 8006c50:	d002      	beq.n	8006c58 <USBH_CDC_InterfaceInit+0x24>
 8006c52:	7bfb      	ldrb	r3, [r7, #15]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d901      	bls.n	8006c5c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006c58:	2302      	movs	r3, #2
 8006c5a:	e13d      	b.n	8006ed8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006c5c:	7bfb      	ldrb	r3, [r7, #15]
 8006c5e:	4619      	mov	r1, r3
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fc5a 	bl	800751a <USBH_SelectInterface>
 8006c66:	4603      	mov	r3, r0
 8006c68:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006c6a:	7bbb      	ldrb	r3, [r7, #14]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d001      	beq.n	8006c74 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006c70:	2302      	movs	r3, #2
 8006c72:	e131      	b.n	8006ed8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006c7a:	2050      	movs	r0, #80	@ 0x50
 8006c7c:	f002 fb64 	bl	8009348 <malloc>
 8006c80:	4603      	mov	r3, r0
 8006c82:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c8a:	69db      	ldr	r3, [r3, #28]
 8006c8c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d101      	bne.n	8006c98 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006c94:	2302      	movs	r3, #2
 8006c96:	e11f      	b.n	8006ed8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006c98:	2250      	movs	r2, #80	@ 0x50
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	68b8      	ldr	r0, [r7, #8]
 8006c9e:	f002 fc11 	bl	80094c4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006ca2:	7bfb      	ldrb	r3, [r7, #15]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	211a      	movs	r1, #26
 8006ca8:	fb01 f303 	mul.w	r3, r1, r3
 8006cac:	4413      	add	r3, r2
 8006cae:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	b25b      	sxtb	r3, r3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	da15      	bge.n	8006ce6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006cba:	7bfb      	ldrb	r3, [r7, #15]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	211a      	movs	r1, #26
 8006cc0:	fb01 f303 	mul.w	r3, r1, r3
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006cca:	781a      	ldrb	r2, [r3, #0]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006cd0:	7bfb      	ldrb	r3, [r7, #15]
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	211a      	movs	r1, #26
 8006cd6:	fb01 f303 	mul.w	r3, r1, r3
 8006cda:	4413      	add	r3, r2
 8006cdc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006ce0:	881a      	ldrh	r2, [r3, #0]
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	785b      	ldrb	r3, [r3, #1]
 8006cea:	4619      	mov	r1, r3
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f001 ffbe 	bl	8008c6e <USBH_AllocPipe>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	7819      	ldrb	r1, [r3, #0]
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	7858      	ldrb	r0, [r3, #1]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	8952      	ldrh	r2, [r2, #10]
 8006d12:	9202      	str	r2, [sp, #8]
 8006d14:	2203      	movs	r2, #3
 8006d16:	9201      	str	r2, [sp, #4]
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	4623      	mov	r3, r4
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f001 ff76 	bl	8008c10 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f002 fa85 	bl	800923c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006d32:	2300      	movs	r3, #0
 8006d34:	2200      	movs	r2, #0
 8006d36:	210a      	movs	r1, #10
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 fc0a 	bl	8007552 <USBH_FindInterface>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006d42:	7bfb      	ldrb	r3, [r7, #15]
 8006d44:	2bff      	cmp	r3, #255	@ 0xff
 8006d46:	d002      	beq.n	8006d4e <USBH_CDC_InterfaceInit+0x11a>
 8006d48:	7bfb      	ldrb	r3, [r7, #15]
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d901      	bls.n	8006d52 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006d4e:	2302      	movs	r3, #2
 8006d50:	e0c2      	b.n	8006ed8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006d52:	7bfb      	ldrb	r3, [r7, #15]
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	211a      	movs	r1, #26
 8006d58:	fb01 f303 	mul.w	r3, r1, r3
 8006d5c:	4413      	add	r3, r2
 8006d5e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	b25b      	sxtb	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	da16      	bge.n	8006d98 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006d6a:	7bfb      	ldrb	r3, [r7, #15]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	211a      	movs	r1, #26
 8006d70:	fb01 f303 	mul.w	r3, r1, r3
 8006d74:	4413      	add	r3, r2
 8006d76:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006d7a:	781a      	ldrb	r2, [r3, #0]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	211a      	movs	r1, #26
 8006d86:	fb01 f303 	mul.w	r3, r1, r3
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006d90:	881a      	ldrh	r2, [r3, #0]
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	835a      	strh	r2, [r3, #26]
 8006d96:	e015      	b.n	8006dc4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006d98:	7bfb      	ldrb	r3, [r7, #15]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	211a      	movs	r1, #26
 8006d9e:	fb01 f303 	mul.w	r3, r1, r3
 8006da2:	4413      	add	r3, r2
 8006da4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006da8:	781a      	ldrb	r2, [r3, #0]
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006dae:	7bfb      	ldrb	r3, [r7, #15]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	211a      	movs	r1, #26
 8006db4:	fb01 f303 	mul.w	r3, r1, r3
 8006db8:	4413      	add	r3, r2
 8006dba:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006dbe:	881a      	ldrh	r2, [r3, #0]
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006dc4:	7bfb      	ldrb	r3, [r7, #15]
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	211a      	movs	r1, #26
 8006dca:	fb01 f303 	mul.w	r3, r1, r3
 8006dce:	4413      	add	r3, r2
 8006dd0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	b25b      	sxtb	r3, r3
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	da16      	bge.n	8006e0a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006ddc:	7bfb      	ldrb	r3, [r7, #15]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	211a      	movs	r1, #26
 8006de2:	fb01 f303 	mul.w	r3, r1, r3
 8006de6:	4413      	add	r3, r2
 8006de8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006dec:	781a      	ldrb	r2, [r3, #0]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006df2:	7bfb      	ldrb	r3, [r7, #15]
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	211a      	movs	r1, #26
 8006df8:	fb01 f303 	mul.w	r3, r1, r3
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006e02:	881a      	ldrh	r2, [r3, #0]
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	835a      	strh	r2, [r3, #26]
 8006e08:	e015      	b.n	8006e36 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006e0a:	7bfb      	ldrb	r3, [r7, #15]
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	211a      	movs	r1, #26
 8006e10:	fb01 f303 	mul.w	r3, r1, r3
 8006e14:	4413      	add	r3, r2
 8006e16:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006e1a:	781a      	ldrb	r2, [r3, #0]
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006e20:	7bfb      	ldrb	r3, [r7, #15]
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	211a      	movs	r1, #26
 8006e26:	fb01 f303 	mul.w	r3, r1, r3
 8006e2a:	4413      	add	r3, r2
 8006e2c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006e30:	881a      	ldrh	r2, [r3, #0]
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	7b9b      	ldrb	r3, [r3, #14]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f001 ff16 	bl	8008c6e <USBH_AllocPipe>
 8006e42:	4603      	mov	r3, r0
 8006e44:	461a      	mov	r2, r3
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	7bdb      	ldrb	r3, [r3, #15]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f001 ff0c 	bl	8008c6e <USBH_AllocPipe>
 8006e56:	4603      	mov	r3, r0
 8006e58:	461a      	mov	r2, r3
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	7b59      	ldrb	r1, [r3, #13]
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	7b98      	ldrb	r0, [r3, #14]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006e72:	68ba      	ldr	r2, [r7, #8]
 8006e74:	8b12      	ldrh	r2, [r2, #24]
 8006e76:	9202      	str	r2, [sp, #8]
 8006e78:	2202      	movs	r2, #2
 8006e7a:	9201      	str	r2, [sp, #4]
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	4623      	mov	r3, r4
 8006e80:	4602      	mov	r2, r0
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f001 fec4 	bl	8008c10 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	7b19      	ldrb	r1, [r3, #12]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	7bd8      	ldrb	r0, [r3, #15]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	8b52      	ldrh	r2, [r2, #26]
 8006ea0:	9202      	str	r2, [sp, #8]
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	9201      	str	r2, [sp, #4]
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	4623      	mov	r3, r4
 8006eaa:	4602      	mov	r2, r0
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f001 feaf 	bl	8008c10 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	7b5b      	ldrb	r3, [r3, #13]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f002 f9ba 	bl	800923c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	7b1b      	ldrb	r3, [r3, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	4619      	mov	r1, r3
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f002 f9b3 	bl	800923c <USBH_LL_SetToggle>

  return USBH_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd90      	pop	{r4, r7, pc}

08006ee0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00e      	beq.n	8006f18 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	4619      	mov	r1, r3
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f001 fea4 	bl	8008c4e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f001 fecf 	bl	8008cb0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2200      	movs	r2, #0
 8006f16:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	7b1b      	ldrb	r3, [r3, #12]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00e      	beq.n	8006f3e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	7b1b      	ldrb	r3, [r3, #12]
 8006f24:	4619      	mov	r1, r3
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f001 fe91 	bl	8008c4e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	7b1b      	ldrb	r3, [r3, #12]
 8006f30:	4619      	mov	r1, r3
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f001 febc 	bl	8008cb0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	7b5b      	ldrb	r3, [r3, #13]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00e      	beq.n	8006f64 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	7b5b      	ldrb	r3, [r3, #13]
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f001 fe7e 	bl	8008c4e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	7b5b      	ldrb	r3, [r3, #13]
 8006f56:	4619      	mov	r1, r3
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f001 fea9 	bl	8008cb0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f6a:	69db      	ldr	r3, [r3, #28]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00b      	beq.n	8006f88 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f76:	69db      	ldr	r3, [r3, #28]
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f002 f9ed 	bl	8009358 <free>
    phost->pActiveClass->pData = 0U;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f84:	2200      	movs	r2, #0
 8006f86:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fa0:	69db      	ldr	r3, [r3, #28]
 8006fa2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	3340      	adds	r3, #64	@ 0x40
 8006fa8:	4619      	mov	r1, r3
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 f8b1 	bl	8007112 <GetLineCoding>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006fb4:	7afb      	ldrb	r3, [r7, #11]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d105      	bne.n	8006fc6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006fc0:	2102      	movs	r1, #2
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006fc6:	7afb      	ldrb	r3, [r7, #11]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fe6:	69db      	ldr	r3, [r3, #28]
 8006fe8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006ff0:	2b04      	cmp	r3, #4
 8006ff2:	d877      	bhi.n	80070e4 <USBH_CDC_Process+0x114>
 8006ff4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ffc <USBH_CDC_Process+0x2c>)
 8006ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffa:	bf00      	nop
 8006ffc:	08007011 	.word	0x08007011
 8007000:	08007017 	.word	0x08007017
 8007004:	08007047 	.word	0x08007047
 8007008:	080070bb 	.word	0x080070bb
 800700c:	080070c9 	.word	0x080070c9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007010:	2300      	movs	r3, #0
 8007012:	73fb      	strb	r3, [r7, #15]
      break;
 8007014:	e06d      	b.n	80070f2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800701a:	4619      	mov	r1, r3
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f897 	bl	8007150 <SetLineCoding>
 8007022:	4603      	mov	r3, r0
 8007024:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007026:	7bbb      	ldrb	r3, [r7, #14]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d104      	bne.n	8007036 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2202      	movs	r2, #2
 8007030:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007034:	e058      	b.n	80070e8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007036:	7bbb      	ldrb	r3, [r7, #14]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d055      	beq.n	80070e8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2204      	movs	r2, #4
 8007040:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007044:	e050      	b.n	80070e8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	3340      	adds	r3, #64	@ 0x40
 800704a:	4619      	mov	r1, r3
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f860 	bl	8007112 <GetLineCoding>
 8007052:	4603      	mov	r3, r0
 8007054:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007056:	7bbb      	ldrb	r3, [r7, #14]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d126      	bne.n	80070aa <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800706e:	791b      	ldrb	r3, [r3, #4]
 8007070:	429a      	cmp	r2, r3
 8007072:	d13b      	bne.n	80070ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800707e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007080:	429a      	cmp	r2, r3
 8007082:	d133      	bne.n	80070ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800708e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007090:	429a      	cmp	r2, r3
 8007092:	d12b      	bne.n	80070ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800709c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800709e:	429a      	cmp	r2, r3
 80070a0:	d124      	bne.n	80070ec <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f958 	bl	8007358 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80070a8:	e020      	b.n	80070ec <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80070aa:	7bbb      	ldrb	r3, [r7, #14]
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d01d      	beq.n	80070ec <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2204      	movs	r2, #4
 80070b4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80070b8:	e018      	b.n	80070ec <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f867 	bl	800718e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 f8da 	bl	800727a <CDC_ProcessReception>
      break;
 80070c6:	e014      	b.n	80070f2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80070c8:	2100      	movs	r1, #0
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f001 f81a 	bl	8008104 <USBH_ClrFeature>
 80070d0:	4603      	mov	r3, r0
 80070d2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80070d4:	7bbb      	ldrb	r3, [r7, #14]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10a      	bne.n	80070f0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80070e2:	e005      	b.n	80070f0 <USBH_CDC_Process+0x120>

    default:
      break;
 80070e4:	bf00      	nop
 80070e6:	e004      	b.n	80070f2 <USBH_CDC_Process+0x122>
      break;
 80070e8:	bf00      	nop
 80070ea:	e002      	b.n	80070f2 <USBH_CDC_Process+0x122>
      break;
 80070ec:	bf00      	nop
 80070ee:	e000      	b.n	80070f2 <USBH_CDC_Process+0x122>
      break;
 80070f0:	bf00      	nop

  }

  return status;
 80070f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3710      	adds	r7, #16
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	370c      	adds	r7, #12
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr

08007112 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b082      	sub	sp, #8
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
 800711a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	22a1      	movs	r2, #161	@ 0xa1
 8007120:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2221      	movs	r2, #33	@ 0x21
 8007126:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2207      	movs	r2, #7
 8007138:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	2207      	movs	r2, #7
 800713e:	4619      	mov	r1, r3
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f001 fb14 	bl	800876e <USBH_CtlReq>
 8007146:	4603      	mov	r3, r0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3708      	adds	r7, #8
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b082      	sub	sp, #8
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2221      	movs	r2, #33	@ 0x21
 800715e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2220      	movs	r2, #32
 8007164:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2207      	movs	r2, #7
 8007176:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	2207      	movs	r2, #7
 800717c:	4619      	mov	r1, r3
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f001 faf5 	bl	800876e <USBH_CtlReq>
 8007184:	4603      	mov	r3, r0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3708      	adds	r7, #8
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}

0800718e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800718e:	b580      	push	{r7, lr}
 8007190:	b086      	sub	sp, #24
 8007192:	af02      	add	r7, sp, #8
 8007194:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800719c:	69db      	ldr	r3, [r3, #28]
 800719e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80071a0:	2300      	movs	r3, #0
 80071a2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d002      	beq.n	80071b4 <CDC_ProcessTransmission+0x26>
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d023      	beq.n	80071fa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80071b2:	e05e      	b.n	8007272 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	8b12      	ldrh	r2, [r2, #24]
 80071bc:	4293      	cmp	r3, r2
 80071be:	d90b      	bls.n	80071d8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	69d9      	ldr	r1, [r3, #28]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	8b1a      	ldrh	r2, [r3, #24]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	7b5b      	ldrb	r3, [r3, #13]
 80071cc:	2001      	movs	r0, #1
 80071ce:	9000      	str	r0, [sp, #0]
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f001 fcda 	bl	8008b8a <USBH_BulkSendData>
 80071d6:	e00b      	b.n	80071f0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80071e0:	b29a      	uxth	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	7b5b      	ldrb	r3, [r3, #13]
 80071e6:	2001      	movs	r0, #1
 80071e8:	9000      	str	r0, [sp, #0]
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f001 fccd 	bl	8008b8a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2202      	movs	r2, #2
 80071f4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80071f8:	e03b      	b.n	8007272 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	7b5b      	ldrb	r3, [r3, #13]
 80071fe:	4619      	mov	r1, r3
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f001 fff1 	bl	80091e8 <USBH_LL_GetURBState>
 8007206:	4603      	mov	r3, r0
 8007208:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800720a:	7afb      	ldrb	r3, [r7, #11]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d128      	bne.n	8007262 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	8b12      	ldrh	r2, [r2, #24]
 8007218:	4293      	cmp	r3, r2
 800721a:	d90e      	bls.n	800723a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007220:	68fa      	ldr	r2, [r7, #12]
 8007222:	8b12      	ldrh	r2, [r2, #24]
 8007224:	1a9a      	subs	r2, r3, r2
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	69db      	ldr	r3, [r3, #28]
 800722e:	68fa      	ldr	r2, [r7, #12]
 8007230:	8b12      	ldrh	r2, [r2, #24]
 8007232:	441a      	add	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	61da      	str	r2, [r3, #28]
 8007238:	e002      	b.n	8007240 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007244:	2b00      	cmp	r3, #0
 8007246:	d004      	beq.n	8007252 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007250:	e00e      	b.n	8007270 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f868 	bl	8007330 <USBH_CDC_TransmitCallback>
      break;
 8007260:	e006      	b.n	8007270 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8007262:	7afb      	ldrb	r3, [r7, #11]
 8007264:	2b02      	cmp	r3, #2
 8007266:	d103      	bne.n	8007270 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007270:	bf00      	nop
  }
}
 8007272:	bf00      	nop
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}

0800727a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b086      	sub	sp, #24
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800728c:	2300      	movs	r3, #0
 800728e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007296:	2b03      	cmp	r3, #3
 8007298:	d002      	beq.n	80072a0 <CDC_ProcessReception+0x26>
 800729a:	2b04      	cmp	r3, #4
 800729c:	d00e      	beq.n	80072bc <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800729e:	e043      	b.n	8007328 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	6a19      	ldr	r1, [r3, #32]
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	8b5a      	ldrh	r2, [r3, #26]
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	7b1b      	ldrb	r3, [r3, #12]
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f001 fc91 	bl	8008bd4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2204      	movs	r2, #4
 80072b6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80072ba:	e035      	b.n	8007328 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	7b1b      	ldrb	r3, [r3, #12]
 80072c0:	4619      	mov	r1, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f001 ff90 	bl	80091e8 <USBH_LL_GetURBState>
 80072c8:	4603      	mov	r3, r0
 80072ca:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80072cc:	7cfb      	ldrb	r3, [r7, #19]
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d129      	bne.n	8007326 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	7b1b      	ldrb	r3, [r3, #12]
 80072d6:	4619      	mov	r1, r3
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f001 fef3 	bl	80090c4 <USBH_LL_GetLastXferSize>
 80072de:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d016      	beq.n	8007318 <CDC_ProcessReception+0x9e>
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	8b5b      	ldrh	r3, [r3, #26]
 80072ee:	461a      	mov	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d910      	bls.n	8007318 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	1ad2      	subs	r2, r2, r3
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	6a1a      	ldr	r2, [r3, #32]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	441a      	add	r2, r3
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	2203      	movs	r2, #3
 8007312:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007316:	e006      	b.n	8007326 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 f80f 	bl	8007344 <USBH_CDC_ReceiveCallback>
      break;
 8007326:	bf00      	nop
  }
}
 8007328:	bf00      	nop
 800732a:	3718      	adds	r7, #24
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007338:	bf00      	nop
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800734c:	bf00      	nop
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007360:	bf00      	nop
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	4613      	mov	r3, r2
 8007378:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d101      	bne.n	8007384 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007380:	2302      	movs	r3, #2
 8007382:	e029      	b.n	80073d8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	79fa      	ldrb	r2, [r7, #7]
 8007388:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800739c:	68f8      	ldr	r0, [r7, #12]
 800739e:	f000 f81f 	bl	80073e0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d003      	beq.n	80073d0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80073d0:	68f8      	ldr	r0, [r7, #12]
 80073d2:	f001 fdc3 	bl	8008f5c <USBH_LL_Init>

  return USBH_OK;
 80073d6:	2300      	movs	r3, #0
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3710      	adds	r7, #16
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80073e8:	2300      	movs	r3, #0
 80073ea:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80073ec:	2300      	movs	r3, #0
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	e009      	b.n	8007406 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	33e0      	adds	r3, #224	@ 0xe0
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	4413      	add	r3, r2
 80073fc:	2200      	movs	r2, #0
 80073fe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	3301      	adds	r3, #1
 8007404:	60fb      	str	r3, [r7, #12]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2b0f      	cmp	r3, #15
 800740a:	d9f2      	bls.n	80073f2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800740c:	2300      	movs	r3, #0
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	e009      	b.n	8007426 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	4413      	add	r3, r2
 8007418:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800741c:	2200      	movs	r2, #0
 800741e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	3301      	adds	r3, #1
 8007424:	60fb      	str	r3, [r7, #12]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800742c:	d3f1      	bcc.n	8007412 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2240      	movs	r2, #64	@ 0x40
 8007452:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	331c      	adds	r3, #28
 800747e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007482:	2100      	movs	r1, #0
 8007484:	4618      	mov	r0, r3
 8007486:	f002 f81d 	bl	80094c4 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007490:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007494:	2100      	movs	r1, #0
 8007496:	4618      	mov	r0, r3
 8007498:	f002 f814 	bl	80094c4 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80074a2:	2212      	movs	r2, #18
 80074a4:	2100      	movs	r1, #0
 80074a6:	4618      	mov	r0, r3
 80074a8:	f002 f80c 	bl	80094c4 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80074b2:	223e      	movs	r2, #62	@ 0x3e
 80074b4:	2100      	movs	r1, #0
 80074b6:	4618      	mov	r0, r3
 80074b8:	f002 f804 	bl	80094c4 <memset>

  return USBH_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80074c6:	b480      	push	{r7}
 80074c8:	b085      	sub	sp, #20
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
 80074ce:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80074d0:	2300      	movs	r3, #0
 80074d2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d016      	beq.n	8007508 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d10e      	bne.n	8007502 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80074ea:	1c59      	adds	r1, r3, #1
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	33de      	adds	r3, #222	@ 0xde
 80074f6:	6839      	ldr	r1, [r7, #0]
 80074f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80074fc:	2300      	movs	r3, #0
 80074fe:	73fb      	strb	r3, [r7, #15]
 8007500:	e004      	b.n	800750c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007502:	2302      	movs	r3, #2
 8007504:	73fb      	strb	r3, [r7, #15]
 8007506:	e001      	b.n	800750c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007508:	2302      	movs	r3, #2
 800750a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800750c:	7bfb      	ldrb	r3, [r7, #15]
}
 800750e:	4618      	mov	r0, r3
 8007510:	3714      	adds	r7, #20
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr

0800751a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800751a:	b480      	push	{r7}
 800751c:	b085      	sub	sp, #20
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
 8007522:	460b      	mov	r3, r1
 8007524:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007526:	2300      	movs	r3, #0
 8007528:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007530:	78fa      	ldrb	r2, [r7, #3]
 8007532:	429a      	cmp	r2, r3
 8007534:	d204      	bcs.n	8007540 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	78fa      	ldrb	r2, [r7, #3]
 800753a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800753e:	e001      	b.n	8007544 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007540:	2302      	movs	r3, #2
 8007542:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007544:	7bfb      	ldrb	r3, [r7, #15]
}
 8007546:	4618      	mov	r0, r3
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr

08007552 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007552:	b480      	push	{r7}
 8007554:	b087      	sub	sp, #28
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
 800755a:	4608      	mov	r0, r1
 800755c:	4611      	mov	r1, r2
 800755e:	461a      	mov	r2, r3
 8007560:	4603      	mov	r3, r0
 8007562:	70fb      	strb	r3, [r7, #3]
 8007564:	460b      	mov	r3, r1
 8007566:	70bb      	strb	r3, [r7, #2]
 8007568:	4613      	mov	r3, r2
 800756a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800756c:	2300      	movs	r3, #0
 800756e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007570:	2300      	movs	r3, #0
 8007572:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800757a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800757c:	e025      	b.n	80075ca <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800757e:	7dfb      	ldrb	r3, [r7, #23]
 8007580:	221a      	movs	r2, #26
 8007582:	fb02 f303 	mul.w	r3, r2, r3
 8007586:	3308      	adds	r3, #8
 8007588:	68fa      	ldr	r2, [r7, #12]
 800758a:	4413      	add	r3, r2
 800758c:	3302      	adds	r3, #2
 800758e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	795b      	ldrb	r3, [r3, #5]
 8007594:	78fa      	ldrb	r2, [r7, #3]
 8007596:	429a      	cmp	r2, r3
 8007598:	d002      	beq.n	80075a0 <USBH_FindInterface+0x4e>
 800759a:	78fb      	ldrb	r3, [r7, #3]
 800759c:	2bff      	cmp	r3, #255	@ 0xff
 800759e:	d111      	bne.n	80075c4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80075a4:	78ba      	ldrb	r2, [r7, #2]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d002      	beq.n	80075b0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80075aa:	78bb      	ldrb	r3, [r7, #2]
 80075ac:	2bff      	cmp	r3, #255	@ 0xff
 80075ae:	d109      	bne.n	80075c4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80075b4:	787a      	ldrb	r2, [r7, #1]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d002      	beq.n	80075c0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80075ba:	787b      	ldrb	r3, [r7, #1]
 80075bc:	2bff      	cmp	r3, #255	@ 0xff
 80075be:	d101      	bne.n	80075c4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80075c0:	7dfb      	ldrb	r3, [r7, #23]
 80075c2:	e006      	b.n	80075d2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80075c4:	7dfb      	ldrb	r3, [r7, #23]
 80075c6:	3301      	adds	r3, #1
 80075c8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80075ca:	7dfb      	ldrb	r3, [r7, #23]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d9d6      	bls.n	800757e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80075d0:	23ff      	movs	r3, #255	@ 0xff
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b082      	sub	sp, #8
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f001 fcf4 	bl	8008fd4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80075ec:	2101      	movs	r1, #1
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f001 fe0d 	bl	800920e <USBH_LL_DriverVBUS>

  return USBH_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3708      	adds	r7, #8
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b088      	sub	sp, #32
 8007604:	af04      	add	r7, sp, #16
 8007606:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007608:	2302      	movs	r3, #2
 800760a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800760c:	2300      	movs	r3, #0
 800760e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b01      	cmp	r3, #1
 800761a:	d102      	bne.n	8007622 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2203      	movs	r2, #3
 8007620:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	b2db      	uxtb	r3, r3
 8007628:	2b0b      	cmp	r3, #11
 800762a:	f200 81bb 	bhi.w	80079a4 <USBH_Process+0x3a4>
 800762e:	a201      	add	r2, pc, #4	@ (adr r2, 8007634 <USBH_Process+0x34>)
 8007630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007634:	08007665 	.word	0x08007665
 8007638:	08007697 	.word	0x08007697
 800763c:	080076ff 	.word	0x080076ff
 8007640:	0800793f 	.word	0x0800793f
 8007644:	080079a5 	.word	0x080079a5
 8007648:	0800779f 	.word	0x0800779f
 800764c:	080078e5 	.word	0x080078e5
 8007650:	080077d5 	.word	0x080077d5
 8007654:	080077f5 	.word	0x080077f5
 8007658:	08007813 	.word	0x08007813
 800765c:	08007857 	.word	0x08007857
 8007660:	08007927 	.word	0x08007927
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b00      	cmp	r3, #0
 800766e:	f000 819b 	beq.w	80079a8 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2201      	movs	r2, #1
 8007676:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007678:	20c8      	movs	r0, #200	@ 0xc8
 800767a:	f001 fe12 	bl	80092a2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f001 fd05 	bl	800908e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007694:	e188      	b.n	80079a8 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800769c:	2b01      	cmp	r3, #1
 800769e:	d107      	bne.n	80076b0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2202      	movs	r2, #2
 80076ac:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80076ae:	e18a      	b.n	80079c6 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80076b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80076ba:	d914      	bls.n	80076e6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80076c2:	3301      	adds	r3, #1
 80076c4:	b2da      	uxtb	r2, r3
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80076d2:	2b03      	cmp	r3, #3
 80076d4:	d903      	bls.n	80076de <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	220d      	movs	r2, #13
 80076da:	701a      	strb	r2, [r3, #0]
      break;
 80076dc:	e173      	b.n	80079c6 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	701a      	strb	r2, [r3, #0]
      break;
 80076e4:	e16f      	b.n	80079c6 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80076ec:	f103 020a 	add.w	r2, r3, #10
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80076f6:	200a      	movs	r0, #10
 80076f8:	f001 fdd3 	bl	80092a2 <USBH_Delay>
      break;
 80076fc:	e163      	b.n	80079c6 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007704:	2b00      	cmp	r3, #0
 8007706:	d005      	beq.n	8007714 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800770e:	2104      	movs	r1, #4
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007714:	2064      	movs	r0, #100	@ 0x64
 8007716:	f001 fdc4 	bl	80092a2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f001 fc90 	bl	8009040 <USBH_LL_GetSpeed>
 8007720:	4603      	mov	r3, r0
 8007722:	461a      	mov	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2205      	movs	r2, #5
 800772e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007730:	2100      	movs	r1, #0
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f001 fa9b 	bl	8008c6e <USBH_AllocPipe>
 8007738:	4603      	mov	r3, r0
 800773a:	461a      	mov	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007740:	2180      	movs	r1, #128	@ 0x80
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f001 fa93 	bl	8008c6e <USBH_AllocPipe>
 8007748:	4603      	mov	r3, r0
 800774a:	461a      	mov	r2, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	7919      	ldrb	r1, [r3, #4]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007764:	9202      	str	r2, [sp, #8]
 8007766:	2200      	movs	r2, #0
 8007768:	9201      	str	r2, [sp, #4]
 800776a:	9300      	str	r3, [sp, #0]
 800776c:	4603      	mov	r3, r0
 800776e:	2280      	movs	r2, #128	@ 0x80
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f001 fa4d 	bl	8008c10 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	7959      	ldrb	r1, [r3, #5]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800778a:	9202      	str	r2, [sp, #8]
 800778c:	2200      	movs	r2, #0
 800778e:	9201      	str	r2, [sp, #4]
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	4603      	mov	r3, r0
 8007794:	2200      	movs	r2, #0
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f001 fa3a 	bl	8008c10 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800779c:	e113      	b.n	80079c6 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 f916 	bl	80079d0 <USBH_HandleEnum>
 80077a4:	4603      	mov	r3, r0
 80077a6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80077a8:	7bbb      	ldrb	r3, [r7, #14]
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f040 80fd 	bne.w	80079ac <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d103      	bne.n	80077cc <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2208      	movs	r2, #8
 80077c8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80077ca:	e0ef      	b.n	80079ac <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2207      	movs	r2, #7
 80077d0:	701a      	strb	r2, [r3, #0]
      break;
 80077d2:	e0eb      	b.n	80079ac <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80077da:	2b00      	cmp	r3, #0
 80077dc:	f000 80e8 	beq.w	80079b0 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80077e6:	2101      	movs	r1, #1
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2208      	movs	r2, #8
 80077f0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80077f2:	e0dd      	b.n	80079b0 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80077fa:	4619      	mov	r1, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 fc3a 	bl	8008076 <USBH_SetCfg>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	f040 80d5 	bne.w	80079b4 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2209      	movs	r2, #9
 800780e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007810:	e0d0      	b.n	80079b4 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007818:	f003 0320 	and.w	r3, r3, #32
 800781c:	2b00      	cmp	r3, #0
 800781e:	d016      	beq.n	800784e <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007820:	2101      	movs	r1, #1
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 fc4a 	bl	80080bc <USBH_SetFeature>
 8007828:	4603      	mov	r3, r0
 800782a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800782c:	7bbb      	ldrb	r3, [r7, #14]
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b00      	cmp	r3, #0
 8007832:	d103      	bne.n	800783c <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	220a      	movs	r2, #10
 8007838:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800783a:	e0bd      	b.n	80079b8 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 800783c:	7bbb      	ldrb	r3, [r7, #14]
 800783e:	b2db      	uxtb	r3, r3
 8007840:	2b03      	cmp	r3, #3
 8007842:	f040 80b9 	bne.w	80079b8 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	220a      	movs	r2, #10
 800784a:	701a      	strb	r2, [r3, #0]
      break;
 800784c:	e0b4      	b.n	80079b8 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	220a      	movs	r2, #10
 8007852:	701a      	strb	r2, [r3, #0]
      break;
 8007854:	e0b0      	b.n	80079b8 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 80ad 	beq.w	80079bc <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800786a:	2300      	movs	r3, #0
 800786c:	73fb      	strb	r3, [r7, #15]
 800786e:	e016      	b.n	800789e <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007870:	7bfa      	ldrb	r2, [r7, #15]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	32de      	adds	r2, #222	@ 0xde
 8007876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800787a:	791a      	ldrb	r2, [r3, #4]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007882:	429a      	cmp	r2, r3
 8007884:	d108      	bne.n	8007898 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007886:	7bfa      	ldrb	r2, [r7, #15]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	32de      	adds	r2, #222	@ 0xde
 800788c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007896:	e005      	b.n	80078a4 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007898:	7bfb      	ldrb	r3, [r7, #15]
 800789a:	3301      	adds	r3, #1
 800789c:	73fb      	strb	r3, [r7, #15]
 800789e:	7bfb      	ldrb	r3, [r7, #15]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d0e5      	beq.n	8007870 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d016      	beq.n	80078dc <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	4798      	blx	r3
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d109      	bne.n	80078d4 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2206      	movs	r2, #6
 80078c4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80078cc:	2103      	movs	r1, #3
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80078d2:	e073      	b.n	80079bc <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	220d      	movs	r2, #13
 80078d8:	701a      	strb	r2, [r3, #0]
      break;
 80078da:	e06f      	b.n	80079bc <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	220d      	movs	r2, #13
 80078e0:	701a      	strb	r2, [r3, #0]
      break;
 80078e2:	e06b      	b.n	80079bc <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d017      	beq.n	800791e <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	4798      	blx	r3
 80078fa:	4603      	mov	r3, r0
 80078fc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80078fe:	7bbb      	ldrb	r3, [r7, #14]
 8007900:	b2db      	uxtb	r3, r3
 8007902:	2b00      	cmp	r3, #0
 8007904:	d103      	bne.n	800790e <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	220b      	movs	r2, #11
 800790a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800790c:	e058      	b.n	80079c0 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 800790e:	7bbb      	ldrb	r3, [r7, #14]
 8007910:	b2db      	uxtb	r3, r3
 8007912:	2b02      	cmp	r3, #2
 8007914:	d154      	bne.n	80079c0 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	220d      	movs	r2, #13
 800791a:	701a      	strb	r2, [r3, #0]
      break;
 800791c:	e050      	b.n	80079c0 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	220d      	movs	r2, #13
 8007922:	701a      	strb	r2, [r3, #0]
      break;
 8007924:	e04c      	b.n	80079c0 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800792c:	2b00      	cmp	r3, #0
 800792e:	d049      	beq.n	80079c4 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007936:	695b      	ldr	r3, [r3, #20]
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	4798      	blx	r3
      }
      break;
 800793c:	e042      	b.n	80079c4 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f7ff fd4a 	bl	80073e0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007952:	2b00      	cmp	r3, #0
 8007954:	d009      	beq.n	800796a <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007970:	2b00      	cmp	r3, #0
 8007972:	d005      	beq.n	8007980 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800797a:	2105      	movs	r1, #5
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007986:	b2db      	uxtb	r3, r3
 8007988:	2b01      	cmp	r3, #1
 800798a:	d107      	bne.n	800799c <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff fe22 	bl	80075de <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800799a:	e014      	b.n	80079c6 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f001 fb19 	bl	8008fd4 <USBH_LL_Start>
      break;
 80079a2:	e010      	b.n	80079c6 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 80079a4:	bf00      	nop
 80079a6:	e00e      	b.n	80079c6 <USBH_Process+0x3c6>
      break;
 80079a8:	bf00      	nop
 80079aa:	e00c      	b.n	80079c6 <USBH_Process+0x3c6>
      break;
 80079ac:	bf00      	nop
 80079ae:	e00a      	b.n	80079c6 <USBH_Process+0x3c6>
    break;
 80079b0:	bf00      	nop
 80079b2:	e008      	b.n	80079c6 <USBH_Process+0x3c6>
      break;
 80079b4:	bf00      	nop
 80079b6:	e006      	b.n	80079c6 <USBH_Process+0x3c6>
      break;
 80079b8:	bf00      	nop
 80079ba:	e004      	b.n	80079c6 <USBH_Process+0x3c6>
      break;
 80079bc:	bf00      	nop
 80079be:	e002      	b.n	80079c6 <USBH_Process+0x3c6>
      break;
 80079c0:	bf00      	nop
 80079c2:	e000      	b.n	80079c6 <USBH_Process+0x3c6>
      break;
 80079c4:	bf00      	nop
  }
  return USBH_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b088      	sub	sp, #32
 80079d4:	af04      	add	r7, sp, #16
 80079d6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80079d8:	2301      	movs	r3, #1
 80079da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80079dc:	2301      	movs	r3, #1
 80079de:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	785b      	ldrb	r3, [r3, #1]
 80079e4:	2b07      	cmp	r3, #7
 80079e6:	f200 81bd 	bhi.w	8007d64 <USBH_HandleEnum+0x394>
 80079ea:	a201      	add	r2, pc, #4	@ (adr r2, 80079f0 <USBH_HandleEnum+0x20>)
 80079ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f0:	08007a11 	.word	0x08007a11
 80079f4:	08007acb 	.word	0x08007acb
 80079f8:	08007b35 	.word	0x08007b35
 80079fc:	08007bbf 	.word	0x08007bbf
 8007a00:	08007c29 	.word	0x08007c29
 8007a04:	08007c99 	.word	0x08007c99
 8007a08:	08007cdf 	.word	0x08007cdf
 8007a0c:	08007d25 	.word	0x08007d25
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007a10:	2108      	movs	r1, #8
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 fa4c 	bl	8007eb0 <USBH_Get_DevDesc>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007a1c:	7bbb      	ldrb	r3, [r7, #14]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d12e      	bne.n	8007a80 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	7919      	ldrb	r1, [r3, #4]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007a46:	9202      	str	r2, [sp, #8]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	9201      	str	r2, [sp, #4]
 8007a4c:	9300      	str	r3, [sp, #0]
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2280      	movs	r2, #128	@ 0x80
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 f8dc 	bl	8008c10 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	7959      	ldrb	r1, [r3, #5]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a6c:	9202      	str	r2, [sp, #8]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	9201      	str	r2, [sp, #4]
 8007a72:	9300      	str	r3, [sp, #0]
 8007a74:	4603      	mov	r3, r0
 8007a76:	2200      	movs	r2, #0
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f001 f8c9 	bl	8008c10 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007a7e:	e173      	b.n	8007d68 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a80:	7bbb      	ldrb	r3, [r7, #14]
 8007a82:	2b03      	cmp	r3, #3
 8007a84:	f040 8170 	bne.w	8007d68 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007a8e:	3301      	adds	r3, #1
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007a9e:	2b03      	cmp	r3, #3
 8007aa0:	d903      	bls.n	8007aaa <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	220d      	movs	r2, #13
 8007aa6:	701a      	strb	r2, [r3, #0]
      break;
 8007aa8:	e15e      	b.n	8007d68 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	795b      	ldrb	r3, [r3, #5]
 8007aae:	4619      	mov	r1, r3
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f001 f8fd 	bl	8008cb0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	791b      	ldrb	r3, [r3, #4]
 8007aba:	4619      	mov	r1, r3
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f001 f8f7 	bl	8008cb0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	701a      	strb	r2, [r3, #0]
      break;
 8007ac8:	e14e      	b.n	8007d68 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007aca:	2112      	movs	r1, #18
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 f9ef 	bl	8007eb0 <USBH_Get_DevDesc>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007ad6:	7bbb      	ldrb	r3, [r7, #14]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d103      	bne.n	8007ae4 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2202      	movs	r2, #2
 8007ae0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007ae2:	e143      	b.n	8007d6c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ae4:	7bbb      	ldrb	r3, [r7, #14]
 8007ae6:	2b03      	cmp	r3, #3
 8007ae8:	f040 8140 	bne.w	8007d6c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007af2:	3301      	adds	r3, #1
 8007af4:	b2da      	uxtb	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007b02:	2b03      	cmp	r3, #3
 8007b04:	d903      	bls.n	8007b0e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	220d      	movs	r2, #13
 8007b0a:	701a      	strb	r2, [r3, #0]
      break;
 8007b0c:	e12e      	b.n	8007d6c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	795b      	ldrb	r3, [r3, #5]
 8007b12:	4619      	mov	r1, r3
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f001 f8cb 	bl	8008cb0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	791b      	ldrb	r3, [r3, #4]
 8007b1e:	4619      	mov	r1, r3
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f001 f8c5 	bl	8008cb0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	701a      	strb	r2, [r3, #0]
      break;
 8007b32:	e11b      	b.n	8007d6c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007b34:	2101      	movs	r1, #1
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 fa79 	bl	800802e <USBH_SetAddress>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007b40:	7bbb      	ldrb	r3, [r7, #14]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d130      	bne.n	8007ba8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8007b46:	2002      	movs	r0, #2
 8007b48:	f001 fbab 	bl	80092a2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2203      	movs	r2, #3
 8007b58:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	7919      	ldrb	r1, [r3, #4]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007b6e:	9202      	str	r2, [sp, #8]
 8007b70:	2200      	movs	r2, #0
 8007b72:	9201      	str	r2, [sp, #4]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	4603      	mov	r3, r0
 8007b78:	2280      	movs	r2, #128	@ 0x80
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f001 f848 	bl	8008c10 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	7959      	ldrb	r1, [r3, #5]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007b94:	9202      	str	r2, [sp, #8]
 8007b96:	2200      	movs	r2, #0
 8007b98:	9201      	str	r2, [sp, #4]
 8007b9a:	9300      	str	r3, [sp, #0]
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f001 f835 	bl	8008c10 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007ba6:	e0e3      	b.n	8007d70 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ba8:	7bbb      	ldrb	r3, [r7, #14]
 8007baa:	2b03      	cmp	r3, #3
 8007bac:	f040 80e0 	bne.w	8007d70 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	220d      	movs	r2, #13
 8007bb4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	705a      	strb	r2, [r3, #1]
      break;
 8007bbc:	e0d8      	b.n	8007d70 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007bbe:	2109      	movs	r1, #9
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f9a1 	bl	8007f08 <USBH_Get_CfgDesc>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007bca:	7bbb      	ldrb	r3, [r7, #14]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d103      	bne.n	8007bd8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2204      	movs	r2, #4
 8007bd4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007bd6:	e0cd      	b.n	8007d74 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007bd8:	7bbb      	ldrb	r3, [r7, #14]
 8007bda:	2b03      	cmp	r3, #3
 8007bdc:	f040 80ca 	bne.w	8007d74 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007be6:	3301      	adds	r3, #1
 8007be8:	b2da      	uxtb	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007bf6:	2b03      	cmp	r3, #3
 8007bf8:	d903      	bls.n	8007c02 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	220d      	movs	r2, #13
 8007bfe:	701a      	strb	r2, [r3, #0]
      break;
 8007c00:	e0b8      	b.n	8007d74 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	795b      	ldrb	r3, [r3, #5]
 8007c06:	4619      	mov	r1, r3
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f001 f851 	bl	8008cb0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	791b      	ldrb	r3, [r3, #4]
 8007c12:	4619      	mov	r1, r3
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f001 f84b 	bl	8008cb0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	701a      	strb	r2, [r3, #0]
      break;
 8007c26:	e0a5      	b.n	8007d74 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8007c2e:	4619      	mov	r1, r3
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 f969 	bl	8007f08 <USBH_Get_CfgDesc>
 8007c36:	4603      	mov	r3, r0
 8007c38:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007c3a:	7bbb      	ldrb	r3, [r7, #14]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d103      	bne.n	8007c48 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2205      	movs	r2, #5
 8007c44:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007c46:	e097      	b.n	8007d78 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007c48:	7bbb      	ldrb	r3, [r7, #14]
 8007c4a:	2b03      	cmp	r3, #3
 8007c4c:	f040 8094 	bne.w	8007d78 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007c56:	3301      	adds	r3, #1
 8007c58:	b2da      	uxtb	r2, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007c66:	2b03      	cmp	r3, #3
 8007c68:	d903      	bls.n	8007c72 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	220d      	movs	r2, #13
 8007c6e:	701a      	strb	r2, [r3, #0]
      break;
 8007c70:	e082      	b.n	8007d78 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	795b      	ldrb	r3, [r3, #5]
 8007c76:	4619      	mov	r1, r3
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f001 f819 	bl	8008cb0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	791b      	ldrb	r3, [r3, #4]
 8007c82:	4619      	mov	r1, r3
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f001 f813 	bl	8008cb0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	701a      	strb	r2, [r3, #0]
      break;
 8007c96:	e06f      	b.n	8007d78 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d019      	beq.n	8007cd6 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007cae:	23ff      	movs	r3, #255	@ 0xff
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 f953 	bl	8007f5c <USBH_Get_StringDesc>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007cba:	7bbb      	ldrb	r3, [r7, #14]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d103      	bne.n	8007cc8 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2206      	movs	r2, #6
 8007cc4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007cc6:	e059      	b.n	8007d7c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007cc8:	7bbb      	ldrb	r3, [r7, #14]
 8007cca:	2b03      	cmp	r3, #3
 8007ccc:	d156      	bne.n	8007d7c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2206      	movs	r2, #6
 8007cd2:	705a      	strb	r2, [r3, #1]
      break;
 8007cd4:	e052      	b.n	8007d7c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2206      	movs	r2, #6
 8007cda:	705a      	strb	r2, [r3, #1]
      break;
 8007cdc:	e04e      	b.n	8007d7c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d019      	beq.n	8007d1c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007cf4:	23ff      	movs	r3, #255	@ 0xff
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 f930 	bl	8007f5c <USBH_Get_StringDesc>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007d00:	7bbb      	ldrb	r3, [r7, #14]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d103      	bne.n	8007d0e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2207      	movs	r2, #7
 8007d0a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007d0c:	e038      	b.n	8007d80 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007d0e:	7bbb      	ldrb	r3, [r7, #14]
 8007d10:	2b03      	cmp	r3, #3
 8007d12:	d135      	bne.n	8007d80 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2207      	movs	r2, #7
 8007d18:	705a      	strb	r2, [r3, #1]
      break;
 8007d1a:	e031      	b.n	8007d80 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2207      	movs	r2, #7
 8007d20:	705a      	strb	r2, [r3, #1]
      break;
 8007d22:	e02d      	b.n	8007d80 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d017      	beq.n	8007d5e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007d3a:	23ff      	movs	r3, #255	@ 0xff
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 f90d 	bl	8007f5c <USBH_Get_StringDesc>
 8007d42:	4603      	mov	r3, r0
 8007d44:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007d46:	7bbb      	ldrb	r3, [r7, #14]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d102      	bne.n	8007d52 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007d50:	e018      	b.n	8007d84 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007d52:	7bbb      	ldrb	r3, [r7, #14]
 8007d54:	2b03      	cmp	r3, #3
 8007d56:	d115      	bne.n	8007d84 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d5c:	e012      	b.n	8007d84 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	73fb      	strb	r3, [r7, #15]
      break;
 8007d62:	e00f      	b.n	8007d84 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8007d64:	bf00      	nop
 8007d66:	e00e      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d68:	bf00      	nop
 8007d6a:	e00c      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d6c:	bf00      	nop
 8007d6e:	e00a      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d70:	bf00      	nop
 8007d72:	e008      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d74:	bf00      	nop
 8007d76:	e006      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d78:	bf00      	nop
 8007d7a:	e004      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d7c:	bf00      	nop
 8007d7e:	e002      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d80:	bf00      	nop
 8007d82:	e000      	b.n	8007d86 <USBH_HandleEnum+0x3b6>
      break;
 8007d84:	bf00      	nop
  }
  return Status;
 8007d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007da2:	bf00      	nop
 8007da4:	370c      	adds	r7, #12
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr

08007dae <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b082      	sub	sp, #8
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 f804 	bl	8007dd2 <USBH_HandleSof>
}
 8007dca:	bf00      	nop
 8007dcc:	3708      	adds	r7, #8
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}

08007dd2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b082      	sub	sp, #8
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	2b0b      	cmp	r3, #11
 8007de2:	d10a      	bne.n	8007dfa <USBH_HandleSof+0x28>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d005      	beq.n	8007dfa <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	4798      	blx	r3
  }
}
 8007dfa:	bf00      	nop
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}

08007e02 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007e02:	b480      	push	{r7}
 8007e04:	b083      	sub	sp, #12
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007e12:	bf00      	nop
}
 8007e14:	370c      	adds	r7, #12
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b083      	sub	sp, #12
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8007e2e:	bf00      	nop
}
 8007e30:	370c      	adds	r7, #12
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr

08007e3a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b083      	sub	sp, #12
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f001 f8be 	bl	800900a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	791b      	ldrb	r3, [r3, #4]
 8007e92:	4619      	mov	r1, r3
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 ff0b 	bl	8008cb0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	795b      	ldrb	r3, [r3, #5]
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 ff05 	bl	8008cb0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3708      	adds	r7, #8
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af02      	add	r7, sp, #8
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007ebc:	887b      	ldrh	r3, [r7, #2]
 8007ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ec2:	d901      	bls.n	8007ec8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e01b      	b.n	8007f00 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007ece:	887b      	ldrh	r3, [r7, #2]
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ed8:	2100      	movs	r1, #0
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 f872 	bl	8007fc4 <USBH_GetDescriptor>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d109      	bne.n	8007efe <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007ef0:	887a      	ldrh	r2, [r7, #2]
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f000 f929 	bl	800814c <USBH_ParseDevDesc>
 8007efa:	4603      	mov	r3, r0
 8007efc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af02      	add	r7, sp, #8
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	460b      	mov	r3, r1
 8007f12:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	331c      	adds	r3, #28
 8007f18:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007f1a:	887b      	ldrh	r3, [r7, #2]
 8007f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f20:	d901      	bls.n	8007f26 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e016      	b.n	8007f54 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007f26:	887b      	ldrh	r3, [r7, #2]
 8007f28:	9300      	str	r3, [sp, #0]
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f30:	2100      	movs	r1, #0
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f000 f846 	bl	8007fc4 <USBH_GetDescriptor>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d107      	bne.n	8007f52 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007f42:	887b      	ldrh	r3, [r7, #2]
 8007f44:	461a      	mov	r2, r3
 8007f46:	68b9      	ldr	r1, [r7, #8]
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f000 f9af 	bl	80082ac <USBH_ParseCfgDesc>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3710      	adds	r7, #16
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b088      	sub	sp, #32
 8007f60:	af02      	add	r7, sp, #8
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	607a      	str	r2, [r7, #4]
 8007f66:	461a      	mov	r2, r3
 8007f68:	460b      	mov	r3, r1
 8007f6a:	72fb      	strb	r3, [r7, #11]
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007f70:	893b      	ldrh	r3, [r7, #8]
 8007f72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f76:	d802      	bhi.n	8007f7e <USBH_Get_StringDesc+0x22>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d101      	bne.n	8007f82 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e01c      	b.n	8007fbc <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007f82:	7afb      	ldrb	r3, [r7, #11]
 8007f84:	b29b      	uxth	r3, r3
 8007f86:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007f8a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007f92:	893b      	ldrh	r3, [r7, #8]
 8007f94:	9300      	str	r3, [sp, #0]
 8007f96:	460b      	mov	r3, r1
 8007f98:	2100      	movs	r1, #0
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f000 f812 	bl	8007fc4 <USBH_GetDescriptor>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007fa4:	7dfb      	ldrb	r3, [r7, #23]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d107      	bne.n	8007fba <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007fb0:	893a      	ldrh	r2, [r7, #8]
 8007fb2:	6879      	ldr	r1, [r7, #4]
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f000 fb8d 	bl	80086d4 <USBH_ParseStringDesc>
  }

  return status;
 8007fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3718      	adds	r7, #24
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	60f8      	str	r0, [r7, #12]
 8007fcc:	607b      	str	r3, [r7, #4]
 8007fce:	460b      	mov	r3, r1
 8007fd0:	72fb      	strb	r3, [r7, #11]
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	789b      	ldrb	r3, [r3, #2]
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d11c      	bne.n	8008018 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007fde:	7afb      	ldrb	r3, [r7, #11]
 8007fe0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007fe4:	b2da      	uxtb	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2206      	movs	r2, #6
 8007fee:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	893a      	ldrh	r2, [r7, #8]
 8007ff4:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007ff6:	893b      	ldrh	r3, [r7, #8]
 8007ff8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007ffc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008000:	d104      	bne.n	800800c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f240 4209 	movw	r2, #1033	@ 0x409
 8008008:	829a      	strh	r2, [r3, #20]
 800800a:	e002      	b.n	8008012 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8b3a      	ldrh	r2, [r7, #24]
 8008016:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008018:	8b3b      	ldrh	r3, [r7, #24]
 800801a:	461a      	mov	r2, r3
 800801c:	6879      	ldr	r1, [r7, #4]
 800801e:	68f8      	ldr	r0, [r7, #12]
 8008020:	f000 fba5 	bl	800876e <USBH_CtlReq>
 8008024:	4603      	mov	r3, r0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3710      	adds	r7, #16
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}

0800802e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b082      	sub	sp, #8
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
 8008036:	460b      	mov	r3, r1
 8008038:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	789b      	ldrb	r3, [r3, #2]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d10f      	bne.n	8008062 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2205      	movs	r2, #5
 800804c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800804e:	78fb      	ldrb	r3, [r7, #3]
 8008050:	b29a      	uxth	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008062:	2200      	movs	r2, #0
 8008064:	2100      	movs	r1, #0
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f000 fb81 	bl	800876e <USBH_CtlReq>
 800806c:	4603      	mov	r3, r0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	460b      	mov	r3, r1
 8008080:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	789b      	ldrb	r3, [r3, #2]
 8008086:	2b01      	cmp	r3, #1
 8008088:	d10e      	bne.n	80080a8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2209      	movs	r2, #9
 8008094:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	887a      	ldrh	r2, [r7, #2]
 800809a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80080a8:	2200      	movs	r2, #0
 80080aa:	2100      	movs	r1, #0
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 fb5e 	bl	800876e <USBH_CtlReq>
 80080b2:	4603      	mov	r3, r0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3708      	adds	r7, #8
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	460b      	mov	r3, r1
 80080c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	789b      	ldrb	r3, [r3, #2]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d10f      	bne.n	80080f0 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2203      	movs	r2, #3
 80080da:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80080dc:	78fb      	ldrb	r3, [r7, #3]
 80080de:	b29a      	uxth	r2, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80080f0:	2200      	movs	r2, #0
 80080f2:	2100      	movs	r1, #0
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fb3a 	bl	800876e <USBH_CtlReq>
 80080fa:	4603      	mov	r3, r0
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3708      	adds	r7, #8
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b082      	sub	sp, #8
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
 800810c:	460b      	mov	r3, r1
 800810e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	789b      	ldrb	r3, [r3, #2]
 8008114:	2b01      	cmp	r3, #1
 8008116:	d10f      	bne.n	8008138 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2202      	movs	r2, #2
 800811c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2201      	movs	r2, #1
 8008122:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800812a:	78fb      	ldrb	r3, [r7, #3]
 800812c:	b29a      	uxth	r2, r3
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2200      	movs	r2, #0
 8008136:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008138:	2200      	movs	r2, #0
 800813a:	2100      	movs	r1, #0
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 fb16 	bl	800876e <USBH_CtlReq>
 8008142:	4603      	mov	r3, r0
}
 8008144:	4618      	mov	r0, r3
 8008146:	3708      	adds	r7, #8
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800814c:	b480      	push	{r7}
 800814e:	b087      	sub	sp, #28
 8008150:	af00      	add	r7, sp, #0
 8008152:	60f8      	str	r0, [r7, #12]
 8008154:	60b9      	str	r1, [r7, #8]
 8008156:	4613      	mov	r3, r2
 8008158:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008160:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008162:	2300      	movs	r3, #0
 8008164:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d101      	bne.n	8008170 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800816c:	2302      	movs	r3, #2
 800816e:	e094      	b.n	800829a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	781a      	ldrb	r2, [r3, #0]
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	785a      	ldrb	r2, [r3, #1]
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	3302      	adds	r3, #2
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	461a      	mov	r2, r3
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	3303      	adds	r3, #3
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	021b      	lsls	r3, r3, #8
 8008190:	b29b      	uxth	r3, r3
 8008192:	4313      	orrs	r3, r2
 8008194:	b29a      	uxth	r2, r3
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	791a      	ldrb	r2, [r3, #4]
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	795a      	ldrb	r2, [r3, #5]
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	799a      	ldrb	r2, [r3, #6]
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	79da      	ldrb	r2, [r3, #7]
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d004      	beq.n	80081ce <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d11b      	bne.n	8008206 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	79db      	ldrb	r3, [r3, #7]
 80081d2:	2b20      	cmp	r3, #32
 80081d4:	dc0f      	bgt.n	80081f6 <USBH_ParseDevDesc+0xaa>
 80081d6:	2b08      	cmp	r3, #8
 80081d8:	db0f      	blt.n	80081fa <USBH_ParseDevDesc+0xae>
 80081da:	3b08      	subs	r3, #8
 80081dc:	4a32      	ldr	r2, [pc, #200]	@ (80082a8 <USBH_ParseDevDesc+0x15c>)
 80081de:	fa22 f303 	lsr.w	r3, r2, r3
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	bf14      	ite	ne
 80081ea:	2301      	movne	r3, #1
 80081ec:	2300      	moveq	r3, #0
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d106      	bne.n	8008202 <USBH_ParseDevDesc+0xb6>
 80081f4:	e001      	b.n	80081fa <USBH_ParseDevDesc+0xae>
 80081f6:	2b40      	cmp	r3, #64	@ 0x40
 80081f8:	d003      	beq.n	8008202 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	2208      	movs	r2, #8
 80081fe:	71da      	strb	r2, [r3, #7]
        break;
 8008200:	e000      	b.n	8008204 <USBH_ParseDevDesc+0xb8>
        break;
 8008202:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008204:	e00e      	b.n	8008224 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800820c:	2b02      	cmp	r3, #2
 800820e:	d107      	bne.n	8008220 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	79db      	ldrb	r3, [r3, #7]
 8008214:	2b08      	cmp	r3, #8
 8008216:	d005      	beq.n	8008224 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	2208      	movs	r2, #8
 800821c:	71da      	strb	r2, [r3, #7]
 800821e:	e001      	b.n	8008224 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008220:	2303      	movs	r3, #3
 8008222:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008224:	88fb      	ldrh	r3, [r7, #6]
 8008226:	2b08      	cmp	r3, #8
 8008228:	d936      	bls.n	8008298 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	3308      	adds	r3, #8
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	461a      	mov	r2, r3
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	3309      	adds	r3, #9
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	021b      	lsls	r3, r3, #8
 800823a:	b29b      	uxth	r3, r3
 800823c:	4313      	orrs	r3, r2
 800823e:	b29a      	uxth	r2, r3
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	330a      	adds	r3, #10
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	330b      	adds	r3, #11
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	021b      	lsls	r3, r3, #8
 8008254:	b29b      	uxth	r3, r3
 8008256:	4313      	orrs	r3, r2
 8008258:	b29a      	uxth	r2, r3
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	330c      	adds	r3, #12
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	461a      	mov	r2, r3
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	330d      	adds	r3, #13
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	021b      	lsls	r3, r3, #8
 800826e:	b29b      	uxth	r3, r3
 8008270:	4313      	orrs	r3, r2
 8008272:	b29a      	uxth	r2, r3
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	7b9a      	ldrb	r2, [r3, #14]
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	7bda      	ldrb	r2, [r3, #15]
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	7c1a      	ldrb	r2, [r3, #16]
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	7c5a      	ldrb	r2, [r3, #17]
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008298:	7dfb      	ldrb	r3, [r7, #23]
}
 800829a:	4618      	mov	r0, r3
 800829c:	371c      	adds	r7, #28
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr
 80082a6:	bf00      	nop
 80082a8:	01000101 	.word	0x01000101

080082ac <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b08c      	sub	sp, #48	@ 0x30
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	4613      	mov	r3, r2
 80082b8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80082c0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80082c2:	2300      	movs	r3, #0
 80082c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80082c8:	2300      	movs	r3, #0
 80082ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80082ce:	2300      	movs	r3, #0
 80082d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d101      	bne.n	80082de <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80082da:	2302      	movs	r3, #2
 80082dc:	e0da      	b.n	8008494 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	781a      	ldrb	r2, [r3, #0]
 80082e6:	6a3b      	ldr	r3, [r7, #32]
 80082e8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	785a      	ldrb	r2, [r3, #1]
 80082ee:	6a3b      	ldr	r3, [r7, #32]
 80082f0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	3302      	adds	r3, #2
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	461a      	mov	r2, r3
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	3303      	adds	r3, #3
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	021b      	lsls	r3, r3, #8
 8008302:	b29b      	uxth	r3, r3
 8008304:	4313      	orrs	r3, r2
 8008306:	b29b      	uxth	r3, r3
 8008308:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800830c:	bf28      	it	cs
 800830e:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008312:	b29a      	uxth	r2, r3
 8008314:	6a3b      	ldr	r3, [r7, #32]
 8008316:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	791a      	ldrb	r2, [r3, #4]
 800831c:	6a3b      	ldr	r3, [r7, #32]
 800831e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	795a      	ldrb	r2, [r3, #5]
 8008324:	6a3b      	ldr	r3, [r7, #32]
 8008326:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	799a      	ldrb	r2, [r3, #6]
 800832c:	6a3b      	ldr	r3, [r7, #32]
 800832e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	79da      	ldrb	r2, [r3, #7]
 8008334:	6a3b      	ldr	r3, [r7, #32]
 8008336:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	7a1a      	ldrb	r2, [r3, #8]
 800833c:	6a3b      	ldr	r3, [r7, #32]
 800833e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008340:	6a3b      	ldr	r3, [r7, #32]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	2b09      	cmp	r3, #9
 8008346:	d002      	beq.n	800834e <USBH_ParseCfgDesc+0xa2>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008348:	6a3b      	ldr	r3, [r7, #32]
 800834a:	2209      	movs	r2, #9
 800834c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800834e:	88fb      	ldrh	r3, [r7, #6]
 8008350:	2b09      	cmp	r3, #9
 8008352:	f240 809d 	bls.w	8008490 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8008356:	2309      	movs	r3, #9
 8008358:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800835a:	2300      	movs	r3, #0
 800835c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800835e:	e081      	b.n	8008464 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008360:	f107 0316 	add.w	r3, r7, #22
 8008364:	4619      	mov	r1, r3
 8008366:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008368:	f000 f9e7 	bl	800873a <USBH_GetNextDesc>
 800836c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800836e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008370:	785b      	ldrb	r3, [r3, #1]
 8008372:	2b04      	cmp	r3, #4
 8008374:	d176      	bne.n	8008464 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	2b09      	cmp	r3, #9
 800837c:	d002      	beq.n	8008384 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800837e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008380:	2209      	movs	r2, #9
 8008382:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008384:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008388:	221a      	movs	r2, #26
 800838a:	fb02 f303 	mul.w	r3, r2, r3
 800838e:	3308      	adds	r3, #8
 8008390:	6a3a      	ldr	r2, [r7, #32]
 8008392:	4413      	add	r3, r2
 8008394:	3302      	adds	r3, #2
 8008396:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800839a:	69f8      	ldr	r0, [r7, #28]
 800839c:	f000 f87e 	bl	800849c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80083a0:	2300      	movs	r3, #0
 80083a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80083a6:	2300      	movs	r3, #0
 80083a8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80083aa:	e043      	b.n	8008434 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80083ac:	f107 0316 	add.w	r3, r7, #22
 80083b0:	4619      	mov	r1, r3
 80083b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80083b4:	f000 f9c1 	bl	800873a <USBH_GetNextDesc>
 80083b8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80083ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083bc:	785b      	ldrb	r3, [r3, #1]
 80083be:	2b05      	cmp	r3, #5
 80083c0:	d138      	bne.n	8008434 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80083c2:	69fb      	ldr	r3, [r7, #28]
 80083c4:	795b      	ldrb	r3, [r3, #5]
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d113      	bne.n	80083f2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	d003      	beq.n	80083da <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80083d2:	69fb      	ldr	r3, [r7, #28]
 80083d4:	799b      	ldrb	r3, [r3, #6]
 80083d6:	2b03      	cmp	r3, #3
 80083d8:	d10b      	bne.n	80083f2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	79db      	ldrb	r3, [r3, #7]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d10b      	bne.n	80083fa <USBH_ParseCfgDesc+0x14e>
 80083e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e4:	781b      	ldrb	r3, [r3, #0]
 80083e6:	2b09      	cmp	r3, #9
 80083e8:	d007      	beq.n	80083fa <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80083ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ec:	2209      	movs	r2, #9
 80083ee:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80083f0:	e003      	b.n	80083fa <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80083f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f4:	2207      	movs	r2, #7
 80083f6:	701a      	strb	r2, [r3, #0]
 80083f8:	e000      	b.n	80083fc <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80083fa:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80083fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008400:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008404:	3201      	adds	r2, #1
 8008406:	00d2      	lsls	r2, r2, #3
 8008408:	211a      	movs	r1, #26
 800840a:	fb01 f303 	mul.w	r3, r1, r3
 800840e:	4413      	add	r3, r2
 8008410:	3308      	adds	r3, #8
 8008412:	6a3a      	ldr	r2, [r7, #32]
 8008414:	4413      	add	r3, r2
 8008416:	3304      	adds	r3, #4
 8008418:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800841a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800841c:	69b9      	ldr	r1, [r7, #24]
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f000 f870 	bl	8008504 <USBH_ParseEPDesc>
 8008424:	4603      	mov	r3, r0
 8008426:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800842a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800842e:	3301      	adds	r3, #1
 8008430:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	791b      	ldrb	r3, [r3, #4]
 8008438:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800843c:	429a      	cmp	r2, r3
 800843e:	d204      	bcs.n	800844a <USBH_ParseCfgDesc+0x19e>
 8008440:	6a3b      	ldr	r3, [r7, #32]
 8008442:	885a      	ldrh	r2, [r3, #2]
 8008444:	8afb      	ldrh	r3, [r7, #22]
 8008446:	429a      	cmp	r2, r3
 8008448:	d8b0      	bhi.n	80083ac <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800844a:	69fb      	ldr	r3, [r7, #28]
 800844c:	791b      	ldrb	r3, [r3, #4]
 800844e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008452:	429a      	cmp	r2, r3
 8008454:	d201      	bcs.n	800845a <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8008456:	2303      	movs	r3, #3
 8008458:	e01c      	b.n	8008494 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800845a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800845e:	3301      	adds	r3, #1
 8008460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008468:	2b01      	cmp	r3, #1
 800846a:	d805      	bhi.n	8008478 <USBH_ParseCfgDesc+0x1cc>
 800846c:	6a3b      	ldr	r3, [r7, #32]
 800846e:	885a      	ldrh	r2, [r3, #2]
 8008470:	8afb      	ldrh	r3, [r7, #22]
 8008472:	429a      	cmp	r2, r3
 8008474:	f63f af74 	bhi.w	8008360 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008478:	6a3b      	ldr	r3, [r7, #32]
 800847a:	791b      	ldrb	r3, [r3, #4]
 800847c:	2b02      	cmp	r3, #2
 800847e:	bf28      	it	cs
 8008480:	2302      	movcs	r3, #2
 8008482:	b2db      	uxtb	r3, r3
 8008484:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008488:	429a      	cmp	r2, r3
 800848a:	d201      	bcs.n	8008490 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800848c:	2303      	movs	r3, #3
 800848e:	e001      	b.n	8008494 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008490:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008494:	4618      	mov	r0, r3
 8008496:	3730      	adds	r7, #48	@ 0x30
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	781a      	ldrb	r2, [r3, #0]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	785a      	ldrb	r2, [r3, #1]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	789a      	ldrb	r2, [r3, #2]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	78da      	ldrb	r2, [r3, #3]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	3304      	adds	r3, #4
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	bf28      	it	cs
 80084d0:	2302      	movcs	r3, #2
 80084d2:	b2da      	uxtb	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	795a      	ldrb	r2, [r3, #5]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	799a      	ldrb	r2, [r3, #6]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	79da      	ldrb	r2, [r3, #7]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	7a1a      	ldrb	r2, [r3, #8]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	721a      	strb	r2, [r3, #8]
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008504:	b480      	push	{r7}
 8008506:	b087      	sub	sp, #28
 8008508:	af00      	add	r7, sp, #0
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	60b9      	str	r1, [r7, #8]
 800850e:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008510:	2300      	movs	r3, #0
 8008512:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	781a      	ldrb	r2, [r3, #0]
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	785a      	ldrb	r2, [r3, #1]
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	789a      	ldrb	r2, [r3, #2]
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	78da      	ldrb	r2, [r3, #3]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	3304      	adds	r3, #4
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	461a      	mov	r2, r3
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3305      	adds	r3, #5
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	021b      	lsls	r3, r3, #8
 8008544:	b29b      	uxth	r3, r3
 8008546:	4313      	orrs	r3, r2
 8008548:	b29a      	uxth	r2, r3
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	799a      	ldrb	r2, [r3, #6]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	889b      	ldrh	r3, [r3, #4]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d009      	beq.n	8008572 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008566:	d804      	bhi.n	8008572 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800856c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008570:	d901      	bls.n	8008576 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008572:	2303      	movs	r3, #3
 8008574:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800857c:	2b00      	cmp	r3, #0
 800857e:	d136      	bne.n	80085ee <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	78db      	ldrb	r3, [r3, #3]
 8008584:	f003 0303 	and.w	r3, r3, #3
 8008588:	2b02      	cmp	r3, #2
 800858a:	d108      	bne.n	800859e <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	889b      	ldrh	r3, [r3, #4]
 8008590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008594:	f240 8097 	bls.w	80086c6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008598:	2303      	movs	r3, #3
 800859a:	75fb      	strb	r3, [r7, #23]
 800859c:	e093      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	78db      	ldrb	r3, [r3, #3]
 80085a2:	f003 0303 	and.w	r3, r3, #3
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d107      	bne.n	80085ba <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	889b      	ldrh	r3, [r3, #4]
 80085ae:	2b40      	cmp	r3, #64	@ 0x40
 80085b0:	f240 8089 	bls.w	80086c6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80085b4:	2303      	movs	r3, #3
 80085b6:	75fb      	strb	r3, [r7, #23]
 80085b8:	e085      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	78db      	ldrb	r3, [r3, #3]
 80085be:	f003 0303 	and.w	r3, r3, #3
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d005      	beq.n	80085d2 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	78db      	ldrb	r3, [r3, #3]
 80085ca:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	d10a      	bne.n	80085e8 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	799b      	ldrb	r3, [r3, #6]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d003      	beq.n	80085e2 <USBH_ParseEPDesc+0xde>
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	799b      	ldrb	r3, [r3, #6]
 80085de:	2b10      	cmp	r3, #16
 80085e0:	d970      	bls.n	80086c4 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80085e2:	2303      	movs	r3, #3
 80085e4:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80085e6:	e06d      	b.n	80086c4 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80085e8:	2303      	movs	r3, #3
 80085ea:	75fb      	strb	r3, [r7, #23]
 80085ec:	e06b      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d13c      	bne.n	8008672 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	78db      	ldrb	r3, [r3, #3]
 80085fc:	f003 0303 	and.w	r3, r3, #3
 8008600:	2b02      	cmp	r3, #2
 8008602:	d005      	beq.n	8008610 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	78db      	ldrb	r3, [r3, #3]
 8008608:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800860c:	2b00      	cmp	r3, #0
 800860e:	d106      	bne.n	800861e <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	889b      	ldrh	r3, [r3, #4]
 8008614:	2b40      	cmp	r3, #64	@ 0x40
 8008616:	d956      	bls.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008618:	2303      	movs	r3, #3
 800861a:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800861c:	e053      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	78db      	ldrb	r3, [r3, #3]
 8008622:	f003 0303 	and.w	r3, r3, #3
 8008626:	2b01      	cmp	r3, #1
 8008628:	d10e      	bne.n	8008648 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	799b      	ldrb	r3, [r3, #6]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d007      	beq.n	8008642 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008636:	2b10      	cmp	r3, #16
 8008638:	d803      	bhi.n	8008642 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800863e:	2b40      	cmp	r3, #64	@ 0x40
 8008640:	d941      	bls.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008642:	2303      	movs	r3, #3
 8008644:	75fb      	strb	r3, [r7, #23]
 8008646:	e03e      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	78db      	ldrb	r3, [r3, #3]
 800864c:	f003 0303 	and.w	r3, r3, #3
 8008650:	2b03      	cmp	r3, #3
 8008652:	d10b      	bne.n	800866c <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	799b      	ldrb	r3, [r3, #6]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d004      	beq.n	8008666 <USBH_ParseEPDesc+0x162>
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	889b      	ldrh	r3, [r3, #4]
 8008660:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008664:	d32f      	bcc.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008666:	2303      	movs	r3, #3
 8008668:	75fb      	strb	r3, [r7, #23]
 800866a:	e02c      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800866c:	2303      	movs	r3, #3
 800866e:	75fb      	strb	r3, [r7, #23]
 8008670:	e029      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008678:	2b02      	cmp	r3, #2
 800867a:	d120      	bne.n	80086be <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	78db      	ldrb	r3, [r3, #3]
 8008680:	f003 0303 	and.w	r3, r3, #3
 8008684:	2b00      	cmp	r3, #0
 8008686:	d106      	bne.n	8008696 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	889b      	ldrh	r3, [r3, #4]
 800868c:	2b08      	cmp	r3, #8
 800868e:	d01a      	beq.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008690:	2303      	movs	r3, #3
 8008692:	75fb      	strb	r3, [r7, #23]
 8008694:	e017      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	78db      	ldrb	r3, [r3, #3]
 800869a:	f003 0303 	and.w	r3, r3, #3
 800869e:	2b03      	cmp	r3, #3
 80086a0:	d10a      	bne.n	80086b8 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	799b      	ldrb	r3, [r3, #6]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d003      	beq.n	80086b2 <USBH_ParseEPDesc+0x1ae>
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	889b      	ldrh	r3, [r3, #4]
 80086ae:	2b08      	cmp	r3, #8
 80086b0:	d909      	bls.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80086b2:	2303      	movs	r3, #3
 80086b4:	75fb      	strb	r3, [r7, #23]
 80086b6:	e006      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80086b8:	2303      	movs	r3, #3
 80086ba:	75fb      	strb	r3, [r7, #23]
 80086bc:	e003      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80086be:	2303      	movs	r3, #3
 80086c0:	75fb      	strb	r3, [r7, #23]
 80086c2:	e000      	b.n	80086c6 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80086c4:	bf00      	nop
  }

  return status;
 80086c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	371c      	adds	r7, #28
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b087      	sub	sp, #28
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	4613      	mov	r3, r2
 80086e0:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	3301      	adds	r3, #1
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	2b03      	cmp	r3, #3
 80086ea:	d120      	bne.n	800872e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	781b      	ldrb	r3, [r3, #0]
 80086f0:	1e9a      	subs	r2, r3, #2
 80086f2:	88fb      	ldrh	r3, [r7, #6]
 80086f4:	4293      	cmp	r3, r2
 80086f6:	bf28      	it	cs
 80086f8:	4613      	movcs	r3, r2
 80086fa:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	3302      	adds	r3, #2
 8008700:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008702:	2300      	movs	r3, #0
 8008704:	82fb      	strh	r3, [r7, #22]
 8008706:	e00b      	b.n	8008720 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008708:	8afb      	ldrh	r3, [r7, #22]
 800870a:	68fa      	ldr	r2, [r7, #12]
 800870c:	4413      	add	r3, r2
 800870e:	781a      	ldrb	r2, [r3, #0]
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	3301      	adds	r3, #1
 8008718:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800871a:	8afb      	ldrh	r3, [r7, #22]
 800871c:	3302      	adds	r3, #2
 800871e:	82fb      	strh	r3, [r7, #22]
 8008720:	8afa      	ldrh	r2, [r7, #22]
 8008722:	8abb      	ldrh	r3, [r7, #20]
 8008724:	429a      	cmp	r2, r3
 8008726:	d3ef      	bcc.n	8008708 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2200      	movs	r2, #0
 800872c:	701a      	strb	r2, [r3, #0]
  }
}
 800872e:	bf00      	nop
 8008730:	371c      	adds	r7, #28
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800873a:	b480      	push	{r7}
 800873c:	b085      	sub	sp, #20
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
 8008742:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	881b      	ldrh	r3, [r3, #0]
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	7812      	ldrb	r2, [r2, #0]
 800874c:	4413      	add	r3, r2
 800874e:	b29a      	uxth	r2, r3
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4413      	add	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008760:	68fb      	ldr	r3, [r7, #12]
}
 8008762:	4618      	mov	r0, r3
 8008764:	3714      	adds	r7, #20
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr

0800876e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b086      	sub	sp, #24
 8008772:	af00      	add	r7, sp, #0
 8008774:	60f8      	str	r0, [r7, #12]
 8008776:	60b9      	str	r1, [r7, #8]
 8008778:	4613      	mov	r3, r2
 800877a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800877c:	2301      	movs	r3, #1
 800877e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	789b      	ldrb	r3, [r3, #2]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d002      	beq.n	800878e <USBH_CtlReq+0x20>
 8008788:	2b02      	cmp	r3, #2
 800878a:	d00f      	beq.n	80087ac <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800878c:	e027      	b.n	80087de <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	68ba      	ldr	r2, [r7, #8]
 8008792:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	88fa      	ldrh	r2, [r7, #6]
 8008798:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2201      	movs	r2, #1
 800879e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2202      	movs	r2, #2
 80087a4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80087a6:	2301      	movs	r3, #1
 80087a8:	75fb      	strb	r3, [r7, #23]
      break;
 80087aa:	e018      	b.n	80087de <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80087ac:	68f8      	ldr	r0, [r7, #12]
 80087ae:	f000 f81b 	bl	80087e8 <USBH_HandleControl>
 80087b2:	4603      	mov	r3, r0
 80087b4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80087b6:	7dfb      	ldrb	r3, [r7, #23]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d002      	beq.n	80087c2 <USBH_CtlReq+0x54>
 80087bc:	7dfb      	ldrb	r3, [r7, #23]
 80087be:	2b03      	cmp	r3, #3
 80087c0:	d106      	bne.n	80087d0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2201      	movs	r2, #1
 80087c6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2200      	movs	r2, #0
 80087cc:	761a      	strb	r2, [r3, #24]
      break;
 80087ce:	e005      	b.n	80087dc <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80087d0:	7dfb      	ldrb	r3, [r7, #23]
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d102      	bne.n	80087dc <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2201      	movs	r2, #1
 80087da:	709a      	strb	r2, [r3, #2]
      break;
 80087dc:	bf00      	nop
  }
  return status;
 80087de:	7dfb      	ldrb	r3, [r7, #23]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3718      	adds	r7, #24
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b086      	sub	sp, #24
 80087ec:	af02      	add	r7, sp, #8
 80087ee:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80087f0:	2301      	movs	r3, #1
 80087f2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80087f4:	2300      	movs	r3, #0
 80087f6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	7e1b      	ldrb	r3, [r3, #24]
 80087fc:	3b01      	subs	r3, #1
 80087fe:	2b0a      	cmp	r3, #10
 8008800:	f200 8156 	bhi.w	8008ab0 <USBH_HandleControl+0x2c8>
 8008804:	a201      	add	r2, pc, #4	@ (adr r2, 800880c <USBH_HandleControl+0x24>)
 8008806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800880a:	bf00      	nop
 800880c:	08008839 	.word	0x08008839
 8008810:	08008853 	.word	0x08008853
 8008814:	080088bd 	.word	0x080088bd
 8008818:	080088e3 	.word	0x080088e3
 800881c:	0800891b 	.word	0x0800891b
 8008820:	08008945 	.word	0x08008945
 8008824:	08008997 	.word	0x08008997
 8008828:	080089b9 	.word	0x080089b9
 800882c:	080089f5 	.word	0x080089f5
 8008830:	08008a1b 	.word	0x08008a1b
 8008834:	08008a59 	.word	0x08008a59
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f103 0110 	add.w	r1, r3, #16
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	795b      	ldrb	r3, [r3, #5]
 8008842:	461a      	mov	r2, r3
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 f943 	bl	8008ad0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2202      	movs	r2, #2
 800884e:	761a      	strb	r2, [r3, #24]
      break;
 8008850:	e139      	b.n	8008ac6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	795b      	ldrb	r3, [r3, #5]
 8008856:	4619      	mov	r1, r3
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fcc5 	bl	80091e8 <USBH_LL_GetURBState>
 800885e:	4603      	mov	r3, r0
 8008860:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008862:	7bbb      	ldrb	r3, [r7, #14]
 8008864:	2b01      	cmp	r3, #1
 8008866:	d11e      	bne.n	80088a6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	7c1b      	ldrb	r3, [r3, #16]
 800886c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008870:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	8adb      	ldrh	r3, [r3, #22]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00a      	beq.n	8008890 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800887a:	7b7b      	ldrb	r3, [r7, #13]
 800887c:	2b80      	cmp	r3, #128	@ 0x80
 800887e:	d103      	bne.n	8008888 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2203      	movs	r2, #3
 8008884:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008886:	e115      	b.n	8008ab4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2205      	movs	r2, #5
 800888c:	761a      	strb	r2, [r3, #24]
      break;
 800888e:	e111      	b.n	8008ab4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008890:	7b7b      	ldrb	r3, [r7, #13]
 8008892:	2b80      	cmp	r3, #128	@ 0x80
 8008894:	d103      	bne.n	800889e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2209      	movs	r2, #9
 800889a:	761a      	strb	r2, [r3, #24]
      break;
 800889c:	e10a      	b.n	8008ab4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2207      	movs	r2, #7
 80088a2:	761a      	strb	r2, [r3, #24]
      break;
 80088a4:	e106      	b.n	8008ab4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80088a6:	7bbb      	ldrb	r3, [r7, #14]
 80088a8:	2b04      	cmp	r3, #4
 80088aa:	d003      	beq.n	80088b4 <USBH_HandleControl+0xcc>
 80088ac:	7bbb      	ldrb	r3, [r7, #14]
 80088ae:	2b02      	cmp	r3, #2
 80088b0:	f040 8100 	bne.w	8008ab4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	220b      	movs	r2, #11
 80088b8:	761a      	strb	r2, [r3, #24]
      break;
 80088ba:	e0fb      	b.n	8008ab4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80088c2:	b29a      	uxth	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6899      	ldr	r1, [r3, #8]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	899a      	ldrh	r2, [r3, #12]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	791b      	ldrb	r3, [r3, #4]
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 f93a 	bl	8008b4e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2204      	movs	r2, #4
 80088de:	761a      	strb	r2, [r3, #24]
      break;
 80088e0:	e0f1      	b.n	8008ac6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	791b      	ldrb	r3, [r3, #4]
 80088e6:	4619      	mov	r1, r3
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 fc7d 	bl	80091e8 <USBH_LL_GetURBState>
 80088ee:	4603      	mov	r3, r0
 80088f0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80088f2:	7bbb      	ldrb	r3, [r7, #14]
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d102      	bne.n	80088fe <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2209      	movs	r2, #9
 80088fc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80088fe:	7bbb      	ldrb	r3, [r7, #14]
 8008900:	2b05      	cmp	r3, #5
 8008902:	d102      	bne.n	800890a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008904:	2303      	movs	r3, #3
 8008906:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008908:	e0d6      	b.n	8008ab8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800890a:	7bbb      	ldrb	r3, [r7, #14]
 800890c:	2b04      	cmp	r3, #4
 800890e:	f040 80d3 	bne.w	8008ab8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	220b      	movs	r2, #11
 8008916:	761a      	strb	r2, [r3, #24]
      break;
 8008918:	e0ce      	b.n	8008ab8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6899      	ldr	r1, [r3, #8]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	899a      	ldrh	r2, [r3, #12]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	795b      	ldrb	r3, [r3, #5]
 8008926:	2001      	movs	r0, #1
 8008928:	9000      	str	r0, [sp, #0]
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 f8ea 	bl	8008b04 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008936:	b29a      	uxth	r2, r3
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2206      	movs	r2, #6
 8008940:	761a      	strb	r2, [r3, #24]
      break;
 8008942:	e0c0      	b.n	8008ac6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	795b      	ldrb	r3, [r3, #5]
 8008948:	4619      	mov	r1, r3
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 fc4c 	bl	80091e8 <USBH_LL_GetURBState>
 8008950:	4603      	mov	r3, r0
 8008952:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008954:	7bbb      	ldrb	r3, [r7, #14]
 8008956:	2b01      	cmp	r3, #1
 8008958:	d103      	bne.n	8008962 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2207      	movs	r2, #7
 800895e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008960:	e0ac      	b.n	8008abc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8008962:	7bbb      	ldrb	r3, [r7, #14]
 8008964:	2b05      	cmp	r3, #5
 8008966:	d105      	bne.n	8008974 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	220c      	movs	r2, #12
 800896c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800896e:	2303      	movs	r3, #3
 8008970:	73fb      	strb	r3, [r7, #15]
      break;
 8008972:	e0a3      	b.n	8008abc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008974:	7bbb      	ldrb	r3, [r7, #14]
 8008976:	2b02      	cmp	r3, #2
 8008978:	d103      	bne.n	8008982 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2205      	movs	r2, #5
 800897e:	761a      	strb	r2, [r3, #24]
      break;
 8008980:	e09c      	b.n	8008abc <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008982:	7bbb      	ldrb	r3, [r7, #14]
 8008984:	2b04      	cmp	r3, #4
 8008986:	f040 8099 	bne.w	8008abc <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	220b      	movs	r2, #11
 800898e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008990:	2302      	movs	r3, #2
 8008992:	73fb      	strb	r3, [r7, #15]
      break;
 8008994:	e092      	b.n	8008abc <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	791b      	ldrb	r3, [r3, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	2100      	movs	r1, #0
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 f8d5 	bl	8008b4e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80089aa:	b29a      	uxth	r2, r3
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2208      	movs	r2, #8
 80089b4:	761a      	strb	r2, [r3, #24]

      break;
 80089b6:	e086      	b.n	8008ac6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	791b      	ldrb	r3, [r3, #4]
 80089bc:	4619      	mov	r1, r3
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fc12 	bl	80091e8 <USBH_LL_GetURBState>
 80089c4:	4603      	mov	r3, r0
 80089c6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80089c8:	7bbb      	ldrb	r3, [r7, #14]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d105      	bne.n	80089da <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	220d      	movs	r2, #13
 80089d2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80089d4:	2300      	movs	r3, #0
 80089d6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80089d8:	e072      	b.n	8008ac0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80089da:	7bbb      	ldrb	r3, [r7, #14]
 80089dc:	2b04      	cmp	r3, #4
 80089de:	d103      	bne.n	80089e8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	220b      	movs	r2, #11
 80089e4:	761a      	strb	r2, [r3, #24]
      break;
 80089e6:	e06b      	b.n	8008ac0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80089e8:	7bbb      	ldrb	r3, [r7, #14]
 80089ea:	2b05      	cmp	r3, #5
 80089ec:	d168      	bne.n	8008ac0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80089ee:	2303      	movs	r3, #3
 80089f0:	73fb      	strb	r3, [r7, #15]
      break;
 80089f2:	e065      	b.n	8008ac0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	795b      	ldrb	r3, [r3, #5]
 80089f8:	2201      	movs	r2, #1
 80089fa:	9200      	str	r2, [sp, #0]
 80089fc:	2200      	movs	r2, #0
 80089fe:	2100      	movs	r1, #0
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f87f 	bl	8008b04 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	220a      	movs	r2, #10
 8008a16:	761a      	strb	r2, [r3, #24]
      break;
 8008a18:	e055      	b.n	8008ac6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	795b      	ldrb	r3, [r3, #5]
 8008a1e:	4619      	mov	r1, r3
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 fbe1 	bl	80091e8 <USBH_LL_GetURBState>
 8008a26:	4603      	mov	r3, r0
 8008a28:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008a2a:	7bbb      	ldrb	r3, [r7, #14]
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d105      	bne.n	8008a3c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008a30:	2300      	movs	r3, #0
 8008a32:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	220d      	movs	r2, #13
 8008a38:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008a3a:	e043      	b.n	8008ac4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008a3c:	7bbb      	ldrb	r3, [r7, #14]
 8008a3e:	2b02      	cmp	r3, #2
 8008a40:	d103      	bne.n	8008a4a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2209      	movs	r2, #9
 8008a46:	761a      	strb	r2, [r3, #24]
      break;
 8008a48:	e03c      	b.n	8008ac4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008a4a:	7bbb      	ldrb	r3, [r7, #14]
 8008a4c:	2b04      	cmp	r3, #4
 8008a4e:	d139      	bne.n	8008ac4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	220b      	movs	r2, #11
 8008a54:	761a      	strb	r2, [r3, #24]
      break;
 8008a56:	e035      	b.n	8008ac4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	7e5b      	ldrb	r3, [r3, #25]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	b2da      	uxtb	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	765a      	strb	r2, [r3, #25]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	7e5b      	ldrb	r3, [r3, #25]
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d806      	bhi.n	8008a7a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008a78:	e025      	b.n	8008ac6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a80:	2106      	movs	r1, #6
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	795b      	ldrb	r3, [r3, #5]
 8008a90:	4619      	mov	r1, r3
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f000 f90c 	bl	8008cb0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	791b      	ldrb	r3, [r3, #4]
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 f906 	bl	8008cb0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008aaa:	2302      	movs	r3, #2
 8008aac:	73fb      	strb	r3, [r7, #15]
      break;
 8008aae:	e00a      	b.n	8008ac6 <USBH_HandleControl+0x2de>

    default:
      break;
 8008ab0:	bf00      	nop
 8008ab2:	e008      	b.n	8008ac6 <USBH_HandleControl+0x2de>
      break;
 8008ab4:	bf00      	nop
 8008ab6:	e006      	b.n	8008ac6 <USBH_HandleControl+0x2de>
      break;
 8008ab8:	bf00      	nop
 8008aba:	e004      	b.n	8008ac6 <USBH_HandleControl+0x2de>
      break;
 8008abc:	bf00      	nop
 8008abe:	e002      	b.n	8008ac6 <USBH_HandleControl+0x2de>
      break;
 8008ac0:	bf00      	nop
 8008ac2:	e000      	b.n	8008ac6 <USBH_HandleControl+0x2de>
      break;
 8008ac4:	bf00      	nop
  }

  return status;
 8008ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3710      	adds	r7, #16
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b088      	sub	sp, #32
 8008ad4:	af04      	add	r7, sp, #16
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	4613      	mov	r3, r2
 8008adc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008ade:	79f9      	ldrb	r1, [r7, #7]
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	9303      	str	r3, [sp, #12]
 8008ae4:	2308      	movs	r3, #8
 8008ae6:	9302      	str	r3, [sp, #8]
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	9301      	str	r3, [sp, #4]
 8008aec:	2300      	movs	r3, #0
 8008aee:	9300      	str	r3, [sp, #0]
 8008af0:	2300      	movs	r3, #0
 8008af2:	2200      	movs	r2, #0
 8008af4:	68f8      	ldr	r0, [r7, #12]
 8008af6:	f000 fb46 	bl	8009186 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008afa:	2300      	movs	r3, #0
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b088      	sub	sp, #32
 8008b08:	af04      	add	r7, sp, #16
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	4611      	mov	r1, r2
 8008b10:	461a      	mov	r2, r3
 8008b12:	460b      	mov	r3, r1
 8008b14:	80fb      	strh	r3, [r7, #6]
 8008b16:	4613      	mov	r3, r2
 8008b18:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d001      	beq.n	8008b28 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008b24:	2300      	movs	r3, #0
 8008b26:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b28:	7979      	ldrb	r1, [r7, #5]
 8008b2a:	7e3b      	ldrb	r3, [r7, #24]
 8008b2c:	9303      	str	r3, [sp, #12]
 8008b2e:	88fb      	ldrh	r3, [r7, #6]
 8008b30:	9302      	str	r3, [sp, #8]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	9301      	str	r3, [sp, #4]
 8008b36:	2301      	movs	r3, #1
 8008b38:	9300      	str	r3, [sp, #0]
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	68f8      	ldr	r0, [r7, #12]
 8008b40:	f000 fb21 	bl	8009186 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008b44:	2300      	movs	r3, #0
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3710      	adds	r7, #16
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b088      	sub	sp, #32
 8008b52:	af04      	add	r7, sp, #16
 8008b54:	60f8      	str	r0, [r7, #12]
 8008b56:	60b9      	str	r1, [r7, #8]
 8008b58:	4611      	mov	r1, r2
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	80fb      	strh	r3, [r7, #6]
 8008b60:	4613      	mov	r3, r2
 8008b62:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b64:	7979      	ldrb	r1, [r7, #5]
 8008b66:	2300      	movs	r3, #0
 8008b68:	9303      	str	r3, [sp, #12]
 8008b6a:	88fb      	ldrh	r3, [r7, #6]
 8008b6c:	9302      	str	r3, [sp, #8]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	9301      	str	r3, [sp, #4]
 8008b72:	2301      	movs	r3, #1
 8008b74:	9300      	str	r3, [sp, #0]
 8008b76:	2300      	movs	r3, #0
 8008b78:	2201      	movs	r2, #1
 8008b7a:	68f8      	ldr	r0, [r7, #12]
 8008b7c:	f000 fb03 	bl	8009186 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008b80:	2300      	movs	r3, #0

}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}

08008b8a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b088      	sub	sp, #32
 8008b8e:	af04      	add	r7, sp, #16
 8008b90:	60f8      	str	r0, [r7, #12]
 8008b92:	60b9      	str	r1, [r7, #8]
 8008b94:	4611      	mov	r1, r2
 8008b96:	461a      	mov	r2, r3
 8008b98:	460b      	mov	r3, r1
 8008b9a:	80fb      	strh	r3, [r7, #6]
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d001      	beq.n	8008bae <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008baa:	2300      	movs	r3, #0
 8008bac:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008bae:	7979      	ldrb	r1, [r7, #5]
 8008bb0:	7e3b      	ldrb	r3, [r7, #24]
 8008bb2:	9303      	str	r3, [sp, #12]
 8008bb4:	88fb      	ldrh	r3, [r7, #6]
 8008bb6:	9302      	str	r3, [sp, #8]
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	9301      	str	r3, [sp, #4]
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f000 fade 	bl	8009186 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008bca:	2300      	movs	r3, #0
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3710      	adds	r7, #16
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b088      	sub	sp, #32
 8008bd8:	af04      	add	r7, sp, #16
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	4611      	mov	r1, r2
 8008be0:	461a      	mov	r2, r3
 8008be2:	460b      	mov	r3, r1
 8008be4:	80fb      	strh	r3, [r7, #6]
 8008be6:	4613      	mov	r3, r2
 8008be8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008bea:	7979      	ldrb	r1, [r7, #5]
 8008bec:	2300      	movs	r3, #0
 8008bee:	9303      	str	r3, [sp, #12]
 8008bf0:	88fb      	ldrh	r3, [r7, #6]
 8008bf2:	9302      	str	r3, [sp, #8]
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	9301      	str	r3, [sp, #4]
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	9300      	str	r3, [sp, #0]
 8008bfc:	2302      	movs	r3, #2
 8008bfe:	2201      	movs	r2, #1
 8008c00:	68f8      	ldr	r0, [r7, #12]
 8008c02:	f000 fac0 	bl	8009186 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008c06:	2300      	movs	r3, #0
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3710      	adds	r7, #16
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b086      	sub	sp, #24
 8008c14:	af04      	add	r7, sp, #16
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	4608      	mov	r0, r1
 8008c1a:	4611      	mov	r1, r2
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	4603      	mov	r3, r0
 8008c20:	70fb      	strb	r3, [r7, #3]
 8008c22:	460b      	mov	r3, r1
 8008c24:	70bb      	strb	r3, [r7, #2]
 8008c26:	4613      	mov	r3, r2
 8008c28:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008c2a:	7878      	ldrb	r0, [r7, #1]
 8008c2c:	78ba      	ldrb	r2, [r7, #2]
 8008c2e:	78f9      	ldrb	r1, [r7, #3]
 8008c30:	8b3b      	ldrh	r3, [r7, #24]
 8008c32:	9302      	str	r3, [sp, #8]
 8008c34:	7d3b      	ldrb	r3, [r7, #20]
 8008c36:	9301      	str	r3, [sp, #4]
 8008c38:	7c3b      	ldrb	r3, [r7, #16]
 8008c3a:	9300      	str	r3, [sp, #0]
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fa53 	bl	80090ea <USBH_LL_OpenPipe>

  return USBH_OK;
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b082      	sub	sp, #8
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
 8008c56:	460b      	mov	r3, r1
 8008c58:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008c5a:	78fb      	ldrb	r3, [r7, #3]
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 fa72 	bl	8009148 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3708      	adds	r7, #8
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008c6e:	b580      	push	{r7, lr}
 8008c70:	b084      	sub	sp, #16
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	460b      	mov	r3, r1
 8008c78:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 f836 	bl	8008cec <USBH_GetFreePipe>
 8008c80:	4603      	mov	r3, r0
 8008c82:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008c84:	89fb      	ldrh	r3, [r7, #14]
 8008c86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d00a      	beq.n	8008ca4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008c8e:	78fa      	ldrb	r2, [r7, #3]
 8008c90:	89fb      	ldrh	r3, [r7, #14]
 8008c92:	f003 030f 	and.w	r3, r3, #15
 8008c96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c9a:	6879      	ldr	r1, [r7, #4]
 8008c9c:	33e0      	adds	r3, #224	@ 0xe0
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	440b      	add	r3, r1
 8008ca2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008ca4:	89fb      	ldrh	r3, [r7, #14]
 8008ca6:	b2db      	uxtb	r3, r3
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3710      	adds	r7, #16
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	460b      	mov	r3, r1
 8008cba:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008cbc:	78fb      	ldrb	r3, [r7, #3]
 8008cbe:	2b0f      	cmp	r3, #15
 8008cc0:	d80d      	bhi.n	8008cde <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008cc2:	78fb      	ldrb	r3, [r7, #3]
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	33e0      	adds	r3, #224	@ 0xe0
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	685a      	ldr	r2, [r3, #4]
 8008cce:	78fb      	ldrb	r3, [r7, #3]
 8008cd0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008cd4:	6879      	ldr	r1, [r7, #4]
 8008cd6:	33e0      	adds	r3, #224	@ 0xe0
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	440b      	add	r3, r1
 8008cdc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008cde:	2300      	movs	r3, #0
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	370c      	adds	r7, #12
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b085      	sub	sp, #20
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	73fb      	strb	r3, [r7, #15]
 8008cfc:	e00f      	b.n	8008d1e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	33e0      	adds	r3, #224	@ 0xe0
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	4413      	add	r3, r2
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d102      	bne.n	8008d18 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008d12:	7bfb      	ldrb	r3, [r7, #15]
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	e007      	b.n	8008d28 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008d18:	7bfb      	ldrb	r3, [r7, #15]
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	73fb      	strb	r3, [r7, #15]
 8008d1e:	7bfb      	ldrb	r3, [r7, #15]
 8008d20:	2b0f      	cmp	r3, #15
 8008d22:	d9ec      	bls.n	8008cfe <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008d24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3714      	adds	r7, #20
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008d38:	2201      	movs	r2, #1
 8008d3a:	490e      	ldr	r1, [pc, #56]	@ (8008d74 <MX_USB_HOST_Init+0x40>)
 8008d3c:	480e      	ldr	r0, [pc, #56]	@ (8008d78 <MX_USB_HOST_Init+0x44>)
 8008d3e:	f7fe fb15 	bl	800736c <USBH_Init>
 8008d42:	4603      	mov	r3, r0
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d001      	beq.n	8008d4c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008d48:	f7f7 fe8a 	bl	8000a60 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008d4c:	490b      	ldr	r1, [pc, #44]	@ (8008d7c <MX_USB_HOST_Init+0x48>)
 8008d4e:	480a      	ldr	r0, [pc, #40]	@ (8008d78 <MX_USB_HOST_Init+0x44>)
 8008d50:	f7fe fbb9 	bl	80074c6 <USBH_RegisterClass>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d001      	beq.n	8008d5e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008d5a:	f7f7 fe81 	bl	8000a60 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008d5e:	4806      	ldr	r0, [pc, #24]	@ (8008d78 <MX_USB_HOST_Init+0x44>)
 8008d60:	f7fe fc3d 	bl	80075de <USBH_Start>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d001      	beq.n	8008d6e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008d6a:	f7f7 fe79 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008d6e:	bf00      	nop
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	08008d95 	.word	0x08008d95
 8008d78:	20000224 	.word	0x20000224
 8008d7c:	2000000c 	.word	0x2000000c

08008d80 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008d84:	4802      	ldr	r0, [pc, #8]	@ (8008d90 <MX_USB_HOST_Process+0x10>)
 8008d86:	f7fe fc3b 	bl	8007600 <USBH_Process>
}
 8008d8a:	bf00      	nop
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	20000224 	.word	0x20000224

08008d94 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b083      	sub	sp, #12
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008da0:	78fb      	ldrb	r3, [r7, #3]
 8008da2:	3b01      	subs	r3, #1
 8008da4:	2b04      	cmp	r3, #4
 8008da6:	d819      	bhi.n	8008ddc <USBH_UserProcess+0x48>
 8008da8:	a201      	add	r2, pc, #4	@ (adr r2, 8008db0 <USBH_UserProcess+0x1c>)
 8008daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dae:	bf00      	nop
 8008db0:	08008ddd 	.word	0x08008ddd
 8008db4:	08008dcd 	.word	0x08008dcd
 8008db8:	08008ddd 	.word	0x08008ddd
 8008dbc:	08008dd5 	.word	0x08008dd5
 8008dc0:	08008dc5 	.word	0x08008dc5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008dc4:	4b09      	ldr	r3, [pc, #36]	@ (8008dec <USBH_UserProcess+0x58>)
 8008dc6:	2203      	movs	r2, #3
 8008dc8:	701a      	strb	r2, [r3, #0]
  break;
 8008dca:	e008      	b.n	8008dde <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008dcc:	4b07      	ldr	r3, [pc, #28]	@ (8008dec <USBH_UserProcess+0x58>)
 8008dce:	2202      	movs	r2, #2
 8008dd0:	701a      	strb	r2, [r3, #0]
  break;
 8008dd2:	e004      	b.n	8008dde <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008dd4:	4b05      	ldr	r3, [pc, #20]	@ (8008dec <USBH_UserProcess+0x58>)
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	701a      	strb	r2, [r3, #0]
  break;
 8008dda:	e000      	b.n	8008dde <USBH_UserProcess+0x4a>

  default:
  break;
 8008ddc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008dde:	bf00      	nop
 8008de0:	370c      	adds	r7, #12
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	200005fc 	.word	0x200005fc

08008df0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b08a      	sub	sp, #40	@ 0x28
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008df8:	f107 0314 	add.w	r3, r7, #20
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	601a      	str	r2, [r3, #0]
 8008e00:	605a      	str	r2, [r3, #4]
 8008e02:	609a      	str	r2, [r3, #8]
 8008e04:	60da      	str	r2, [r3, #12]
 8008e06:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e10:	d147      	bne.n	8008ea2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e12:	2300      	movs	r3, #0
 8008e14:	613b      	str	r3, [r7, #16]
 8008e16:	4b25      	ldr	r3, [pc, #148]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e1a:	4a24      	ldr	r2, [pc, #144]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e1c:	f043 0301 	orr.w	r3, r3, #1
 8008e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8008e22:	4b22      	ldr	r3, [pc, #136]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e26:	f003 0301 	and.w	r3, r3, #1
 8008e2a:	613b      	str	r3, [r7, #16]
 8008e2c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008e2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008e34:	2300      	movs	r3, #0
 8008e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008e3c:	f107 0314 	add.w	r3, r7, #20
 8008e40:	4619      	mov	r1, r3
 8008e42:	481b      	ldr	r0, [pc, #108]	@ (8008eb0 <HAL_HCD_MspInit+0xc0>)
 8008e44:	f7f8 f9f6 	bl	8001234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008e48:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e4e:	2302      	movs	r3, #2
 8008e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e52:	2300      	movs	r3, #0
 8008e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e56:	2300      	movs	r3, #0
 8008e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008e5a:	230a      	movs	r3, #10
 8008e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008e5e:	f107 0314 	add.w	r3, r7, #20
 8008e62:	4619      	mov	r1, r3
 8008e64:	4812      	ldr	r0, [pc, #72]	@ (8008eb0 <HAL_HCD_MspInit+0xc0>)
 8008e66:	f7f8 f9e5 	bl	8001234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008e6a:	4b10      	ldr	r3, [pc, #64]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e6e:	4a0f      	ldr	r2, [pc, #60]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e74:	6353      	str	r3, [r2, #52]	@ 0x34
 8008e76:	2300      	movs	r3, #0
 8008e78:	60fb      	str	r3, [r7, #12]
 8008e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e7e:	4a0b      	ldr	r2, [pc, #44]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008e84:	6453      	str	r3, [r2, #68]	@ 0x44
 8008e86:	4b09      	ldr	r3, [pc, #36]	@ (8008eac <HAL_HCD_MspInit+0xbc>)
 8008e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e8e:	60fb      	str	r3, [r7, #12]
 8008e90:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008e92:	2200      	movs	r2, #0
 8008e94:	2100      	movs	r1, #0
 8008e96:	2043      	movs	r0, #67	@ 0x43
 8008e98:	f7f8 f995 	bl	80011c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008e9c:	2043      	movs	r0, #67	@ 0x43
 8008e9e:	f7f8 f9ae 	bl	80011fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008ea2:	bf00      	nop
 8008ea4:	3728      	adds	r7, #40	@ 0x28
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	40023800 	.word	0x40023800
 8008eb0:	40020000 	.word	0x40020000

08008eb4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7fe ff73 	bl	8007dae <USBH_LL_IncTimer>
}
 8008ec8:	bf00      	nop
 8008eca:	3708      	adds	r7, #8
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f7fe ffab 	bl	8007e3a <USBH_LL_Connect>
}
 8008ee4:	bf00      	nop
 8008ee6:	3708      	adds	r7, #8
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7fe ffb4 	bl	8007e68 <USBH_LL_Disconnect>
}
 8008f00:	bf00      	nop
 8008f02:	3708      	adds	r7, #8
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b083      	sub	sp, #12
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
 8008f10:	460b      	mov	r3, r1
 8008f12:	70fb      	strb	r3, [r7, #3]
 8008f14:	4613      	mov	r3, r2
 8008f16:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008f18:	bf00      	nop
 8008f1a:	370c      	adds	r7, #12
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7fe ff65 	bl	8007e02 <USBH_LL_PortEnabled>
}
 8008f38:	bf00      	nop
 8008f3a:	3708      	adds	r7, #8
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fe ff65 	bl	8007e1e <USBH_LL_PortDisabled>
}
 8008f54:	bf00      	nop
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b082      	sub	sp, #8
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d12a      	bne.n	8008fc4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008f6e:	4a18      	ldr	r2, [pc, #96]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	4a15      	ldr	r2, [pc, #84]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008f7a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008f7e:	4b14      	ldr	r3, [pc, #80]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008f80:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008f84:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008f86:	4b12      	ldr	r3, [pc, #72]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008f88:	2208      	movs	r2, #8
 8008f8a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008f8c:	4b10      	ldr	r3, [pc, #64]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008f8e:	2201      	movs	r2, #1
 8008f90:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008f92:	4b0f      	ldr	r3, [pc, #60]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008f94:	2200      	movs	r2, #0
 8008f96:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008f98:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008f9a:	2202      	movs	r2, #2
 8008f9c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008fa4:	480a      	ldr	r0, [pc, #40]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008fa6:	f7f8 fb14 	bl	80015d2 <HAL_HCD_Init>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d001      	beq.n	8008fb4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008fb0:	f7f7 fd56 	bl	8000a60 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008fb4:	4806      	ldr	r0, [pc, #24]	@ (8008fd0 <USBH_LL_Init+0x74>)
 8008fb6:	f7f8 ff75 	bl	8001ea4 <HAL_HCD_GetCurrentFrame>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f7fe fee6 	bl	8007d90 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3708      	adds	r7, #8
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	20000600 	.word	0x20000600

08008fd4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7f8 fee2 	bl	8001db4 <HAL_HCD_Start>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008ff4:	7bfb      	ldrb	r3, [r7, #15]
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f000 f95e 	bl	80092b8 <USBH_Get_USB_Status>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009000:	7bbb      	ldrb	r3, [r7, #14]
}
 8009002:	4618      	mov	r0, r3
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}

0800900a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800900a:	b580      	push	{r7, lr}
 800900c:	b084      	sub	sp, #16
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009012:	2300      	movs	r3, #0
 8009014:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009016:	2300      	movs	r3, #0
 8009018:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009020:	4618      	mov	r0, r3
 8009022:	f7f8 feea 	bl	8001dfa <HAL_HCD_Stop>
 8009026:	4603      	mov	r3, r0
 8009028:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800902a:	7bfb      	ldrb	r3, [r7, #15]
 800902c:	4618      	mov	r0, r3
 800902e:	f000 f943 	bl	80092b8 <USBH_Get_USB_Status>
 8009032:	4603      	mov	r3, r0
 8009034:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009036:	7bbb      	ldrb	r3, [r7, #14]
}
 8009038:	4618      	mov	r0, r3
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009048:	2301      	movs	r3, #1
 800904a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009052:	4618      	mov	r0, r3
 8009054:	f7f8 ff34 	bl	8001ec0 <HAL_HCD_GetCurrentSpeed>
 8009058:	4603      	mov	r3, r0
 800905a:	2b02      	cmp	r3, #2
 800905c:	d00c      	beq.n	8009078 <USBH_LL_GetSpeed+0x38>
 800905e:	2b02      	cmp	r3, #2
 8009060:	d80d      	bhi.n	800907e <USBH_LL_GetSpeed+0x3e>
 8009062:	2b00      	cmp	r3, #0
 8009064:	d002      	beq.n	800906c <USBH_LL_GetSpeed+0x2c>
 8009066:	2b01      	cmp	r3, #1
 8009068:	d003      	beq.n	8009072 <USBH_LL_GetSpeed+0x32>
 800906a:	e008      	b.n	800907e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800906c:	2300      	movs	r3, #0
 800906e:	73fb      	strb	r3, [r7, #15]
    break;
 8009070:	e008      	b.n	8009084 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009072:	2301      	movs	r3, #1
 8009074:	73fb      	strb	r3, [r7, #15]
    break;
 8009076:	e005      	b.n	8009084 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009078:	2302      	movs	r3, #2
 800907a:	73fb      	strb	r3, [r7, #15]
    break;
 800907c:	e002      	b.n	8009084 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800907e:	2301      	movs	r3, #1
 8009080:	73fb      	strb	r3, [r7, #15]
    break;
 8009082:	bf00      	nop
  }
  return  speed;
 8009084:	7bfb      	ldrb	r3, [r7, #15]
}
 8009086:	4618      	mov	r0, r3
 8009088:	3710      	adds	r7, #16
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}

0800908e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800908e:	b580      	push	{r7, lr}
 8009090:	b084      	sub	sp, #16
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009096:	2300      	movs	r3, #0
 8009098:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800909a:	2300      	movs	r3, #0
 800909c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7f8 fec5 	bl	8001e34 <HAL_HCD_ResetPort>
 80090aa:	4603      	mov	r3, r0
 80090ac:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80090ae:	7bfb      	ldrb	r3, [r7, #15]
 80090b0:	4618      	mov	r0, r3
 80090b2:	f000 f901 	bl	80092b8 <USBH_Get_USB_Status>
 80090b6:	4603      	mov	r3, r0
 80090b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3710      	adds	r7, #16
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b082      	sub	sp, #8
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	460b      	mov	r3, r1
 80090ce:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80090d6:	78fa      	ldrb	r2, [r7, #3]
 80090d8:	4611      	mov	r1, r2
 80090da:	4618      	mov	r0, r3
 80090dc:	f7f8 fecd 	bl	8001e7a <HAL_HCD_HC_GetXferCount>
 80090e0:	4603      	mov	r3, r0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3708      	adds	r7, #8
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}

080090ea <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80090ea:	b590      	push	{r4, r7, lr}
 80090ec:	b089      	sub	sp, #36	@ 0x24
 80090ee:	af04      	add	r7, sp, #16
 80090f0:	6078      	str	r0, [r7, #4]
 80090f2:	4608      	mov	r0, r1
 80090f4:	4611      	mov	r1, r2
 80090f6:	461a      	mov	r2, r3
 80090f8:	4603      	mov	r3, r0
 80090fa:	70fb      	strb	r3, [r7, #3]
 80090fc:	460b      	mov	r3, r1
 80090fe:	70bb      	strb	r3, [r7, #2]
 8009100:	4613      	mov	r3, r2
 8009102:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009104:	2300      	movs	r3, #0
 8009106:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009108:	2300      	movs	r3, #0
 800910a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009112:	787c      	ldrb	r4, [r7, #1]
 8009114:	78ba      	ldrb	r2, [r7, #2]
 8009116:	78f9      	ldrb	r1, [r7, #3]
 8009118:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800911a:	9302      	str	r3, [sp, #8]
 800911c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009120:	9301      	str	r3, [sp, #4]
 8009122:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	4623      	mov	r3, r4
 800912a:	f7f8 fab9 	bl	80016a0 <HAL_HCD_HC_Init>
 800912e:	4603      	mov	r3, r0
 8009130:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009132:	7bfb      	ldrb	r3, [r7, #15]
 8009134:	4618      	mov	r0, r3
 8009136:	f000 f8bf 	bl	80092b8 <USBH_Get_USB_Status>
 800913a:	4603      	mov	r3, r0
 800913c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800913e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009140:	4618      	mov	r0, r3
 8009142:	3714      	adds	r7, #20
 8009144:	46bd      	mov	sp, r7
 8009146:	bd90      	pop	{r4, r7, pc}

08009148 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b084      	sub	sp, #16
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	460b      	mov	r3, r1
 8009152:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009154:	2300      	movs	r3, #0
 8009156:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009158:	2300      	movs	r3, #0
 800915a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009162:	78fa      	ldrb	r2, [r7, #3]
 8009164:	4611      	mov	r1, r2
 8009166:	4618      	mov	r0, r3
 8009168:	f7f8 fb52 	bl	8001810 <HAL_HCD_HC_Halt>
 800916c:	4603      	mov	r3, r0
 800916e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009170:	7bfb      	ldrb	r3, [r7, #15]
 8009172:	4618      	mov	r0, r3
 8009174:	f000 f8a0 	bl	80092b8 <USBH_Get_USB_Status>
 8009178:	4603      	mov	r3, r0
 800917a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800917c:	7bbb      	ldrb	r3, [r7, #14]
}
 800917e:	4618      	mov	r0, r3
 8009180:	3710      	adds	r7, #16
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}

08009186 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009186:	b590      	push	{r4, r7, lr}
 8009188:	b089      	sub	sp, #36	@ 0x24
 800918a:	af04      	add	r7, sp, #16
 800918c:	6078      	str	r0, [r7, #4]
 800918e:	4608      	mov	r0, r1
 8009190:	4611      	mov	r1, r2
 8009192:	461a      	mov	r2, r3
 8009194:	4603      	mov	r3, r0
 8009196:	70fb      	strb	r3, [r7, #3]
 8009198:	460b      	mov	r3, r1
 800919a:	70bb      	strb	r3, [r7, #2]
 800919c:	4613      	mov	r3, r2
 800919e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091a0:	2300      	movs	r3, #0
 80091a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80091a4:	2300      	movs	r3, #0
 80091a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80091ae:	787c      	ldrb	r4, [r7, #1]
 80091b0:	78ba      	ldrb	r2, [r7, #2]
 80091b2:	78f9      	ldrb	r1, [r7, #3]
 80091b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80091b8:	9303      	str	r3, [sp, #12]
 80091ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80091bc:	9302      	str	r3, [sp, #8]
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	9301      	str	r3, [sp, #4]
 80091c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80091c6:	9300      	str	r3, [sp, #0]
 80091c8:	4623      	mov	r3, r4
 80091ca:	f7f8 fb45 	bl	8001858 <HAL_HCD_HC_SubmitRequest>
 80091ce:	4603      	mov	r3, r0
 80091d0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
 80091d4:	4618      	mov	r0, r3
 80091d6:	f000 f86f 	bl	80092b8 <USBH_Get_USB_Status>
 80091da:	4603      	mov	r3, r0
 80091dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091de:	7bbb      	ldrb	r3, [r7, #14]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3714      	adds	r7, #20
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd90      	pop	{r4, r7, pc}

080091e8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	460b      	mov	r3, r1
 80091f2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80091fa:	78fa      	ldrb	r2, [r7, #3]
 80091fc:	4611      	mov	r1, r2
 80091fe:	4618      	mov	r0, r3
 8009200:	f7f8 fe26 	bl	8001e50 <HAL_HCD_HC_GetURBState>
 8009204:	4603      	mov	r3, r0
}
 8009206:	4618      	mov	r0, r3
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b082      	sub	sp, #8
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	460b      	mov	r3, r1
 8009218:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009220:	2b01      	cmp	r3, #1
 8009222:	d103      	bne.n	800922c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009224:	78fb      	ldrb	r3, [r7, #3]
 8009226:	4618      	mov	r0, r3
 8009228:	f000 f872 	bl	8009310 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800922c:	20c8      	movs	r0, #200	@ 0xc8
 800922e:	f7f7 fecb 	bl	8000fc8 <HAL_Delay>
  return USBH_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3708      	adds	r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800923c:	b480      	push	{r7}
 800923e:	b085      	sub	sp, #20
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	460b      	mov	r3, r1
 8009246:	70fb      	strb	r3, [r7, #3]
 8009248:	4613      	mov	r3, r2
 800924a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009252:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009254:	78fa      	ldrb	r2, [r7, #3]
 8009256:	68f9      	ldr	r1, [r7, #12]
 8009258:	4613      	mov	r3, r2
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	1a9b      	subs	r3, r3, r2
 800925e:	009b      	lsls	r3, r3, #2
 8009260:	440b      	add	r3, r1
 8009262:	3317      	adds	r3, #23
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d00a      	beq.n	8009280 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800926a:	78fa      	ldrb	r2, [r7, #3]
 800926c:	68f9      	ldr	r1, [r7, #12]
 800926e:	4613      	mov	r3, r2
 8009270:	011b      	lsls	r3, r3, #4
 8009272:	1a9b      	subs	r3, r3, r2
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	440b      	add	r3, r1
 8009278:	333c      	adds	r3, #60	@ 0x3c
 800927a:	78ba      	ldrb	r2, [r7, #2]
 800927c:	701a      	strb	r2, [r3, #0]
 800927e:	e009      	b.n	8009294 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009280:	78fa      	ldrb	r2, [r7, #3]
 8009282:	68f9      	ldr	r1, [r7, #12]
 8009284:	4613      	mov	r3, r2
 8009286:	011b      	lsls	r3, r3, #4
 8009288:	1a9b      	subs	r3, r3, r2
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	440b      	add	r3, r1
 800928e:	333d      	adds	r3, #61	@ 0x3d
 8009290:	78ba      	ldrb	r2, [r7, #2]
 8009292:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3714      	adds	r7, #20
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr

080092a2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b082      	sub	sp, #8
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7f7 fe8c 	bl	8000fc8 <HAL_Delay>
}
 80092b0:	bf00      	nop
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	4603      	mov	r3, r0
 80092c0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80092c6:	79fb      	ldrb	r3, [r7, #7]
 80092c8:	2b03      	cmp	r3, #3
 80092ca:	d817      	bhi.n	80092fc <USBH_Get_USB_Status+0x44>
 80092cc:	a201      	add	r2, pc, #4	@ (adr r2, 80092d4 <USBH_Get_USB_Status+0x1c>)
 80092ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d2:	bf00      	nop
 80092d4:	080092e5 	.word	0x080092e5
 80092d8:	080092eb 	.word	0x080092eb
 80092dc:	080092f1 	.word	0x080092f1
 80092e0:	080092f7 	.word	0x080092f7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80092e4:	2300      	movs	r3, #0
 80092e6:	73fb      	strb	r3, [r7, #15]
    break;
 80092e8:	e00b      	b.n	8009302 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80092ea:	2302      	movs	r3, #2
 80092ec:	73fb      	strb	r3, [r7, #15]
    break;
 80092ee:	e008      	b.n	8009302 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80092f0:	2301      	movs	r3, #1
 80092f2:	73fb      	strb	r3, [r7, #15]
    break;
 80092f4:	e005      	b.n	8009302 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80092f6:	2302      	movs	r3, #2
 80092f8:	73fb      	strb	r3, [r7, #15]
    break;
 80092fa:	e002      	b.n	8009302 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80092fc:	2302      	movs	r3, #2
 80092fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009300:	bf00      	nop
  }
  return usb_status;
 8009302:	7bfb      	ldrb	r3, [r7, #15]
}
 8009304:	4618      	mov	r0, r3
 8009306:	3714      	adds	r7, #20
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr

08009310 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	4603      	mov	r3, r0
 8009318:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800931a:	79fb      	ldrb	r3, [r7, #7]
 800931c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800931e:	79fb      	ldrb	r3, [r7, #7]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d102      	bne.n	800932a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009324:	2300      	movs	r3, #0
 8009326:	73fb      	strb	r3, [r7, #15]
 8009328:	e001      	b.n	800932e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800932a:	2301      	movs	r3, #1
 800932c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800932e:	7bfb      	ldrb	r3, [r7, #15]
 8009330:	461a      	mov	r2, r3
 8009332:	2101      	movs	r1, #1
 8009334:	4803      	ldr	r0, [pc, #12]	@ (8009344 <MX_DriverVbusFS+0x34>)
 8009336:	f7f8 f919 	bl	800156c <HAL_GPIO_WritePin>
}
 800933a:	bf00      	nop
 800933c:	3710      	adds	r7, #16
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}
 8009342:	bf00      	nop
 8009344:	40020800 	.word	0x40020800

08009348 <malloc>:
 8009348:	4b02      	ldr	r3, [pc, #8]	@ (8009354 <malloc+0xc>)
 800934a:	4601      	mov	r1, r0
 800934c:	6818      	ldr	r0, [r3, #0]
 800934e:	f000 b82d 	b.w	80093ac <_malloc_r>
 8009352:	bf00      	nop
 8009354:	2000002c 	.word	0x2000002c

08009358 <free>:
 8009358:	4b02      	ldr	r3, [pc, #8]	@ (8009364 <free+0xc>)
 800935a:	4601      	mov	r1, r0
 800935c:	6818      	ldr	r0, [r3, #0]
 800935e:	f000 b8f5 	b.w	800954c <_free_r>
 8009362:	bf00      	nop
 8009364:	2000002c 	.word	0x2000002c

08009368 <sbrk_aligned>:
 8009368:	b570      	push	{r4, r5, r6, lr}
 800936a:	4e0f      	ldr	r6, [pc, #60]	@ (80093a8 <sbrk_aligned+0x40>)
 800936c:	460c      	mov	r4, r1
 800936e:	6831      	ldr	r1, [r6, #0]
 8009370:	4605      	mov	r5, r0
 8009372:	b911      	cbnz	r1, 800937a <sbrk_aligned+0x12>
 8009374:	f000 f8ae 	bl	80094d4 <_sbrk_r>
 8009378:	6030      	str	r0, [r6, #0]
 800937a:	4621      	mov	r1, r4
 800937c:	4628      	mov	r0, r5
 800937e:	f000 f8a9 	bl	80094d4 <_sbrk_r>
 8009382:	1c43      	adds	r3, r0, #1
 8009384:	d103      	bne.n	800938e <sbrk_aligned+0x26>
 8009386:	f04f 34ff 	mov.w	r4, #4294967295
 800938a:	4620      	mov	r0, r4
 800938c:	bd70      	pop	{r4, r5, r6, pc}
 800938e:	1cc4      	adds	r4, r0, #3
 8009390:	f024 0403 	bic.w	r4, r4, #3
 8009394:	42a0      	cmp	r0, r4
 8009396:	d0f8      	beq.n	800938a <sbrk_aligned+0x22>
 8009398:	1a21      	subs	r1, r4, r0
 800939a:	4628      	mov	r0, r5
 800939c:	f000 f89a 	bl	80094d4 <_sbrk_r>
 80093a0:	3001      	adds	r0, #1
 80093a2:	d1f2      	bne.n	800938a <sbrk_aligned+0x22>
 80093a4:	e7ef      	b.n	8009386 <sbrk_aligned+0x1e>
 80093a6:	bf00      	nop
 80093a8:	200009e0 	.word	0x200009e0

080093ac <_malloc_r>:
 80093ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093b0:	1ccd      	adds	r5, r1, #3
 80093b2:	f025 0503 	bic.w	r5, r5, #3
 80093b6:	3508      	adds	r5, #8
 80093b8:	2d0c      	cmp	r5, #12
 80093ba:	bf38      	it	cc
 80093bc:	250c      	movcc	r5, #12
 80093be:	2d00      	cmp	r5, #0
 80093c0:	4606      	mov	r6, r0
 80093c2:	db01      	blt.n	80093c8 <_malloc_r+0x1c>
 80093c4:	42a9      	cmp	r1, r5
 80093c6:	d904      	bls.n	80093d2 <_malloc_r+0x26>
 80093c8:	230c      	movs	r3, #12
 80093ca:	6033      	str	r3, [r6, #0]
 80093cc:	2000      	movs	r0, #0
 80093ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80094a8 <_malloc_r+0xfc>
 80093d6:	f000 f869 	bl	80094ac <__malloc_lock>
 80093da:	f8d8 3000 	ldr.w	r3, [r8]
 80093de:	461c      	mov	r4, r3
 80093e0:	bb44      	cbnz	r4, 8009434 <_malloc_r+0x88>
 80093e2:	4629      	mov	r1, r5
 80093e4:	4630      	mov	r0, r6
 80093e6:	f7ff ffbf 	bl	8009368 <sbrk_aligned>
 80093ea:	1c43      	adds	r3, r0, #1
 80093ec:	4604      	mov	r4, r0
 80093ee:	d158      	bne.n	80094a2 <_malloc_r+0xf6>
 80093f0:	f8d8 4000 	ldr.w	r4, [r8]
 80093f4:	4627      	mov	r7, r4
 80093f6:	2f00      	cmp	r7, #0
 80093f8:	d143      	bne.n	8009482 <_malloc_r+0xd6>
 80093fa:	2c00      	cmp	r4, #0
 80093fc:	d04b      	beq.n	8009496 <_malloc_r+0xea>
 80093fe:	6823      	ldr	r3, [r4, #0]
 8009400:	4639      	mov	r1, r7
 8009402:	4630      	mov	r0, r6
 8009404:	eb04 0903 	add.w	r9, r4, r3
 8009408:	f000 f864 	bl	80094d4 <_sbrk_r>
 800940c:	4581      	cmp	r9, r0
 800940e:	d142      	bne.n	8009496 <_malloc_r+0xea>
 8009410:	6821      	ldr	r1, [r4, #0]
 8009412:	1a6d      	subs	r5, r5, r1
 8009414:	4629      	mov	r1, r5
 8009416:	4630      	mov	r0, r6
 8009418:	f7ff ffa6 	bl	8009368 <sbrk_aligned>
 800941c:	3001      	adds	r0, #1
 800941e:	d03a      	beq.n	8009496 <_malloc_r+0xea>
 8009420:	6823      	ldr	r3, [r4, #0]
 8009422:	442b      	add	r3, r5
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	f8d8 3000 	ldr.w	r3, [r8]
 800942a:	685a      	ldr	r2, [r3, #4]
 800942c:	bb62      	cbnz	r2, 8009488 <_malloc_r+0xdc>
 800942e:	f8c8 7000 	str.w	r7, [r8]
 8009432:	e00f      	b.n	8009454 <_malloc_r+0xa8>
 8009434:	6822      	ldr	r2, [r4, #0]
 8009436:	1b52      	subs	r2, r2, r5
 8009438:	d420      	bmi.n	800947c <_malloc_r+0xd0>
 800943a:	2a0b      	cmp	r2, #11
 800943c:	d917      	bls.n	800946e <_malloc_r+0xc2>
 800943e:	1961      	adds	r1, r4, r5
 8009440:	42a3      	cmp	r3, r4
 8009442:	6025      	str	r5, [r4, #0]
 8009444:	bf18      	it	ne
 8009446:	6059      	strne	r1, [r3, #4]
 8009448:	6863      	ldr	r3, [r4, #4]
 800944a:	bf08      	it	eq
 800944c:	f8c8 1000 	streq.w	r1, [r8]
 8009450:	5162      	str	r2, [r4, r5]
 8009452:	604b      	str	r3, [r1, #4]
 8009454:	4630      	mov	r0, r6
 8009456:	f000 f82f 	bl	80094b8 <__malloc_unlock>
 800945a:	f104 000b 	add.w	r0, r4, #11
 800945e:	1d23      	adds	r3, r4, #4
 8009460:	f020 0007 	bic.w	r0, r0, #7
 8009464:	1ac2      	subs	r2, r0, r3
 8009466:	bf1c      	itt	ne
 8009468:	1a1b      	subne	r3, r3, r0
 800946a:	50a3      	strne	r3, [r4, r2]
 800946c:	e7af      	b.n	80093ce <_malloc_r+0x22>
 800946e:	6862      	ldr	r2, [r4, #4]
 8009470:	42a3      	cmp	r3, r4
 8009472:	bf0c      	ite	eq
 8009474:	f8c8 2000 	streq.w	r2, [r8]
 8009478:	605a      	strne	r2, [r3, #4]
 800947a:	e7eb      	b.n	8009454 <_malloc_r+0xa8>
 800947c:	4623      	mov	r3, r4
 800947e:	6864      	ldr	r4, [r4, #4]
 8009480:	e7ae      	b.n	80093e0 <_malloc_r+0x34>
 8009482:	463c      	mov	r4, r7
 8009484:	687f      	ldr	r7, [r7, #4]
 8009486:	e7b6      	b.n	80093f6 <_malloc_r+0x4a>
 8009488:	461a      	mov	r2, r3
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	42a3      	cmp	r3, r4
 800948e:	d1fb      	bne.n	8009488 <_malloc_r+0xdc>
 8009490:	2300      	movs	r3, #0
 8009492:	6053      	str	r3, [r2, #4]
 8009494:	e7de      	b.n	8009454 <_malloc_r+0xa8>
 8009496:	230c      	movs	r3, #12
 8009498:	6033      	str	r3, [r6, #0]
 800949a:	4630      	mov	r0, r6
 800949c:	f000 f80c 	bl	80094b8 <__malloc_unlock>
 80094a0:	e794      	b.n	80093cc <_malloc_r+0x20>
 80094a2:	6005      	str	r5, [r0, #0]
 80094a4:	e7d6      	b.n	8009454 <_malloc_r+0xa8>
 80094a6:	bf00      	nop
 80094a8:	200009e4 	.word	0x200009e4

080094ac <__malloc_lock>:
 80094ac:	4801      	ldr	r0, [pc, #4]	@ (80094b4 <__malloc_lock+0x8>)
 80094ae:	f000 b84b 	b.w	8009548 <__retarget_lock_acquire_recursive>
 80094b2:	bf00      	nop
 80094b4:	20000b24 	.word	0x20000b24

080094b8 <__malloc_unlock>:
 80094b8:	4801      	ldr	r0, [pc, #4]	@ (80094c0 <__malloc_unlock+0x8>)
 80094ba:	f000 b846 	b.w	800954a <__retarget_lock_release_recursive>
 80094be:	bf00      	nop
 80094c0:	20000b24 	.word	0x20000b24

080094c4 <memset>:
 80094c4:	4402      	add	r2, r0
 80094c6:	4603      	mov	r3, r0
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d100      	bne.n	80094ce <memset+0xa>
 80094cc:	4770      	bx	lr
 80094ce:	f803 1b01 	strb.w	r1, [r3], #1
 80094d2:	e7f9      	b.n	80094c8 <memset+0x4>

080094d4 <_sbrk_r>:
 80094d4:	b538      	push	{r3, r4, r5, lr}
 80094d6:	4d06      	ldr	r5, [pc, #24]	@ (80094f0 <_sbrk_r+0x1c>)
 80094d8:	2300      	movs	r3, #0
 80094da:	4604      	mov	r4, r0
 80094dc:	4608      	mov	r0, r1
 80094de:	602b      	str	r3, [r5, #0]
 80094e0:	f7f7 fc8e 	bl	8000e00 <_sbrk>
 80094e4:	1c43      	adds	r3, r0, #1
 80094e6:	d102      	bne.n	80094ee <_sbrk_r+0x1a>
 80094e8:	682b      	ldr	r3, [r5, #0]
 80094ea:	b103      	cbz	r3, 80094ee <_sbrk_r+0x1a>
 80094ec:	6023      	str	r3, [r4, #0]
 80094ee:	bd38      	pop	{r3, r4, r5, pc}
 80094f0:	20000b20 	.word	0x20000b20

080094f4 <__errno>:
 80094f4:	4b01      	ldr	r3, [pc, #4]	@ (80094fc <__errno+0x8>)
 80094f6:	6818      	ldr	r0, [r3, #0]
 80094f8:	4770      	bx	lr
 80094fa:	bf00      	nop
 80094fc:	2000002c 	.word	0x2000002c

08009500 <__libc_init_array>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	4d0d      	ldr	r5, [pc, #52]	@ (8009538 <__libc_init_array+0x38>)
 8009504:	4c0d      	ldr	r4, [pc, #52]	@ (800953c <__libc_init_array+0x3c>)
 8009506:	1b64      	subs	r4, r4, r5
 8009508:	10a4      	asrs	r4, r4, #2
 800950a:	2600      	movs	r6, #0
 800950c:	42a6      	cmp	r6, r4
 800950e:	d109      	bne.n	8009524 <__libc_init_array+0x24>
 8009510:	4d0b      	ldr	r5, [pc, #44]	@ (8009540 <__libc_init_array+0x40>)
 8009512:	4c0c      	ldr	r4, [pc, #48]	@ (8009544 <__libc_init_array+0x44>)
 8009514:	f000 f864 	bl	80095e0 <_init>
 8009518:	1b64      	subs	r4, r4, r5
 800951a:	10a4      	asrs	r4, r4, #2
 800951c:	2600      	movs	r6, #0
 800951e:	42a6      	cmp	r6, r4
 8009520:	d105      	bne.n	800952e <__libc_init_array+0x2e>
 8009522:	bd70      	pop	{r4, r5, r6, pc}
 8009524:	f855 3b04 	ldr.w	r3, [r5], #4
 8009528:	4798      	blx	r3
 800952a:	3601      	adds	r6, #1
 800952c:	e7ee      	b.n	800950c <__libc_init_array+0xc>
 800952e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009532:	4798      	blx	r3
 8009534:	3601      	adds	r6, #1
 8009536:	e7f2      	b.n	800951e <__libc_init_array+0x1e>
 8009538:	0800961c 	.word	0x0800961c
 800953c:	0800961c 	.word	0x0800961c
 8009540:	0800961c 	.word	0x0800961c
 8009544:	08009620 	.word	0x08009620

08009548 <__retarget_lock_acquire_recursive>:
 8009548:	4770      	bx	lr

0800954a <__retarget_lock_release_recursive>:
 800954a:	4770      	bx	lr

0800954c <_free_r>:
 800954c:	b538      	push	{r3, r4, r5, lr}
 800954e:	4605      	mov	r5, r0
 8009550:	2900      	cmp	r1, #0
 8009552:	d041      	beq.n	80095d8 <_free_r+0x8c>
 8009554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009558:	1f0c      	subs	r4, r1, #4
 800955a:	2b00      	cmp	r3, #0
 800955c:	bfb8      	it	lt
 800955e:	18e4      	addlt	r4, r4, r3
 8009560:	f7ff ffa4 	bl	80094ac <__malloc_lock>
 8009564:	4a1d      	ldr	r2, [pc, #116]	@ (80095dc <_free_r+0x90>)
 8009566:	6813      	ldr	r3, [r2, #0]
 8009568:	b933      	cbnz	r3, 8009578 <_free_r+0x2c>
 800956a:	6063      	str	r3, [r4, #4]
 800956c:	6014      	str	r4, [r2, #0]
 800956e:	4628      	mov	r0, r5
 8009570:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009574:	f7ff bfa0 	b.w	80094b8 <__malloc_unlock>
 8009578:	42a3      	cmp	r3, r4
 800957a:	d908      	bls.n	800958e <_free_r+0x42>
 800957c:	6820      	ldr	r0, [r4, #0]
 800957e:	1821      	adds	r1, r4, r0
 8009580:	428b      	cmp	r3, r1
 8009582:	bf01      	itttt	eq
 8009584:	6819      	ldreq	r1, [r3, #0]
 8009586:	685b      	ldreq	r3, [r3, #4]
 8009588:	1809      	addeq	r1, r1, r0
 800958a:	6021      	streq	r1, [r4, #0]
 800958c:	e7ed      	b.n	800956a <_free_r+0x1e>
 800958e:	461a      	mov	r2, r3
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	b10b      	cbz	r3, 8009598 <_free_r+0x4c>
 8009594:	42a3      	cmp	r3, r4
 8009596:	d9fa      	bls.n	800958e <_free_r+0x42>
 8009598:	6811      	ldr	r1, [r2, #0]
 800959a:	1850      	adds	r0, r2, r1
 800959c:	42a0      	cmp	r0, r4
 800959e:	d10b      	bne.n	80095b8 <_free_r+0x6c>
 80095a0:	6820      	ldr	r0, [r4, #0]
 80095a2:	4401      	add	r1, r0
 80095a4:	1850      	adds	r0, r2, r1
 80095a6:	4283      	cmp	r3, r0
 80095a8:	6011      	str	r1, [r2, #0]
 80095aa:	d1e0      	bne.n	800956e <_free_r+0x22>
 80095ac:	6818      	ldr	r0, [r3, #0]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	6053      	str	r3, [r2, #4]
 80095b2:	4408      	add	r0, r1
 80095b4:	6010      	str	r0, [r2, #0]
 80095b6:	e7da      	b.n	800956e <_free_r+0x22>
 80095b8:	d902      	bls.n	80095c0 <_free_r+0x74>
 80095ba:	230c      	movs	r3, #12
 80095bc:	602b      	str	r3, [r5, #0]
 80095be:	e7d6      	b.n	800956e <_free_r+0x22>
 80095c0:	6820      	ldr	r0, [r4, #0]
 80095c2:	1821      	adds	r1, r4, r0
 80095c4:	428b      	cmp	r3, r1
 80095c6:	bf04      	itt	eq
 80095c8:	6819      	ldreq	r1, [r3, #0]
 80095ca:	685b      	ldreq	r3, [r3, #4]
 80095cc:	6063      	str	r3, [r4, #4]
 80095ce:	bf04      	itt	eq
 80095d0:	1809      	addeq	r1, r1, r0
 80095d2:	6021      	streq	r1, [r4, #0]
 80095d4:	6054      	str	r4, [r2, #4]
 80095d6:	e7ca      	b.n	800956e <_free_r+0x22>
 80095d8:	bd38      	pop	{r3, r4, r5, pc}
 80095da:	bf00      	nop
 80095dc:	200009e4 	.word	0x200009e4

080095e0 <_init>:
 80095e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095e2:	bf00      	nop
 80095e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095e6:	bc08      	pop	{r3}
 80095e8:	469e      	mov	lr, r3
 80095ea:	4770      	bx	lr

080095ec <_fini>:
 80095ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ee:	bf00      	nop
 80095f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095f2:	bc08      	pop	{r3}
 80095f4:	469e      	mov	lr, r3
 80095f6:	4770      	bx	lr
