INFO: [VRFC 10-2263] Analyzing Verilog file "F:/last/last.srcs/sources_1/new/uart_recv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_recv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/last/last.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive_tb
