*******************************************************************

  Device    [HSSTLP_MUX]

  Author    [rjliu]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of HSSTLP_MUX // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 30 # 150 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 150 ]  <                               
                                PLL_CLK0_0                          @[ ,2 +46],
                                PLL_CLK0_1                          @[ ,4 +46],
                                PLL_CLK90_0                         @[ ,6 +46],
                                PLL_CLK90_1                         @[ ,8 +46],
                                PLL_CLK180_0                        @[ ,10+46],
                                PLL_CLK180_1                        @[ ,12+46],
                                PLL_CLK270_0                        @[ ,14+46],
                                PLL_CLK270_1                        @[ ,16+46],
                                PLL_PD_O_0                          @[ ,18+46],
                                PLL_PD_O_1                          @[ ,20+46],
                                PLL_REFCLK_LANE_L_0                 @[ ,22+46],
                                PLL_REFCLK_LANE_L_1                 @[ ,24+46],
                                PLL_RST_O_0                         @[ ,26+46],
                                PLL_RST_O_1                         @[ ,28+46],
                                PMA_PLL_READY_O_0                   @[ ,30+46],
                                PMA_PLL_READY_O_1                   @[ ,32+46],
                                RATE_CHANGE_PLL_0                   @[ ,34+46],
                                RATE_CHANGE_PLL_1                   @[ ,36+46],
                                SYNC_PLL_0                          @[ ,38+46],
                                SYNC_PLL_1                          @[ ,40+46],
                                TXPCLK_PLL_0                        @[ ,42+46],
                                TXPCLK_PLL_1                        @[ ,44+46],
                                TXPCLK_PLL_2                        @[ ,46+46],
                                TXPCLK_PLL_3                        @[ ,48+46],
                                PAD_REFCLKP_0                       @[ ,50+46],
                                PAD_REFCLKN_0                       @[ ,52+46],
                                PAD_REFCLKP_1                       @[ ,54+46],
                                PAD_REFCLKN_1                       @[ ,56+46]
                             >

              ->  [ 30, 130 ] 
                             
              ->  [ 30, 20 ]<
                                CLK_TXP_0                           @[ ,22 ],
                                CLK_TXN_0                           @[ ,24 ],
                                CLK_RX0_0                           @[ ,26 ],
                                CLK_RX180_0                         @[ ,28 ],
                                CLK_RX90_0                          @[ ,30 ],
                                CLK_RX270_0                         @[ ,32 ],
                                CLK_TXP_1                           @[ ,34 ],
                                CLK_TXN_1                           @[ ,36 ],
                                CLK_RX0_1                           @[ ,38 ],
                                CLK_RX180_1                         @[ ,40 ],
                                CLK_RX90_1                          @[ ,42 ],
                                CLK_RX270_1                         @[ ,44 ],
                                CLK_TXP_2                           @[ ,46 ],
                                CLK_TXN_2                           @[ ,48 ],
                                CLK_RX0_2                           @[ ,50 ],
                                CLK_RX180_2                         @[ ,52 ],
                                CLK_RX90_2                          @[ ,54 ],
                                CLK_RX270_2                         @[ ,56 ],
                                CLK_TXP_3                           @[ ,58 ],
                                CLK_TXN_3                           @[ ,60 ],
                                CLK_RX0_3                           @[ ,62 ],
                                CLK_RX180_3                         @[ ,64 ],
                                CLK_RX90_3                          @[ ,66 ],
                                CLK_RX270_3                         @[ ,68 ],
                                SYNC_CH0                            @[ ,70 ],
                                SYNC_CH1                            @[ ,72 ],
                                SYNC_CH2                            @[ ,74 ],
                                SYNC_CH3                            @[ ,76 ],
                                TXPCLK_PLL_SELECTED_0               @[ ,78 ],
                                TXPCLK_PLL_SELECTED_1               @[ ,80 ],
                                RATE_CHANGE_CH0                     @[ ,82 ],
                                RATE_CHANGE_CH1                     @[ ,84 ],
                                RATE_CHANGE_CH2                     @[ ,86 ],
                                RATE_CHANGE_CH3                     @[ ,88 ],
                                PLL_PD_I_0                          @[ ,90 ],
                                PLL_PD_I_1                          @[ ,92 ],
                                PLL_PD_I_2                          @[ ,94 ],
                                PLL_PD_I_3                          @[ ,96 ],
                                PLL_RESET_I_0                       @[ ,98 ],
                                PLL_RESET_I_1                       @[ ,100],
                                PLL_RESET_I_2                       @[ ,102],
                                PLL_RESET_I_3                       @[ ,104],
                                PLL_LOCK_SEL_0                      @[ ,106],
                                PLL_LOCK_SEL_1                      @[ ,108],
                                PLL_LOCK_SEL_2                      @[ ,110],
                                PLL_LOCK_SEL_3                      @[ ,112],
                                PLL_REFCLK_I_0                      @[ ,114],
                                PLL_REFCLK_I_1                      @[ ,116],
                                PLL_REFCLK_I_2                      @[ ,118],
                                PLL_REFCLK_I_3                      @[ ,120],
                                REFCLK_CML_P_0                      @[ ,122],
                                REFCLK_CML_N_0                      @[ ,124],
                                REFCLK_CML_P_1                      @[ ,126],
                                REFCLK_CML_N_1                      @[ ,128]
                                                           
                             >  

              ->  [ 0 , 0 ]  ;

}; // symbol logsym of HSSTLP_MUX

