
hpeesofsim (*) 450.shp Jan 21 2016, MINT version 4
    (64-bit windows built: 01/21/16 15:34:19)
Copyright 1995 - 2015 Keysight Technologies, 1989-2016.

Done with exporting 2 VerilogA device(s).
Pt DC convergence is used.

SP SP1[1] <BLF188XR_HF_lib:cell_1:schematic>   freq=(2 MHz->54 MHz)
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

Resource usage:
  Total stopwatch time     =     4.00 seconds.

