Analysis & Synthesis report for project
Sat Nov 25 04:48:07 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |project|top_state
 10. State Machine - |project|M3:M3_Unit|M3_state
 11. State Machine - |project|M2:M2_Unit|M2_state
 12. State Machine - |project|M1:M1_Unit|M1_state
 13. State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state
 14. State Machine - |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state
 15. State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated
 22. Source assignments for M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated
 23. Source assignments for M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated
 24. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
 25. Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: M1:M1_Unit
 27. Parameter Settings for User Entity Instance: M2:M2_Unit
 28. Parameter Settings for User Entity Instance: M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: M3:M3_Unit
 32. altpll Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "convert_hex_to_seven_segment:unit3"
 35. Port Connectivity Checks: "M2:M2_Unit|dual_port_RAM_2:RAM_inst2"
 36. Port Connectivity Checks: "M2:M2_Unit|dual_port_RAM_1:RAM_inst1"
 37. Port Connectivity Checks: "M2:M2_Unit|dual_port_RAM_0:RAM_inst0"
 38. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"
 39. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 25 04:48:07 2023       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,217                                       ;
;     Total combinational functions  ; 1,080                                       ;
;     Dedicated logic registers      ; 513                                         ;
; Total registers                    ; 513                                         ;
; Total pins                         ; 160                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; project            ; project            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; State Machine Processing                                         ; Minimal Bits       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                           ; Library ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ../rtl/dual_port_RAM_2.v                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v               ;         ;
; ../rtl/dual_port_RAM_1.v                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v               ;         ;
; ../rtl/dual_port_RAM_0.v                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v               ;         ;
; ../rtl/Clock_100_PLL.v                                                              ; yes             ; User Wizard-Generated File             ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v                 ;         ;
; ../rtl/convert_hex_to_seven_segment.sv                                              ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv ;         ;
; ../rtl/project.sv                                                                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv                      ;         ;
; ../rtl/UART_receive_controller.sv                                                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_receive_controller.sv      ;         ;
; ../rtl/SRAM_controller.sv                                                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv              ;         ;
; ../rtl/VGA_controller.sv                                                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_controller.sv               ;         ;
; ../rtl/PB_controller.sv                                                             ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/PB_controller.sv                ;         ;
; ../rtl/UART_SRAM_interface.sv                                                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv          ;         ;
; ../rtl/VGA_SRAM_interface.sv                                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_SRAM_interface.sv           ;         ;
; ../rtl/M1.sv                                                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M1.sv                           ;         ;
; ../rtl/M2.sv                                                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv                           ;         ;
; ../rtl/M3.sv                                                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv                           ;         ;
; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/define_state.h ; yes             ; Auto-Found File                        ; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/define_state.h                    ;         ;
; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_param.h    ; yes             ; Auto-Found File                        ; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_param.h                       ;         ;
; altpll.tdf                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; aglobal191.inc                                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                  ;         ;
; stratix_pll.inc                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/clock_100_pll_altpll.v                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/clock_100_pll_altpll.v       ;         ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_i6k2.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf          ;         ;
; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/ram0.mif       ; yes             ; Auto-Found Memory Initialization File  ; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/ram0.mif                          ;         ;
; db/altsyncram_j6k2.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf          ;         ;
; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/ram1.mif       ; yes             ; Auto-Found Memory Initialization File  ; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/ram1.mif                          ;         ;
; db/altsyncram_k6k2.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf          ;         ;
; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/ram2.mif       ; yes             ; Auto-Found Memory Initialization File  ; /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/ram2.mif                          ;         ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 1,217            ;
;                                             ;                  ;
; Total combinational functions               ; 1080             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 504              ;
;     -- 3 input functions                    ; 299              ;
;     -- <=2 input functions                  ; 277              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 903              ;
;     -- arithmetic mode                      ; 177              ;
;                                             ;                  ;
; Total registers                             ; 513              ;
;     -- Dedicated logic registers            ; 513              ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 160              ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK_50_I~input ;
; Maximum fan-out                             ; 513              ;
; Total fan-out                               ; 5794             ;
; Average fan-out                             ; 3.00             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name                  ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |project                                          ; 1080 (92)           ; 513 (31)                  ; 0           ; 0            ; 0       ; 0         ; 160  ; 0            ; |project                                                                                                                        ; project                      ; work         ;
;    |M1:M1_Unit|                                   ; 79 (79)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M1:M1_Unit                                                                                                             ; M1                           ; work         ;
;    |M3:M3_Unit|                                   ; 467 (467)           ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M3:M3_Unit                                                                                                             ; M3                           ; work         ;
;    |PB_controller:PB_unit|                        ; 47 (47)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|PB_controller:PB_unit                                                                                                  ; PB_controller                ; work         ;
;    |SRAM_controller:SRAM_unit|                    ; 3 (3)               ; 56 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit                                                                                              ; SRAM_controller              ; work         ;
;       |Clock_100_PLL:Clock_100_PLL_inst|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                                                             ; Clock_100_PLL                ; work         ;
;          |altpll:altpll_component|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component                                     ; altpll                       ; work         ;
;             |Clock_100_PLL_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated ; Clock_100_PLL_altpll         ; work         ;
;    |UART_SRAM_interface:UART_unit|                ; 114 (69)            ; 74 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit                                                                                          ; UART_SRAM_interface          ; work         ;
;       |UART_receive_controller:UART_RX|           ; 45 (45)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX                                                          ; UART_receive_controller      ; work         ;
;    |VGA_SRAM_interface:VGA_unit|                  ; 226 (148)           ; 141 (95)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit                                                                                            ; VGA_SRAM_interface           ; work         ;
;       |VGA_controller:VGA_unit|                   ; 78 (78)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit                                                                    ; VGA_controller               ; work         ;
;    |convert_hex_to_seven_segment:unit0|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit0                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit1                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit2                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit3|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit3                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit4                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit5|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit5                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit6|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit6                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit7|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit7                                                                                     ; convert_hex_to_seven_segment ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+--------------------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0 ; ../rtl/dual_port_RAM_0.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1 ; ../rtl/dual_port_RAM_1.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2 ; ../rtl/dual_port_RAM_2.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+--------------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------------+
; State Machine - |project|top_state                                                          ;
+---------------------+-----------------------+-----------------------+-----------------------+
; Name                ; top_state.state_bit_2 ; top_state.state_bit_1 ; top_state.state_bit_0 ;
+---------------------+-----------------------+-----------------------+-----------------------+
; top_state.S_IDLE    ; 0                     ; 0                     ; 0                     ;
; top_state.S_UART_RX ; 0                     ; 0                     ; 1                     ;
; top_state.S_M1      ; 0                     ; 1                     ; 1                     ;
; top_state.S_M2      ; 1                     ; 1                     ; 0                     ;
; top_state.S_M3      ; 0                     ; 1                     ; 0                     ;
+---------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  Minimal Bits
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|M3:M3_Unit|M3_state                                                                         ;
+--------------------------+----------------------+----------------------+----------------------+----------------------+
; Name                     ; M3_state.state_bit_3 ; M3_state.state_bit_2 ; M3_state.state_bit_1 ; M3_state.state_bit_0 ;
+--------------------------+----------------------+----------------------+----------------------+----------------------+
; M3_state.S_IDLE_M3       ; 0                    ; 0                    ; 0                    ; 0                    ;
; M3_state.S_THE_HUB       ; 1                    ; 0                    ; 0                    ; 0                    ;
; M3_state.S_READ_16_BIT_1 ; 0                    ; 0                    ; 0                    ; 1                    ;
; M3_state.S_READ_16_BIT_2 ; 0                    ; 0                    ; 1                    ; 0                    ;
; M3_state.S_READ_16_BIT_3 ; 0                    ; 0                    ; 1                    ; 1                    ;
; M3_state.S_READ_16_BIT_4 ; 0                    ; 1                    ; 0                    ; 0                    ;
; M3_state.S_WRITE_WORD_2  ; 0                    ; 1                    ; 0                    ; 1                    ;
; M3_state.S_WRITE_WORD_3  ; 0                    ; 1                    ; 1                    ; 0                    ;
; M3_state.S_WRITE_WORD_4  ; 0                    ; 1                    ; 1                    ; 1                    ;
; M3_state.S_00X           ; 1                    ; 0                    ; 0                    ; 1                    ;
; M3_state.S_01X           ; 1                    ; 0                    ; 1                    ; 0                    ;
; M3_state.S_100           ; 1                    ; 1                    ; 0                    ; 0                    ;
; M3_state.S_101           ; 1                    ; 1                    ; 0                    ; 1                    ;
; M3_state.S_110           ; 1                    ; 1                    ; 1                    ; 0                    ;
; M3_state.S_111           ; 1                    ; 1                    ; 1                    ; 1                    ;
; M3_state.S_DEQUANT       ; 1                    ; 0                    ; 1                    ; 1                    ;
+--------------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|M2:M2_Unit|M2_state                                                                                                                                                ;
+----------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                       ; M2_state.state_bit_6 ; M2_state.state_bit_5 ; M2_state.state_bit_4 ; M2_state.state_bit_3 ; M2_state.state_bit_2 ; M2_state.state_bit_1 ; M2_state.state_bit_0 ;
+----------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; M2_state.S_IDLE_M2         ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_LEADIN_Fs_0     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_LEADIN_Fs_1     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_LEADIN_Fs_2     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_LEADIN_Fs_3     ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_LEADIN_CC_Fs    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_LEADOUT_Fs_0    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_LEADOUT_Fs_1    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_LEADOUT_Fs_2    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_LEADIN_CT_0_0   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_LEADIN_CT_0     ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_LEADIN_CT_1     ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_LEADIN_CT_2     ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_LEADIN_CT_3     ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_LEADIN_CT_4     ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_LEADIN_CT_5     ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_LEADIN_CT_6     ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_LEADIN_CT_7     ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_LEADIN_CT_8     ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_CC_CT_0         ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_CC_CT_1         ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_CC_CT_2         ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_CC_CT_3         ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_CC_CT_4         ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_CC_CT_5         ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_CC_CT_6         ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_CC_CT_7         ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_CC_CT_LO_0      ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_CC_CT_LO_1      ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_CS_FS_LI_0      ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_CS_FS_LI_1      ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_CS_FS_LI_2      ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_CS_FS_LI_3      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_CS_FS_LI_4      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_CS_FS_LI_5      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_CS_FS_LI_6      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_CS_FS_LI_7      ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_CS_FS_LI_8      ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_CS_FS_CC_0      ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_CS_FS_CC_1      ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_CS_FS_CC_2      ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_CS_FS_CC_3      ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_CS_FS_CC_4      ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_CS_FS_CC_5      ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_CS_FS_CC_6      ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_CS_FS_CC_7      ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_CS_FS_LO_0      ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_CS_FS_LO_2      ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_WS_CT_LI_0      ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_WS_CT_LI_1      ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_WS_CT_LI_2      ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_WS_CT_LI_3      ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_WS_CT_LI_4      ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_WS_CT_LI_5      ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_WS_CT_LI_6      ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_WS_CT_LI_7      ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_WS_CT_LI_8      ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_WS_CT_LI_9      ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_WS_CT_CC_0      ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_WS_CT_CC_1      ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_WS_CT_CC_2      ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_WS_CT_CC_3      ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_WS_CT_CC_4      ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 1                    ; 1                    ;
; M2_state.S_WS_CT_CC_5      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M2_state.S_WS_CT_CC_6      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M2_state.S_WS_CT_CC_7      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M2_state.S_LAST_WRITE_LI_0 ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M2_state.S_LAST_WRITE_LI_1 ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M2_state.S_LAST_WRITE_LI_2 ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M2_state.S_LAST_WRITE_LI_3 ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M2_state.S_LAST_WRITE_LO_0 ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 1                    ; 1                    ;
+----------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  Minimal Bits
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|M1:M1_Unit|M1_state                                                                                                                    ;
+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                  ; M1_state.state_bit_5 ; M1_state.state_bit_4 ; M1_state.state_bit_3 ; M1_state.state_bit_2 ; M1_state.state_bit_1 ; M1_state.state_bit_0 ;
+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; M1_state.S_LEADIN_0   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M1_state.S_LEADIN_1   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M1_state.S_LEADIN_2   ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M1_state.S_LEADIN_3   ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M1_state.S_LEADIN_4   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M1_state.S_LEADIN_5   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M1_state.S_LEADIN_6   ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M1_state.S_LEADIN_7   ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ;
; M1_state.S_LEADIN_8   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ;
; M1_state.S_LEADIN_9   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; M1_state.S_LEADIN_10  ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ;
; M1_state.S_LEADIN_11  ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ;
; M1_state.S_LEADIN_12  ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ;
; M1_state.S_LEADIN_13  ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ;
; M1_state.S_LEADIN_14  ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ;
; M1_state.S_LEADIN_15  ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ;
; M1_state.S_LEADIN_16  ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M1_state.S_LEADIN_17  ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M1_state.CC_0         ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M1_state.CC_1         ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M1_state.CC_2         ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M1_state.CC_3         ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M1_state.CC_4         ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M1_state.CC_5         ; 0                    ; 1                    ; 0                    ; 1                    ; 1                    ; 1                    ;
; M1_state.CC_6         ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 0                    ;
; M1_state.S_LEADOUT_0  ; 0                    ; 1                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; M1_state.S_LEADOUT_1  ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 0                    ;
; M1_state.S_LEADOUT_2  ; 0                    ; 1                    ; 1                    ; 0                    ; 1                    ; 1                    ;
; M1_state.S_LEADOUT_3  ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 0                    ;
; M1_state.S_LEADOUT_4  ; 0                    ; 1                    ; 1                    ; 1                    ; 0                    ; 1                    ;
; M1_state.S_LEADOUT_5  ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 0                    ;
; M1_state.S_LEADOUT_6  ; 0                    ; 1                    ; 1                    ; 1                    ; 1                    ; 1                    ;
; M1_state.S_LEADOUT_7  ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; M1_state.S_LEADOUT_8  ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; M1_state.S_LEADOUT_9  ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ;
; M1_state.S_LEADOUT_10 ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; M1_state.S_LEADOUT_11 ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ;
; M1_state.S_LEADOUT_12 ; 1                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; M1_state.S_LEADOUT_13 ; 1                    ; 0                    ; 0                    ; 1                    ; 1                    ; 0                    ;
; M1_state.S_LEADOUT_14 ; 1                    ; 0                    ; 0                    ; 1                    ; 1                    ; 1                    ;
; M1_state.S_LEADOUT_15 ; 1                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ;
; M1_state.S_LEADOUT_16 ; 1                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; M1_state.S_LEADOUT_17 ; 1                    ; 0                    ; 1                    ; 0                    ; 1                    ; 0                    ;
+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  Minimal Bits
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state                                                                   ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+
; Name                                           ; UART_SRAM_state.state_bit_2 ; UART_SRAM_state.state_bit_1 ; UART_SRAM_state.state_bit_0 ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                           ; 0                           ; 0                           ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1       ; 1                           ; 0                           ; 1                           ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2       ; 0                           ; 1                           ; 0                           ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                           ; 0                           ; 1                           ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 1                           ; 0                           ; 0                           ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 1                           ; 1                           ; 0                           ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 0                           ; 1                           ; 1                           ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+


Encoding Type:  Minimal Bits
+--------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state ;
+-------------------------------+-----------------------+------------------------------------------+
; Name                          ; RXC_state.state_bit_1 ; RXC_state.state_bit_0                    ;
+-------------------------------+-----------------------+------------------------------------------+
; RXC_state.S_RXC_IDLE          ; 0                     ; 0                                        ;
; RXC_state.S_RXC_SYNC          ; 0                     ; 1                                        ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 1                     ; 0                                        ;
; RXC_state.S_RXC_STOP_BIT      ; 1                     ; 1                                        ;
+-------------------------------+-----------------------+------------------------------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                                                           ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                                      ; VGA_SRAM_state.state_bit_3 ; VGA_SRAM_state.state_bit_2 ; VGA_SRAM_state.state_bit_1 ; VGA_SRAM_state.state_bit_0 ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                          ; 0                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 1                          ; 0                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 1                          ; 0                          ; 0                          ; 1                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                          ; 0                          ; 0                          ; 1                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                          ; 0                          ; 1                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 1                          ; 0                          ; 1                          ; 0                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                          ; 0                          ; 1                          ; 1                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 1                          ; 0                          ; 1                          ; 1                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 1                          ; 1                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 0                          ; 1                          ; 0                          ; 0                          ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+---------------------------------------------------+---------------------------------------------+
; Register name                                     ; Reason for Removal                          ;
+---------------------------------------------------+---------------------------------------------+
; M2:M2_Unit|dram_address_counter_T[0]              ; Stuck at GND due to stuck port data_in      ;
; M2:M2_Unit|write_s_twos_counter[0]                ; Stuck at GND due to stuck port data_in      ;
; M2:M2_Unit|DPRAM_S_READ_COUNTER[0]                ; Stuck at GND due to stuck port data_in      ;
; M2:M2_Unit|write_S_0[0..15]                       ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[0..15]                       ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[0..15]                         ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[0..15]                         ; Lost fanout                                 ;
; M3_EN_TOP_LEVEL                                   ; Stuck at VCC due to stuck port data_in      ;
; M2:M2_Unit|WE_s_prime_1                           ; Stuck at GND due to stuck port data_in      ;
; M3:M3_Unit|SRAM_address[12..17]                   ; Stuck at GND due to stuck port data_in      ;
; top_state~9                                       ; Lost fanout                                 ;
; top_state~10                                      ; Lost fanout                                 ;
; top_state~11                                      ; Lost fanout                                 ;
; top_state~12                                      ; Lost fanout                                 ;
; top_state~13                                      ; Lost fanout                                 ;
; M3:M3_Unit|M3_state~4                             ; Lost fanout                                 ;
; M3:M3_Unit|M3_state~5                             ; Lost fanout                                 ;
; M3:M3_Unit|M3_state~6                             ; Lost fanout                                 ;
; M3:M3_Unit|M3_state~7                             ; Lost fanout                                 ;
; M3:M3_Unit|M3_state~8                             ; Lost fanout                                 ;
; M3:M3_Unit|M3_state~9                             ; Lost fanout                                 ;
; M3:M3_Unit|M3_state~10                            ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~2                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~3                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~4                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~5                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~6                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~7                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~8                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~9                             ; Lost fanout                                 ;
; M2:M2_Unit|M2_state~10                            ; Lost fanout                                 ;
; M1:M1_Unit|M1_state~2                             ; Lost fanout                                 ;
; M1:M1_Unit|M1_state~3                             ; Lost fanout                                 ;
; M1:M1_Unit|M1_state~4                             ; Lost fanout                                 ;
; M1:M1_Unit|M1_state~5                             ; Lost fanout                                 ;
; M1:M1_Unit|M1_state~6                             ; Lost fanout                                 ;
; M1:M1_Unit|M1_state~7                             ; Lost fanout                                 ;
; M1:M1_Unit|M1_state~8                             ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~11  ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~12  ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~13  ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~14     ; Lost fanout                                 ;
; top_state.state_bit_2                             ; Stuck at GND due to stuck port data_in      ;
; M1:M1_Unit|SRAM_address[4..7,9..17]               ; Lost fanout                                 ;
; M1_EN_TOP_LEVEL                                   ; Stuck at GND due to stuck port clock_enable ;
; M1:M1_Unit|SRAM_address[0..3]                     ; Lost fanout                                 ;
; M2_EN_TOP_LEVEL                                   ; Stuck at GND due to stuck port clock_enable ;
; M2:M2_Unit|SRAM_write_data[0]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[0]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[1]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[1]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[2]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[2]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[3]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[3]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[4]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[4]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[5]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[5]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[6]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[6]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[7]                     ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[7]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[8]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[16]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[16]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[16]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[16]                            ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[8]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[9]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[17]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[17]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[17]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[17]                            ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[9]                     ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[10]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[18]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[18]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[18]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[18]                            ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[10]                    ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[11]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[19]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[19]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[19]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[19]                            ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[11]                    ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[12]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[20]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[20]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[20]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[20]                            ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[12]                    ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[13]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[21]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[21]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[21]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[21]                            ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[13]                    ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[14]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[22]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[22]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[22]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[22]                            ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[14]                    ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_write_data[15]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[23]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[23]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[23]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[23]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[24]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[24]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[24]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[24]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[25]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[25]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[25]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[25]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[26]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[26]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[26]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[26]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[27]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[27]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[27]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[27]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[28]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[28]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[28]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[28]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[29]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[29]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[29]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[29]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[30]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[30]                            ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[30]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[30]                            ; Lost fanout                                 ;
; M2:M2_Unit|WE_S_0                                 ; Lost fanout                                 ;
; M2:M2_Unit|WE_S_1                                 ; Lost fanout                                 ;
; M2:M2_Unit|write_S_0[31]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2_BUF[31]                            ; Lost fanout                                 ;
; M2:M2_Unit|address_S_0[1..5]                      ; Lost fanout                                 ;
; M2:M2_Unit|write_S_1[31]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3_BUF[31]                            ; Lost fanout                                 ;
; M2:M2_Unit|address_S_1[0..6]                      ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_write_data[15]                    ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_address[8]                        ; Lost fanout                                 ;
; M1:M1_Unit|SRAM_we_n                              ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_we_n                              ; Lost fanout                                 ;
; M1:M1_Unit|Y_OFFSET_COUNTER[4]                    ; Lost fanout                                 ;
; M1:M1_Unit|U_OFFSET_COUNTER[4]                    ; Lost fanout                                 ;
; M1:M1_Unit|V_OFFSET_COUNTER[4]                    ; Lost fanout                                 ;
; M1:M1_Unit|odd_even                               ; Lost fanout                                 ;
; M1:M1_Unit|Y_OFFSET_COUNTER[5]                    ; Lost fanout                                 ;
; M1:M1_Unit|U_OFFSET_COUNTER[5]                    ; Lost fanout                                 ;
; M1:M1_Unit|V_OFFSET_COUNTER[5]                    ; Lost fanout                                 ;
; M1:M1_Unit|Y_OFFSET_COUNTER[6]                    ; Lost fanout                                 ;
; M1:M1_Unit|U_OFFSET_COUNTER[6]                    ; Lost fanout                                 ;
; M1:M1_Unit|V_OFFSET_COUNTER[6]                    ; Lost fanout                                 ;
; M1:M1_Unit|Y_OFFSET_COUNTER[7]                    ; Lost fanout                                 ;
; M1:M1_Unit|U_OFFSET_COUNTER[7]                    ; Lost fanout                                 ;
; M1:M1_Unit|V_OFFSET_COUNTER[7]                    ; Lost fanout                                 ;
; M1:M1_Unit|U_OFFSET_COUNTER[8]                    ; Lost fanout                                 ;
; M1:M1_Unit|V_OFFSET_COUNTER[8..17]                ; Lost fanout                                 ;
; M1:M1_Unit|Y_OFFSET_COUNTER[8]                    ; Lost fanout                                 ;
; M1:M1_Unit|U_OFFSET_COUNTER[9..17]                ; Lost fanout                                 ;
; M1:M1_Unit|Y_OFFSET_COUNTER[9..17]                ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|new_line_count[0,1] ; Lost fanout                                 ;
; M1:M1_Unit|Y_OFFSET_COUNTER[0..3]                 ; Lost fanout                                 ;
; M1:M1_Unit|U_OFFSET_COUNTER[0..3]                 ; Lost fanout                                 ;
; M1:M1_Unit|V_OFFSET_COUNTER[0..3]                 ; Lost fanout                                 ;
; M1:M1_Unit|LEADIN_TO_CC_TRANSITION                ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[16,24..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[16,24..31]                    ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[16,24..31]                       ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[16,24..31]                      ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[16,24..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[16,24..31]                       ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[17]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[17]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[17]                              ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[17]                             ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[17]                            ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[17]                              ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[18]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[18]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[18]                              ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[18]                             ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[18]                            ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[18]                              ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[19]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[19]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[19]                              ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[19]                             ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[19]                            ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[19]                              ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[20]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[20]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[20]                              ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[20]                             ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[20]                            ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[20]                              ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[21]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[21]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[21]                              ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[21]                             ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[21]                            ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[21]                              ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[22]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[22]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[22]                              ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[22]                             ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[22]                            ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[22]                              ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[23]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[23]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[23]                              ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[23]                             ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[23]                            ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[23]                              ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[16,24..31]                    ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[16,24..31]                    ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[16,24..31]                      ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[16,24..31]                      ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[16,24..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[16,24..31]                       ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[17]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[17]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[17]                             ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[17]                             ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[17]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[17]                              ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[18]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[18]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[18]                             ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[18]                             ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[18]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[18]                              ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[19]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[19]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[19]                             ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[19]                             ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[19]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[19]                              ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[20]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[20]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[20]                             ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[20]                             ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[20]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[20]                              ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[21]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[21]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[21]                             ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[21]                             ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[21]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[21]                              ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[22]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[22]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[22]                             ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[22]                             ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[22]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[22]                              ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[23]                           ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[23]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[23]                             ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[23]                             ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[23]                            ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[23]                              ; Lost fanout                                 ;
; M2:M2_Unit|address_S_0[0,6]                       ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_2_1[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_2_2[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD_2[0..15]                         ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_0_1[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_0_2[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN_2[0..15]                        ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_3_1[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_3_2[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_1_1[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|Mult_op_1_2[0..31]                     ; Lost fanout                                 ;
; M1:M1_Unit|R_ODD[0..15]                           ; Lost fanout                                 ;
; M1:M1_Unit|G_EVEN[0..15]                          ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD_2[0..15]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP5_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|B_ODD[0..15]                           ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN_2[0..15]                        ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN_2[0..15]                        ; Lost fanout                                 ;
; M1:M1_Unit|B_EVEN[0..15]                          ; Lost fanout                                 ;
; M1:M1_Unit|R_EVEN[0..15]                          ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD_2[0..15]                         ; Lost fanout                                 ;
; M1:M1_Unit|G_ODD[0..15]                           ; Lost fanout                                 ;
; M2:M2_Unit|S_0[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|row_dp_ram_s[0,1]                      ; Lost fanout                                 ;
; M2:M2_Unit|DPRAM_S_READ_COUNTER[1]                ; Lost fanout                                 ;
; M2:M2_Unit|row_dp_ram_s[2]                        ; Lost fanout                                 ;
; M2:M2_Unit|DPRAM_S_READ_COUNTER[2]                ; Lost fanout                                 ;
; M2:M2_Unit|row_dp_ram_s[3]                        ; Lost fanout                                 ;
; M2:M2_Unit|DPRAM_S_READ_COUNTER[3]                ; Lost fanout                                 ;
; M2:M2_Unit|write_s_twos_counter[1]                ; Lost fanout                                 ;
; M2:M2_Unit|DPRAM_S_READ_COUNTER[4]                ; Lost fanout                                 ;
; M2:M2_Unit|write_s_twos_counter[2]                ; Lost fanout                                 ;
; M2:M2_Unit|DPRAM_S_READ_COUNTER[5]                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[16]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[16]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[0][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][12]                           ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][13]                           ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][14]                           ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][15]                           ; Lost fanout                                 ;
; M1:M1_Unit|U[1][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[2][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[7..31]              ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[7..31]              ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[7..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[7..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[7..31]              ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][12]                           ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][13]                           ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][14]                           ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][15]                           ; Lost fanout                                 ;
; M1:M1_Unit|U[3][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[4][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[0][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[2][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[3][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[6]                  ; Lost fanout                                 ;
; M1:M1_Unit|U[4][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[6]                  ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[6]                  ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[6]                             ; Lost fanout                                 ;
; M1:M1_Unit|V[0][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[6]                             ; Lost fanout                                 ;
; M1:M1_Unit|U[0][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[1][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[2][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[3][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[5]                  ; Lost fanout                                 ;
; M1:M1_Unit|U[4][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[5]                  ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[5]                  ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[5]                             ; Lost fanout                                 ;
; M1:M1_Unit|V[0][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[5]                             ; Lost fanout                                 ;
; M1:M1_Unit|U[0][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[1][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[2][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[3][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[4]                  ; Lost fanout                                 ;
; M1:M1_Unit|U[4][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[4]                  ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[4]                  ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[4]                             ; Lost fanout                                 ;
; M1:M1_Unit|V[0][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[4]                             ; Lost fanout                                 ;
; M1:M1_Unit|U[0][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[1][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][11]                           ; Lost fanout                                 ;
; M1:M1_Unit|U[2][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[3][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[3]                  ; Lost fanout                                 ;
; M1:M1_Unit|U[4][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][11]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[3]                  ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[3]                  ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[3]                             ; Lost fanout                                 ;
; M1:M1_Unit|V[0][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[3]                             ; Lost fanout                                 ;
; M1:M1_Unit|U[0][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[1][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][10]                           ; Lost fanout                                 ;
; M1:M1_Unit|U[2][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[3][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[2]                  ; Lost fanout                                 ;
; M1:M1_Unit|U[4][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][10]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[2]                  ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[2]                  ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[2]                             ; Lost fanout                                 ;
; M1:M1_Unit|V[0][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[2]                             ; Lost fanout                                 ;
; M1:M1_Unit|U[0][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[1][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][9]                            ; Lost fanout                                 ;
; M1:M1_Unit|U[2][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[3][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[1]                  ; Lost fanout                                 ;
; M1:M1_Unit|U[4][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][9]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[1]                  ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[1]                  ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[1]                             ; Lost fanout                                 ;
; M1:M1_Unit|V[0][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[1]                             ; Lost fanout                                 ;
; M1:M1_Unit|U[0][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[1][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][8]                            ; Lost fanout                                 ;
; M1:M1_Unit|U[2][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[3][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V1[0]                  ; Lost fanout                                 ;
; M1:M1_Unit|U[4][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][8]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_prime_buf_odd_V3[0]                  ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U3[0]                  ; Lost fanout                                 ;
; M1:M1_Unit|V_prime[0]                             ; Lost fanout                                 ;
; M1:M1_Unit|V[0][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[1][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime[0]                             ; Lost fanout                                 ;
; M1:M1_Unit|U[0][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[1][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|U[5][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[4][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][4]                            ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][5]                            ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][6]                            ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][7]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[5][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[7..31]              ; Lost fanout                                 ;
; M1:M1_Unit|V[2][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][4]                            ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][5]                            ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][6]                            ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][7]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[3][7]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[2][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[3][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[6]                  ; Lost fanout                                 ;
; M1:M1_Unit|V[5][6]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[2][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[3][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[5]                  ; Lost fanout                                 ;
; M1:M1_Unit|V[5][5]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[2][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[3][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[4]                  ; Lost fanout                                 ;
; M1:M1_Unit|V[5][4]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][3]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[2][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[3][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[3]                  ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][3]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[5][3]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][2]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[2][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[3][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[2]                  ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][2]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[5][2]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][1]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[2][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[3][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[1]                  ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][1]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[5][1]                                ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[1][0]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[2][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|V[3][0]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_prime_buf_odd_U1[0]                  ; Lost fanout                                 ;
; M1:M1_Unit|Y_buf[0][0]                            ; Lost fanout                                 ;
; M1:M1_Unit|V[5][0]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_0[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_1[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_0_1[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_0_2[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|S_0[0..15,32]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_2[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_1_1[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_1_2[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|S_1[0..15,32]                          ; Lost fanout                                 ;
; M2:M2_Unit|S_3[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[16]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[16]                                ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][7]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][15]                           ; Lost fanout                                 ;
; M1:M1_Unit|OP4_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP3_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP2_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP1_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP8_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP6_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP2_5BUF[0..31]                        ; Lost fanout                                 ;
; M1:M1_Unit|OP7_BUF[0..31]                         ; Lost fanout                                 ;
; M1:M1_Unit|OP1_5BUF[0..31]                        ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][7]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][15]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][6]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][14]                           ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][6]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][14]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][5]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][13]                           ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][5]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][13]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][4]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][12]                           ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][4]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][12]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][3]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][11]                           ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][3]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][11]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][2]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][10]                           ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][2]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][10]                           ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][1]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][9]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][1]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][9]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][0]                            ; Lost fanout                                 ;
; M1:M1_Unit|V_buf[0][8]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][0]                            ; Lost fanout                                 ;
; M1:M1_Unit|U_buf[0][8]                            ; Lost fanout                                 ;
; M2:M2_Unit|S_2[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_2[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|S_3[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|mux_counter[0..3]                      ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_2_1[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_2_2[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|S_2[0..15,32]                          ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_3_1[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|Mult_M2_op_3_2[0..31]                  ; Lost fanout                                 ;
; M2:M2_Unit|S_3[0..15,32]                          ; Lost fanout                                 ;
; M2:M2_Unit|WE_s_prime_0                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[31]                    ; Lost fanout                                 ;
; M2:M2_Unit|address_s_prime_0[0..6]                ; Lost fanout                                 ;
; M2:M2_Unit|WE_T_0                                 ; Lost fanout                                 ;
; M2:M2_Unit|WE_T_1                                 ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[31]                          ; Lost fanout                                 ;
; M2:M2_Unit|address_T_0[0..6]                      ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[31]                          ; Lost fanout                                 ;
; M2:M2_Unit|address_T_1[0..6]                      ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[30]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[30]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[30]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[29]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[29]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[29]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[28]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[28]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[28]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[27]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[27]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[27]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[26]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[26]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[26]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[25]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[25]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[25]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[24]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[24]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[24]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[23]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[23]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[23]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[22]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[22]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[22]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[21]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[21]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[21]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[20]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[20]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[20]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[19]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[19]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[19]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[18]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[18]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[18]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[17]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[17]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[17]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[16]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[16]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[16]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[15]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[15]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[15]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[14]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[14]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[14]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[13]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[13]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[13]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[12]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[12]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[12]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[11]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[11]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[11]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[10]                    ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[10]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[10]                          ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[9]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[9]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[9]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[8]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[8]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[8]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[7]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[7]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[7]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[6]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[6]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[6]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[5]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[5]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[5]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[4]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[4]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[4]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[3]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[3]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[3]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[2]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[2]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[2]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[1]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[1]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[1]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_s_prime_0[0]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_T_0[0]                           ; Lost fanout                                 ;
; M2:M2_Unit|write_T_1[0]                           ; Lost fanout                                 ;
; M2:M2_Unit|last_write_s_prime                     ; Lost fanout                                 ;
; M2:M2_Unit|col_index_DPRAM_S_Prime[0]             ; Lost fanout                                 ;
; M2:M2_Unit|dram_address_counter_s_prime[0]        ; Lost fanout                                 ;
; M2:M2_Unit|col_index_DPRAM_S_Prime[1]             ; Lost fanout                                 ;
; M2:M2_Unit|dram_address_counter_s_prime[1]        ; Lost fanout                                 ;
; M2:M2_Unit|col_index_DPRAM_S_Prime[2]             ; Lost fanout                                 ;
; M2:M2_Unit|dram_address_counter_s_prime[2,3]      ; Lost fanout                                 ;
; M2:M2_Unit|row_index_DPRAM_S_Prime[0]             ; Lost fanout                                 ;
; M2:M2_Unit|dram_address_counter_s_prime[4]        ; Lost fanout                                 ;
; M2:M2_Unit|row_index_DPRAM_S_Prime[1]             ; Lost fanout                                 ;
; M2:M2_Unit|dram_address_counter_s_prime[5]        ; Lost fanout                                 ;
; M2:M2_Unit|row_index_DPRAM_S_Prime[2]             ; Lost fanout                                 ;
; M2:M2_Unit|dram_address_counter_s_prime[6]        ; Lost fanout                                 ;
; M2:M2_Unit|T_0[32]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[32]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[32]                                ; Lost fanout                                 ;
; M2:M2_Unit|COL_ADDRESS_T[0..2]                    ; Lost fanout                                 ;
; M2:M2_Unit|ROW_ADDRESS_T[0..2]                    ; Lost fanout                                 ;
; M2:M2_Unit|T_1[32]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[32]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[32]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[31]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[31]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[31]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[30]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[30]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[30]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[29]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[29]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[29]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[28]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[28]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[28]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[27]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[27]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[27]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[26]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[26]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[26]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[25]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[25]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[25]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[24]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[24]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[24]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[23]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[23]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[23]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[22]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[22]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[22]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[21]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[21]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[21]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[20]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[20]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[20]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[19]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[19]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[19]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[18]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[18]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[18]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[17]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[17]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[17]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[16]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[16]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[16]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[16]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[16]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[16]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[15]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[15]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[15]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[15]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[15]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[15]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[14]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[14]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[14]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[14]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[14]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[14]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[13]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[13]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[13]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[13]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[13]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[13]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[12]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[12]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[12]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[12]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[12]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[12]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[11]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[11]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[11]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[11]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[11]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[11]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[10]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[10]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_2[10]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_1[10]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[10]                            ; Lost fanout                                 ;
; M2:M2_Unit|T_3[10]                                ; Lost fanout                                 ;
; M2:M2_Unit|T_0[9]                                 ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[9]                             ; Lost fanout                                 ;
; M2:M2_Unit|T_2[9]                                 ; Lost fanout                                 ;
; M2:M2_Unit|T_1[9]                                 ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[9]                             ; Lost fanout                                 ;
; M2:M2_Unit|T_3[9]                                 ; Lost fanout                                 ;
; M2:M2_Unit|T_0[8]                                 ; Lost fanout                                 ;
; M2:M2_Unit|T_2_BUF[8]                             ; Lost fanout                                 ;
; M2:M2_Unit|T_2[8]                                 ; Lost fanout                                 ;
; M2:M2_Unit|T_1[8]                                 ; Lost fanout                                 ;
; M2:M2_Unit|T_3_BUF[8]                             ; Lost fanout                                 ;
; M2:M2_Unit|T_3[8]                                 ; Lost fanout                                 ;
; M2:M2_Unit|flag_increment_row                     ; Lost fanout                                 ;
; M2:M2_Unit|T_0[0..7]                              ; Lost fanout                                 ;
; M2:M2_Unit|T_2[0..7]                              ; Lost fanout                                 ;
; M2:M2_Unit|flag_increment_column                  ; Lost fanout                                 ;
; M2:M2_Unit|T_1[0..7]                              ; Lost fanout                                 ;
; M2:M2_Unit|T_3[0..7]                              ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_address[0..11]                    ; Lost fanout                                 ;
; M2:M2_Unit|M2_done                                ; Lost fanout                                 ;
; M2:M2_Unit|SRAM_address[12..17]                   ; Lost fanout                                 ;
; M2:M2_Unit|row_block[0..4]                        ; Lost fanout                                 ;
; M2:M2_Unit|Sample_counter[3..5]                   ; Lost fanout                                 ;
; M2:M2_Unit|column_block[2..6]                     ; Lost fanout                                 ;
; M2:M2_Unit|Y_flag_read                            ; Lost fanout                                 ;
; M2:M2_Unit|U_flag_write                           ; Lost fanout                                 ;
; M2:M2_Unit|M2_state.state_bit_0                   ; Lost fanout                                 ;
; M2:M2_Unit|M2_state.state_bit_1                   ; Lost fanout                                 ;
; M2:M2_Unit|M2_state.state_bit_2                   ; Lost fanout                                 ;
; M2:M2_Unit|M2_state.state_bit_3                   ; Lost fanout                                 ;
; M2:M2_Unit|M2_state.state_bit_4                   ; Lost fanout                                 ;
; M2:M2_Unit|M2_state.state_bit_5                   ; Lost fanout                                 ;
; M2:M2_Unit|M2_state.state_bit_6                   ; Lost fanout                                 ;
; M2:M2_Unit|write_row_block[0..4]                  ; Lost fanout                                 ;
; M2:M2_Unit|Write_Sample_counter[2..4]             ; Lost fanout                                 ;
; M2:M2_Unit|write_column_block[3..5]               ; Lost fanout                                 ;
; M2:M2_Unit|Y_flag_write                           ; Lost fanout                                 ;
; M2:M2_Unit|write_row_block[5]                     ; Lost fanout                                 ;
; M2:M2_Unit|write_column_block[2]                  ; Lost fanout                                 ;
; M2:M2_Unit|U_flag_read                            ; Lost fanout                                 ;
; M2:M2_Unit|stop_write_S_SRAM                      ; Lost fanout                                 ;
; M2:M2_Unit|stop_fs_prime                          ; Lost fanout                                 ;
; M2:M2_Unit|row_block[5]                           ; Lost fanout                                 ;
; M2:M2_Unit|column_block[0,1]                      ; Lost fanout                                 ;
; M2:M2_Unit|Sample_counter[0..2]                   ; Lost fanout                                 ;
; M2:M2_Unit|blocks_read[0..11]                     ; Lost fanout                                 ;
; M2:M2_Unit|blocks_written[0..11]                  ; Lost fanout                                 ;
; M2:M2_Unit|dram_address_counter_T[1..7]           ; Lost fanout                                 ;
; M2:M2_Unit|S_counter[0..6]                        ; Lost fanout                                 ;
; M2:M2_Unit|write_column_block[0,1]                ; Lost fanout                                 ;
; M2:M2_Unit|Write_Sample_counter[0,1,5]            ; Lost fanout                                 ;
; M2:M2_Unit|first_pass                             ; Lost fanout                                 ;
; M3:M3_Unit|SRAM_we_n                              ; Stuck at VCC due to stuck port data_in      ;
; Total Number of Removed Registers = 2448          ;                                             ;
+---------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                 ;
+--------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal             ; Registers Removed due to This Register                                                  ;
+--------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; top_state.state_bit_2                            ; Stuck at GND                   ; M1:M1_Unit|SRAM_address[4], M1:M1_Unit|SRAM_address[5], M1:M1_Unit|SRAM_address[6],     ;
;                                                  ; due to stuck port data_in      ; M1:M1_Unit|SRAM_address[9], M1:M1_Unit|SRAM_address[10], M1:M1_Unit|SRAM_address[11],   ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[0], M2:M2_Unit|SRAM_write_data[1],                           ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[2], M2:M2_Unit|SRAM_write_data[3],                           ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[4], M2:M2_Unit|SRAM_write_data[5],                           ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[6], M2:M2_Unit|SRAM_write_data[7],                           ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[8], M2:M2_Unit|write_S_0[16], M2:M2_Unit|S_2_BUF[16],        ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[9], M2:M2_Unit|write_S_0[17], M2:M2_Unit|S_2_BUF[17],        ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[10], M2:M2_Unit|write_S_0[18], M2:M2_Unit|S_2_BUF[18],       ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[11], M2:M2_Unit|write_S_0[19], M2:M2_Unit|S_2_BUF[19],       ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[12], M2:M2_Unit|write_S_0[20], M2:M2_Unit|S_2_BUF[20],       ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[13], M2:M2_Unit|write_S_0[21], M2:M2_Unit|S_2_BUF[21],       ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[14], M2:M2_Unit|write_S_0[22], M2:M2_Unit|S_2_BUF[22],       ;
;                                                  ;                                ; M2:M2_Unit|SRAM_write_data[15], M2:M2_Unit|write_S_0[23], M2:M2_Unit|S_2_BUF[23],       ;
;                                                  ;                                ; M2:M2_Unit|WE_S_0, M2:M2_Unit|WE_S_1, M1:M1_Unit|SRAM_address[8], M1:M1_Unit|SRAM_we_n, ;
;                                                  ;                                ; M2:M2_Unit|SRAM_we_n, M1:M1_Unit|Y_OFFSET_COUNTER[4], M1:M1_Unit|U_OFFSET_COUNTER[4],   ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[4], M1:M1_Unit|Y_OFFSET_COUNTER[5],                         ;
;                                                  ;                                ; M1:M1_Unit|U_OFFSET_COUNTER[5], M1:M1_Unit|V_OFFSET_COUNTER[5],                         ;
;                                                  ;                                ; M1:M1_Unit|Y_OFFSET_COUNTER[6], M1:M1_Unit|U_OFFSET_COUNTER[6],                         ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[6], M1:M1_Unit|V_OFFSET_COUNTER[15],                        ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[14], M1:M1_Unit|V_OFFSET_COUNTER[13],                       ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[16], M1:M1_Unit|U_OFFSET_COUNTER[15],                       ;
;                                                  ;                                ; M1:M1_Unit|U_OFFSET_COUNTER[12], M1:M1_Unit|U_OFFSET_COUNTER[10],                       ;
;                                                  ;                                ; M1:M1_Unit|U_OFFSET_COUNTER[9], M1:M1_Unit|Y_OFFSET_COUNTER[9],                         ;
;                                                  ;                                ; M1:M1_Unit|Y_OFFSET_COUNTER[10], M1:M1_Unit|Y_OFFSET_COUNTER[11], M2:M2_Unit|S_0[16],   ;
;                                                  ;                                ; M2:M2_Unit|S_0[17], M2:M2_Unit|S_0[18], M2:M2_Unit|S_0[19], M2:M2_Unit|S_0[20],         ;
;                                                  ;                                ; M2:M2_Unit|S_0[21], M2:M2_Unit|S_0[22], M2:M2_Unit|S_0[23], M2:M2_Unit|S_2[16],         ;
;                                                  ;                                ; M2:M2_Unit|S_2[17], M2:M2_Unit|S_2[18], M2:M2_Unit|S_2[19], M2:M2_Unit|S_2[20],         ;
;                                                  ;                                ; M2:M2_Unit|S_2[21], M2:M2_Unit|S_2[22], M2:M2_Unit|S_2[23], M2:M2_Unit|SRAM_address[6], ;
;                                                  ;                                ; M2:M2_Unit|SRAM_address[11], M2:M2_Unit|SRAM_address[0], M2:M2_Unit|SRAM_address[1],    ;
;                                                  ;                                ; M2:M2_Unit|SRAM_address[2], M2:M2_Unit|SRAM_address[3], M2:M2_Unit|row_block[3],        ;
;                                                  ;                                ; M2:M2_Unit|column_block[3], M2:M2_Unit|M2_state.state_bit_5,                            ;
;                                                  ;                                ; M2:M2_Unit|M2_state.state_bit_6, M2:M2_Unit|write_row_block[2],                         ;
;                                                  ;                                ; M2:M2_Unit|write_row_block[3], M2:M2_Unit|write_column_block[4],                        ;
;                                                  ;                                ; M2:M2_Unit|stop_fs_prime, M2:M2_Unit|column_block[0],                                   ;
;                                                  ;                                ; M2:M2_Unit|write_column_block[0], M2:M2_Unit|write_column_block[1],                     ;
;                                                  ;                                ; M2:M2_Unit|Write_Sample_counter[0], M2:M2_Unit|Write_Sample_counter[1]                  ;
; M2:M2_Unit|WE_s_prime_1                          ; Stuck at GND                   ; M2:M2_Unit|WE_s_prime_0, M2:M2_Unit|write_s_prime_0[31],                                ;
;                                                  ; due to stuck port data_in      ; M2:M2_Unit|address_s_prime_0[0], M2:M2_Unit|address_s_prime_0[1],                       ;
;                                                  ;                                ; M2:M2_Unit|address_s_prime_0[2], M2:M2_Unit|WE_T_0, M2:M2_Unit|write_s_prime_0[30],     ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[29], M2:M2_Unit|write_s_prime_0[28],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[27], M2:M2_Unit|write_s_prime_0[26],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[25], M2:M2_Unit|write_s_prime_0[24],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[23], M2:M2_Unit|write_s_prime_0[22],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[21], M2:M2_Unit|write_s_prime_0[20],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[19], M2:M2_Unit|write_s_prime_0[18],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[17], M2:M2_Unit|write_s_prime_0[16],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[15], M2:M2_Unit|write_s_prime_0[14],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[13], M2:M2_Unit|write_s_prime_0[12],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[11], M2:M2_Unit|write_s_prime_0[10],                         ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[9], M2:M2_Unit|write_s_prime_0[8],                           ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[7], M2:M2_Unit|write_s_prime_0[6],                           ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[5], M2:M2_Unit|write_s_prime_0[4],                           ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[3], M2:M2_Unit|write_s_prime_0[2],                           ;
;                                                  ;                                ; M2:M2_Unit|write_s_prime_0[1], M2:M2_Unit|write_s_prime_0[0],                           ;
;                                                  ;                                ; M2:M2_Unit|col_index_DPRAM_S_Prime[0], M2:M2_Unit|dram_address_counter_s_prime[0],      ;
;                                                  ;                                ; M2:M2_Unit|col_index_DPRAM_S_Prime[1], M2:M2_Unit|dram_address_counter_s_prime[1],      ;
;                                                  ;                                ; M2:M2_Unit|col_index_DPRAM_S_Prime[2], M2:M2_Unit|dram_address_counter_s_prime[2],      ;
;                                                  ;                                ; M2:M2_Unit|Write_Sample_counter[4], M2:M2_Unit|blocks_written[6],                       ;
;                                                  ;                                ; M2:M2_Unit|blocks_written[8], M2:M2_Unit|blocks_written[11],                            ;
;                                                  ;                                ; M2:M2_Unit|Write_Sample_counter[5]                                                      ;
; M3_EN_TOP_LEVEL                                  ; Stuck at VCC                   ; M3:M3_Unit|SRAM_address[12], M3:M3_Unit|SRAM_address[13],                               ;
;                                                  ; due to stuck port data_in      ; M3:M3_Unit|SRAM_address[14], M3:M3_Unit|SRAM_address[15],                               ;
;                                                  ;                                ; M3:M3_Unit|SRAM_address[16], M3:M3_Unit|SRAM_address[17],                               ;
;                                                  ;                                ; M1:M1_Unit|SRAM_address[12], M1:M1_Unit|SRAM_address[13],                               ;
;                                                  ;                                ; M1:M1_Unit|SRAM_address[14], M1:M1_Unit|SRAM_address[15],                               ;
;                                                  ;                                ; M1:M1_Unit|SRAM_address[16], M1:M1_Unit|SRAM_address[17],                               ;
;                                                  ;                                ; M1:M1_Unit|Y_OFFSET_COUNTER[12], M1:M1_Unit|Y_OFFSET_COUNTER[13],                       ;
;                                                  ;                                ; M1:M1_Unit|Y_OFFSET_COUNTER[14], M1:M1_Unit|Y_OFFSET_COUNTER[15],                       ;
;                                                  ;                                ; M1:M1_Unit|Y_OFFSET_COUNTER[16], M1:M1_Unit|Y_OFFSET_COUNTER[17],                       ;
;                                                  ;                                ; M2:M2_Unit|SRAM_address[12], M2:M2_Unit|SRAM_address[13],                               ;
;                                                  ;                                ; M2:M2_Unit|SRAM_address[14], M2:M2_Unit|SRAM_address[15],                               ;
;                                                  ;                                ; M2:M2_Unit|SRAM_address[16], M2:M2_Unit|SRAM_address[17], M2:M2_Unit|row_block[4],      ;
;                                                  ;                                ; M2:M2_Unit|write_row_block[4], M2:M2_Unit|write_row_block[5],                           ;
;                                                  ;                                ; M2:M2_Unit|row_block[5], M3:M3_Unit|SRAM_we_n                                           ;
; M2:M2_Unit|write_S_0[24]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[24], M2:M2_Unit|S_0[24], M2:M2_Unit|Mult_M2_op_0_1[31],              ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_0_1[30], M2:M2_Unit|Mult_M2_op_0_1[29],                           ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_0_1[28], M2:M2_Unit|Mult_M2_op_0_1[27], M2:M2_Unit|S_2[24],       ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_2_1[31], M2:M2_Unit|Mult_M2_op_2_1[30],                           ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_2_1[29], M2:M2_Unit|Mult_M2_op_2_1[28],                           ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_2_1[27], M2:M2_Unit|WE_T_1, M2:M2_Unit|write_T_0[31],             ;
;                                                  ;                                ; M2:M2_Unit|address_T_0[0], M2:M2_Unit|write_T_0[30], M2:M2_Unit|write_T_0[29],          ;
;                                                  ;                                ; M2:M2_Unit|write_T_0[28], M2:M2_Unit|write_T_0[27], M2:M2_Unit|T_0[32],                 ;
;                                                  ;                                ; M2:M2_Unit|T_2_BUF[32], M2:M2_Unit|T_2[32]                                              ;
; M2:M2_Unit|SRAM_address[5]                       ; Lost Fanouts                   ; M2:M2_Unit|column_block[2], M2:M2_Unit|Y_flag_read, M2:M2_Unit|U_flag_write,            ;
;                                                  ;                                ; M2:M2_Unit|Write_Sample_counter[3], M2:M2_Unit|Write_Sample_counter[2],                 ;
;                                                  ;                                ; M2:M2_Unit|write_column_block[3], M2:M2_Unit|Y_flag_write,                              ;
;                                                  ;                                ; M2:M2_Unit|write_column_block[2], M2:M2_Unit|U_flag_read, M2:M2_Unit|blocks_read[0],    ;
;                                                  ;                                ; M2:M2_Unit|blocks_read[1], M2:M2_Unit|blocks_read[2], M2:M2_Unit|blocks_read[3],        ;
;                                                  ;                                ; M2:M2_Unit|blocks_read[4], M2:M2_Unit|blocks_read[5], M2:M2_Unit|blocks_read[6],        ;
;                                                  ;                                ; M2:M2_Unit|blocks_written[0], M2:M2_Unit|blocks_written[1],                             ;
;                                                  ;                                ; M2:M2_Unit|blocks_written[2], M2:M2_Unit|blocks_written[3],                             ;
;                                                  ;                                ; M2:M2_Unit|blocks_written[4], M2:M2_Unit|blocks_written[5],                             ;
;                                                  ;                                ; M2:M2_Unit|blocks_written[7]                                                            ;
; M2:M2_Unit|write_S_1[24]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[24], M2:M2_Unit|S_1[24], M2:M2_Unit|Mult_M2_op_1_1[31],              ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_1_1[30], M2:M2_Unit|Mult_M2_op_1_1[29],                           ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_1_1[28], M2:M2_Unit|Mult_M2_op_1_1[27], M2:M2_Unit|S_3[24],       ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_3_1[31], M2:M2_Unit|Mult_M2_op_3_1[30],                           ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_3_1[29], M2:M2_Unit|Mult_M2_op_3_1[28],                           ;
;                                                  ;                                ; M2:M2_Unit|Mult_M2_op_3_1[27]                                                           ;
; M1:M1_Unit|Mult_op_2_1[7]                        ; Lost Fanouts                   ; M1:M1_Unit|U_prime_buf_odd_U3[7], M1:M1_Unit|U_prime_buf_odd_U3[8],                     ;
;                                                  ;                                ; M1:M1_Unit|V_prime[7], M1:M1_Unit|V_prime[8], M1:M1_Unit|U_prime[7],                    ;
;                                                  ;                                ; M1:M1_Unit|U_prime[8], M1:M1_Unit|U_prime[9], M1:M1_Unit|U[4][7],                       ;
;                                                  ;                                ; M1:M1_Unit|OP6_BUF[31], M1:M1_Unit|OP6_BUF[30], M1:M1_Unit|OP6_BUF[29]                  ;
; M1:M1_Unit|Mult_op_0_1[7]                        ; Lost Fanouts                   ; M1:M1_Unit|U[2][7], M1:M1_Unit|V_prime_buf_odd_V3[7],                                   ;
;                                                  ;                                ; M1:M1_Unit|V_prime_buf_odd_V3[8], M1:M1_Unit|V_prime_buf_odd_V3[9],                     ;
;                                                  ;                                ; M1:M1_Unit|U_prime_buf_odd_U3[9], M1:M1_Unit|V_prime[9], M1:M1_Unit|V_prime[10],        ;
;                                                  ;                                ; M1:M1_Unit|U_prime[10], M1:M1_Unit|V_prime_buf_odd_V1[7],                               ;
;                                                  ;                                ; M1:M1_Unit|V_prime_buf_odd_V1[8]                                                        ;
; M1:M1_Unit|SRAM_write_data[0]                    ; Lost Fanouts                   ; M1:M1_Unit|R_ODD_2[31], M1:M1_Unit|R_ODD_2[30], M1:M1_Unit|R_ODD_2[29],                 ;
;                                                  ;                                ; M1:M1_Unit|R_ODD_2[28], M1:M1_Unit|Mult_op_2_1[31], M1:M1_Unit|Mult_op_2_1[30],         ;
;                                                  ;                                ; M1:M1_Unit|Mult_op_2_1[29], M1:M1_Unit|Mult_op_2_1[28], M1:M1_Unit|Mult_op_2_1[27],     ;
;                                                  ;                                ; M1:M1_Unit|Mult_op_2_1[26]                                                              ;
; M1:M1_Unit|G_EVEN_2[31]                          ; Lost Fanouts                   ; M1:M1_Unit|G_EVEN_2[30], M1:M1_Unit|G_EVEN_2[29], M1:M1_Unit|G_EVEN_2[28],              ;
;                                                  ;                                ; M1:M1_Unit|G_EVEN_2[27], M1:M1_Unit|Mult_op_1_1[31], M1:M1_Unit|Mult_op_1_1[30],        ;
;                                                  ;                                ; M1:M1_Unit|Mult_op_1_1[29], M1:M1_Unit|Mult_op_1_1[28], M1:M1_Unit|Mult_op_1_1[27]      ;
; M2:M2_Unit|write_s_twos_counter[0]               ; Stuck at GND                   ; M2:M2_Unit|row_dp_ram_s[3], M2:M2_Unit|DPRAM_S_READ_COUNTER[3],                         ;
;                                                  ; due to stuck port data_in      ; M2:M2_Unit|write_s_twos_counter[1], M2:M2_Unit|DPRAM_S_READ_COUNTER[4],                 ;
;                                                  ;                                ; M2:M2_Unit|write_s_twos_counter[2], M2:M2_Unit|DPRAM_S_READ_COUNTER[5],                 ;
;                                                  ;                                ; M2:M2_Unit|stop_write_S_SRAM                                                            ;
; M2:M2_Unit|S_counter[0]                          ; Lost Fanouts                   ; M2:M2_Unit|S_counter[1], M2:M2_Unit|S_counter[2], M2:M2_Unit|S_counter[3],              ;
;                                                  ;                                ; M2:M2_Unit|S_counter[4], M2:M2_Unit|S_counter[5], M2:M2_Unit|S_counter[6]               ;
; M1:M1_Unit|SRAM_write_data[8]                    ; Lost Fanouts                   ; M1:M1_Unit|B_EVEN_2[31], M1:M1_Unit|B_EVEN_2[30], M1:M1_Unit|B_EVEN_2[29],              ;
;                                                  ;                                ; M1:M1_Unit|B_EVEN_2[28], M1:M1_Unit|Mult_op_1_1[26]                                     ;
; M1:M1_Unit|Mult_op_3_1[7]                        ; Lost Fanouts                   ; M1:M1_Unit|U[5][7], M1:M1_Unit|V[4][7], M1:M1_Unit|V[5][7], M1:M1_Unit|V[2][7],         ;
;                                                  ;                                ; M1:M1_Unit|V[3][7]                                                                      ;
; M1:M1_Unit|G_ODD_2[31]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD_2[30], M1:M1_Unit|G_ODD_2[29], M1:M1_Unit|G_ODD[31],                   ;
;                                                  ;                                ; M1:M1_Unit|G_ODD[30], M1:M1_Unit|G_ODD[29]                                              ;
; M2:M2_Unit|SRAM_address[9]                       ; Lost Fanouts                   ; M2:M2_Unit|row_block[1], M2:M2_Unit|row_block[0], M2:M2_Unit|column_block[6],           ;
;                                                  ;                                ; M2:M2_Unit|column_block[5], M2:M2_Unit|write_row_block[1]                               ;
; M2:M2_Unit|M2_state~2                            ; Lost Fanouts                   ; M2:M2_Unit|M2_state.state_bit_0, M2:M2_Unit|M2_state.state_bit_1,                       ;
;                                                  ;                                ; M2:M2_Unit|M2_state.state_bit_2, M2:M2_Unit|M2_state.state_bit_3,                       ;
;                                                  ;                                ; M2:M2_Unit|M2_state.state_bit_4                                                         ;
; M1:M1_Unit|U[2][5]                               ; Lost Fanouts                   ; M1:M1_Unit|U[0][5], M1:M1_Unit|U[1][5], M1:M1_Unit|U_buf[0][5],                         ;
;                                                  ;                                ; M1:M1_Unit|U_buf[0][13]                                                                 ;
; M2:M2_Unit|Mult_M2_op_0_1[0]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[0], M2:M2_Unit|T_0[8], M2:M2_Unit|T_2_BUF[8], M2:M2_Unit|T_2[8]    ;
; M2:M2_Unit|Mult_M2_op_0_1[1]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[1], M2:M2_Unit|T_0[9], M2:M2_Unit|T_2_BUF[9], M2:M2_Unit|T_2[9]    ;
; M2:M2_Unit|Mult_M2_op_0_1[2]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[2], M2:M2_Unit|T_0[10], M2:M2_Unit|T_2_BUF[10],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[10]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[3]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[3], M2:M2_Unit|T_0[11], M2:M2_Unit|T_2_BUF[11],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[11]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[4]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[4], M2:M2_Unit|T_0[12], M2:M2_Unit|T_2_BUF[12],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[12]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[5]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[5], M2:M2_Unit|T_0[13], M2:M2_Unit|T_2_BUF[13],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[13]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[6]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[6], M2:M2_Unit|T_0[14], M2:M2_Unit|T_2_BUF[14],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[14]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[7]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[7], M2:M2_Unit|T_0[15], M2:M2_Unit|T_2_BUF[15],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[15]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[8]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[8], M2:M2_Unit|T_0[16], M2:M2_Unit|T_2_BUF[16],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[16]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[9]                     ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[9], M2:M2_Unit|T_0[17], M2:M2_Unit|T_2_BUF[17],                    ;
;                                                  ;                                ; M2:M2_Unit|T_2[17]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[21]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[21], M2:M2_Unit|T_0[29], M2:M2_Unit|T_2_BUF[29],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[29]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[22]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[22], M2:M2_Unit|T_0[30], M2:M2_Unit|T_2_BUF[30],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[30]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[23]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[23], M2:M2_Unit|T_0[31], M2:M2_Unit|T_2_BUF[31],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[31]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[18]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[18], M2:M2_Unit|T_0[26], M2:M2_Unit|T_2_BUF[26],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[26]                                                                      ;
; M1:M1_Unit|U[2][0]                               ; Lost Fanouts                   ; M1:M1_Unit|U[0][0], M1:M1_Unit|U[1][0], M1:M1_Unit|U_buf[0][0], M1:M1_Unit|U_buf[0][8]  ;
; M1:M1_Unit|U[2][1]                               ; Lost Fanouts                   ; M1:M1_Unit|U[0][1], M1:M1_Unit|U[1][1], M1:M1_Unit|U_buf[0][1], M1:M1_Unit|U_buf[0][9]  ;
; M2:M2_Unit|Mult_M2_op_0_1[17]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[17], M2:M2_Unit|T_0[25], M2:M2_Unit|T_2_BUF[25],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[25]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[16]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[16], M2:M2_Unit|T_0[24], M2:M2_Unit|T_2_BUF[24],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[24]                                                                      ;
; M1:M1_Unit|U[2][2]                               ; Lost Fanouts                   ; M1:M1_Unit|U[0][2], M1:M1_Unit|U[1][2], M1:M1_Unit|U_buf[0][2],                         ;
;                                                  ;                                ; M1:M1_Unit|U_buf[0][10]                                                                 ;
; M2:M2_Unit|dram_address_counter_T[0]             ; Stuck at GND                   ; M2:M2_Unit|COL_ADDRESS_T[0], M2:M2_Unit|flag_increment_column,                          ;
;                                                  ; due to stuck port data_in      ; M2:M2_Unit|dram_address_counter_T[6], M2:M2_Unit|first_pass                             ;
; M2:M2_Unit|M2_state~4                            ; Lost Fanouts                   ; M2:M2_Unit|Sample_counter[5], M2:M2_Unit|Sample_counter[4],                             ;
;                                                  ;                                ; M2:M2_Unit|Sample_counter[3], M2:M2_Unit|Sample_counter[2]                              ;
; M2:M2_Unit|Mult_M2_op_0_1[15]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[15], M2:M2_Unit|T_0[23], M2:M2_Unit|T_2_BUF[23],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[23]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[20]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[20], M2:M2_Unit|T_0[28], M2:M2_Unit|T_2_BUF[28],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[28]                                                                      ;
; M1:M1_Unit|U[2][4]                               ; Lost Fanouts                   ; M1:M1_Unit|U[0][4], M1:M1_Unit|U[1][4], M1:M1_Unit|U_buf[0][4],                         ;
;                                                  ;                                ; M1:M1_Unit|U_buf[0][12]                                                                 ;
; M2:M2_Unit|Mult_M2_op_0_1[14]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[14], M2:M2_Unit|T_0[22], M2:M2_Unit|T_2_BUF[22],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[22]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[13]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[13], M2:M2_Unit|T_0[21], M2:M2_Unit|T_2_BUF[21],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[21]                                                                      ;
; M1_EN_TOP_LEVEL                                  ; Stuck at GND                   ; M1:M1_Unit|odd_even, M1:M1_Unit|U_OFFSET_COUNTER[8], M1:M1_Unit|V_OFFSET_COUNTER[8],    ;
;                                                  ; due to stuck port clock_enable ; M1:M1_Unit|V_OFFSET_COUNTER[17]                                                         ;
; M2:M2_Unit|Mult_M2_op_0_1[19]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[19], M2:M2_Unit|T_0[27], M2:M2_Unit|T_2_BUF[27],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[27]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[12]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[12], M2:M2_Unit|T_0[20], M2:M2_Unit|T_2_BUF[20],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[20]                                                                      ;
; M1:M1_Unit|U[2][6]                               ; Lost Fanouts                   ; M1:M1_Unit|U[0][6], M1:M1_Unit|U[1][6], M1:M1_Unit|U_buf[0][6],                         ;
;                                                  ;                                ; M1:M1_Unit|U_buf[0][14]                                                                 ;
; M2:M2_Unit|Mult_M2_op_0_1[11]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[11], M2:M2_Unit|T_0[19], M2:M2_Unit|T_2_BUF[19],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[19]                                                                      ;
; M2:M2_Unit|Mult_M2_op_0_1[10]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[10], M2:M2_Unit|T_0[18], M2:M2_Unit|T_2_BUF[18],                   ;
;                                                  ;                                ; M2:M2_Unit|T_2[18]                                                                      ;
; M1:M1_Unit|U_prime_buf_odd_U3[31]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[31], M1:M1_Unit|OP6_BUF[28], M1:M1_Unit|OP6_BUF[27],                 ;
;                                                  ;                                ; M1:M1_Unit|OP6_BUF[26]                                                                  ;
; M1:M1_Unit|U[2][3]                               ; Lost Fanouts                   ; M1:M1_Unit|U[0][3], M1:M1_Unit|U[1][3], M1:M1_Unit|U_buf[0][3],                         ;
;                                                  ;                                ; M1:M1_Unit|U_buf[0][11]                                                                 ;
; M2:M2_Unit|write_S_1[16]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[16], M2:M2_Unit|S_1[16], M2:M2_Unit|S_3[16]                          ;
; M2:M2_Unit|write_S_1[17]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[17], M2:M2_Unit|S_1[17], M2:M2_Unit|S_3[17]                          ;
; M2:M2_Unit|write_S_1[18]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[18], M2:M2_Unit|S_1[18], M2:M2_Unit|S_3[18]                          ;
; M2:M2_Unit|write_S_1[19]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[19], M2:M2_Unit|S_1[19], M2:M2_Unit|S_3[19]                          ;
; M2:M2_Unit|write_S_1[20]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[20], M2:M2_Unit|S_1[20], M2:M2_Unit|S_3[20]                          ;
; M2:M2_Unit|write_S_1[21]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[21], M2:M2_Unit|S_1[21], M2:M2_Unit|S_3[21]                          ;
; M2:M2_Unit|write_S_1[22]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[22], M2:M2_Unit|S_1[22], M2:M2_Unit|S_3[22]                          ;
; M2:M2_Unit|write_S_1[23]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[23], M2:M2_Unit|S_1[23], M2:M2_Unit|S_3[23]                          ;
; M2:M2_Unit|address_s_prime_0[3]                  ; Lost Fanouts                   ; M2:M2_Unit|dram_address_counter_s_prime[3], M2:M2_Unit|row_index_DPRAM_S_Prime[0],      ;
;                                                  ;                                ; M2:M2_Unit|flag_increment_row                                                           ;
; M2:M2_Unit|Mult_M2_op_0_2[31]                    ; Lost Fanouts                   ; M2:M2_Unit|mux_counter[3], M2:M2_Unit|mux_counter[0], M2:M2_Unit|mux_counter[1]         ;
; M2:M2_Unit|write_S_0[25]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[25], M2:M2_Unit|S_0[25], M2:M2_Unit|S_2[25]                          ;
; M2:M2_Unit|write_S_1[25]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[25], M2:M2_Unit|S_1[25], M2:M2_Unit|S_3[25]                          ;
; M2:M2_Unit|write_S_0[26]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[26], M2:M2_Unit|S_0[26], M2:M2_Unit|S_2[26]                          ;
; M2:M2_Unit|write_S_1[26]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[26], M2:M2_Unit|S_1[26], M2:M2_Unit|S_3[26]                          ;
; M2:M2_Unit|write_S_0[27]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[27], M2:M2_Unit|S_0[27], M2:M2_Unit|S_2[27]                          ;
; M2:M2_Unit|write_S_1[27]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[27], M2:M2_Unit|S_1[27], M2:M2_Unit|S_3[27]                          ;
; M2:M2_Unit|write_S_0[28]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[28], M2:M2_Unit|S_0[28], M2:M2_Unit|S_2[28]                          ;
; M2:M2_Unit|write_S_1[28]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[28], M2:M2_Unit|S_1[28], M2:M2_Unit|S_3[28]                          ;
; M2:M2_Unit|write_S_0[29]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[29], M2:M2_Unit|S_0[29], M2:M2_Unit|S_2[29]                          ;
; M2:M2_Unit|write_S_1[29]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[29], M2:M2_Unit|S_1[29], M2:M2_Unit|S_3[29]                          ;
; M2:M2_Unit|write_S_0[30]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[30], M2:M2_Unit|S_0[30], M2:M2_Unit|S_2[30]                          ;
; M2:M2_Unit|write_S_1[30]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[30], M2:M2_Unit|S_1[30], M2:M2_Unit|S_3[30]                          ;
; M2:M2_Unit|write_S_0[31]                         ; Lost Fanouts                   ; M2:M2_Unit|S_2_BUF[31], M2:M2_Unit|S_0[31], M2:M2_Unit|S_2[31]                          ;
; M1:M1_Unit|SRAM_address[7]                       ; Lost Fanouts                   ; M1:M1_Unit|Y_OFFSET_COUNTER[7], M1:M1_Unit|U_OFFSET_COUNTER[7],                         ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[7]                                                          ;
; M1:M1_Unit|V[1][7]                               ; Lost Fanouts                   ; M1:M1_Unit|V[0][7], M1:M1_Unit|V_buf[0][7], M1:M1_Unit|V_buf[0][15]                     ;
; M2:M2_Unit|write_S_1[31]                         ; Lost Fanouts                   ; M2:M2_Unit|S_3_BUF[31], M2:M2_Unit|S_1[31], M2:M2_Unit|S_3[31]                          ;
; M2:M2_Unit|SRAM_address[7]                       ; Lost Fanouts                   ; M2:M2_Unit|column_block[4], M2:M2_Unit|write_row_block[0],                              ;
;                                                  ;                                ; M2:M2_Unit|write_column_block[5]                                                        ;
; M1:M1_Unit|SRAM_address[0]                       ; Lost Fanouts                   ; M1:M1_Unit|Y_OFFSET_COUNTER[0], M1:M1_Unit|U_OFFSET_COUNTER[0],                         ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[0]                                                          ;
; M1:M1_Unit|SRAM_address[1]                       ; Lost Fanouts                   ; M1:M1_Unit|Y_OFFSET_COUNTER[1], M1:M1_Unit|U_OFFSET_COUNTER[1],                         ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[1]                                                          ;
; M2:M2_Unit|write_T_1[0]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[8], M2:M2_Unit|T_3_BUF[8], M2:M2_Unit|T_3[8]                             ;
; M2:M2_Unit|write_T_1[1]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[9], M2:M2_Unit|T_3_BUF[9], M2:M2_Unit|T_3[9]                             ;
; M2:M2_Unit|write_T_1[2]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[10], M2:M2_Unit|T_3_BUF[10], M2:M2_Unit|T_3[10]                          ;
; M2:M2_Unit|write_T_1[3]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[11], M2:M2_Unit|T_3_BUF[11], M2:M2_Unit|T_3[11]                          ;
; M2:M2_Unit|write_T_1[4]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[12], M2:M2_Unit|T_3_BUF[12], M2:M2_Unit|T_3[12]                          ;
; M2:M2_Unit|write_T_1[5]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[13], M2:M2_Unit|T_3_BUF[13], M2:M2_Unit|T_3[13]                          ;
; M2:M2_Unit|write_T_1[6]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[14], M2:M2_Unit|T_3_BUF[14], M2:M2_Unit|T_3[14]                          ;
; M2:M2_Unit|write_T_1[7]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[15], M2:M2_Unit|T_3_BUF[15], M2:M2_Unit|T_3[15]                          ;
; M2:M2_Unit|write_T_1[8]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[16], M2:M2_Unit|T_3_BUF[16], M2:M2_Unit|T_3[16]                          ;
; M2:M2_Unit|write_T_1[9]                          ; Lost Fanouts                   ; M2:M2_Unit|T_1[17], M2:M2_Unit|T_3_BUF[17], M2:M2_Unit|T_3[17]                          ;
; M2:M2_Unit|write_T_1[10]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[18], M2:M2_Unit|T_3_BUF[18], M2:M2_Unit|T_3[18]                          ;
; M2:M2_Unit|write_T_1[11]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[19], M2:M2_Unit|T_3_BUF[19], M2:M2_Unit|T_3[19]                          ;
; M2:M2_Unit|write_T_1[12]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[20], M2:M2_Unit|T_3_BUF[20], M2:M2_Unit|T_3[20]                          ;
; M2:M2_Unit|write_T_1[13]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[21], M2:M2_Unit|T_3_BUF[21], M2:M2_Unit|T_3[21]                          ;
; M2:M2_Unit|write_T_1[14]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[22], M2:M2_Unit|T_3_BUF[22], M2:M2_Unit|T_3[22]                          ;
; M2:M2_Unit|write_T_1[15]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[23], M2:M2_Unit|T_3_BUF[23], M2:M2_Unit|T_3[23]                          ;
; M1:M1_Unit|R_EVEN_2[31]                          ; Lost Fanouts                   ; M1:M1_Unit|R_EVEN_2[30], M1:M1_Unit|R_EVEN_2[29], M1:M1_Unit|R_EVEN_2[28]               ;
; M1:M1_Unit|SRAM_address[2]                       ; Lost Fanouts                   ; M1:M1_Unit|Y_OFFSET_COUNTER[2], M1:M1_Unit|U_OFFSET_COUNTER[2],                         ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[2]                                                          ;
; M1:M1_Unit|SRAM_address[3]                       ; Lost Fanouts                   ; M1:M1_Unit|Y_OFFSET_COUNTER[3], M1:M1_Unit|U_OFFSET_COUNTER[3],                         ;
;                                                  ;                                ; M1:M1_Unit|V_OFFSET_COUNTER[3]                                                          ;
; M2:M2_Unit|write_T_1[16]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[24], M2:M2_Unit|T_3_BUF[24], M2:M2_Unit|T_3[24]                          ;
; M2:M2_Unit|write_T_1[17]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[25], M2:M2_Unit|T_3_BUF[25], M2:M2_Unit|T_3[25]                          ;
; M2:M2_Unit|write_T_1[18]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[26], M2:M2_Unit|T_3_BUF[26], M2:M2_Unit|T_3[26]                          ;
; M2:M2_Unit|write_T_1[19]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[27], M2:M2_Unit|T_3_BUF[27], M2:M2_Unit|T_3[27]                          ;
; M2:M2_Unit|write_T_1[20]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[28], M2:M2_Unit|T_3_BUF[28], M2:M2_Unit|T_3[28]                          ;
; M2:M2_Unit|write_T_1[21]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[29], M2:M2_Unit|T_3_BUF[29], M2:M2_Unit|T_3[29]                          ;
; M2:M2_Unit|write_T_1[22]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[30], M2:M2_Unit|T_3_BUF[30], M2:M2_Unit|T_3[30]                          ;
; M2:M2_Unit|write_T_1[23]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[31], M2:M2_Unit|T_3_BUF[31], M2:M2_Unit|T_3[31]                          ;
; M2:M2_Unit|write_T_1[31]                         ; Lost Fanouts                   ; M2:M2_Unit|T_1[32], M2:M2_Unit|T_3_BUF[32], M2:M2_Unit|T_3[32]                          ;
; M2:M2_Unit|address_T_0[2]                        ; Lost Fanouts                   ; M2:M2_Unit|COL_ADDRESS_T[2], M2:M2_Unit|dram_address_counter_T[2]                       ;
; M2:M2_Unit|address_T_0[3]                        ; Lost Fanouts                   ; M2:M2_Unit|ROW_ADDRESS_T[0], M2:M2_Unit|dram_address_counter_T[3]                       ;
; M2:M2_Unit|address_T_0[4]                        ; Lost Fanouts                   ; M2:M2_Unit|ROW_ADDRESS_T[1], M2:M2_Unit|dram_address_counter_T[4]                       ;
; M2:M2_Unit|address_T_0[5]                        ; Lost Fanouts                   ; M2:M2_Unit|ROW_ADDRESS_T[2], M2:M2_Unit|dram_address_counter_T[5]                       ;
; M2:M2_Unit|SRAM_address[10]                      ; Lost Fanouts                   ; M2:M2_Unit|row_block[2], M2:M2_Unit|column_block[1]                                     ;
; M2:M2_Unit|address_s_prime_0[4]                  ; Lost Fanouts                   ; M2:M2_Unit|dram_address_counter_s_prime[4], M2:M2_Unit|row_index_DPRAM_S_Prime[1]       ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~11 ; Lost Fanouts                   ; UART_SRAM_interface:UART_unit|new_line_count[1],                                        ;
;                                                  ;                                ; UART_SRAM_interface:UART_unit|new_line_count[0]                                         ;
; M2_EN_TOP_LEVEL                                  ; Stuck at GND                   ; M2:M2_Unit|blocks_read[10], M2:M2_Unit|blocks_read[11]                                  ;
;                                                  ; due to stuck port clock_enable ;                                                                                         ;
; M2:M2_Unit|address_S_0[1]                        ; Lost Fanouts                   ; M2:M2_Unit|row_dp_ram_s[1], M2:M2_Unit|DPRAM_S_READ_COUNTER[1]                          ;
; M2:M2_Unit|address_S_0[2]                        ; Lost Fanouts                   ; M2:M2_Unit|row_dp_ram_s[2], M2:M2_Unit|DPRAM_S_READ_COUNTER[2]                          ;
; M1:M1_Unit|R_EVEN[31]                            ; Lost Fanouts                   ; M1:M1_Unit|R_EVEN[30], M1:M1_Unit|R_EVEN[29]                                            ;
; M1:M1_Unit|V[4][6]                               ; Lost Fanouts                   ; M1:M1_Unit|V[2][6], M1:M1_Unit|V[3][6]                                                  ;
; M1:M1_Unit|U[0][7]                               ; Lost Fanouts                   ; M1:M1_Unit|U_buf[0][7], M1:M1_Unit|U_buf[0][15]                                         ;
; M1:M1_Unit|V[0][6]                               ; Lost Fanouts                   ; M1:M1_Unit|V_buf[0][6], M1:M1_Unit|V_buf[0][14]                                         ;
; M1:M1_Unit|V[0][5]                               ; Lost Fanouts                   ; M1:M1_Unit|V_buf[0][5], M1:M1_Unit|V_buf[0][13]                                         ;
; M1:M1_Unit|V[0][4]                               ; Lost Fanouts                   ; M1:M1_Unit|V_buf[0][4], M1:M1_Unit|V_buf[0][12]                                         ;
; M1:M1_Unit|V[0][3]                               ; Lost Fanouts                   ; M1:M1_Unit|V_buf[0][3], M1:M1_Unit|V_buf[0][11]                                         ;
; M1:M1_Unit|V[0][2]                               ; Lost Fanouts                   ; M1:M1_Unit|V_buf[0][2], M1:M1_Unit|V_buf[0][10]                                         ;
; M1:M1_Unit|V[0][1]                               ; Lost Fanouts                   ; M1:M1_Unit|V_buf[0][1], M1:M1_Unit|V_buf[0][9]                                          ;
; M1:M1_Unit|V[0][0]                               ; Lost Fanouts                   ; M1:M1_Unit|V_buf[0][0], M1:M1_Unit|V_buf[0][8]                                          ;
; M1:M1_Unit|V[4][5]                               ; Lost Fanouts                   ; M1:M1_Unit|V[2][5], M1:M1_Unit|V[3][5]                                                  ;
; M1:M1_Unit|V[4][4]                               ; Lost Fanouts                   ; M1:M1_Unit|V[2][4], M1:M1_Unit|V[3][4]                                                  ;
; M1:M1_Unit|V[4][3]                               ; Lost Fanouts                   ; M1:M1_Unit|V[2][3], M1:M1_Unit|V[3][3]                                                  ;
; M1:M1_Unit|V[4][2]                               ; Lost Fanouts                   ; M1:M1_Unit|V[2][2], M1:M1_Unit|V[3][2]                                                  ;
; M1:M1_Unit|V[4][1]                               ; Lost Fanouts                   ; M1:M1_Unit|V[2][1], M1:M1_Unit|V[3][1]                                                  ;
; M1:M1_Unit|V[4][0]                               ; Lost Fanouts                   ; M1:M1_Unit|V[2][0], M1:M1_Unit|V[3][0]                                                  ;
; M2:M2_Unit|address_s_prime_0[5]                  ; Lost Fanouts                   ; M2:M2_Unit|dram_address_counter_s_prime[5], M2:M2_Unit|row_index_DPRAM_S_Prime[2]       ;
; M2:M2_Unit|address_T_0[1]                        ; Lost Fanouts                   ; M2:M2_Unit|COL_ADDRESS_T[1], M2:M2_Unit|dram_address_counter_T[1]                       ;
; M2:M2_Unit|S_2_BUF[15]                           ; Lost Fanouts                   ; M2:M2_Unit|S_2[15]                                                                      ;
; M2:M2_Unit|S_2_BUF[14]                           ; Lost Fanouts                   ; M2:M2_Unit|S_2[14]                                                                      ;
; M2:M2_Unit|S_2_BUF[13]                           ; Lost Fanouts                   ; M2:M2_Unit|S_2[13]                                                                      ;
; M2:M2_Unit|S_2_BUF[12]                           ; Lost Fanouts                   ; M2:M2_Unit|S_2[12]                                                                      ;
; M2:M2_Unit|S_2_BUF[11]                           ; Lost Fanouts                   ; M2:M2_Unit|S_2[11]                                                                      ;
; M2:M2_Unit|S_2_BUF[10]                           ; Lost Fanouts                   ; M2:M2_Unit|S_2[10]                                                                      ;
; M2:M2_Unit|S_2_BUF[9]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[9]                                                                       ;
; M2:M2_Unit|S_2_BUF[8]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[8]                                                                       ;
; M2:M2_Unit|S_2_BUF[7]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[7]                                                                       ;
; M2:M2_Unit|S_2_BUF[6]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[6]                                                                       ;
; M2:M2_Unit|S_2_BUF[5]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[5]                                                                       ;
; M2:M2_Unit|S_2_BUF[4]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[4]                                                                       ;
; M2:M2_Unit|S_2_BUF[3]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[3]                                                                       ;
; M2:M2_Unit|S_2_BUF[2]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[2]                                                                       ;
; M2:M2_Unit|S_2_BUF[1]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[1]                                                                       ;
; M2:M2_Unit|S_2_BUF[0]                            ; Lost Fanouts                   ; M2:M2_Unit|S_2[0]                                                                       ;
; M2:M2_Unit|S_3_BUF[15]                           ; Lost Fanouts                   ; M2:M2_Unit|S_3[15]                                                                      ;
; M2:M2_Unit|S_3_BUF[14]                           ; Lost Fanouts                   ; M2:M2_Unit|S_3[14]                                                                      ;
; M2:M2_Unit|S_3_BUF[13]                           ; Lost Fanouts                   ; M2:M2_Unit|S_3[13]                                                                      ;
; M2:M2_Unit|S_3_BUF[12]                           ; Lost Fanouts                   ; M2:M2_Unit|S_3[12]                                                                      ;
; M2:M2_Unit|S_3_BUF[11]                           ; Lost Fanouts                   ; M2:M2_Unit|S_3[11]                                                                      ;
; M2:M2_Unit|S_3_BUF[10]                           ; Lost Fanouts                   ; M2:M2_Unit|S_3[10]                                                                      ;
; M2:M2_Unit|S_3_BUF[9]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[9]                                                                       ;
; M2:M2_Unit|S_3_BUF[8]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[8]                                                                       ;
; M2:M2_Unit|S_3_BUF[7]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[7]                                                                       ;
; M2:M2_Unit|S_3_BUF[6]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[6]                                                                       ;
; M2:M2_Unit|S_3_BUF[5]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[5]                                                                       ;
; M2:M2_Unit|S_3_BUF[4]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[4]                                                                       ;
; M2:M2_Unit|S_3_BUF[3]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[3]                                                                       ;
; M2:M2_Unit|S_3_BUF[2]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[2]                                                                       ;
; M2:M2_Unit|S_3_BUF[1]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[1]                                                                       ;
; M2:M2_Unit|S_3_BUF[0]                            ; Lost Fanouts                   ; M2:M2_Unit|S_3[0]                                                                       ;
; top_state~9                                      ; Lost Fanouts                   ; M2:M2_Unit|M2_done                                                                      ;
; M2:M2_Unit|M2_state~5                            ; Lost Fanouts                   ; M2:M2_Unit|Sample_counter[1]                                                            ;
; M1:M1_Unit|U_prime_buf_odd_U3[11]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[11]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[12]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[12]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[13]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[13]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[14]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[14]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[15]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[15]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[16]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[16]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[17]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[17]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[18]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[18]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[19]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[19]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[20]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[20]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[21]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[21]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[22]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[22]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[23]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[23]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[24]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[24]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[25]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[25]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[26]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[26]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[27]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[27]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[28]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[28]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[29]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[29]                                                                  ;
; M1:M1_Unit|U_prime_buf_odd_U3[30]                ; Lost Fanouts                   ; M1:M1_Unit|U_prime[30]                                                                  ;
; M1:M1_Unit|G_ODD_2[1]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[1]                                                                     ;
; M1:M1_Unit|G_ODD_2[2]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[2]                                                                     ;
; M1:M1_Unit|G_ODD_2[3]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[3]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V1[6]                 ; Lost Fanouts                   ; M1:M1_Unit|V_prime[6]                                                                   ;
; M1:M1_Unit|U_prime_buf_odd_U3[6]                 ; Lost Fanouts                   ; M1:M1_Unit|U_prime[6]                                                                   ;
; M1:M1_Unit|V_prime_buf_odd_V3[11]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[11]                                                                  ;
; M1:M1_Unit|G_ODD_2[4]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[4]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V1[5]                 ; Lost Fanouts                   ; M1:M1_Unit|V_prime[5]                                                                   ;
; M1:M1_Unit|U_prime_buf_odd_U3[5]                 ; Lost Fanouts                   ; M1:M1_Unit|U_prime[5]                                                                   ;
; M1:M1_Unit|V_prime_buf_odd_V3[12]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[12]                                                                  ;
; M1:M1_Unit|G_ODD_2[5]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[5]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V1[4]                 ; Lost Fanouts                   ; M1:M1_Unit|V_prime[4]                                                                   ;
; M1:M1_Unit|U_prime_buf_odd_U3[4]                 ; Lost Fanouts                   ; M1:M1_Unit|U_prime[4]                                                                   ;
; M1:M1_Unit|V_prime_buf_odd_V3[13]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[13]                                                                  ;
; M1:M1_Unit|G_ODD_2[6]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[6]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V1[3]                 ; Lost Fanouts                   ; M1:M1_Unit|V_prime[3]                                                                   ;
; M1:M1_Unit|U_prime_buf_odd_U3[3]                 ; Lost Fanouts                   ; M1:M1_Unit|U_prime[3]                                                                   ;
; M1:M1_Unit|V_prime_buf_odd_V3[14]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[14]                                                                  ;
; M1:M1_Unit|G_ODD_2[7]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[7]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V1[2]                 ; Lost Fanouts                   ; M1:M1_Unit|V_prime[2]                                                                   ;
; M1:M1_Unit|U_prime_buf_odd_U3[2]                 ; Lost Fanouts                   ; M1:M1_Unit|U_prime[2]                                                                   ;
; M1:M1_Unit|V_prime_buf_odd_V3[15]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[15]                                                                  ;
; M1:M1_Unit|G_ODD_2[8]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[8]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V1[1]                 ; Lost Fanouts                   ; M1:M1_Unit|V_prime[1]                                                                   ;
; M1:M1_Unit|U_prime_buf_odd_U3[1]                 ; Lost Fanouts                   ; M1:M1_Unit|U_prime[1]                                                                   ;
; M1:M1_Unit|V_prime_buf_odd_V3[16]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[16]                                                                  ;
; M1:M1_Unit|G_ODD_2[9]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[9]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V1[0]                 ; Lost Fanouts                   ; M1:M1_Unit|V_prime[0]                                                                   ;
; M1:M1_Unit|U_prime_buf_odd_U3[0]                 ; Lost Fanouts                   ; M1:M1_Unit|U_prime[0]                                                                   ;
; M1:M1_Unit|V_prime_buf_odd_V3[17]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[17]                                                                  ;
; M1:M1_Unit|G_ODD_2[10]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[10]                                                                    ;
; M1:M1_Unit|V_prime_buf_odd_V3[18]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[18]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[19]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[19]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[20]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[20]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[21]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[21]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[22]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[22]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[23]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[23]                                                                  ;
; M2:M2_Unit|Mult_M2_op_0_1[26]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[26]                                                                ;
; M2:M2_Unit|Mult_M2_op_0_1[25]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[25]                                                                ;
; M2:M2_Unit|Mult_M2_op_0_1[24]                    ; Lost Fanouts                   ; M2:M2_Unit|write_T_0[24]                                                                ;
; M1:M1_Unit|G_ODD_2[11]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[11]                                                                    ;
; M1:M1_Unit|G_ODD_2[12]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[12]                                                                    ;
; M1:M1_Unit|G_ODD_2[13]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[13]                                                                    ;
; M1:M1_Unit|G_ODD_2[14]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[14]                                                                    ;
; M1:M1_Unit|G_ODD_2[15]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[15]                                                                    ;
; M1:M1_Unit|B_ODD_2[0]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[0]                                                                     ;
; M1:M1_Unit|B_ODD_2[1]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[1]                                                                     ;
; M1:M1_Unit|B_ODD_2[2]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[2]                                                                     ;
; M1:M1_Unit|B_ODD_2[3]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[3]                                                                     ;
; M1:M1_Unit|B_ODD_2[4]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[4]                                                                     ;
; M1:M1_Unit|B_ODD_2[5]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[5]                                                                     ;
; M1:M1_Unit|B_ODD_2[6]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[6]                                                                     ;
; M1:M1_Unit|B_ODD_2[7]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[7]                                                                     ;
; M1:M1_Unit|B_ODD_2[8]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[8]                                                                     ;
; M1:M1_Unit|B_ODD_2[9]                            ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[9]                                                                     ;
; M1:M1_Unit|B_ODD_2[10]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[10]                                                                    ;
; M1:M1_Unit|B_ODD_2[11]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[11]                                                                    ;
; M1:M1_Unit|B_ODD_2[12]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[12]                                                                    ;
; M1:M1_Unit|B_ODD_2[13]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[13]                                                                    ;
; M1:M1_Unit|B_ODD_2[14]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[14]                                                                    ;
; M1:M1_Unit|B_ODD_2[15]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[15]                                                                    ;
; M1:M1_Unit|Mult_op_1_1[7]                        ; Lost Fanouts                   ; M1:M1_Unit|Y_buf[0][4]                                                                  ;
; M1:M1_Unit|G_ODD_2[23]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[23]                                                                    ;
; M1:M1_Unit|G_ODD_2[22]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[22]                                                                    ;
; M1:M1_Unit|G_ODD_2[21]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[21]                                                                    ;
; M2:M2_Unit|Mult_M2_op_0_2[10]                    ; Lost Fanouts                   ; M2:M2_Unit|mux_counter[2]                                                               ;
; M1:M1_Unit|G_ODD_2[20]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[20]                                                                    ;
; M1:M1_Unit|G_ODD_2[0]                            ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[0]                                                                     ;
; M1:M1_Unit|V_prime_buf_odd_V3[24]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[24]                                                                  ;
; M2:M2_Unit|address_s_prime_0[6]                  ; Lost Fanouts                   ; M2:M2_Unit|dram_address_counter_s_prime[6]                                              ;
; M1:M1_Unit|V_prime_buf_odd_V3[25]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[25]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[26]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[26]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[27]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[27]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[28]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[28]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[29]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[29]                                                                  ;
; M1:M1_Unit|G_ODD_2[19]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[19]                                                                    ;
; M1:M1_Unit|G_ODD_2[18]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[18]                                                                    ;
; M1:M1_Unit|G_ODD_2[17]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[17]                                                                    ;
; M1:M1_Unit|G_ODD_2[24]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[24]                                                                    ;
; M1:M1_Unit|G_ODD_2[25]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[25]                                                                    ;
; M1:M1_Unit|G_ODD_2[26]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[26]                                                                    ;
; M1:M1_Unit|G_ODD_2[27]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[27]                                                                    ;
; M1:M1_Unit|G_ODD_2[28]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[28]                                                                    ;
; M1:M1_Unit|G_ODD_2[16]                           ; Lost Fanouts                   ; M1:M1_Unit|G_ODD[16]                                                                    ;
; M1:M1_Unit|B_ODD_2[23]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[23]                                                                    ;
; M1:M1_Unit|B_ODD_2[22]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[22]                                                                    ;
; M1:M1_Unit|B_ODD_2[21]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[21]                                                                    ;
; M1:M1_Unit|B_ODD_2[20]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[20]                                                                    ;
; M1:M1_Unit|B_ODD_2[19]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[19]                                                                    ;
; M1:M1_Unit|B_ODD_2[18]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[18]                                                                    ;
; M1:M1_Unit|B_ODD_2[17]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[17]                                                                    ;
; M1:M1_Unit|B_ODD_2[24]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[24]                                                                    ;
; M1:M1_Unit|B_ODD_2[25]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[25]                                                                    ;
; M1:M1_Unit|B_ODD_2[26]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[26]                                                                    ;
; M1:M1_Unit|B_ODD_2[27]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[27]                                                                    ;
; M1:M1_Unit|B_ODD_2[28]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[28]                                                                    ;
; M1:M1_Unit|B_ODD_2[29]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[29]                                                                    ;
; M1:M1_Unit|B_ODD_2[30]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[30]                                                                    ;
; M1:M1_Unit|B_ODD_2[16]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[16]                                                                    ;
; M1:M1_Unit|B_ODD_2[31]                           ; Lost Fanouts                   ; M1:M1_Unit|B_ODD[31]                                                                    ;
; M1:M1_Unit|R_ODD[31]                             ; Lost Fanouts                   ; M1:M1_Unit|Mult_op_3_1[31]                                                              ;
; M2:M2_Unit|address_S_1[0]                        ; Lost Fanouts                   ; M2:M2_Unit|row_dp_ram_s[0]                                                              ;
; M2:M2_Unit|M2_state~6                            ; Lost Fanouts                   ; M2:M2_Unit|Sample_counter[0]                                                            ;
; M1:M1_Unit|V_prime_buf_odd_V3[30]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[30]                                                                  ;
; M1:M1_Unit|V_prime_buf_odd_V3[31]                ; Lost Fanouts                   ; M1:M1_Unit|V_prime[31]                                                                  ;
+--------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 513   ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 491   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 359   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; UART_SRAM_interface:UART_unit|SRAM_we_n                             ; 3       ;
; SRAM_controller:SRAM_unit|SRAM_WE_N_O                               ; 17      ;
; SRAM_controller:SRAM_unit|SRAM_CE_N_O                               ; 1       ;
; SRAM_controller:SRAM_unit|SRAM_OE_N_O                               ; 1       ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Empty ; 10      ;
; PB_controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_controller:PB_unit|clock_1kHz                                    ; 3       ;
; Total number of inverted registers = 7                              ;         ;
+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|new_line_count[1]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[1]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[12]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |project|M2:M2_Unit|write_S_1[18]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|SRAM_controller:SRAM_unit|SRAM_ADDRESS_O[1]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|M2:M2_Unit|row_index_DPRAM_S_Prime[0]                                        ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|OP4_BUF[25]                                                       ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|OP8_BUF[19]                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|OP5_BUF[28]                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|M2:M2_Unit|S_counter[4]                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|B_EVEN_2[18]                                                      ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|R_ODD_2[1]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |project|M3:M3_Unit|SRAM_address[11]                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |project|M1:M1_Unit|B_ODD_2[17]                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_buffer[6] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |project|M1:M1_Unit|V_buf[0][5]                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |project|M3:M3_Unit|mic_data[18]                                                      ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |project|M2:M2_Unit|write_T_1[26]                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |project|M2:M2_Unit|address_T_0[3]                                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |project|M2:M2_Unit|row_block[2]                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |project|M2:M2_Unit|write_row_block[1]                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |project|M2:M2_Unit|write_column_block[3]                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |project|M1:M1_Unit|G_EVEN_2[10]                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |project|M1:M1_Unit|U_buf[0][9]                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |project|M1:M1_Unit|G_ODD_2[7]                                                        ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|VGA_green[6]                                     ;
; 6:1                ; 40 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |project|M1:M1_Unit|U[4][3]                                                           ;
; 6:1                ; 40 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |project|M1:M1_Unit|V[3][4]                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |project|M3:M3_Unit|mic_data[11]                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |project|M3:M3_Unit|mic_data[36]                                                      ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |project|UART_timer[23]                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M1:M1_Unit|U[0][2]                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M1:M1_Unit|V[0][7]                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |project|M3:M3_Unit|mic_data[55]                                                      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |project|M2:M2_Unit|address_T_1[6]                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_count[0]  ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_address[14]                               ;
; 7:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |project|M3:M3_Unit|SRAM_read_counter[7]                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |project|M3:M3_Unit|mic_data[59]                                                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |project|M2:M2_Unit|dram_address_counter_T[6]                                         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |project|M2:M2_Unit|column_block[1]                                                   ;
; 8:1                ; 18 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |project|M1:M1_Unit|V_OFFSET_COUNTER[14]                                              ;
; 9:1                ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |project|M1:M1_Unit|R_EVEN[6]                                                         ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|clock_count[9] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|M3:M3_Unit|mic_data[61]                                                      ;
; 9:1                ; 18 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |project|M1:M1_Unit|U_OFFSET_COUNTER[7]                                               ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |project|M1:M1_Unit|R_ODD[16]                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|M3:M3_Unit|mic_data[62]                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[1]                                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 160 LEs              ; 64 LEs                 ; Yes        ; |project|M1:M1_Unit|G_EVEN[16]                                                        ;
; 11:1               ; 32 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; Yes        ; |project|M1:M1_Unit|B_EVEN[27]                                                        ;
; 11:1               ; 32 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; Yes        ; |project|M1:M1_Unit|B_ODD[7]                                                          ;
; 11:1               ; 12 bits   ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |project|M1:M1_Unit|Column_Counter[11]                                                ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[6]                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |project|M2:M2_Unit|write_s_prime_0[16]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |project|M2:M2_Unit|WE_S_0                                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |project|M1:M1_Unit|V_prime[27]                                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |project|M1:M1_Unit|SRAM_address[0]                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |project|M2:M2_Unit|address_S_0[1]                                                    ;
; 14:1               ; 7 bits    ; 63 LEs        ; 28 LEs               ; 35 LEs                 ; Yes        ; |project|M1:M1_Unit|U_prime[26]                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M2:M2_Unit|SRAM_write_data[3]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M2:M2_Unit|SRAM_write_data[14]                                               ;
; 15:1               ; 32 bits   ; 320 LEs       ; 192 LEs              ; 128 LEs                ; Yes        ; |project|M1:M1_Unit|G_ODD[29]                                                         ;
; 16:1               ; 132 bits  ; 1320 LEs      ; 264 LEs              ; 1056 LEs               ; Yes        ; |project|M2:M2_Unit|S_1[26]                                                           ;
; 10:1               ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |project|M2:M2_Unit|address_s_prime_0[0]                                              ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |project|M2:M2_Unit|ROW_ADDRESS_T[0]                                                  ;
; 19:1               ; 23 bits   ; 276 LEs       ; 184 LEs              ; 92 LEs                 ; Yes        ; |project|M1:M1_Unit|V_prime[22]                                                       ;
; 20:1               ; 23 bits   ; 299 LEs       ; 184 LEs              ; 115 LEs                ; Yes        ; |project|M1:M1_Unit|U_prime[17]                                                       ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|SRAM_write_data[5]                                                ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|SRAM_write_data[14]                                               ;
; 14:1               ; 6 bits    ; 54 LEs        ; 6 LEs                ; 48 LEs                 ; Yes        ; |project|M2:M2_Unit|Write_Sample_counter[5]                                           ;
; 15:1               ; 7 bits    ; 70 LEs        ; 7 LEs                ; 63 LEs                 ; Yes        ; |project|M2:M2_Unit|dram_address_counter_s_prime[2]                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |project|M2:M2_Unit|SRAM_address[2]                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |project|M2:M2_Unit|SRAM_address[7]                                                   ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |project|M2:M2_Unit|DPRAM_S_READ_COUNTER[4]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |project|M2:M2_Unit|SRAM_address[16]                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 22 LEs               ; 2 LEs                  ; Yes        ; |project|M2:M2_Unit|address_S_1[6]                                                    ;
; 19:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |project|M2:M2_Unit|address_S_1[5]                                                    ;
; 29:1               ; 132 bits  ; 2508 LEs      ; 264 LEs              ; 2244 LEs               ; Yes        ; |project|M2:M2_Unit|T_2[10]                                                           ;
; 38:1               ; 3 bits    ; 75 LEs        ; 3 LEs                ; 72 LEs                 ; Yes        ; |project|M2:M2_Unit|col_index_DPRAM_S_Prime[0]                                        ;
; 38:1               ; 9 bits    ; 225 LEs       ; 36 LEs               ; 189 LEs                ; Yes        ; |project|M1:M1_Unit|SRAM_address[16]                                                  ;
; 49:1               ; 4 bits    ; 128 LEs       ; 4 LEs                ; 124 LEs                ; Yes        ; |project|M2:M2_Unit|mux_counter[1]                                                    ;
; 54:1               ; 6 bits    ; 216 LEs       ; 6 LEs                ; 210 LEs                ; Yes        ; |project|M2:M2_Unit|Sample_counter[2]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |project|SRAM_controller:SRAM_unit|SRAM_write_data_buf[8]                             ;
; 3:1                ; 128 bits  ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |project|M2:M2_Unit|Mult_M2_op_1_1[26]                                                ;
; 13:1               ; 24 bits   ; 192 LEs       ; 168 LEs              ; 24 LEs                 ; Yes        ; |project|M1:M1_Unit|Mult_op_0_1[12]                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|Mult_op_3_1[0]                                                    ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|Mult_op_1_1[3]                                                    ;
; 15:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|Mult_op_0_1[3]                                                    ;
; 15:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; Yes        ; |project|M1:M1_Unit|Mult_op_3_1[4]                                                    ;
; 15:1               ; 24 bits   ; 240 LEs       ; 168 LEs              ; 72 LEs                 ; Yes        ; |project|M1:M1_Unit|Mult_op_1_1[12]                                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; Yes        ; |project|M1:M1_Unit|Mult_op_1_1[4]                                                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_Unit|Mult_op_2_1[2]                                                    ;
; 20:1               ; 3 bits    ; 39 LEs        ; 33 LEs               ; 6 LEs                  ; Yes        ; |project|M1:M1_Unit|Mult_op_2_1[5]                                                    ;
; 24:1               ; 24 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |project|M1:M1_Unit|Mult_op_3_1[31]                                                   ;
; 26:1               ; 24 bits   ; 408 LEs       ; 240 LEs              ; 168 LEs                ; Yes        ; |project|M1:M1_Unit|Mult_op_2_1[30]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|M2:M2_Unit|M2_state.S_CC_CT_LO_0                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|M2:M2_Unit|M2_state.S_CS_FS_LO_0                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |project|M3:M3_Unit|M3_state.S_01X                                                    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |project|SRAM_address[13]                                                             ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |project|Selector31                                                                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Selector3      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit ;
+-----------------+----------------------------------+---------------------------------------------+
; Parameter Name  ; Value                            ; Type                                        ;
+-----------------+----------------------------------+---------------------------------------------+
; H_SYNC_CYC      ; 0001100000                       ; Unsigned Binary                             ;
; H_SYNC_BACK     ; 0000110000                       ; Unsigned Binary                             ;
; H_SYNC_ACT      ; 1010000000                       ; Unsigned Binary                             ;
; H_SYNC_TOTAL    ; 1100100000                       ; Unsigned Binary                             ;
; V_SYNC_CYC      ; 0000000010                       ; Unsigned Binary                             ;
; V_SYNC_BACK     ; 0000011111                       ; Unsigned Binary                             ;
; V_SYNC_ACT      ; 0111100000                       ; Unsigned Binary                             ;
; V_SYNC_TOTAL    ; 1000001100                       ; Unsigned Binary                             ;
; X_START         ; 0010010000                       ; Unsigned Binary                             ;
; Y_START         ; 0000100001                       ; Unsigned Binary                             ;
; PIPE_DELAY      ; 0                                ; Signed Integer                              ;
; X_DELAYED_START ; 00000000000000000000000010010000 ; Unsigned Binary                             ;
+-----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                          ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_100_PLL ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                       ;
; LOCK_LOW                      ; 1                               ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                       ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                       ;
; BANDWIDTH                     ; 0                               ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; VCO_MIN                       ; 0                               ; Untyped                                                       ;
; VCO_MAX                       ; 0                               ; Untyped                                                       ;
; VCO_CENTER                    ; 0                               ; Untyped                                                       ;
; PFD_MIN                       ; 0                               ; Untyped                                                       ;
; PFD_MAX                       ; 0                               ; Untyped                                                       ;
; M_INITIAL                     ; 0                               ; Untyped                                                       ;
; M                             ; 0                               ; Untyped                                                       ;
; N                             ; 1                               ; Untyped                                                       ;
; M2                            ; 1                               ; Untyped                                                       ;
; N2                            ; 1                               ; Untyped                                                       ;
; SS                            ; 1                               ; Untyped                                                       ;
; C0_HIGH                       ; 0                               ; Untyped                                                       ;
; C1_HIGH                       ; 0                               ; Untyped                                                       ;
; C2_HIGH                       ; 0                               ; Untyped                                                       ;
; C3_HIGH                       ; 0                               ; Untyped                                                       ;
; C4_HIGH                       ; 0                               ; Untyped                                                       ;
; C5_HIGH                       ; 0                               ; Untyped                                                       ;
; C6_HIGH                       ; 0                               ; Untyped                                                       ;
; C7_HIGH                       ; 0                               ; Untyped                                                       ;
; C8_HIGH                       ; 0                               ; Untyped                                                       ;
; C9_HIGH                       ; 0                               ; Untyped                                                       ;
; C0_LOW                        ; 0                               ; Untyped                                                       ;
; C1_LOW                        ; 0                               ; Untyped                                                       ;
; C2_LOW                        ; 0                               ; Untyped                                                       ;
; C3_LOW                        ; 0                               ; Untyped                                                       ;
; C4_LOW                        ; 0                               ; Untyped                                                       ;
; C5_LOW                        ; 0                               ; Untyped                                                       ;
; C6_LOW                        ; 0                               ; Untyped                                                       ;
; C7_LOW                        ; 0                               ; Untyped                                                       ;
; C8_LOW                        ; 0                               ; Untyped                                                       ;
; C9_LOW                        ; 0                               ; Untyped                                                       ;
; C0_INITIAL                    ; 0                               ; Untyped                                                       ;
; C1_INITIAL                    ; 0                               ; Untyped                                                       ;
; C2_INITIAL                    ; 0                               ; Untyped                                                       ;
; C3_INITIAL                    ; 0                               ; Untyped                                                       ;
; C4_INITIAL                    ; 0                               ; Untyped                                                       ;
; C5_INITIAL                    ; 0                               ; Untyped                                                       ;
; C6_INITIAL                    ; 0                               ; Untyped                                                       ;
; C7_INITIAL                    ; 0                               ; Untyped                                                       ;
; C8_INITIAL                    ; 0                               ; Untyped                                                       ;
; C9_INITIAL                    ; 0                               ; Untyped                                                       ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C0_PH                         ; 0                               ; Untyped                                                       ;
; C1_PH                         ; 0                               ; Untyped                                                       ;
; C2_PH                         ; 0                               ; Untyped                                                       ;
; C3_PH                         ; 0                               ; Untyped                                                       ;
; C4_PH                         ; 0                               ; Untyped                                                       ;
; C5_PH                         ; 0                               ; Untyped                                                       ;
; C6_PH                         ; 0                               ; Untyped                                                       ;
; C7_PH                         ; 0                               ; Untyped                                                       ;
; C8_PH                         ; 0                               ; Untyped                                                       ;
; C9_PH                         ; 0                               ; Untyped                                                       ;
; L0_HIGH                       ; 1                               ; Untyped                                                       ;
; L1_HIGH                       ; 1                               ; Untyped                                                       ;
; G0_HIGH                       ; 1                               ; Untyped                                                       ;
; G1_HIGH                       ; 1                               ; Untyped                                                       ;
; G2_HIGH                       ; 1                               ; Untyped                                                       ;
; G3_HIGH                       ; 1                               ; Untyped                                                       ;
; E0_HIGH                       ; 1                               ; Untyped                                                       ;
; E1_HIGH                       ; 1                               ; Untyped                                                       ;
; E2_HIGH                       ; 1                               ; Untyped                                                       ;
; E3_HIGH                       ; 1                               ; Untyped                                                       ;
; L0_LOW                        ; 1                               ; Untyped                                                       ;
; L1_LOW                        ; 1                               ; Untyped                                                       ;
; G0_LOW                        ; 1                               ; Untyped                                                       ;
; G1_LOW                        ; 1                               ; Untyped                                                       ;
; G2_LOW                        ; 1                               ; Untyped                                                       ;
; G3_LOW                        ; 1                               ; Untyped                                                       ;
; E0_LOW                        ; 1                               ; Untyped                                                       ;
; E1_LOW                        ; 1                               ; Untyped                                                       ;
; E2_LOW                        ; 1                               ; Untyped                                                       ;
; E3_LOW                        ; 1                               ; Untyped                                                       ;
; L0_INITIAL                    ; 1                               ; Untyped                                                       ;
; L1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G0_INITIAL                    ; 1                               ; Untyped                                                       ;
; G1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G2_INITIAL                    ; 1                               ; Untyped                                                       ;
; G3_INITIAL                    ; 1                               ; Untyped                                                       ;
; E0_INITIAL                    ; 1                               ; Untyped                                                       ;
; E1_INITIAL                    ; 1                               ; Untyped                                                       ;
; E2_INITIAL                    ; 1                               ; Untyped                                                       ;
; E3_INITIAL                    ; 1                               ; Untyped                                                       ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L0_PH                         ; 0                               ; Untyped                                                       ;
; L1_PH                         ; 0                               ; Untyped                                                       ;
; G0_PH                         ; 0                               ; Untyped                                                       ;
; G1_PH                         ; 0                               ; Untyped                                                       ;
; G2_PH                         ; 0                               ; Untyped                                                       ;
; G3_PH                         ; 0                               ; Untyped                                                       ;
; E0_PH                         ; 0                               ; Untyped                                                       ;
; E1_PH                         ; 0                               ; Untyped                                                       ;
; E2_PH                         ; 0                               ; Untyped                                                       ;
; E3_PH                         ; 0                               ; Untyped                                                       ;
; M_PH                          ; 0                               ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; CBXI_PARAMETER                ; Clock_100_PLL_altpll            ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: M1:M1_Unit ;
+----------------+--------------------+-------------------+
; Parameter Name ; Value              ; Type              ;
+----------------+--------------------+-------------------+
; Y_OFFSET       ; 000000000000000000 ; Unsigned Binary   ;
; U_OFFSET       ; 001001011000000000 ; Unsigned Binary   ;
; V_OFFSET       ; 001110000100000000 ; Unsigned Binary   ;
; RGB_OFFSET     ; 100011111000000000 ; Unsigned Binary   ;
+----------------+--------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_Unit ;
+----------------+--------------------+-------------------+
; Parameter Name ; Value              ; Type              ;
+----------------+--------------------+-------------------+
; Y_base_address ; 010010110000000000 ; Unsigned Binary   ;
; Y_write_offset ; 000000000000000000 ; Unsigned Binary   ;
; U_write_offset ; 001001011000000000 ; Unsigned Binary   ;
; V_write_offset ; 001110000100000000 ; Unsigned Binary   ;
; Y_read_offset  ; 010010110000000000 ; Unsigned Binary   ;
; U_read_offset  ; 100101100000000000 ; Unsigned Binary   ;
; V_read_offset  ; 101110111000000000 ; Unsigned Binary   ;
+----------------+--------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                ;
+------------------------------------+------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                             ;
; WIDTH_A                            ; 32                     ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                      ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WIDTH_B                            ; 32                     ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                      ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                    ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../rtl/RAM0.mif        ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_i6k2        ; Untyped                                             ;
+------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                ;
+------------------------------------+------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                             ;
; WIDTH_A                            ; 32                     ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                      ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WIDTH_B                            ; 32                     ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                      ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                    ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../rtl/RAM1.mif        ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_j6k2        ; Untyped                                             ;
+------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                ;
+------------------------------------+------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                             ;
; WIDTH_A                            ; 32                     ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                      ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WIDTH_B                            ; 32                     ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                      ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                    ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../rtl/RAM2.mif        ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_k6k2        ; Untyped                                             ;
+------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: M3:M3_Unit ;
+------------------+--------------------+-----------------+
; Parameter Name   ; Value              ; Type            ;
+------------------+--------------------+-----------------+
; mic_base_address ; 000000000000000000 ; Unsigned Binary ;
+------------------+--------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                    ;
; Entity Instance                           ; M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "convert_hex_to_seven_segment:unit3" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; hex_value[3..2] ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_Unit|dual_port_RAM_2:RAM_inst2"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; q_a[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_Unit|dual_port_RAM_1:RAM_inst1"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_Unit|dual_port_RAM_0:RAM_inst0"                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; address_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"     ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; SRAM_base_address[13..9]  ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[16..14] ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[17]     ; Input ; Info     ; Stuck at VCC ;
+---------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 513                         ;
;     CLR               ; 92                          ;
;     CLR SCLR          ; 44                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 12                          ;
;     ENA CLR           ; 289                         ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     plain             ; 10                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1095                        ;
;     arith             ; 177                         ;
;         2 data inputs ; 177                         ;
;     normal            ; 918                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 299                         ;
;         4 data inputs ; 504                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Nov 25 04:47:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_2.v
    Info (12023): Found entity 1: dual_port_RAM_2 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_1.v
    Info (12023): Found entity 1: dual_port_RAM_1 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_0.v
    Info (12023): Found entity 1: dual_port_RAM_0 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/clock_100_pll.v
    Info (12023): Found entity 1: Clock_100_PLL File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv
    Info (12023): Found entity 1: convert_hex_to_seven_segment File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/project.sv
    Info (12023): Found entity 1: project File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_receive_controller.sv
    Info (12023): Found entity 1: UART_receive_controller File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_receive_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_controller.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/pb_controller.sv
    Info (12023): Found entity 1: PB_controller File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/PB_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_sram_interface.sv
    Info (12023): Found entity 1: UART_SRAM_interface File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_sram_interface.sv
    Info (12023): Found entity 1: VGA_SRAM_interface File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m1.sv
    Info (12023): Found entity 1: M1 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M1.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m2.sv
    Info (12023): Found entity 1: M2 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/tb/tb_project_v0.sv
    Info (12023): Found entity 1: TB File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/tb/tb_project_v0.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m3.sv
    Info (12023): Found entity 1: M3 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 12
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "PB_controller" for hierarchy "PB_controller:PB_unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 105
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 126
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_SRAM_interface.sv Line: 65
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 142
Info (12128): Elaborating entity "UART_receive_controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv Line: 55
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM_unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 162
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv Line: 61
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v Line: 104
Info (12133): Instantiated megafunction "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_100_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v
    Info (12023): Found entity 1: Clock_100_PLL_altpll File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/clock_100_pll_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_100_PLL_altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "M1" for hierarchy "M1:M1_Unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 176
Info (12128): Elaborating entity "M2" for hierarchy "M2:M2_Unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 205
Warning (10036): Verilog HDL or VHDL warning at M2.sv(33): object "final_write_S_flag" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at M2.sv(72): object "column_block_POST_IDCT" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 72
Warning (10036): Verilog HDL or VHDL warning at M2.sv(73): object "row_block_POST_IDCT" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 73
Warning (10036): Verilog HDL or VHDL warning at M2.sv(102): object "C_multiplier_column" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 102
Warning (10036): Verilog HDL or VHDL warning at M2.sv(236): object "DS_DP_S0" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 236
Warning (10036): Verilog HDL or VHDL warning at M2.sv(236): object "DS_DP_S1" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 236
Warning (10036): Verilog HDL or VHDL warning at M2.sv(236): object "DS_DP_S2" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 236
Warning (10036): Verilog HDL or VHDL warning at M2.sv(236): object "DS_DP_S3" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 236
Warning (10036): Verilog HDL or VHDL warning at M2.sv(241): object "write_even_counter_S_flag" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 241
Warning (10036): Verilog HDL or VHDL warning at M2.sv(241): object "odd_cycle_flag" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 241
Warning (10036): Verilog HDL or VHDL warning at M2.sv(242): object "write_even_counter_S" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 242
Warning (10036): Verilog HDL or VHDL warning at M2.sv(242): object "write_odd_counter_S" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 242
Warning (10036): Verilog HDL or VHDL warning at M2.sv(242): object "wrote_even" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 242
Warning (10036): Verilog HDL or VHDL warning at M2.sv(242): object "wrote_odd" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 242
Warning (10230): Verilog HDL assignment warning at M2.sv(209): truncated value with size 4 to match size of target (3) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 209
Warning (10230): Verilog HDL assignment warning at M2.sv(250): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 250
Warning (10230): Verilog HDL assignment warning at M2.sv(472): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 472
Warning (10230): Verilog HDL assignment warning at M2.sv(488): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 488
Warning (10230): Verilog HDL assignment warning at M2.sv(505): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 505
Warning (10230): Verilog HDL assignment warning at M2.sv(543): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 543
Warning (10230): Verilog HDL assignment warning at M2.sv(584): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 584
Warning (10230): Verilog HDL assignment warning at M2.sv(622): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 622
Warning (10230): Verilog HDL assignment warning at M2.sv(658): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 658
Warning (10230): Verilog HDL assignment warning at M2.sv(691): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 691
Warning (10230): Verilog HDL assignment warning at M2.sv(727): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 727
Warning (10230): Verilog HDL assignment warning at M2.sv(761): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 761
Warning (10230): Verilog HDL assignment warning at M2.sv(794): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 794
Warning (10230): Verilog HDL assignment warning at M2.sv(838): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 838
Warning (10230): Verilog HDL assignment warning at M2.sv(852): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 852
Warning (10230): Verilog HDL assignment warning at M2.sv(883): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 883
Warning (10230): Verilog HDL assignment warning at M2.sv(888): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 888
Warning (10230): Verilog HDL assignment warning at M2.sv(897): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 897
Warning (10230): Verilog HDL assignment warning at M2.sv(899): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 899
Warning (10230): Verilog HDL assignment warning at M2.sv(900): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 900
Warning (10230): Verilog HDL assignment warning at M2.sv(901): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 901
Warning (10230): Verilog HDL assignment warning at M2.sv(902): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 902
Warning (10230): Verilog HDL assignment warning at M2.sv(939): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 939
Warning (10230): Verilog HDL assignment warning at M2.sv(945): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 945
Warning (10230): Verilog HDL assignment warning at M2.sv(951): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 951
Warning (10230): Verilog HDL assignment warning at M2.sv(952): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 952
Warning (10230): Verilog HDL assignment warning at M2.sv(953): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 953
Warning (10230): Verilog HDL assignment warning at M2.sv(954): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 954
Warning (10230): Verilog HDL assignment warning at M2.sv(991): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 991
Warning (10230): Verilog HDL assignment warning at M2.sv(992): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 992
Warning (10230): Verilog HDL assignment warning at M2.sv(1026): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1026
Warning (10230): Verilog HDL assignment warning at M2.sv(1032): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1032
Warning (10230): Verilog HDL assignment warning at M2.sv(1064): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1064
Warning (10230): Verilog HDL assignment warning at M2.sv(1068): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1068
Warning (10230): Verilog HDL assignment warning at M2.sv(1105): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1105
Warning (10230): Verilog HDL assignment warning at M2.sv(1110): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1110
Warning (10230): Verilog HDL assignment warning at M2.sv(1144): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1144
Warning (10230): Verilog HDL assignment warning at M2.sv(1150): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1150
Warning (10230): Verilog HDL assignment warning at M2.sv(1171): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1171
Warning (10230): Verilog HDL assignment warning at M2.sv(1196): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1196
Warning (10230): Verilog HDL assignment warning at M2.sv(1197): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1197
Warning (10230): Verilog HDL assignment warning at M2.sv(1201): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1201
Warning (10230): Verilog HDL assignment warning at M2.sv(1202): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1202
Warning (10230): Verilog HDL assignment warning at M2.sv(1302): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1302
Warning (10230): Verilog HDL assignment warning at M2.sv(1321): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1321
Warning (10230): Verilog HDL assignment warning at M2.sv(1340): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1340
Warning (10230): Verilog HDL assignment warning at M2.sv(1380): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1380
Warning (10230): Verilog HDL assignment warning at M2.sv(1420): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1420
Warning (10230): Verilog HDL assignment warning at M2.sv(1465): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1465
Warning (10230): Verilog HDL assignment warning at M2.sv(1507): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1507
Warning (10230): Verilog HDL assignment warning at M2.sv(1547): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1547
Warning (10230): Verilog HDL assignment warning at M2.sv(1594): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1594
Warning (10230): Verilog HDL assignment warning at M2.sv(1648): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1648
Warning (10230): Verilog HDL assignment warning at M2.sv(1715): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1715
Warning (10230): Verilog HDL assignment warning at M2.sv(1761): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1761
Warning (10230): Verilog HDL assignment warning at M2.sv(1799): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1799
Warning (10230): Verilog HDL assignment warning at M2.sv(1800): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1800
Warning (10230): Verilog HDL assignment warning at M2.sv(1838): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1838
Warning (10230): Verilog HDL assignment warning at M2.sv(1839): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1839
Warning (10230): Verilog HDL assignment warning at M2.sv(1877): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1877
Warning (10230): Verilog HDL assignment warning at M2.sv(1930): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1930
Warning (10230): Verilog HDL assignment warning at M2.sv(1981): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 1981
Warning (10230): Verilog HDL assignment warning at M2.sv(2025): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2025
Warning (10230): Verilog HDL assignment warning at M2.sv(2103): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2103
Warning (10230): Verilog HDL assignment warning at M2.sv(2256): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2256
Warning (10230): Verilog HDL assignment warning at M2.sv(2286): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2286
Warning (10230): Verilog HDL assignment warning at M2.sv(2326): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2326
Warning (10230): Verilog HDL assignment warning at M2.sv(2384): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2384
Warning (10230): Verilog HDL assignment warning at M2.sv(2437): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2437
Warning (10230): Verilog HDL assignment warning at M2.sv(2465): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2465
Warning (10230): Verilog HDL assignment warning at M2.sv(2517): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2517
Warning (10230): Verilog HDL assignment warning at M2.sv(2570): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2570
Warning (10230): Verilog HDL assignment warning at M2.sv(2622): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2622
Warning (10230): Verilog HDL assignment warning at M2.sv(2678): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2678
Warning (10230): Verilog HDL assignment warning at M2.sv(2732): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2732
Warning (10230): Verilog HDL assignment warning at M2.sv(2791): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2791
Warning (10230): Verilog HDL assignment warning at M2.sv(2844): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2844
Warning (10230): Verilog HDL assignment warning at M2.sv(2946): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2946
Warning (10230): Verilog HDL assignment warning at M2.sv(2963): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2963
Warning (10230): Verilog HDL assignment warning at M2.sv(2972): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2972
Warning (10230): Verilog HDL assignment warning at M2.sv(2974): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2974
Warning (10230): Verilog HDL assignment warning at M2.sv(2975): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2975
Warning (10230): Verilog HDL assignment warning at M2.sv(2976): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2976
Warning (10230): Verilog HDL assignment warning at M2.sv(2977): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 2977
Warning (10230): Verilog HDL assignment warning at M2.sv(3034): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3034
Warning (10230): Verilog HDL assignment warning at M2.sv(3040): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3040
Warning (10230): Verilog HDL assignment warning at M2.sv(3043): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3043
Warning (10230): Verilog HDL assignment warning at M2.sv(3044): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3044
Warning (10230): Verilog HDL assignment warning at M2.sv(3045): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3045
Warning (10230): Verilog HDL assignment warning at M2.sv(3046): truncated value with size 33 to match size of target (32) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3046
Warning (10230): Verilog HDL assignment warning at M2.sv(3100): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3100
Warning (10230): Verilog HDL assignment warning at M2.sv(3101): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3101
Warning (10230): Verilog HDL assignment warning at M2.sv(3154): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3154
Warning (10230): Verilog HDL assignment warning at M2.sv(3160): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3160
Warning (10230): Verilog HDL assignment warning at M2.sv(3207): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3207
Warning (10230): Verilog HDL assignment warning at M2.sv(3211): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3211
Warning (10230): Verilog HDL assignment warning at M2.sv(3267): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3267
Warning (10230): Verilog HDL assignment warning at M2.sv(3272): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3272
Warning (10230): Verilog HDL assignment warning at M2.sv(3319): truncated value with size 18 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3319
Warning (10230): Verilog HDL assignment warning at M2.sv(3325): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3325
Warning (10230): Verilog HDL assignment warning at M2.sv(3346): truncated value with size 32 to match size of target (8) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 3346
Info (12128): Elaborating entity "dual_port_RAM_0" for hierarchy "M2:M2_Unit|dual_port_RAM_0:RAM_inst0" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v Line: 98
Info (12130): Elaborated megafunction instantiation "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v Line: 98
Info (12133): Instantiated megafunction "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6k2.tdf
    Info (12023): Found entity 1: altsyncram_i6k2 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i6k2" for hierarchy "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM_1" for hierarchy "M2:M2_Unit|dual_port_RAM_1:RAM_inst1" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v Line: 98
Info (12130): Elaborated megafunction instantiation "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v Line: 98
Info (12133): Instantiated megafunction "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6k2.tdf
    Info (12023): Found entity 1: altsyncram_j6k2 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j6k2" for hierarchy "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM_2" for hierarchy "M2:M2_Unit|dual_port_RAM_2:RAM_inst2" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v Line: 98
Info (12130): Elaborated megafunction instantiation "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v Line: 98
Info (12133): Instantiated megafunction "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k6k2.tdf
    Info (12023): Found entity 1: altsyncram_k6k2 File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k6k2" for hierarchy "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "M3" for hierarchy "M3:M3_Unit" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 219
Warning (10036): Verilog HDL or VHDL warning at M3.sv(49): object "sample_counter" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 49
Warning (10036): Verilog HDL or VHDL warning at M3.sv(50): object "block_counter" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 50
Warning (10036): Verilog HDL or VHDL warning at M3.sv(51): object "pre_dequant" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 51
Warning (10036): Verilog HDL or VHDL warning at M3.sv(64): object "s_prime" assigned a value but never read File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 64
Warning (10858): Verilog HDL warning at M3.sv(65): object nine_bit_value used but never assigned File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 65
Warning (10230): Verilog HDL assignment warning at M3.sv(79): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 79
Warning (10230): Verilog HDL assignment warning at M3.sv(252): truncated value with size 8 to match size of target (7) File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 252
Warning (10272): Verilog HDL Case Statement warning at M3.sv(632): case item expression covers a value already covered by a previous case item File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 632
Warning (10034): Output port "SRAM_write_data" at M3.sv(20) has no driver File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 20
Warning (10034): Output port "M3_done" at M3.sv(19) has no driver File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv Line: 19
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "convert_hex_to_seven_segment:unit7" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 363
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[0]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 41
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[1]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 76
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[2]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 111
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[3]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 146
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[4]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 181
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[5]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 216
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[6]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 251
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[7]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 286
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[8]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 321
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[9]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 356
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[10]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 391
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[11]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 426
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[12]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 461
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[13]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 496
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[14]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 531
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[15]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 566
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[24]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 881
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[25]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 916
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[26]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 951
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[27]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 986
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[28]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 1021
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[29]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 1056
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[30]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 1091
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[31]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 1126
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[16]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 601
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[17]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 636
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[18]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 671
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[19]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 706
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[20]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 741
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[21]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 776
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[22]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 811
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|q_a[23]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf Line: 846
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[31]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 1126
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[31]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 1126
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[30]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 1091
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[30]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 1091
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[29]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 1056
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[29]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 1056
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[28]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 1021
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[28]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 1021
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[27]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 986
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[27]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 986
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[26]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 951
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[26]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 951
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[25]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 916
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[25]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 916
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[24]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 881
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[24]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 881
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[23]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 846
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[23]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 846
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[22]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 811
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[22]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 811
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[21]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 776
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[21]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 776
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[20]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 741
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[20]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 741
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[19]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 706
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[19]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 706
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[18]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 671
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[18]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 671
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[17]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 636
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[17]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 636
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[16]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 601
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[16]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 601
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[15]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 566
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[15]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 566
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[14]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 531
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[14]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 531
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[13]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 496
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[13]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 496
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[12]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 461
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[12]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 461
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[11]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 426
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[11]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 426
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[10]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 391
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[10]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 391
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[9]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 356
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[9]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 356
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[8]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 321
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[8]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 321
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[7]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 286
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[7]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 286
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[6]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 251
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[6]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 251
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[5]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 216
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[5]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 216
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[4]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 181
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[4]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 181
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[3]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 146
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[3]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 146
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[2]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 111
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[2]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 111
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[1]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 76
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[1]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 76
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|q_a[0]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf Line: 41
        Warning (14320): Synthesized away node "M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|q_a[0]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf Line: 41
Info (13000): Registers with preset signals will power-up high File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv Line: 27
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 27
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 35
    Warning (13410): Pin "SRAM_ADDRESS_O[18]" is stuck at GND File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 42
    Warning (13410): Pin "SRAM_ADDRESS_O[19]" is stuck at GND File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 42
    Warning (13410): Pin "UART_TX_O" is stuck at VCC File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2433 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SWITCH_I[0]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[1]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[2]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[3]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[4]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[5]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[6]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[7]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[8]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[9]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[10]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[11]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[12]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[13]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[14]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[15]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[16]" File: C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv Line: 24
Info (21057): Implemented 1416 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1255 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 251 warnings
    Info: Peak virtual memory: 4826 megabytes
    Info: Processing ended: Sat Nov 25 04:48:07 2023
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/output_files/project.map.smsg.


