<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>mmVMX</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S0_MMCTRL</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S0_MMCTRL"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_MMCTRL.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_MMCTRL.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">34</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_MMCTRL.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_MMCTRL_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_MMCTRL_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_MMCTRL_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_mmctrl_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_MMCTRL_CLK.ASSOCIATED_BUSIF">S0_MMCTRL</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_MMCTRL_CLK.ASSOCIATED_RESET">s0_mmctrl_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S0_MMCTRL</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S0_MMCTRL_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_MMCTRL.S0_MMCTRL_REG.OFFSET_BASE_PARAM">C_S0_MMCTRL_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_MMCTRL.S0_MMCTRL_REG.OFFSET_HIGH_PARAM">C_S0_MMCTRL_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mmVMX_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>71968208</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mmVMX_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>71968208</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a066dddb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2ad4ed5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s0_mmctrl_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_MMCTRL_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_MMCTRL_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_MMCTRL_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_MMCTRL_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_MMCTRL_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_mmctrl_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S0_MMCTRL_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S0 MMCTRL DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_MMCTRL_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S0_MMCTRL_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S0 MMCTRL ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_MMCTRL_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/mmVMX_v1_0_S0_MMCTRL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/vmx_mm_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/vmx_pe_16_8.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/vmx_pe_array.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mmVMX_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d5ba8f5c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/mmVMX_v1_0_S0_MMCTRL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/vmx_mm_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/vmx_pe_16_8.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/vmx_pe_array.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mmVMX_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/mmVMX_v1_0/data/mmVMX.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmVMX_v1_0/data/mmVMX.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmVMX_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmVMX_v1_0/src/mmVMX.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmVMX_v1_0/src/mmVMX.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mmVMX_v1_0/src/mmVMX_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/mmVMX_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2ad4ed5e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>memory mapped VMX</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S0_MMCTRL_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S0 MMCTRL DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_MMCTRL_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_MMCTRL_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_MMCTRL_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S0 MMCTRL ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_MMCTRL_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_MMCTRL_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_MMCTRL_BASEADDR</spirit:name>
      <spirit:displayName>C S0 MMCTRL BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_MMCTRL_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_MMCTRL_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_MMCTRL_HIGHADDR</spirit:name>
      <spirit:displayName>C S0 MMCTRL HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_MMCTRL_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_MMCTRL_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mmVMX_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>mmVMX_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-12-11T01:50:58Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfd046f_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2dbee8_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346fc5e1_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1fd7f7_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7691bd6f_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15558822_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfb952_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21afc085_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a69008_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422d8b4_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef73874_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159d677d_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9e519a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a2062b_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300b5b4a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216a0fa8_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4c9b4_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a7c261_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667d6299_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d3270c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f22d37_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a259c18_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ea74ce_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3c168d_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5742e8c6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba9be18_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4737b242_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2bfad8_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0bac72_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a904c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cff7420_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f69820_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e6351a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf4c5d3_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0bacab_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651f6462_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9cb80a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7441f193_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba35cf5_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c7e208_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e6077c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d4da4d_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21af37d1_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5def2f_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eafd401_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32138df2_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d00ba4b_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4b7272_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8f5161_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499f2d59_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6439df97_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffef320_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cd2a87_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f70b689_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a7d14_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b224dcb_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b87915f_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ccce80_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a02f5_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6a5e0a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1fe70a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c61436_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbc3085_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42029c9c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d20388_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a24a65e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6d1b5c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a62cf22_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2961ec74_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dbc75ab_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e04a7f0_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27251547_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dde2ab_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5044c273_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff81d9c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec58fa_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109abeb8_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45aa4519_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be8b56b_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fd7193_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bd57f2_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af4e3b_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d2ec83_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c9092c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16452cf6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ed86f8_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363ff66e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c116d6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c9d4a8_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a49e61_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f295891_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68378295_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d56f9c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d681dd_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d5b4fd_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5302d69e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d03702c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ee3237_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13276d18_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ccdbdf_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de86a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0daa2e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d2f320_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29503263_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3330532d_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11546d82_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123d5a47_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380b117c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c489d83_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1426075b_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4127cfb6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2de1cf_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a288c80_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e37d19f_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494949ed_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7407a02_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669feaf9_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4f2dee_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d5231d_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d578de_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bbe031_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d50b4a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377c7dba_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4656d82_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cde5a1e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0cdc43_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58938735_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bd9336_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f20d07f_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149468af_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2d249_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583dcf4e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a83fc32_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fec61b2_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a132984_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112cfd79_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586c19dc_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3e7e5a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8501a6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa130fa_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e18c793_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af29f07_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7261b964_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a334731_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cca52e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c63d428_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544fe765_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5c6036_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298f7405_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2638e3a1_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b10161_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539f218a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da461a5_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb7c5a_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f163e5d_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c12486_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b663c_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48915ac2_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40602746_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c78431_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b3752e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e08d21_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431c2331_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8b6679_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c429f5_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56355beb_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3356eeca_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432a3b08_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49114cc6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76547e3e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f82873_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248ad0e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebec8f_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73237303_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55960ca6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be1641b_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54de402d_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b5b2f3_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5072a46e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cd58e8_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fd344_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5189bc72_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8322fc_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43831867_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298c7cb9_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336a8d57_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cddb56_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719d3675_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5b8e78_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796187e2_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb316c6_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720cfa53_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78731_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4b91c7_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55583e81_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e769aaa_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fa3b73_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661f237e_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536190ed_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796756e1_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7483d4_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fd7201_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716f9f33_ARCHIVE_LOCATION">d:/GradProject/ip_repo/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e70252_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785f11f8_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fdf647_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f012ff_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211cce86_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5fc1d7_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486bb390_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342a5b0_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ec60fd_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c6c2e6_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5998cf12_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cf5f2e_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252b8c6a_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59466fe6_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fee9335_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2965d318_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf2df48_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db4a07a_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f307b65_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb0386a_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28127e8f_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fe653_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6280a7f_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93d3ed9_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367b7ef9_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516ca4f0_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6014b905_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf17998_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a5df2c_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2ba217_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fb057d_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28514bef_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da61f3f_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6227e492_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7cb7ed_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22382f1f_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e05ba85_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65df20bb_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb8d02c_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28986d4c_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fee4be8_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dd127_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2ed29d_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b48560_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2bb433_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3249c489_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdfe367_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4fd0d9_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae6693_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa19fa6_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6716f7c1_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c767c80_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18112fe_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7c351d_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b08fe46_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1e5e23_ARCHIVE_LOCATION">d:/GradProject/A-Zynq-Based-Ai-Platform/hw/ip/mmVMX_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e4fcf2d3"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="914984c0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="20180284"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8a8b9903"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3a58e407"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="65c15d5e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
