# Reading C:/Quartus-lite-19.1.0.670-windows/components/modelsim_ase/tcl/vsim/pref.tcl
# do mcu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Quartus-lite-19.1.0.670-windows/components/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/Project/src/PIC/design {C:/Users/samwe/Desktop/Project/src/PIC/design/Program_Rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Aug 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/Project/src/PIC/design" C:/Users/samwe/Desktop/Project/src/PIC/design/Program_Rom.sv 
# -- Compiling module Program_Rom
# 
# Top level modules:
# 	Program_Rom
# End time: 01:00:31 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/Project/src/PIC/design {C:/Users/samwe/Desktop/Project/src/PIC/design/Stack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Aug 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/Project/src/PIC/design" C:/Users/samwe/Desktop/Project/src/PIC/design/Stack.sv 
# -- Compiling module Stack
# 
# Top level modules:
# 	Stack
# End time: 01:00:31 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/Project/src/PIC/design {C:/Users/samwe/Desktop/Project/src/PIC/design/Decoder_7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Aug 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/Project/src/PIC/design" C:/Users/samwe/Desktop/Project/src/PIC/design/Decoder_7seg.sv 
# -- Compiling module Decoder_7seg
# 
# Top level modules:
# 	Decoder_7seg
# End time: 01:00:31 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/Project/src/PIC/design {C:/Users/samwe/Desktop/Project/src/PIC/design/single_port_ram_128x8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Aug 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/Project/src/PIC/design" C:/Users/samwe/Desktop/Project/src/PIC/design/single_port_ram_128x8.sv 
# -- Compiling module single_port_ram_128x8
# 
# Top level modules:
# 	single_port_ram_128x8
# End time: 01:00:31 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/Project/src/PIC/design {C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Aug 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/Project/src/PIC/design" C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 01:00:32 on Aug 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/Project/src/PIC/design {C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Aug 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/Project/src/PIC/design" C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv 
# -- Compiling module mcu
# 
# Top level modules:
# 	mcu
# End time: 01:00:32 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:42 on Aug 13,2023
# vlog -reportprogress 300 ../tb/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:00:43 on Aug 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:43 on Aug 13,2023
# vlog -reportprogress 300 ../../design/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 01:00:43 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:43 on Aug 13,2023
# vlog -reportprogress 300 ../../design/Program_Rom.sv 
# -- Compiling module Program_Rom
# 
# Top level modules:
# 	Program_Rom
# End time: 01:00:43 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:43 on Aug 13,2023
# vlog -reportprogress 300 ../../design/Stack.sv 
# -- Compiling module Stack
# 
# Top level modules:
# 	Stack
# End time: 01:00:43 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:43 on Aug 13,2023
# vlog -reportprogress 300 ../../design/single_port_ram_128x8.sv 
# -- Compiling module single_port_ram_128x8
# 
# Top level modules:
# 	single_port_ram_128x8
# End time: 01:00:43 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:43 on Aug 13,2023
# vlog -reportprogress 300 ../../design/Decoder_7seg.sv 
# -- Compiling module Decoder_7seg
# 
# Top level modules:
# 	Decoder_7seg
# End time: 01:00:43 on Aug 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -voptargs="+acc" work.testbench 
# Start time: 01:00:45 on Aug 13,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.cpu
# Loading work.Program_Rom
# Loading work.single_port_ram_128x8
# Loading work.Stack
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Administrator  Hostname: SK-20220915ZEFQ  ProcessID: 744
#           Attempting to use alternate WLF file "./wlft5krsyn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5krsyn
# ** Note: $stop    : ../tb/testbench.sv(21)
#    Time: 1100010 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at ../tb/testbench.sv line 21
add wave -position 3  sim:/testbench/top1/mar_q
add wave -position 4  sim:/testbench/top1/rom_out
# End time: 01:11:00 on Aug 13,2023, Elapsed time: 0:10:15
# Errors: 0, Warnings: 2
