Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Mar 15 14:27:44 2022
| Host         : JuanKaHp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             316 |          106 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              51 |           13 |
| Yes          | No                    | No                     |             230 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                         Enable Signal                        |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG   | UARTTXLOGIC/uart_tx_blk/FSM_sequential_state[1]_i_1_n_0      | UARTRXLOGIC/uart_rx_blk/SR[0]         |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTTXLOGIC/uart_tx_blk/E[0]                                 | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTTXLOGIC/SEND32/contByte_nx                               |                                       |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0 |                                       |                1 |              2 |         2.00 |
|  DISPLAY/DIS/clk_d/CLK |                                                              | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/uart_rx_blk/bit_counter                          | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/fsmru/FSM_onehot_pr_state_reg[5]_0[2]            |                                       |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_nx                                   |                                       |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG   | UARTTXLOGIC/uart_tx_blk/counter_next                         | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/baud8_tick_blk/acc[18]                           | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/FSM_onehot_pr_state[3]_i_1_n_0             | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/shift[15]_i_1_n_0                               |                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/shift[19]_i_1_n_0                               |                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/shift[3]_i_1_n_0                                |                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/shift[7]_i_1_n_0                                |                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/shift[23]_i_1_n_0                               |                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/shift[11]_i_1_n_0                               |                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/counter_next                                    | DISPLAY/SEGM/counter[5]_i_1_n_0       |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/uart_rx_blk/rx_sync_inst/E[0]                    | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/fsmru/FSM_onehot_pr_state[5]_i_1_n_0             | UARTRXLOGIC/uart_rx_blk/SR[0]         |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTTXLOGIC/uart_tx_blk/tx_data_reg[7]_i_1_n_0               | UARTRXLOGIC/uart_rx_blk/SR[0]         |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_3                             |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_10                            |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_4                             |                                       |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_7                             |                                       |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_0                             |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_11                            |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_8                             |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_12                            |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_13                            |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/out_next                                   |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_6                             |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_5                             |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/fsmru/FirstByte_nx                               |                                       |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_2                             |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_1                             |                                       |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_14                            |                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/FSMRX/addra_reg[2]_9                             |                                       |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTRXLOGIC/uart_rx_blk/rx_data[7]_i_1_n_0                   | UARTRXLOGIC/uart_rx_blk/SR[0]         |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG   | UARTTXLOGIC/SEND32/tx_data_nx                                | UARTTXLOGIC/SEND32/tx_data[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | your_instance_name/inst/C_ap_vld                             |                                       |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG   |                                                              | UARTTXLOGIC/uart_tx_blk/SR[0]         |                5 |             19 |         3.80 |
|  CLK100MHZ_IBUF_BUFG   | your_instance_name/inst/ap_CS_fsm_state4                     |                                       |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   | DISPLAY/SEGM/bcd_next                                        |                                       |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   |                                                              | UARTRXLOGIC/uart_rx_blk/SR[0]         |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG   |                                                              |                                       |              106 |            345 |         3.25 |
+------------------------+--------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


