{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3251, "design__instance__area": 75233.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 2, "power__internal__total": 0.13258741796016693, "power__switching__total": 0.09223891794681549, "power__leakage__total": 7.580310921184719e-07, "power__total": 0.2248270958662033, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5352660688411569, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5352313188595034, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5495266619511793, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.274787533838211, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7613773160779506, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7613424550739913, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.5117397761501661, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.270295349308925, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -323.39245086069485, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.270295349308925, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.270295, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 145, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4345753047090444, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43454049921623805, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.23986424636560155, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.459043038795968, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.4316377655251094, "clock__skew__worst_setup": 0.4316133406178769, "timing__hold__ws": 0.2319022817193225, "timing__setup__ws": -4.760187934118032, "timing__hold__tns": 0, "timing__setup__tns": -363.36551152028505, "timing__hold__wns": 0, "timing__setup__wns": -4.760187934118032, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 436, "timing__setup_r2r__ws": -4.760188, "timing__setup_r2r_vio__count": 436, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3251, "design__instance__area__stdcell": 75233.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.72185, "design__instance__utilization__stdcell": 0.72185, "design__instance__count__class:buffer": 200, "design__instance__count__class:inverter": 139, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1413, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 164, "design__instance__count__class:tap_cell": 672, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 102300, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 241, "design__instance__count__class:clock_buffer": 101, "design__instance__count__class:clock_inverter": 41, "design__instance__count__setup_buffer": 98, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2411, "route__net__special": 2, "route__drc_errors__iter:1": 610, "route__wirelength__iter:1": 112089, "route__drc_errors__iter:2": 235, "route__wirelength__iter:2": 111374, "route__drc_errors__iter:3": 156, "route__wirelength__iter:3": 111175, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 110962, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 110959, "route__drc_errors": 0, "route__wirelength": 110959, "route__vias": 16141, "route__vias__singlecut": 16141, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 635.01, "design__instance__count__class:fill_cell": 2557, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 65, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 65, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 65, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5309698386812592, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5309455247963324, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5375381403253109, "timing__setup__ws__corner:min_tt_025C_5v00": 2.4732252501582344, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 65, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7540630555625562, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7540388526999348, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5290092957866258, "timing__setup__ws__corner:min_ss_125C_4v50": -3.860579520892122, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -290.515239643312, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.860579520892122, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.860579, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 145, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 65, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4316377655251094, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4316133406178769, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2319022817193225, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.581929632064307, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 65, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5402447531135928, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5401979017006285, "timing__hold__ws__corner:max_tt_025C_5v00": 0.563830997849609, "timing__setup__ws__corner:max_tt_025C_5v00": 2.0217801338684755, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 65, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7699709976431075, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7699241462301433, "timing__hold__ws__corner:max_ss_125C_4v50": 0.4936728943148697, "timing__setup__ws__corner:max_ss_125C_4v50": -4.760187934118032, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -363.36551152028505, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.760187934118032, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.760188, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 65, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4379738085058407, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4379270126040293, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.24933733561343543, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.312848422689451, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 65, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 65, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99664, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99849, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00335954, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00881935, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00237015, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00881935, "design_powergrid__voltage__worst": 0.00881935, "design_powergrid__voltage__worst__net:VDD": 4.99664, "design_powergrid__drop__worst": 0.00881935, "design_powergrid__drop__worst__net:VDD": 0.00335954, "design_powergrid__voltage__worst__net:VSS": 0.00881935, "design_powergrid__drop__worst__net:VSS": 0.00881935, "ir__voltage__worst": 5, "ir__drop__avg": 0.00151, "ir__drop__worst": 0.00336, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}