# **Electronic Voting Machine (EVM) using Verilog**  

![EVM Simulation](./output4.png) *(Replace with actual image if available)*  

## ğŸ“Œ **Project Overview**  
This project implements an **Electronic Voting Machine (EVM) using Verilog**, designed to count votes for four candidates and determine the winner based on the highest vote count. The system is simulated in **Vivado**, with results verified using testbench waveforms.  

## ğŸš€ **Technologies & Tools Used**  
- **Verilog** â€“ Digital logic design and simulation  
- **Vivado** â€“ RTL simulation and waveform analysis  
- **Finite State Machine (FSM)** â€“ Implements vote counting logic  
- **Behavioral & Structural Modeling** â€“ Used in Verilog for modular design  

## ğŸ”§ **Project Features**  
âœ… **Vote Counting for Four Candidates** â€“ Each candidate's votes are counted and stored.  
âœ… **Finite State Machine (FSM) Based Logic** â€“ Ensures proper state transitions after each vote.  
âœ… **Winner Detection** â€“ Determines the candidate with the highest votes.  
âœ… **Testbench Validation** â€“ Ensures correctness using simulation in **Vivado**.  

## ğŸ“‚ **Project Structure**  
```
ğŸ“‚ EVM-Project/
 â”œâ”€â”€ ğŸ“„ EVM.v             # Main Verilog module (Electronic Voting Machine logic)
 â”œâ”€â”€ ğŸ“„ EVM_tb.v          # Testbench file for simulation
 â”œâ”€â”€ ğŸ–¼ï¸ output1.png   # Simulation output - Initial state
 â”œâ”€â”€ ğŸ–¼ï¸ output2.png   # Simulation output - Voting process
 â”œâ”€â”€ ğŸ–¼ï¸ output3.png   # Simulation output - Vote counts
 â”œâ”€â”€ ğŸ–¼ï¸ output4.png   # Simulation output - Winner selection
 â”œâ”€â”€ ğŸ“ README.md         # Project documentation (this file)
```

## ğŸ›  **Installation & Simulation Guide**  
### **1ï¸âƒ£ Clone the Repository**  
```bash
git clone https://github.com/Aneket-Burman/EVM-Project.git
cd EVM-Project
```

### **2ï¸âƒ£ Open the Project in Vivado**  
1. Launch **Vivado** and create a new **RTL Project**.  
2. Add **`EVM.v`** to **Design Sources**.  
3. Add **`EVM_tb.v`** to **Simulation Sources**.  

### **3ï¸âƒ£ Run the Simulation**  
1. Go to **Flow Navigator â†’ Simulation â†’ Run Behavioral Simulation**.  
2. Observe the waveform outputs in **Vivadoâ€™s Simulation Window**.  
3. Verify vote counting and **winner selection logic**.  

### **4ï¸âƒ£ Expected Output**  
- The **waveforms** should display vote counts for each candidate.  
- The **winner signal** should correctly identify the candidate with the highest votes.  
- Check the **output images** in the `Outputs/` folder for expected results.  

## ğŸ“¸ **Simulation Results**  
*(Add simulation screenshots here)*  

## ğŸ”— **GitHub Repository**  
[ğŸ‘‰ Electronic Voting Machine in Verilog](https://github.com/Itwgd98/EVM_Verilog)
---

This **README** provides a clear **project structure**, **simulation guide**, and **expected results**, ensuring **high ATS (Applicant Tracking System) compatibility** for resumes and professional portfolios. ğŸš€ Let me know if you need modifications! ğŸ˜Š
