#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ad3030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ad2cb0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1b063f0 .functor NOT 1, L_0x1b406b0, C4<0>, C4<0>, C4<0>;
L_0x1b40490 .functor XOR 2, L_0x1b40230, L_0x1b403f0, C4<00>, C4<00>;
L_0x1b405a0 .functor XOR 2, L_0x1b40490, L_0x1b40500, C4<00>, C4<00>;
v0x1b2dcd0_0 .net *"_ivl_10", 1 0, L_0x1b40500;  1 drivers
v0x1b2ddd0_0 .net *"_ivl_12", 1 0, L_0x1b405a0;  1 drivers
v0x1b2deb0_0 .net *"_ivl_2", 1 0, L_0x1b40190;  1 drivers
v0x1b2df70_0 .net *"_ivl_4", 1 0, L_0x1b40230;  1 drivers
v0x1b2e050_0 .net *"_ivl_6", 1 0, L_0x1b403f0;  1 drivers
v0x1b2e180_0 .net *"_ivl_8", 1 0, L_0x1b40490;  1 drivers
v0x1b2e260_0 .var "clk", 0 0;
v0x1b2e300_0 .net "f_dut", 0 0, L_0x1b3f8c0;  1 drivers
v0x1b2e3a0_0 .net "f_ref", 0 0, L_0x1b3ecd0;  1 drivers
v0x1b2e440_0 .net "g_dut", 0 0, L_0x1b3ff70;  1 drivers
v0x1b2e4e0_0 .net "g_ref", 0 0, L_0x1ad6be0;  1 drivers
v0x1b2e580_0 .net "resetn", 0 0, v0x1b2b940_0;  1 drivers
v0x1b2e620_0 .var/2u "stats1", 223 0;
v0x1b2e6c0_0 .var/2u "strobe", 0 0;
v0x1b2e760_0 .net "tb_match", 0 0, L_0x1b406b0;  1 drivers
v0x1b2e800_0 .net "tb_mismatch", 0 0, L_0x1b063f0;  1 drivers
v0x1b2e8c0_0 .net "x", 0 0, v0x1b2ba10_0;  1 drivers
v0x1b2ea70_0 .net "y", 0 0, v0x1b2bb10_0;  1 drivers
L_0x1b40190 .concat [ 1 1 0 0], L_0x1ad6be0, L_0x1b3ecd0;
L_0x1b40230 .concat [ 1 1 0 0], L_0x1ad6be0, L_0x1b3ecd0;
L_0x1b403f0 .concat [ 1 1 0 0], L_0x1b3ff70, L_0x1b3f8c0;
L_0x1b40500 .concat [ 1 1 0 0], L_0x1ad6be0, L_0x1b3ecd0;
L_0x1b406b0 .cmp/eeq 2, L_0x1b40190, L_0x1b405a0;
S_0x1af4a00 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1ad2cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1af4b90 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1af4bd0 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1af4c10 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1af4c50 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1af4c90 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1af4cd0 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1af4d10 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1af4d50 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1af4d90 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1ad6a00 .functor OR 1, L_0x1b3efa0, L_0x1b3f250, C4<0>, C4<0>;
L_0x1ad6be0 .functor OR 1, L_0x1ad6a00, L_0x1b3f510, C4<0>, C4<0>;
v0x1b065e0_0 .net *"_ivl_0", 31 0, L_0x1b2eb60;  1 drivers
L_0x7fb3bb6600a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b06680_0 .net *"_ivl_11", 27 0, L_0x7fb3bb6600a8;  1 drivers
L_0x7fb3bb6600f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1ad6a70_0 .net/2u *"_ivl_12", 31 0, L_0x7fb3bb6600f0;  1 drivers
v0x1ad6c50_0 .net *"_ivl_14", 0 0, L_0x1b3efa0;  1 drivers
v0x1b2a510_0 .net *"_ivl_16", 31 0, L_0x1b3f110;  1 drivers
L_0x7fb3bb660138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b2a640_0 .net *"_ivl_19", 27 0, L_0x7fb3bb660138;  1 drivers
L_0x7fb3bb660180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1b2a720_0 .net/2u *"_ivl_20", 31 0, L_0x7fb3bb660180;  1 drivers
v0x1b2a800_0 .net *"_ivl_22", 0 0, L_0x1b3f250;  1 drivers
v0x1b2a8c0_0 .net *"_ivl_25", 0 0, L_0x1ad6a00;  1 drivers
v0x1b2a980_0 .net *"_ivl_26", 31 0, L_0x1b3f470;  1 drivers
L_0x7fb3bb6601c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b2aa60_0 .net *"_ivl_29", 27 0, L_0x7fb3bb6601c8;  1 drivers
L_0x7fb3bb660018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b2ab40_0 .net *"_ivl_3", 27 0, L_0x7fb3bb660018;  1 drivers
L_0x7fb3bb660210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1b2ac20_0 .net/2u *"_ivl_30", 31 0, L_0x7fb3bb660210;  1 drivers
v0x1b2ad00_0 .net *"_ivl_32", 0 0, L_0x1b3f510;  1 drivers
L_0x7fb3bb660060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b2adc0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb3bb660060;  1 drivers
v0x1b2aea0_0 .net *"_ivl_8", 31 0, L_0x1b3ee60;  1 drivers
v0x1b2af80_0 .net "clk", 0 0, v0x1b2e260_0;  1 drivers
v0x1b2b040_0 .net "f", 0 0, L_0x1b3ecd0;  alias, 1 drivers
v0x1b2b100_0 .net "g", 0 0, L_0x1ad6be0;  alias, 1 drivers
v0x1b2b1c0_0 .var "next", 3 0;
v0x1b2b2a0_0 .net "resetn", 0 0, v0x1b2b940_0;  alias, 1 drivers
v0x1b2b360_0 .var "state", 3 0;
v0x1b2b440_0 .net "x", 0 0, v0x1b2ba10_0;  alias, 1 drivers
v0x1b2b500_0 .net "y", 0 0, v0x1b2bb10_0;  alias, 1 drivers
E_0x1aecbb0 .event anyedge, v0x1b2b360_0, v0x1b2b440_0, v0x1b2b500_0;
E_0x1aed060 .event posedge, v0x1b2af80_0;
L_0x1b2eb60 .concat [ 4 28 0 0], v0x1b2b360_0, L_0x7fb3bb660018;
L_0x1b3ecd0 .cmp/eq 32, L_0x1b2eb60, L_0x7fb3bb660060;
L_0x1b3ee60 .concat [ 4 28 0 0], v0x1b2b360_0, L_0x7fb3bb6600a8;
L_0x1b3efa0 .cmp/eq 32, L_0x1b3ee60, L_0x7fb3bb6600f0;
L_0x1b3f110 .concat [ 4 28 0 0], v0x1b2b360_0, L_0x7fb3bb660138;
L_0x1b3f250 .cmp/eq 32, L_0x1b3f110, L_0x7fb3bb660180;
L_0x1b3f470 .concat [ 4 28 0 0], v0x1b2b360_0, L_0x7fb3bb6601c8;
L_0x1b3f510 .cmp/eq 32, L_0x1b3f470, L_0x7fb3bb660210;
S_0x1b2b680 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1ad2cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1b2b850_0 .net "clk", 0 0, v0x1b2e260_0;  alias, 1 drivers
v0x1b2b940_0 .var "resetn", 0 0;
v0x1b2ba10_0 .var "x", 0 0;
v0x1b2bb10_0 .var "y", 0 0;
E_0x1aec950/0 .event negedge, v0x1b2af80_0;
E_0x1aec950/1 .event posedge, v0x1b2af80_0;
E_0x1aec950 .event/or E_0x1aec950/0, E_0x1aec950/1;
S_0x1b2bc10 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1ad2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1b2bdf0 .param/l "A" 0 4 11, C4<00>;
P_0x1b2be30 .param/l "B" 0 4 12, C4<01>;
P_0x1b2be70 .param/l "G1" 0 4 16, C4<01>;
P_0x1b2beb0 .param/l "G2" 0 4 17, C4<10>;
P_0x1b2bef0 .param/l "P0" 0 4 18, C4<11>;
P_0x1b2bf30 .param/l "P1" 0 4 19, C4<00>;
P_0x1b2bf70 .param/l "S0" 0 4 13, C4<10>;
P_0x1b2bfb0 .param/l "S1" 0 4 14, C4<11>;
P_0x1b2bff0 .param/l "S10" 0 4 15, C4<00>;
L_0x1af56d0 .functor OR 1, L_0x1b3faa0, L_0x1b3fbe0, C4<0>, C4<0>;
L_0x1b06460 .functor OR 1, L_0x1af56d0, L_0x1b3fda0, C4<0>, C4<0>;
L_0x7fb3bb660258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1b2c560_0 .net/2u *"_ivl_0", 2 0, L_0x7fb3bb660258;  1 drivers
L_0x7fb3bb660330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1b2c660_0 .net/2u *"_ivl_10", 2 0, L_0x7fb3bb660330;  1 drivers
v0x1b2c740_0 .net *"_ivl_12", 0 0, L_0x1b3faa0;  1 drivers
L_0x7fb3bb660378 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1b2c810_0 .net/2u *"_ivl_14", 2 0, L_0x7fb3bb660378;  1 drivers
v0x1b2c8f0_0 .net *"_ivl_16", 0 0, L_0x1b3fbe0;  1 drivers
v0x1b2ca00_0 .net *"_ivl_19", 0 0, L_0x1af56d0;  1 drivers
v0x1b2cac0_0 .net *"_ivl_2", 0 0, L_0x1b3f820;  1 drivers
L_0x7fb3bb6603c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1b2cb80_0 .net/2u *"_ivl_20", 2 0, L_0x7fb3bb6603c0;  1 drivers
v0x1b2cc60_0 .net *"_ivl_22", 0 0, L_0x1b3fda0;  1 drivers
v0x1b2cdb0_0 .net *"_ivl_25", 0 0, L_0x1b06460;  1 drivers
L_0x7fb3bb660408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b2ce70_0 .net/2u *"_ivl_26", 0 0, L_0x7fb3bb660408;  1 drivers
L_0x7fb3bb660450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b2cf50_0 .net/2u *"_ivl_28", 0 0, L_0x7fb3bb660450;  1 drivers
L_0x7fb3bb6602a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b2d030_0 .net/2u *"_ivl_4", 0 0, L_0x7fb3bb6602a0;  1 drivers
L_0x7fb3bb6602e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b2d110_0 .net/2u *"_ivl_6", 0 0, L_0x7fb3bb6602e8;  1 drivers
v0x1b2d1f0_0 .net "clk", 0 0, v0x1b2e260_0;  alias, 1 drivers
v0x1b2d290_0 .net "f", 0 0, L_0x1b3f8c0;  alias, 1 drivers
v0x1b2d350_0 .net "g", 0 0, L_0x1b3ff70;  alias, 1 drivers
v0x1b2d520_0 .net "resetn", 0 0, v0x1b2b940_0;  alias, 1 drivers
v0x1b2d610_0 .var "state_next", 2 0;
v0x1b2d6f0_0 .var "state_reg", 2 0;
v0x1b2d7d0_0 .net "x", 0 0, v0x1b2ba10_0;  alias, 1 drivers
v0x1b2d8c0_0 .net "y", 0 0, v0x1b2bb10_0;  alias, 1 drivers
E_0x1b0cac0 .event anyedge, v0x1b2b500_0, v0x1b2b440_0, v0x1b2d6f0_0;
E_0x1b2c500/0 .event negedge, v0x1b2b2a0_0;
E_0x1b2c500/1 .event posedge, v0x1b2af80_0;
E_0x1b2c500 .event/or E_0x1b2c500/0, E_0x1b2c500/1;
L_0x1b3f820 .cmp/eq 3, v0x1b2d6f0_0, L_0x7fb3bb660258;
L_0x1b3f8c0 .functor MUXZ 1, L_0x7fb3bb6602e8, L_0x7fb3bb6602a0, L_0x1b3f820, C4<>;
L_0x1b3faa0 .cmp/eq 3, v0x1b2d6f0_0, L_0x7fb3bb660330;
L_0x1b3fbe0 .cmp/eq 3, v0x1b2d6f0_0, L_0x7fb3bb660378;
L_0x1b3fda0 .cmp/eq 3, v0x1b2d6f0_0, L_0x7fb3bb6603c0;
L_0x1b3ff70 .functor MUXZ 1, L_0x7fb3bb660450, L_0x7fb3bb660408, L_0x1b06460, C4<>;
S_0x1b2dab0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1ad2cb0;
 .timescale -12 -12;
E_0x1b0c7a0 .event anyedge, v0x1b2e6c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b2e6c0_0;
    %nor/r;
    %assign/vec4 v0x1b2e6c0_0, 0;
    %wait E_0x1b0c7a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b2b680;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2bb10_0, 0, 1;
    %wait E_0x1aed060;
    %wait E_0x1aed060;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b2b940_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aec950;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1b2b940_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b2bb10_0, 0;
    %assign/vec4 v0x1b2ba10_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1af4a00;
T_2 ;
    %wait E_0x1aed060;
    %load/vec4 v0x1b2b2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1b2b360_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1b2b1c0_0;
    %assign/vec4 v0x1b2b360_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1af4a00;
T_3 ;
Ewait_0 .event/or E_0x1aecbb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1b2b360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1b2b440_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1b2b440_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1b2b440_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1b2b500_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1b2b500_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1b2b1c0_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b2bc10;
T_4 ;
    %wait E_0x1b2c500;
    %load/vec4 v0x1b2d520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b2d6f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1b2d610_0;
    %assign/vec4 v0x1b2d6f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b2bc10;
T_5 ;
    %wait E_0x1b0cac0;
    %load/vec4 v0x1b2d6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x1b2d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
T_5.11 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x1b2d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
T_5.13 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x1b2d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
T_5.15 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x1b2d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
T_5.17 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x1b2d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
T_5.19 ;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b2d610_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ad2cb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2e6c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ad2cb0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b2e260_0;
    %inv;
    %store/vec4 v0x1b2e260_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ad2cb0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b2b850_0, v0x1b2e800_0, v0x1b2e260_0, v0x1b2e580_0, v0x1b2e8c0_0, v0x1b2ea70_0, v0x1b2e3a0_0, v0x1b2e300_0, v0x1b2e4e0_0, v0x1b2e440_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ad2cb0;
T_9 ;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ad2cb0;
T_10 ;
    %wait E_0x1aec950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2e620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2e620_0, 4, 32;
    %load/vec4 v0x1b2e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2e620_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2e620_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2e620_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b2e3a0_0;
    %load/vec4 v0x1b2e3a0_0;
    %load/vec4 v0x1b2e300_0;
    %xor;
    %load/vec4 v0x1b2e3a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2e620_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2e620_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b2e4e0_0;
    %load/vec4 v0x1b2e4e0_0;
    %load/vec4 v0x1b2e440_0;
    %xor;
    %load/vec4 v0x1b2e4e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2e620_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b2e620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2e620_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/2013_q2bfsm/iter0/response27/top_module.sv";
