cd run
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=90000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=160000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=240000 | MUL  | A=6, B=9 => Result=54 | Done=1
# T=320000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=400000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=470000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=540000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=610000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=90000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=160000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=340000 | MUL  | A=6, B=9 => Result=0 | Done=1
# T=420000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=500000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=570000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=640000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=710000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
cd run
# couldn't change working directory to "run": no such file or directory
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=90000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=160000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=330000 | MUL  | A=6, B=9 => Result=0 | Done=1
# T=410000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=490000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=560000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=630000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=700000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=80000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=140000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=210000 | MUL  | A=6, B=9 => Result=54 | Done=1
# T=280000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=350000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=410000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=470000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=530000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=80000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=140000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=300000 | MUL  | A=6, B=9 => Result=0 | Done=1
# T=370000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=440000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=500000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=560000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=620000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
cd run
# couldn't change working directory to "run": no such file or directory
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=80000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=140000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=320000 | MUL  | A=6, B=9 => Result=0 | Done=1
# T=390000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=460000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=520000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=580000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=640000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ** Error: (vsim-3389) ../src/alu_top.v(63): Port 'reset' not found in the connected module (2nd connection).
#         Region: /tb_alu_top/DUT/mul_unit
# ** Error: (vsim-3389) ../src/alu_top.v(63): Port 'multiplicand' not found in the connected module (4th connection).
#         Region: /tb_alu_top/DUT/mul_unit
# ** Error: (vsim-3389) ../src/alu_top.v(63): Port 'multiplier' not found in the connected module (5th connection).
#         Region: /tb_alu_top/DUT/mul_unit
# ** Fatal: (vsim-3365) ../src/alu_top.v(63): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu_top/DUT/mul_unit File: ../src/arithmetic/alu_mul.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_tb_alu_top.do PAUSED at line 20
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=80000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=140000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=210000 | MUL  | A=6, B=9 => Result=54 | Done=1
# T=280000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=350000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=410000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=470000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=530000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
cd run
# couldn't change working directory to "run": no such file or directory
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=80000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=140000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=320000 | MUL  | A=6, B=9 => Result=0 | Done=1
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# ** Error: ../src/control/alu_control.v(37): Undefined variable: current_state.
# ** Error: /home/brad/Desktop/projects/8-bit-ALU/modelsim/linuxaloem/vlog failed.
# Error in macro ./run_tb_alu_top.do line 14
# /home/brad/Desktop/projects/8-bit-ALU/modelsim/linuxaloem/vlog failed.
#     while executing
# "vlog ../src/control/*.v"
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=70000 | ADD  | A=25, B=17 => Result=x | Done=1
# T=120000 | SUB  | A=42, B=15 => Result=42 | Done=1
# T=290000 | MUL  | A=6, B=9 => Result=42 | Done=1
# Break key hit 
# Break in Module tb_alu_top in file ../testbenches/tb_alu_top.v
# Simulation Breakpoint: Break in Module tb_alu_top in file ../testbenches/tb_alu_top.v
# MACRO ./run_tb_alu_top.do PAUSED at line 23




do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=80000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=140000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=320000 | MUL  | A=6, B=9 => Result=0 | Done=1
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=90000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=160000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=350000 | MUL  | A=6, B=9 => Result=0 | Done=1
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ** Error: (vsim-3389) ../src/alu_top.v(56): Port 'reset' not found in the connected module (2nd connection).
#         Region: /tb_alu_top/DUT/mul_unit
# ** Error: (vsim-3389) ../src/alu_top.v(56): Port 'multiplicand' not found in the connected module (4th connection).
#         Region: /tb_alu_top/DUT/mul_unit
# ** Error: (vsim-3389) ../src/alu_top.v(56): Port 'multiplier' not found in the connected module (5th connection).
#         Region: /tb_alu_top/DUT/mul_unit
# ** Fatal: (vsim-3365) ../src/alu_top.v(56): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu_top/DUT/mul_unit File: ../src/arithmetic/alu_mul.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_tb_alu_top.do PAUSED at line 20
cd run
# couldn't change working directory to "run": no such file or directory
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=90000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=160000 | SUB  | A=42, B=15 => Result=27 | Done=1
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./run_tb_alu_top.do PAUSED at line 23
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=90000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=160000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=240000 | MUL  | A=6, B=9 => Result=54 | Done=1
# T=320000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=400000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=470000 | AND  | A=170, B=204 => Result=136 | Done=1
# T=540000 | OR   | A=170, B=204 => Result=238 | Done=1
# T=610000 | XOR  | A=170, B=204 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 57
# MACRO ./run_tb_alu_top.do PAUSED at line 23
