LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.EE_232
ENTITY ALU_4 IS
PORT ( A, B : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
X0 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)) ;
END ALU_4;

ARCHITECTURE FUNC OF AND_4 IS
SIGNAL Y0, Y1, Y2, Y3 : STD_LOGIC;
BEGIN
U0 : AND_2 PORT MAP (A0,B0,Y0);
U0 : AND_2 PORT MAP (A1,B1,Y1);
U0 : AND_2 PORT MAP (A2,B2,Y2);
U0 : AND_2 PORT MAP (A3,B3,Y3);
END ARCHITECTURE;