
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 418027 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1830.328 ; gain = 201.719 ; free physical = 6332 ; free virtual = 9034
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/alik/repos/DDCA/top.v:21]
INFO: [Synth 8-6157] synthesizing module 'clockdiv' [/home/alik/repos/DDCA/clockdiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clockdiv' (1#1) [/home/alik/repos/DDCA/clockdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'MIPS' [/home/alik/repos/DDCA/MIPS.v:21]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/alik/repos/DDCA/InstructionMemory.v:21]
INFO: [Synth 8-3876] $readmem data file '/home/alik/repos/DDCA/insmem.txt' is read successfully [/home/alik/repos/DDCA/InstructionMemory.v:30]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [/home/alik/repos/DDCA/InstructionMemory.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/alik/repos/DDCA/RegisterFile.v:21]
INFO: [Synth 8-6157] synthesizing module 'reg_half' [/home/alik/repos/DDCA/reg_half.v:40]
INFO: [Synth 8-6155] done synthesizing module 'reg_half' (3#1) [/home/alik/repos/DDCA/reg_half.v:40]
WARNING: [Synth 8-7023] instance 'i_portA' of module 'reg_half' has 7 connections declared, but only 6 given [/home/alik/repos/DDCA/RegisterFile.v:39]
WARNING: [Synth 8-7023] instance 'i_portB' of module 'reg_half' has 7 connections declared, but only 6 given [/home/alik/repos/DDCA/RegisterFile.v:47]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/alik/repos/DDCA/RegisterFile.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/alik/repos/DDCA/ALU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [/home/alik/repos/DDCA/ALU.v:21]
WARNING: [Synth 8-689] width (6) of port connection 'aluop' does not match port width (4) of module 'ALU' [/home/alik/repos/DDCA/MIPS.v:130]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/alik/repos/DDCA/DataMemory.v:21]
INFO: [Synth 8-3876] $readmem data file '/home/alik/repos/DDCA/datamem.txt' is read successfully [/home/alik/repos/DDCA/DataMemory.v:32]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (6#1) [/home/alik/repos/DDCA/DataMemory.v:21]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/alik/repos/DDCA/ControlUnit.v:21]
	Parameter OP_RTYPE bound to: 6'b000000 
	Parameter OP_LW bound to: 6'b100011 
	Parameter OP_SW bound to: 6'b101011 
	Parameter OP_BEQ bound to: 6'b000100 
	Parameter OP_ADDI bound to: 6'b001000 
	Parameter OP_J bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (7#1) [/home/alik/repos/DDCA/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (8#1) [/home/alik/repos/DDCA/MIPS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [/home/alik/repos/DDCA/top.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1892.078 ; gain = 263.469 ; free physical = 6343 ; free virtual = 9045
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1892.078 ; gain = 263.469 ; free physical = 6338 ; free virtual = 9041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1892.078 ; gain = 263.469 ; free physical = 6338 ; free virtual = 9041
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1892.078 ; gain = 0.000 ; free physical = 6332 ; free virtual = 9035
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alik/repos/DDCA/top.xdc]
Finished Parsing XDC File [/home/alik/repos/DDCA/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alik/repos/DDCA/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2054.828 ; gain = 0.000 ; free physical = 6173 ; free virtual = 8868
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2054.828 ; gain = 0.000 ; free physical = 6173 ; free virtual = 8868
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6313 ; free virtual = 9008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6313 ; free virtual = 9008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6315 ; free virtual = 9010
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "InsArr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6300 ; free virtual = 8996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module clockdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module MIPS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6286 ; free virtual = 8969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------------+-----------+----------------------+----------------+
|top         | processor/i_dmem/DataArr_reg | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6172 ; free virtual = 8856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6173 ; free virtual = 8856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------------+-----------+----------------------+----------------+
|top         | processor/i_dmem/DataArr_reg | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6169 ; free virtual = 8852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6179 ; free virtual = 8863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6179 ; free virtual = 8863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6179 ; free virtual = 8863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6179 ; free virtual = 8863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6179 ; free virtual = 8863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6179 ; free virtual = 8863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |reg_half      |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |reg_half    |     1|
|2     |reg_half__1 |     1|
|3     |BUFG        |     2|
|4     |CARRY4      |    16|
|5     |LUT1        |     3|
|6     |LUT2        |   100|
|7     |LUT3        |    22|
|8     |LUT4        |    58|
|9     |LUT5        |    26|
|10    |LUT6        |    60|
|11    |RAM64X1S    |    32|
|12    |FDCE        |    47|
|13    |FDPE        |     6|
|14    |IBUF        |     4|
|15    |OBUF        |    11|
+------+------------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |   515|
|2     |  ClockDiv  |clockdiv     |     5|
|3     |  processor |MIPS         |   433|
|4     |    i_alu   |ALU          |   137|
|5     |    i_dmem  |DataMemory   |    34|
|6     |    i_regf  |RegisterFile |   249|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6179 ; free virtual = 8863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2054.828 ; gain = 263.469 ; free physical = 6232 ; free virtual = 8915
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2054.828 ; gain = 426.219 ; free physical = 6232 ; free virtual = 8915
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design reg_half.ngc ...
WARNING:NetListWriters:298 - No output is written to reg_half.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file reg_half.edif ...
ngc2edif: Total memory usage is 92132 kilobytes

Reading core file '/home/alik/repos/DDCA/reg_half.ngc' for (cell view 'reg_half', library 'work')
Parsing EDIF File [./.ngc2edfcache/reg_half_ngc_fca89190.edif]
Finished Parsing EDIF File [./.ngc2edfcache/reg_half_ngc_fca89190.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2054.828 ; gain = 0.000 ; free physical = 6306 ; free virtual = 8990
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20190617
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.766 ; gain = 0.000 ; free physical = 6246 ; free virtual = 8930
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  FD => FDRE: 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2060.766 ; gain = 563.586 ; free physical = 6373 ; free virtual = 9057
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.766 ; gain = 0.000 ; free physical = 6373 ; free virtual = 9057
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alik/repos/DDCA/lab8/lab8.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 17 16:12:41 2023...
