/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  reg [21:0] celloutsig_1_0z;
  reg [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~celloutsig_1_5z;
  assign celloutsig_1_19z = ~celloutsig_1_17z;
  assign celloutsig_0_4z = ~celloutsig_0_2z;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_1z = ~celloutsig_1_0z[20];
  assign celloutsig_1_3z = ~in_data[139];
  assign celloutsig_0_0z = ~((in_data[12] | in_data[80]) & in_data[16]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_4z) & celloutsig_0_2z);
  assign celloutsig_0_9z = ~((1'h1 | celloutsig_0_5z) & 1'h1);
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_7z[1]) & celloutsig_0_12z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_4z[3]) & celloutsig_1_4z[2]);
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_5z) & celloutsig_1_1z);
  assign celloutsig_0_3z = { in_data[93:89], celloutsig_0_0z, celloutsig_0_0z } & { in_data[61], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_0z[16:5], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_5z } && { celloutsig_1_0z[16:6], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_12z = { in_data[87], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z } && 1'h1;
  assign celloutsig_0_2z = in_data[64:61] && { in_data[95], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_4z[3:1] && { celloutsig_1_0z[3:2], celloutsig_1_6z };
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z[19:4] };
  assign celloutsig_0_17z = | celloutsig_0_3z;
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z[5:4] };
  assign celloutsig_1_18z = ~((celloutsig_1_13z & celloutsig_1_9z) | in_data[167]);
  assign celloutsig_0_6z = ~((celloutsig_0_3z[5] & celloutsig_0_5z) | celloutsig_0_1z);
  assign celloutsig_0_11z = ~((celloutsig_0_9z & 1'h1) | in_data[62]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_0z[14]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_7z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 22'h000000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[151:130];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_10z = { in_data[100:99], celloutsig_1_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
