# Processor Design
---

Design RISCV 32bits Architecture based Processor by Verilog HDL. 

<br>

Implementation Method:
- Single Cycle Processing 
- 2 Cycles Processing
- Pipeline Processing

---

Source codes for each implementation are available in the branches 
Single-Cycle-Datapass, 2-Cycle-Datapass & Pipeline-Processor.
