/* GICv3 interrupt controller */
#define	GIC_GICD_BASE			0x002F000000
#define	GIC_GICR_BASE			0x002F100000
#define	GIC_GICC_BASE			0x002C002000


/* This is a pl011*/
#define UART_BASE		0x09000000

/* RAM in QEMU starts at 0x40000000 I think */
