<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Xenomai: kernel/drivers/net/drivers/experimental/rt2500/rt2500pci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Xenomai"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Xenomai
   &#160;<span id="projectnumber">3.0.5</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,true,'search.php','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rt2500pci_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">rt2500pci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* rt2500pci.h</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2004 - 2005 rt2x00-2.0.0-b3 SourceForge Project</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *                           &lt;http://rt2x00.serialmonkey.com&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *               2006        rtnet adaption by Daniel Gregorek </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *                           &lt;dxg@gmx.de&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * This program is free software; you can redistribute it and/or modify</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * the Free Software Foundation; either version 2 of the License, or</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * along with this program; if not, write to the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Free Software Foundation, Inc.,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *      Module: rt2500pci</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * Abstract: Data structures and registers for the rt2500pci module.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Supported chipsets: RT2560.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef RT2500PCI_H</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define RT2500PCI_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * RT chip defines</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define RT2560                          0x0201</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * RF chip defines</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define RF2522                          0x0200</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RF2523                          0x0201</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define RF2524                          0x0202</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define RF2525                          0x0203</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define RF2525E                         0x0204</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define RF5222                          0x0210</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * Control/Status Registers(CSR).</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define CSR0                            0x0000          </span><span class="comment">/* ASIC revision number. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define CSR1                            0x0004          </span><span class="comment">/* System control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define CSR2                            0x0008          </span><span class="comment">/* System admin status register (invalid). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define CSR3                            0x000c          </span><span class="comment">/* STA MAC address register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define CSR4                            0x0010          </span><span class="comment">/* STA MAC address register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define CSR5                            0x0014          </span><span class="comment">/* BSSID register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define CSR6                            0x0018          </span><span class="comment">/* BSSID register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define CSR7                            0x001c          </span><span class="comment">/* Interrupt source register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define CSR8                            0x0020          </span><span class="comment">/* Interrupt mask register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define CSR9                            0x0024          </span><span class="comment">/* Maximum frame length register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SECCSR0                         0x0028          </span><span class="comment">/* WEP control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define CSR11                           0x002c          </span><span class="comment">/* Back-off control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define CSR12                           0x0030          </span><span class="comment">/* Synchronization configuration register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CSR13                           0x0034          </span><span class="comment">/* Synchronization configuration register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CSR14                           0x0038          </span><span class="comment">/* Synchronization control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define CSR15                           0x003c          </span><span class="comment">/* Synchronization status register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CSR16                           0x0040          </span><span class="comment">/* TSF timer register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define CSR17                           0x0044          </span><span class="comment">/* TSF timer register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define CSR18                           0x0048          </span><span class="comment">/* IFS timer register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define CSR19                           0x004c          </span><span class="comment">/* IFS timer register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define CSR20                           0x0050          </span><span class="comment">/* WakeUp register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define CSR21                           0x0054          </span><span class="comment">/* EEPROM control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define CSR22                           0x0058          </span><span class="comment">/* CFP Control Register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * Transmit related CSRs.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define TXCSR0                          0x0060          </span><span class="comment">/* TX control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define TXCSR1                          0x0064          </span><span class="comment">/* TX configuration register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define TXCSR2                          0x0068          </span><span class="comment">/* TX descriptor configuratioon register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define TXCSR3                          0x006c          </span><span class="comment">/* TX Ring Base address register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define TXCSR4                          0x0070          </span><span class="comment">/* TX Atim Ring Base address register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define TXCSR5                          0x0074          </span><span class="comment">/* TX Prio Ring Base address register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define TXCSR6                          0x0078          </span><span class="comment">/* Beacon base address. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define TXCSR7                          0x007c          </span><span class="comment">/* AutoResponder Control Register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define TXCSR8                          0x0098          </span><span class="comment">/* CCK TX BBP registers. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define TXCSR9                          0x0094          </span><span class="comment">/* OFDM TX BBP registers. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * Receive related CSRs.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RXCSR0                          0x0080          </span><span class="comment">/* RX control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define RXCSR1                          0x0084          </span><span class="comment">/* RX descriptor configuration register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RXCSR2                          0x0088          </span><span class="comment">/* RX Ring base address register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RXCSR3                          0x0090          </span><span class="comment">/* BBP ID register 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ARCSR1                          0x009c          </span><span class="comment">/* Auto Responder PLCP config register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * PCI control CSRs.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define PCICSR                          0x008c          </span><span class="comment">/* PCI control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * Statistic Register.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define CNT0                            0x00a0          </span><span class="comment">/* FCS error count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define TIMECSR2                        0x00a8</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define CNT1                            0x00ac          </span><span class="comment">/* PLCP error count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define CNT2                            0x00b0          </span><span class="comment">/* long error count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define TIMECSR3                        0x00b4</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define CNT3                            0x00b8          </span><span class="comment">/* CCA false alarm count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define CNT4                            0x00bc          </span><span class="comment">/* Rx FIFO overflow count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define CNT5                            0x00c0          </span><span class="comment">/* Tx FIFO underrun count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * Baseband Control Register.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define PWRCSR0                         0x00c4          </span><span class="comment">/* Power mode configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define PSCSR0                          0x00c8          </span><span class="comment">/* Power state transition time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PSCSR1                          0x00cc          </span><span class="comment">/* Power state transition time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define PSCSR2                          0x00d0          </span><span class="comment">/* Power state transition time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define PSCSR3                          0x00d4          </span><span class="comment">/* Power state transition time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define PWRCSR1                         0x00d8          </span><span class="comment">/* Manual power control / status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define TIMECSR                         0x00dc          </span><span class="comment">/* Timer control. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define MACCSR0                         0x00e0          </span><span class="comment">/* MAC configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define MACCSR1                         0x00e4          </span><span class="comment">/* MAC configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RALINKCSR                       0x00e8          </span><span class="comment">/* Ralink Auto-reset register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define BCNCSR                          0x00ec          </span><span class="comment">/* Beacon interval control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * BBP / RF / IF Control Register.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define BBPCSR                          0x00f0          </span><span class="comment">/* BBP serial control. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RFCSR                           0x00f4          </span><span class="comment">/* RF serial control. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define LEDCSR                          0x00f8          </span><span class="comment">/* LED control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SECCSR3                         0x00fc          </span><span class="comment">/* AES control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * ASIC pointer information.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RXPTR                           0x0100          </span><span class="comment">/* Current RX ring address. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define TXPTR                           0x0104          </span><span class="comment">/* Current Tx ring address. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PRIPTR                          0x0108          </span><span class="comment">/* Current Priority ring address. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ATIMPTR                         0x010c          </span><span class="comment">/* Current ATIM ring address. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define TXACKCSR0                       0x0110          </span><span class="comment">/* TX ACK timeout. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define ACKCNT0                         0x0114          </span><span class="comment">/* TX ACK timeout count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ACKCNT1                         0x0118          </span><span class="comment">/* RX ACK timeout count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * GPIO and others.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define GPIOCSR                         0x0120          </span><span class="comment">/* GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define FIFOCSR0                        0x0128          </span><span class="comment">/* TX FIFO pointer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define FIFOCSR1                        0x012c          </span><span class="comment">/* RX FIFO pointer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define BCNCSR1                         0x0130          </span><span class="comment">/* Tx BEACON offset time, unit: 1 usec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define MACCSR2                         0x0134          </span><span class="comment">/* TX_PE to RX_PE delay time, unit: 1 PCI clock cycle. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define TESTCSR                         0x0138          </span><span class="comment">/* TEST mode selection register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define ARCSR2                          0x013c          </span><span class="comment">/* 1 Mbps ACK/CTS PLCP. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define ARCSR3                          0x0140          </span><span class="comment">/* 2 Mbps ACK/CTS PLCP. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define ARCSR4                          0x0144          </span><span class="comment">/* 5.5 Mbps ACK/CTS PLCP. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define ARCSR5                          0x0148          </span><span class="comment">/* 11 Mbps ACK/CTS PLCP. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define ARTCSR0                         0x014c          </span><span class="comment">/* ACK/CTS payload consumed time for 1/2/5.5/11 mbps. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ARTCSR1                         0x0150          </span><span class="comment">/* OFDM ACK/CTS payload consumed time for 6/9/12/18 mbps. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define ARTCSR2                         0x0154          </span><span class="comment">/* OFDM ACK/CTS payload consumed time for 24/36/48/54 mbps. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SECCSR1                         0x0158          </span><span class="comment">/* WEP control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define BBPCSR1                         0x015c          </span><span class="comment">/* BBP TX configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DBANDCSR0                       0x0160          </span><span class="comment">/* Dual band configuration register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DBANDCSR1                       0x0164          </span><span class="comment">/* Dual band configuration register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define BBPPCSR                         0x0168          </span><span class="comment">/* BBP Pin control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DBGSEL0                         0x016c          </span><span class="comment">/* MAC special debug mode selection register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DBGSEL1                         0x0170          </span><span class="comment">/* MAC special debug mode selection register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define BISTCSR                         0x0174          </span><span class="comment">/* BBP BIST register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define MCAST0                          0x0178          </span><span class="comment">/* multicast filter register 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define MCAST1                          0x017c          </span><span class="comment">/* multicast filter register 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define UARTCSR0                        0x0180          </span><span class="comment">/* UART1 TX register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define UARTCSR1                        0x0184          </span><span class="comment">/* UART1 RX register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define UARTCSR3                        0x0188          </span><span class="comment">/* UART1 frame control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define UARTCSR4                        0x018c          </span><span class="comment">/* UART1 buffer control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define UART2CSR0                       0x0190          </span><span class="comment">/* UART2 TX register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define UART2CSR1                       0x0194          </span><span class="comment">/* UART2 RX register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define UART2CSR3                       0x0198          </span><span class="comment">/* UART2 frame control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define UART2CSR4                       0x019c          </span><span class="comment">/* UART2 buffer control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * EEPROM addresses</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA                  0x10</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define EEPROM_GEOGRAPHY                0x12</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define EEPROM_BBP_START                0x13</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define EEPROM_BBP_END                  0x22</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define EEPROM_BBP_SIZE                 16</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * CSR Registers.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * Some values are set in TU, whereas 1 TU == 1024 us.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * CSR1: System control register.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define CSR1_SOFT_RESET                 FIELD32(0, 0x00000001)          </span><span class="comment">/* Software reset, 1: reset, 0: normal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define CSR1_BBP_RESET                  FIELD32(1, 0x00000002)          </span><span class="comment">/* Hardware reset, 1: reset, 0, release. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define CSR1_HOST_READY                 FIELD32(2, 0x00000004)          </span><span class="comment">/* Host ready after initialization. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * CSR3: STA MAC address register 0.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define CSR3_BYTE0                      FIELD32(0, 0x000000ff)          </span><span class="comment">/* MAC address byte 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define CSR3_BYTE1                      FIELD32(8, 0x0000ff00)          </span><span class="comment">/* MAC address byte 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define CSR3_BYTE2                      FIELD32(16, 0x00ff0000)         </span><span class="comment">/* MAC address byte 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define CSR3_BYTE3                      FIELD32(24, 0xff000000)         </span><span class="comment">/* MAC address byte 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * CSR4: STA MAC address register 1.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define CSR4_BYTE4                      FIELD32(0, 0x000000ff)          </span><span class="comment">/* MAC address byte 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define CSR4_BYTE5                      FIELD32(8, 0x0000ff00)          </span><span class="comment">/* MAC address byte 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * CSR5: BSSID register 0.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define CSR5_BYTE0                      FIELD32(0, 0x000000ff)          </span><span class="comment">/* BSSID address byte 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define CSR5_BYTE1                      FIELD32(8, 0x0000ff00)          </span><span class="comment">/* BSSID address byte 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define CSR5_BYTE2                      FIELD32(16, 0x00ff0000)         </span><span class="comment">/* BSSID address byte 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define CSR5_BYTE3                      FIELD32(24, 0xff000000)         </span><span class="comment">/* BSSID address byte 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> * CSR6: BSSID register 1.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define CSR6_BYTE4                      FIELD32(0, 0x000000ff)          </span><span class="comment">/* BSSID address byte 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define CSR6_BYTE5                      FIELD32(8, 0x0000ff00)          </span><span class="comment">/* BSSID address byte 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * CSR7: Interrupt source register.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * Write 1 to clear.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define CSR7_TBCN_EXPIRE                FIELD32(0, 0x00000001)          </span><span class="comment">/* beacon timer expired interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define CSR7_TWAKE_EXPIRE               FIELD32(1, 0x00000002)          </span><span class="comment">/* wakeup timer expired interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define CSR7_TATIMW_EXPIRE              FIELD32(2, 0x00000004)          </span><span class="comment">/* timer of atim window expired interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define CSR7_TXDONE_TXRING              FIELD32(3, 0x00000008)          </span><span class="comment">/* tx ring transmit done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define CSR7_TXDONE_ATIMRING            FIELD32(4, 0x00000010)          </span><span class="comment">/* atim ring transmit done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define CSR7_TXDONE_PRIORING            FIELD32(5, 0x00000020)          </span><span class="comment">/* priority ring transmit done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define CSR7_RXDONE                     FIELD32(6, 0x00000040)          </span><span class="comment">/* receive done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define CSR7_DECRYPTION_DONE            FIELD32(7, 0x00000080)          </span><span class="comment">/* Decryption done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define CSR7_ENCRYPTION_DONE            FIELD32(8, 0x00000100)          </span><span class="comment">/* Encryption done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define CSR7_UART1_TX_TRESHOLD          FIELD32(9, 0x00000200)          </span><span class="comment">/* UART1 TX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define CSR7_UART1_RX_TRESHOLD          FIELD32(10, 0x00000400)         </span><span class="comment">/* UART1 RX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define CSR7_UART1_IDLE_TRESHOLD        FIELD32(11, 0x00000800)         </span><span class="comment">/* UART1 IDLE over threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define CSR7_UART1_TX_BUFF_ERROR        FIELD32(12, 0x00001000)         </span><span class="comment">/* UART1 TX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define CSR7_UART1_RX_BUFF_ERROR        FIELD32(13, 0x00002000)         </span><span class="comment">/* UART1 RX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define CSR7_UART2_TX_TRESHOLD          FIELD32(14, 0x00004000)         </span><span class="comment">/* UART2 TX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define CSR7_UART2_RX_TRESHOLD          FIELD32(15, 0x00008000)         </span><span class="comment">/* UART2 RX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define CSR7_UART2_IDLE_TRESHOLD        FIELD32(16, 0x00010000)         </span><span class="comment">/* UART2 IDLE over threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define CSR7_UART2_TX_BUFF_ERROR        FIELD32(17, 0x00020000)         </span><span class="comment">/* UART2 TX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define CSR7_UART2_RX_BUFF_ERROR        FIELD32(18, 0x00040000)         </span><span class="comment">/* UART2 RX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define CSR7_TIMER_CSR3_EXPIRE          FIELD32(19, 0x00080000)         </span><span class="comment">/* TIMECSR3 timer expired (802.1H quiet period). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * CSR8: Interrupt mask register.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * Write 1 to mask interrupt.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define CSR8_TBCN_EXPIRE                FIELD32(0, 0x00000001)          </span><span class="comment">/* beacon timer expired interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define CSR8_TWAKE_EXPIRE               FIELD32(1, 0x00000002)          </span><span class="comment">/* wakeup timer expired interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define CSR8_TATIMW_EXPIRE              FIELD32(2, 0x00000004)          </span><span class="comment">/* timer of atim window expired interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define CSR8_TXDONE_TXRING              FIELD32(3, 0x00000008)          </span><span class="comment">/* tx ring transmit done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define CSR8_TXDONE_ATIMRING            FIELD32(4, 0x00000010)          </span><span class="comment">/* atim ring transmit done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define CSR8_TXDONE_PRIORING            FIELD32(5, 0x00000020)          </span><span class="comment">/* priority ring transmit done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define CSR8_RXDONE                     FIELD32(6, 0x00000040)          </span><span class="comment">/* receive done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define CSR8_DECRYPTION_DONE            FIELD32(7, 0x00000080)          </span><span class="comment">/* Decryption done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define CSR8_ENCRYPTION_DONE            FIELD32(8, 0x00000100)          </span><span class="comment">/* Encryption done interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define CSR8_UART1_TX_TRESHOLD          FIELD32(9, 0x00000200)          </span><span class="comment">/* UART1 TX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define CSR8_UART1_RX_TRESHOLD          FIELD32(10, 0x00000400)         </span><span class="comment">/* UART1 RX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define CSR8_UART1_IDLE_TRESHOLD        FIELD32(11, 0x00000800)         </span><span class="comment">/* UART1 IDLE over threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define CSR8_UART1_TX_BUFF_ERROR        FIELD32(12, 0x00001000)         </span><span class="comment">/* UART1 TX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define CSR8_UART1_RX_BUFF_ERROR        FIELD32(13, 0x00002000)         </span><span class="comment">/* UART1 RX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define CSR8_UART2_TX_TRESHOLD          FIELD32(14, 0x00004000)         </span><span class="comment">/* UART2 TX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define CSR8_UART2_RX_TRESHOLD          FIELD32(15, 0x00008000)         </span><span class="comment">/* UART2 RX reaches threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define CSR8_UART2_IDLE_TRESHOLD        FIELD32(16, 0x00010000)         </span><span class="comment">/* UART2 IDLE over threshold. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define CSR8_UART2_TX_BUFF_ERROR        FIELD32(17, 0x00020000)         </span><span class="comment">/* UART2 TX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define CSR8_UART2_RX_BUFF_ERROR        FIELD32(18, 0x00040000)         </span><span class="comment">/* UART2 RX buffer error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define CSR8_TIMER_CSR3_EXPIRE          FIELD32(19, 0x00080000)         </span><span class="comment">/* TIMECSR3 timer expired (802.1H quiet period). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> * CSR9: Maximum frame length register.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define CSR9_MAX_FRAME_UNIT             FIELD32(7, 0x00000f80)          </span><span class="comment">/* maximum frame length in 128b unit, default: 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * SECCSR0: WEP control register.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SECCSR0_KICK_DECRYPT            FIELD32(0, 0x00000001)          </span><span class="comment">/* Kick decryption engine, self-clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SECCSR0_ONE_SHOT                FIELD32(1, 0x00000002)          </span><span class="comment">/* 0: ring mode, 1: One shot only mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SECCSR0_DESC_ADDRESS            FIELD32(2, 0xfffffffc)          </span><span class="comment">/* Descriptor physical address of frame. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * CSR11: Back-off control register.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define CSR11_CWMIN                     FIELD32(0, 0x0000000f)          </span><span class="comment">/* CWmin. Default cwmin is 31 (2^5 - 1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define CSR11_CWMAX                     FIELD32(4, 0x000000f0)          </span><span class="comment">/* CWmax. Default cwmax is 1023 (2^10 - 1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define CSR11_SLOT_TIME                 FIELD32(8, 0x00001f00)          </span><span class="comment">/* slot time, default is 20us for 802.11b */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define CSR11_CW_SELECT                 FIELD32(13, 0x00002000)         </span><span class="comment">/* CWmin/CWmax selection, 1: Register, 0: TXD. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define CSR11_LONG_RETRY                FIELD32(16, 0x00ff0000)         </span><span class="comment">/* long retry count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define CSR11_SHORT_RETRY               FIELD32(24, 0xff000000)         </span><span class="comment">/* short retry count. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> * CSR12: Synchronization configuration register 0.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * All units in 1/16 TU.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define CSR12_BEACON_INTERVAL           FIELD32(0, 0x0000ffff)          </span><span class="comment">/* beacon interval, default is 100 TU. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define CSR12_CFPMAX_DURATION           FIELD32(16, 0xffff0000)         </span><span class="comment">/* cfp maximum duration, default is 100 TU. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * CSR13: Synchronization configuration register 1.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * All units in 1/16 TU.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define CSR13_ATIMW_DURATION            FIELD32(0, 0x0000ffff)          </span><span class="comment">/* atim window duration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define CSR13_CFP_PERIOD                FIELD32(16, 0x00ff0000)         </span><span class="comment">/* cfp period, default is 0 TU. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * CSR14: Synchronization control register.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define CSR14_TSF_COUNT                 FIELD32(0, 0x00000001)          </span><span class="comment">/* enable tsf auto counting. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define CSR14_TSF_SYNC                  FIELD32(1, 0x00000006)          </span><span class="comment">/* tsf sync, 0: disable, 1: infra, 2: ad-hoc mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define CSR14_TBCN                      FIELD32(3, 0x00000008)          </span><span class="comment">/* enable tbcn with reload value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define CSR14_TCFP                      FIELD32(4, 0x00000010)          </span><span class="comment">/* enable tcfp &amp; cfp / cp switching. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define CSR14_TATIMW                    FIELD32(5, 0x00000020)          </span><span class="comment">/* enable tatimw &amp; atim window switching. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define CSR14_BEACON_GEN                FIELD32(6, 0x00000040)          </span><span class="comment">/* enable beacon generator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define CSR14_CFP_COUNT_PRELOAD         FIELD32(8, 0x0000ff00)          </span><span class="comment">/* cfp count preload value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define CSR14_TBCM_PRELOAD              FIELD32(16, 0xffff0000)         </span><span class="comment">/* tbcn preload value in units of 64us. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * CSR15: Synchronization status register.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define CSR15_CFP                       FIELD32(0, 0x00000001)          </span><span class="comment">/* ASIC is in contention-free period. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define CSR15_ATIMW                     FIELD32(1, 0x00000002)          </span><span class="comment">/* ASIC is in ATIM window. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define CSR15_BEACON_SENT               FIELD32(2, 0x00000004)          </span><span class="comment">/* Beacon is send. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * CSR16: TSF timer register 0.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define CSR16_LOW_TSFTIMER              FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> * CSR17: TSF timer register 1.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define CSR17_HIGH_TSFTIMER             FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * CSR18: IFS timer register 0.</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define CSR18_SIFS                      FIELD32(0, 0x000001ff)          </span><span class="comment">/* sifs, default is 10 us. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define CSR18_PIFS                      FIELD32(16, 0x01f00000)         </span><span class="comment">/* pifs, default is 30 us. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * CSR19: IFS timer register 1.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define CSR19_DIFS                      FIELD32(0, 0x0000ffff)          </span><span class="comment">/* difs, default is 50 us. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define CSR19_EIFS                      FIELD32(16, 0xffff0000)         </span><span class="comment">/* eifs, default is 364 us. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * CSR20: Wakeup timer register.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define CSR20_DELAY_AFTER_TBCN          FIELD32(0, 0x0000ffff)          </span><span class="comment">/* delay after tbcn expired in units of 1/16 TU. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define CSR20_TBCN_BEFORE_WAKEUP        FIELD32(16, 0x00ff0000)         </span><span class="comment">/* number of beacon before wakeup. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define CSR20_AUTOWAKE                  FIELD32(24, 0x01000000)         </span><span class="comment">/* enable auto wakeup / sleep mechanism. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * CSR21: EEPROM control register.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define CSR21_RELOAD                    FIELD32(0, 0x00000001)          </span><span class="comment">/* Write 1 to reload eeprom content. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define CSR21_EEPROM_DATA_CLOCK         FIELD32(1, 0x00000002)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define CSR21_EEPROM_CHIP_SELECT        FIELD32(2, 0x00000004)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define CSR21_EEPROM_DATA_IN            FIELD32(3, 0x00000008)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define CSR21_EEPROM_DATA_OUT           FIELD32(4, 0x00000010)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define CSR21_TYPE_93C46                FIELD32(5, 0x00000020)          </span><span class="comment">/* 1: 93c46, 0:93c66. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * CSR22: CFP control register.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define CSR22_CFP_DURATION_REMAIN       FIELD32(0, 0x0000ffff)          </span><span class="comment">/* cfp duration remain, in units of TU. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define CSR22_RELOAD_CFP_DURATION       FIELD32(16, 0x00010000)         </span><span class="comment">/* Write 1 to reload cfp duration remain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * TX / RX Registers.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> * Some values are set in TU, whereas 1 TU == 1024 us.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> * TXCSR0: TX Control Register.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define TXCSR0_KICK_TX                  FIELD32(0, 0x00000001)          </span><span class="comment">/* kick tx ring. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define TXCSR0_KICK_ATIM                FIELD32(1, 0x00000002)          </span><span class="comment">/* kick atim ring. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define TXCSR0_KICK_PRIO                FIELD32(2, 0x00000004)          </span><span class="comment">/* kick priority ring. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define TXCSR0_ABORT                    FIELD32(3, 0x00000008)          </span><span class="comment">/* abort all transmit related ring operation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * TXCSR1: TX Configuration Register.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define TXCSR1_ACK_TIMEOUT              FIELD32(0, 0x000001ff)          </span><span class="comment">/* ack timeout, default = sifs + 2*slottime + acktime @ 1mbps. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define TXCSR1_ACK_CONSUME_TIME         FIELD32(9, 0x0003fe00)          </span><span class="comment">/* ack consume time, default = sifs + acktime @ 1mbps. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define TXCSR1_TSF_OFFSET               FIELD32(18, 0x00fc0000)         </span><span class="comment">/* insert tsf offset. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define TXCSR1_AUTORESPONDER            FIELD32(24, 0x01000000)         </span><span class="comment">/* enable auto responder which include ack &amp; cts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> * TXCSR2: Tx descriptor configuration register.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define TXCSR2_TXD_SIZE                 FIELD32(0, 0x000000ff)          </span><span class="comment">/* tx descriptor size, default is 48. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define TXCSR2_NUM_TXD                  FIELD32(8, 0x0000ff00)          </span><span class="comment">/* number of txd in ring. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define TXCSR2_NUM_ATIM                 FIELD32(16, 0x00ff0000)         </span><span class="comment">/* number of atim in ring. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define TXCSR2_NUM_PRIO                 FIELD32(24, 0xff000000)         </span><span class="comment">/* number of priority in ring. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> * TXCSR3: TX Ring Base address register.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define TXCSR3_TX_RING_REGISTER         FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * TXCSR4: TX Atim Ring Base address register.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define TXCSR4_ATIM_RING_REGISTER       FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * TXCSR5: TX Prio Ring Base address register.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define TXCSR5_PRIO_RING_REGISTER       FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * TXCSR6: Beacon Base address register.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define TXCSR6_BEACON_REGISTER          FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * TXCSR7: Auto responder control register.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define TXCSR7_AR_POWERMANAGEMENT       FIELD32(0, 0x00000001)          </span><span class="comment">/* auto responder power management bit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> * TXCSR8: CCK Tx BBP register.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define TXCSR8_CCK_SIGNAL               FIELD32(0, 0x000000ff)          </span><span class="comment">/* BBP rate field address for CCK. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define TXCSR8_CCK_SERVICE              FIELD32(8, 0x0000ff00)          </span><span class="comment">/* BBP service field address for CCK. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define TXCSR8_CCK_LENGTH_LOW           FIELD32(16, 0x00ff0000)         </span><span class="comment">/* BBP length low byte address for CCK. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define TXCSR8_CCK_LENGTH_HIGH          FIELD32(24, 0xff000000)         </span><span class="comment">/* BBP length high byte address for CCK. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * TXCSR9: OFDM TX BBP registers</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define TXCSR9_OFDM_RATE                FIELD32(0, 0x000000ff)          </span><span class="comment">/* BBP rate field address for OFDM. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define TXCSR9_OFDM_SERVICE             FIELD32(8, 0x0000ff00)          </span><span class="comment">/* BBP service field address for OFDM. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define TXCSR9_OFDM_LENGTH_LOW          FIELD32(16, 0x00ff0000)         </span><span class="comment">/* BBP length low byte address for OFDM. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define TXCSR9_OFDM_LENGTH_HIGH         FIELD32(24, 0xff000000)         </span><span class="comment">/* BBP length high byte address for OFDM. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * RXCSR0: RX Control Register.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define RXCSR0_DISABLE_RX               FIELD32(0, 0x00000001)          </span><span class="comment">/* disable rx engine. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_CRC                 FIELD32(1, 0x00000002)          </span><span class="comment">/* drop crc error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_PHYSICAL            FIELD32(2, 0x00000004)          </span><span class="comment">/* drop physical error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_CONTROL             FIELD32(3, 0x00000008)          </span><span class="comment">/* drop control frame. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_NOT_TO_ME           FIELD32(4, 0x00000010)          </span><span class="comment">/* drop not to me unicast frame. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_TODS                FIELD32(5, 0x00000020)          </span><span class="comment">/* drop frame tods bit is true. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_VERSION_ERROR       FIELD32(6, 0x00000040)          </span><span class="comment">/* drop version error frame. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define RXCSR0_PASS_CRC                 FIELD32(7, 0x00000080)          </span><span class="comment">/* pass all packets with crc attached. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define RXCSR0_PASS_PLCP                FIELD32(8, 0x00000100)          </span><span class="comment">/* Pass all packets with 4 bytes PLCP attached. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_MCAST               FIELD32(9, 0x00000200)          </span><span class="comment">/* Drop multicast frames. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define RXCSR0_DROP_BCAST               FIELD32(10, 0x00000400)         </span><span class="comment">/* Drop broadcast frames. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define RXCSR0_ENABLE_QOS               FIELD32(11, 0x00000800)         </span><span class="comment">/* Accept QOS data frame and parse QOS field. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * RXCSR1: RX descriptor configuration register.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RXCSR1_RXD_SIZE                 FIELD32(0, 0x000000ff)          </span><span class="comment">/* rx descriptor size, default is 32b. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RXCSR1_NUM_RXD                  FIELD32(8, 0x0000ff00)          </span><span class="comment">/* number of rxd in ring. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> * RXCSR2: RX Ring base address register.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define RXCSR2_RX_RING_REGISTER         FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * RXCSR3: BBP ID register for Rx operation.</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID0                  FIELD32(0, 0x0000007f)          </span><span class="comment">/* bbp register 0 id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID0_VALID            FIELD32(7, 0x00000080)          </span><span class="comment">/* bbp register 0 id is valid or not. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID1                  FIELD32(8, 0x00007f00)          </span><span class="comment">/* bbp register 1 id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID1_VALID            FIELD32(15, 0x00008000)         </span><span class="comment">/* bbp register 1 id is valid or not. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID2                  FIELD32(16, 0x007f0000)         </span><span class="comment">/* bbp register 2 id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID2_VALID            FIELD32(23, 0x00800000)         </span><span class="comment">/* bbp register 2 id is valid or not. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID3                  FIELD32(24, 0x7f000000)         </span><span class="comment">/* bbp register 3 id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define RXCSR3_BBP_ID3_VALID            FIELD32(31, 0x80000000)         </span><span class="comment">/* bbp register 3 id is valid or not. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> * ARCSR1: Auto Responder PLCP config register 1.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define ARCSR1_AR_BBP_DATA2             FIELD32(0, 0x000000ff)          </span><span class="comment">/* Auto responder BBP register 2 data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define ARCSR1_AR_BBP_ID2               FIELD32(8, 0x0000ff00)          </span><span class="comment">/* Auto responder BBP register 2 Id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define ARCSR1_AR_BBP_DATA3             FIELD32(16, 0x00ff0000)         </span><span class="comment">/* Auto responder BBP register 3 data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define ARCSR1_AR_BBP_ID3               FIELD32(24, 0xff000000)         </span><span class="comment">/* Auto responder BBP register 3 Id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> * Miscellaneous Registers.</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * Some values are set in TU, whereas 1 TU == 1024 us.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * PCISR: PCI control register.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define PCICSR_BIG_ENDIAN               FIELD32(0, 0x00000001)          </span><span class="comment">/* 1: big endian, 0: little endian. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define PCICSR_RX_TRESHOLD              FIELD32(1, 0x00000006)          </span><span class="comment">/* rx threshold in dw to start pci access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                                                        <span class="comment">/* 0: 16dw (default), 1: 8dw, 2: 4dw, 3: 32dw. */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define PCICSR_TX_TRESHOLD              FIELD32(3, 0x00000018)          </span><span class="comment">/* tx threshold in dw to start pci access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                                                        <span class="comment">/* 0: 0dw (default), 1: 1dw, 2: 4dw, 3: forward. */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define PCICSR_BURST_LENTH              FIELD32(5, 0x00000060)          </span><span class="comment">/* pci burst length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                                                        <span class="comment">/* 0: 4dw (default, 1: 8dw, 2: 16dw, 3:32dw. */</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define PCICSR_ENABLE_CLK               FIELD32(7, 0x00000080)          </span><span class="comment">/* enable clk_run, */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                                                                        <span class="comment">/* pci clock can&#39;t going down to non-operational. */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define PCICSR_READ_MULTIPLE            FIELD32(8, 0x00000100)          </span><span class="comment">/* Enable memory read multiple. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define PCICSR_WRITE_INVALID            FIELD32(9, 0x00000200)          </span><span class="comment">/* Enable memory write &amp; invalid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * PWRCSR1: Manual power control / status register.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * state: 0 deep_sleep, 1: sleep, 2: standby, 3: awake.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define PWRCSR1_SET_STATE               FIELD32(0, 0x00000001)          </span><span class="comment">/* set state. Write 1 to trigger, self cleared. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define PWRCSR1_BBP_DESIRE_STATE        FIELD32(1, 0x00000006)          </span><span class="comment">/* BBP desired state. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define PWRCSR1_RF_DESIRE_STATE         FIELD32(3, 0x00000018)          </span><span class="comment">/* RF desired state. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define PWRCSR1_BBP_CURR_STATE          FIELD32(5, 0x00000060)          </span><span class="comment">/* BBP current state. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define PWRCSR1_RF_CURR_STATE           FIELD32(7, 0x00000180)          </span><span class="comment">/* RF current state. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define PWRCSR1_PUT_TO_SLEEP            FIELD32(9, 0x00000200)          </span><span class="comment">/* put to sleep. Write 1 to trigger, self cleared. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * TIMECSR: Timer control register.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define TIMECSR_US_COUNT                FIELD32(0, 0x000000ff)          </span><span class="comment">/* 1 us timer count in units of clock cycles. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define TIMECSR_US_64_COUNT             FIELD32(8, 0x0000ff00)          </span><span class="comment">/* 64 us timer count in units of 1 us timer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define TIMECSR_BEACON_EXPECT           FIELD32(16, 0x00070000)         </span><span class="comment">/* Beacon expect window. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * MACCSR1: MAC configuration register 1.</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define MACCSR1_KICK_RX                 FIELD32(0, 0x00000001)          </span><span class="comment">/* kick one-shot rx in one-shot rx mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define MACCSR1_ONESHOT_RXMODE          FIELD32(1, 0x00000002)          </span><span class="comment">/* enable one-shot rx mode for debugging. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define MACCSR1_BBPRX_RESET_MODE        FIELD32(2, 0x00000004)          </span><span class="comment">/* ralink bbp rx reset mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define MACCSR1_AUTO_TXBBP              FIELD32(3, 0x00000008)          </span><span class="comment">/* auto tx logic access bbp control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define MACCSR1_AUTO_RXBBP              FIELD32(4, 0x00000010)          </span><span class="comment">/* auto rx logic access bbp control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define MACCSR1_LOOPBACK                FIELD32(5, 0x00000060)          </span><span class="comment">/* loopback mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                                                        <span class="comment">/* 0: normal, 1: internal, 2: external, 3:rsvd. */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define MACCSR1_INTERSIL_IF             FIELD32(7, 0x00000080)          </span><span class="comment">/* intersil if calibration pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> * RALINKCSR: Ralink Rx auto-reset BBCR.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define RALINKCSR_AR_BBP_DATA0          FIELD32(0, 0x000000ff)          </span><span class="comment">/* auto reset bbp register 0 data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define RALINKCSR_AR_BBP_ID0            FIELD32(8, 0x00007f00)          </span><span class="comment">/* auto reset bbp register 0 id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define RALINKCSR_AR_BBP_VALID0         FIELD32(15, 0x00008000)         </span><span class="comment">/* auto reset bbp register 0 valid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RALINKCSR_AR_BBP_DATA1          FIELD32(16, 0x00ff0000)         </span><span class="comment">/* auto reset bbp register 1 data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define RALINKCSR_AR_BBP_ID1            FIELD32(24, 0x7f000000)         </span><span class="comment">/* auto reset bbp register 1 id. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define RALINKCSR_AR_BBP_VALID1         FIELD32(31, 0x80000000)         </span><span class="comment">/* auto reset bbp register 1 valid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> * BCNCSR: Beacon interval control register.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BCNCSR_CHANGE                   FIELD32(0, 0x00000001)          </span><span class="comment">/* write one to change beacon interval. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define BCNCSR_DELTATIME                FIELD32(1, 0x0000001e)          </span><span class="comment">/* the delta time value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BCNCSR_NUM_BEACON               FIELD32(5, 0x00001fe0)          </span><span class="comment">/* number of beacon according to mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BCNCSR_MODE                     FIELD32(13, 0x00006000)         </span><span class="comment">/* please refer to asic specs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BCNCSR_PLUS                     FIELD32(15, 0x00008000)         </span><span class="comment">/* plus or minus delta time value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * BBPCSR: BBP serial control register.</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define BBPCSR_VALUE                    FIELD32(0, 0x000000ff)          </span><span class="comment">/* register value to program into bbp. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define BBPCSR_REGNUM                   FIELD32(8, 0x00007f00)          </span><span class="comment">/* selected bbp register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define BBPCSR_BUSY                     FIELD32(15, 0x00008000)         </span><span class="comment">/* 1: asic is busy execute bbp programming. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define BBPCSR_WRITE_CONTROL            FIELD32(16, 0x00010000)         </span><span class="comment">/* 1: write bbp, 0: read bbp. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * RFCSR: RF serial control register.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define RFCSR_VALUE                     FIELD32(0, 0x00ffffff)          </span><span class="comment">/* register value + id to program into rf/if. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define RFCSR_NUMBER_OF_BITS            FIELD32(24, 0x1f000000)         </span><span class="comment">/* number of bits used in value (i:20, rfmd:22). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define RFCSR_IF_SELECT                 FIELD32(29, 0x20000000)         </span><span class="comment">/* chip to program: 0: rf, 1: if. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define RFCSR_PLL_LD                    FIELD32(30, 0x40000000)         </span><span class="comment">/* rf pll_ld status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define RFCSR_BUSY                      FIELD32(31, 0x80000000)         </span><span class="comment">/* 1: asic is busy execute rf programming. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> * LEDCSR: LED control register.</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define LEDCSR_ON_PERIOD                FIELD32(0, 0x000000ff)          </span><span class="comment">/* on period, default 70ms. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define LEDCSR_OFF_PERIOD               FIELD32(8, 0x0000ff00)          </span><span class="comment">/* off period, default 30ms. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define LEDCSR_LINK                     FIELD32(16, 0x00010000)         </span><span class="comment">/* 0: linkoff, 1: linkup. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define LEDCSR_ACTIVITY                 FIELD32(17, 0x00020000)         </span><span class="comment">/* 0: idle, 1: active. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define LEDCSR_LINK_POLARITY            FIELD32(18, 0x00040000)         </span><span class="comment">/* 0: active low, 1: active high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define LEDCSR_ACTIVITY_POLARITY        FIELD32(19, 0x00080000)         </span><span class="comment">/* 0: active low, 1: active high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define LEDCSR_LED_DEFAULT              FIELD32(20, 0x00100000)         </span><span class="comment">/* LED state for &quot;enable&quot; 0: ON, 1: OFF. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> * GPIOCSR: GPIO control register.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT0                    FIELD32(0, 0x00000001)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT1                    FIELD32(1, 0x00000002)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT2                    FIELD32(2, 0x00000004)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT3                    FIELD32(3, 0x00000008)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT4                    FIELD32(4, 0x00000010)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT5                    FIELD32(5, 0x00000020)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT6                    FIELD32(6, 0x00000040)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define GPIOCSR_BIT7                    FIELD32(7, 0x00000080)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR0                    FIELD32(8, 0x00000100)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR1                    FIELD32(9, 0x00000200)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR2                    FIELD32(10, 0x00000400)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR3                    FIELD32(11, 0x00000800)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR4                    FIELD32(12, 0x00001000)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR5                    FIELD32(13, 0x00002000)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR6                    FIELD32(14, 0x00004000)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define GPIOCSR_DIR7                    FIELD32(15, 0x00008000)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> * BCNCSR1: Tx BEACON offset time control register.</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define BCNCSR1_PRELOAD                 FIELD32(0, 0x0000ffff)          </span><span class="comment">/* beacon timer offset in units of usec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define BCNCSR1_BEACON_CWMIN            FIELD32(16, 0x000f0000)         </span><span class="comment">/* 2^CwMin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> * MACCSR2: TX_PE to RX_PE turn-around time control register</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define MACCSR2_DELAY                   FIELD32(0, 0x000000ff)          </span><span class="comment">/* RX_PE low width, in units of pci clock cycle. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> * SECCSR1_RT2509: WEP control register </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define SECCSR1_KICK_ENCRYPT            FIELD32(0, 0x00000001)          </span><span class="comment">/* Kick encryption engine, self-clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define SECCSR1_ONE_SHOT                FIELD32(1, 0x00000002)          </span><span class="comment">/* 0: ring mode, 1: One shot only mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define SECCSR1_DESC_ADDRESS            FIELD32(2, 0xfffffffc)          </span><span class="comment">/* Descriptor physical address of frame. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> * RF registers</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define RF1_TUNER                       FIELD32(17, 0x00020000)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define RF3_TUNER                       FIELD32(8, 0x00000100)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define RF3_TXPOWER                     FIELD32(9, 0x00003e00)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> * EEPROM content format.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> * The wordsize of the EEPROM is 16 bits.</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> * EEPROM operation defines.</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define EEPROM_WIDTH_93c46              6</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define EEPROM_WIDTH_93c66              8</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define EEPROM_WRITE_OPCODE             0x05</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define EEPROM_READ_OPCODE              0x06</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * EEPROM antenna.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA_NUM              FIELD16(0, 0x0003)              </span><span class="comment">/* Number of antenna&#39;s. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA_TX_DEFAULT       FIELD16(2, 0x000c)              </span><span class="comment">/* Default antenna 0: diversity, 1: A, 2: B. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA_RX_DEFAULT       FIELD16(4, 0x0030)              </span><span class="comment">/* Default antenna 0: diversity, 1: A, 2: B. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA_LED_MODE         FIELD16(6, 0x01c0)              </span><span class="comment">/* 0: default, 1: TX/RX activity, */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                                                                        <span class="comment">/* 2: Single LED (ignore link), 3: reserved. */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA_DYN_TXAGC        FIELD16(9, 0x0200)              </span><span class="comment">/* Dynamic TX AGC control. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA_HARDWARE_RADIO   FIELD16(10, 0x0400)             </span><span class="comment">/* 1: Hardware controlled radio. Read GPIO0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define EEPROM_ANTENNA_RF_TYPE          FIELD16(11, 0xf800)             </span><span class="comment">/* rf_type of this adapter. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> * EEPROM geography.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define EEPROM_GEOGRAPHY_GEO            FIELD16(8, 0x0f00)              </span><span class="comment">/* Default geography setting for device. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> * EEPROM NIC config.</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define EEPROM_NIC_CARDBUS_ACCEL        FIELD16(0, 0x0001)              </span><span class="comment">/* 0: enable, 1: disable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define EEPROM_NIC_DYN_BBP_TUNE         FIELD16(1, 0x0002)              </span><span class="comment">/* 0: enable, 1: disable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define EEPROM_NIC_CCK_TX_POWER         FIELD16(2, 0x000c)              </span><span class="comment">/* CCK TX power compensation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> * EEPROM TX power.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define EEPROM_TX_POWER1                FIELD16(0, 0x00ff)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define EEPROM_TX_POWER2                FIELD16(8, 0xff00)</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> * EEPROM BBP.</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define EEPROM_BBP_VALUE                FIELD16(0, 0x00ff)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define EEPROM_BBP_REG_ID               FIELD16(8, 0xff00)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> * EEPROM VERSION.</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define EEPROM_VERSION_FAE              FIELD16(0, 0x00ff)              </span><span class="comment">/* FAE release number. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define EEPROM_VERSION                  FIELD16(8, 0xff00)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"> * DMA ring defines and data structures.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> * Size of a single descriptor.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define SIZE_DESCRIPTOR                 48</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"> * TX descriptor format for TX, PRIO, ATIM and Beacon Ring.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="keyword">struct </span>_txd{</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    u32 word0;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define TXD_W0_OWNER_NIC                FIELD32(0, 0x00000001)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define TXD_W0_VALID                    FIELD32(1, 0x00000002)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define TXD_W0_RESULT                   FIELD32(2, 0x0000001c)          </span><span class="comment">/* Set by device. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define TXD_W0_RETRY_COUNT              FIELD32(5, 0x000000e0)          </span><span class="comment">/* Set by device. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define TXD_W0_MORE_FRAG                FIELD32(8, 0x00000100)          </span><span class="comment">/* Set by device. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define TXD_W0_ACK                      FIELD32(9, 0x00000200)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define TXD_W0_TIMESTAMP                FIELD32(10, 0x00000400)</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define TXD_W0_OFDM                     FIELD32(11, 0x00000800)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define TXD_W0_CIPHER_OWNER             FIELD32(12, 0x00001000)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define TXD_W0_IFS                      FIELD32(13, 0x00006000)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define TXD_W0_RETRY_MODE               FIELD32(15, 0x00008000)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define TXD_W0_DATABYTE_COUNT           FIELD32(16, 0x0fff0000)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define TXD_W0_CIPHER_ALG               FIELD32(29, 0xe0000000)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    u32 word1;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define TXD_W1_BUFFER_ADDRESS           FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    u32 word2;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define TXD_W2_IV_OFFSET                FIELD32(0, 0x0000003f)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define TXD_W2_AIFS                     FIELD32(6, 0x000000c0)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define TXD_W2_CWMIN                    FIELD32(8, 0x00000f00)</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define TXD_W2_CWMAX                    FIELD32(12, 0x0000f000)</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    u32 word3;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define TXD_W3_PLCP_SIGNAL              FIELD32(0, 0x000000ff)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define TXD_W3_PLCP_SERVICE             FIELD32(8, 0x0000ff00)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define TXD_W3_PLCP_LENGTH_LOW          FIELD32(16, 0x00ff0000)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define TXD_W3_PLCP_LENGTH_HIGH         FIELD32(24, 0xff000000)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    u32 word4;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define TXD_W4_IV                       FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    u32 word5;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define TXD_W5_EIV                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    u32 word6;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define TXD_W6_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    u32 word7;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define TXD_W7_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    u32 word8;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define TXD_W8_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    u32 word9;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define TXD_W9_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    u32 word10;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define TXD_W10_RTS                     FIELD32(0, 0x00000001)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define TXD_W10_TX_RATE                 FIELD32(0, 0x000000fe)          </span><span class="comment">/* For module only. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;} __attribute__ ((packed));</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> * RX descriptor format for RX Ring.</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="keyword">struct </span>_rxd{</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    u32 word0;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define RXD_W0_OWNER_NIC                FIELD32(0, 0x00000001)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define RXD_W0_UNICAST_TO_ME            FIELD32(1, 0x00000002)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define RXD_W0_MULTICAST                FIELD32(2, 0x00000004)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define RXD_W0_BROADCAST                FIELD32(3, 0x00000008)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define RXD_W0_MY_BSS                   FIELD32(4, 0x00000010)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define RXD_W0_CRC                      FIELD32(5, 0x00000020)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define RXD_W0_OFDM                     FIELD32(6, 0x00000040)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define RXD_W0_PHYSICAL_ERROR           FIELD32(7, 0x00000080)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define RXD_W0_CIPHER_OWNER             FIELD32(8, 0x00000100)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define RXD_W0_ICV_ERROR                FIELD32(9, 0x00000200)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define RXD_W0_IV_OFFSET                FIELD32(10, 0x0000fc00)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define RXD_W0_DATABYTE_COUNT           FIELD32(16, 0x0fff0000)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define RXD_W0_CIPHER_ALG               FIELD32(29, 0xe0000000)</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    u32 word1;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define RXD_W1_BUFFER_ADDRESS           FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    u32 word2;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define RXD_W2_BBR0                     FIELD32(0, 0x000000ff)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define RXD_W2_RSSI                     FIELD32(8, 0x0000ff00)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define RXD_W2_TA                       FIELD32(16, 0xffff0000)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    u32 word3;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define RXD_W3_TA                       FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    u32 word4;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define RXD_W4_IV                       FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    u32 word5;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define RXD_W5_EIV                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    u32 word6;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define RXD_W6_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    u32 word7;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define RXD_W7_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    u32 word8;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define RXD_W8_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    u32 word9;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define RXD_W9_KEY                      FIELD32(0, 0xffffffff)</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    u32 word10;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define RXD_W10_DROP                    FIELD32(0, 0x00000001)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;} __attribute__ ((packed));</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"> * _rt2x00_pci</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"> * This is the main structure which contains all variables required to communicate with the PCI device.</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keyword">struct </span>_rt2x00_pci{</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">     * PCI device structure.</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keyword">struct </span>pci_dev                      *pci_dev;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">     * Chipset identification.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keyword">struct </span>_rt2x00_chip         chip;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">     * csr_addr</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">     * Base address of device registers, all exact register addresses are calculated from this address.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordtype">void</span> __iomem                        *csr_addr;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">     * RF register values for current channel.</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keyword">struct </span>_rf_channel          channel;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">     * EEPROM bus width.</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    u8                          eeprom_width;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    u8                          __pad;  <span class="comment">/* For alignment only. */</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">     * EEPROM BBP data.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    u16                         eeprom[EEPROM_BBP_SIZE];</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">     * DMA packet ring.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keyword">struct </span>_data_ring           rx;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keyword">struct </span>_data_ring           tx;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    rtdm_irq_t irq_handle;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="group__rtdm__sync__spinlock.html#gacbc89e880b42154cb65aa8317195dc03">rtdm_lock_t</a> lock;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;} __attribute__ ((packed));</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> rt2x00_get_rf_value(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_chip *chip, <span class="keyword">const</span> u8 channel, <span class="keyword">struct</span> _rf_channel *rf_reg) {</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keywordtype">int</span>                 index = 0x00;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    index = rt2x00_get_channel_index(channel);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">if</span>(index &lt; 0)</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        <span class="keywordflow">return</span> -EINVAL;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    memset(rf_reg, 0x00, <span class="keyword">sizeof</span>(*rf_reg));</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">if</span>(rt2x00_rf(chip, RF2522)){</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        rf_reg-&gt;rf1 = 0x00002050;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        rf_reg-&gt;rf3 = 0x00000101;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        <span class="keywordflow">goto</span> update_rf2_1;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keywordflow">if</span>(rt2x00_rf(chip, RF2523)){</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        rf_reg-&gt;rf1 = 0x00022010;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        rf_reg-&gt;rf3 = 0x000e0111;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        rf_reg-&gt;rf4 = 0x00000a1b;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        <span class="keywordflow">goto</span> update_rf2_2;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    }</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">if</span>(rt2x00_rf(chip, RF2524)){</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        rf_reg-&gt;rf1 = 0x00032020;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        rf_reg-&gt;rf3 = 0x00000101;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        rf_reg-&gt;rf4 = 0x00000a1b;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        <span class="keywordflow">goto</span> update_rf2_2;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    }</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">if</span>(rt2x00_rf(chip, RF2525)){</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        rf_reg-&gt;rf1 = 0x00022020;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        rf_reg-&gt;rf2 = 0x00080000;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        rf_reg-&gt;rf3 = 0x00060111;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        rf_reg-&gt;rf4 = 0x00000a1b;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        <span class="keywordflow">goto</span> update_rf2_2;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    }</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordflow">if</span>(rt2x00_rf(chip, RF2525E)){</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        rf_reg-&gt;rf2 = 0x00080000;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        rf_reg-&gt;rf3 = 0x00060111;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;        <span class="keywordflow">goto</span> update_rf2_3;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    }</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="keywordflow">if</span>(rt2x00_rf(chip, RF5222)){</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        rf_reg-&gt;rf3 = 0x00000101;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        <span class="keywordflow">goto</span> update_rf2_3;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordflow">return</span> -EINVAL;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  update_rf2_1: <span class="comment">/* RF2522. */</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    rf_reg-&gt;rf2 = 0x000c1fda + (index * 0x14);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordflow">if</span>(channel == 14)</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        rf_reg-&gt;rf2 += 0x0000001c;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="keywordflow">goto</span> exit;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  update_rf2_2: <span class="comment">/* RF2523, RF2524, RF2525. */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    rf_reg-&gt;rf2 |= 0x00000c9e + (index * 0x04);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="keywordflow">if</span>(rf_reg-&gt;rf2 &amp; 0x00000040)</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        rf_reg-&gt;rf2 += 0x00000040;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordflow">if</span>(channel == 14){</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        rf_reg-&gt;rf2 += 0x08;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        rf_reg-&gt;rf4 &amp;= ~0x00000018;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    }</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="keywordflow">goto</span> exit;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  update_rf2_3: <span class="comment">/* RF2525E, RF5222. */</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <span class="keywordflow">if</span>(OFDM_CHANNEL(channel)){</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        rf_reg-&gt;rf1 = 0x00022020;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        rf_reg-&gt;rf2 |= 0x00001136 + (index * 0x04);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        <span class="keywordflow">if</span>(rf_reg-&gt;rf2 &amp; 0x00000040)</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;            rf_reg-&gt;rf2 += 0x00000040;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        <span class="keywordflow">if</span>(channel == 14){</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;            rf_reg-&gt;rf2 += 0x04;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;            rf_reg-&gt;rf4 = 0x00000a1b;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        }<span class="keywordflow">else</span>{</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;            rf_reg-&gt;rf4 = 0x00000a0b;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    }</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(UNII_LOW_CHANNEL(channel)){</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        rf_reg-&gt;rf1 = 0x00022010;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        rf_reg-&gt;rf2 = 0x00018896 + (index * 0x04);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        rf_reg-&gt;rf4 = 0x00000a1f;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    }</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(HIPERLAN2_CHANNEL(channel)){</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        rf_reg-&gt;rf1 = 0x00022010;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        rf_reg-&gt;rf2 = 0x00008802 + (index * 0x04);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        rf_reg-&gt;rf4 = 0x00000a0f;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(UNII_HIGH_CHANNEL(channel)){</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        rf_reg-&gt;rf1 = 0x00022020;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        rf_reg-&gt;rf2 = 0x000090a6 + (index * 0x08);</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        rf_reg-&gt;rf4 = 0x00000a07;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    }</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  exit:</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    rf_reg-&gt;rf1 = cpu_to_le32(rf_reg-&gt;rf1);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    rf_reg-&gt;rf2 = cpu_to_le32(rf_reg-&gt;rf2);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    rf_reg-&gt;rf3 = cpu_to_le32(rf_reg-&gt;rf3);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    rf_reg-&gt;rf4 = cpu_to_le32(rf_reg-&gt;rf4);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordflow">return</span> 0;   </div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;}</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"> * Get txpower value in dBm mathing the requested percentage.</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> u8</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;rt2x00_get_txpower(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_chip *chip, <span class="keyword">const</span> u8 tx_power) {</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordflow">return</span> tx_power / 100 * 31;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">      if(tx_power &lt;= 3)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">      return 19;</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">      else if(tx_power &lt;= 12)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">      return 22;</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">      else if(tx_power &lt;= 25)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">      return 25;</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">      else if(tx_power &lt;= 50)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">      return 28;</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">      else if(tx_power &lt;= 75)</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">      return 30;</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">      else if(tx_power &lt;= 100)</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">      return 31;</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">    </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">      ERROR(&quot;Invalid tx_power.\n&quot;);</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">      return 31;</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;}</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"> * Ring handlers.</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> rt2x00_pci_alloc_ring(</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                                        <span class="keyword">struct</span> _rt2x00_core *core,</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                        <span class="keyword">struct</span> _data_ring *ring,</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                                        <span class="keyword">const</span> u8 ring_type,</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;                                        <span class="keyword">const</span> u16 max_entries,</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;                                        <span class="keyword">const</span> u16 entry_size,</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                                        <span class="keyword">const</span> u16 desc_size) {</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keyword">struct </span>_rt2x00_pci  *rt2x00pci = rt2x00_priv(core);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    rt2x00_init_ring(core, ring, ring_type, max_entries, entry_size, desc_size);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    ring-&gt;data_addr = dma_alloc_coherent(&amp;rt2x00pci-&gt;pci_dev-&gt;dev, ring-&gt;mem_size, &amp;ring-&gt;data_dma, GFP_KERNEL);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">if</span>(!ring-&gt;data_addr)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <span class="keywordflow">return</span> -ENOMEM;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    memset(ring-&gt;data_addr, 0x00, ring-&gt;mem_size);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;}</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;rt2x00_pci_alloc_rings(<span class="keyword">struct</span> _rt2x00_core *core) {</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="keyword">struct </span>_rt2x00_pci  *rt2x00pci = rt2x00_priv(core);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  </div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">if</span>(rt2x00_pci_alloc_ring(core, &amp;rt2x00pci-&gt;rx, RING_RX, RX_ENTRIES, DATA_FRAME_SIZE, SIZE_DESCRIPTOR)</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;       || rt2x00_pci_alloc_ring(core, &amp;rt2x00pci-&gt;tx, RING_TX, TX_ENTRIES, DATA_FRAME_SIZE, SIZE_DESCRIPTOR)) {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        ERROR(<span class="stringliteral">&quot;DMA allocation failed.\n&quot;</span>);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        <span class="keywordflow">return</span> -ENOMEM;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    }</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;}</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;rt2x00_pci_free_ring(<span class="keyword">struct</span> _data_ring *ring) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="keyword">struct </span>_rt2x00_pci  *rt2x00pci = rt2x00_priv(ring-&gt;core);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">if</span>(ring-&gt;data_addr)</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        dma_free_coherent(&amp;rt2x00pci-&gt;pci_dev-&gt;dev, ring-&gt;mem_size, ring-&gt;data_addr, ring-&gt;data_dma);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    ring-&gt;data_addr = NULL;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    rt2x00_deinit_ring(ring);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;}</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;rt2x00_pci_free_rings(<span class="keyword">struct</span> _rt2x00_core *core) {</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keyword">struct </span>_rt2x00_pci  *rt2x00pci = rt2x00_priv(core);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    rt2x00_pci_free_ring(&amp;rt2x00pci-&gt;rx);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    rt2x00_pci_free_ring(&amp;rt2x00pci-&gt;tx);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;}</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"> * Macro&#39;s for calculating exact position in data ring.</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define DESC_BASE(__ring)               ( (void*)((__ring)-&gt;data_addr) )</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define DATA_BASE(__ring)               ( (void*)(DESC_BASE(__ring) + ((__ring)-&gt;max_entries * (__ring)-&gt;desc_size)) )</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define __DESC_ADDR(__ring, __index)    ( (void*)(DESC_BASE(__ring) + ((__index) * (__ring)-&gt;desc_size)) )</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define __DATA_ADDR(__ring, __index)    ( (void*)(DATA_BASE(__ring) + ((__index) * (__ring)-&gt;entry_size)) )</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define DESC_ADDR(__ring)               ( __DESC_ADDR(__ring, (__ring)-&gt;index) )</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define DESC_ADDR_DONE(__ring)          ( __DESC_ADDR(__ring, (__ring)-&gt;index_done) )</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define DATA_ADDR(__ring)               ( __DATA_ADDR(__ring, (__ring)-&gt;index) )</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define DATA_ADDR_DONE(__ring)          ( __DATA_ADDR(__ring, (__ring)-&gt;index_done) )</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"> * Register access.</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"> * All access to the registers will go through rt2x00_register_read and rt2x00_register_write.</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"> * BBP and RF register require indirect register access through the register BBPCSR and RFCSR.</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment"> * The indirect register access work with busy bits, and a read or write function call can fail.</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"> * Specific fields within a register can be accessed using the set and get field routines,</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment"> * these function will handle the requirement of little_endian and big_endian conversions.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define REGISTER_BUSY_COUNT     10      </span><span class="comment">/* Number of retries before failing access BBP &amp; RF indirect register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define REGISTER_BUSY_DELAY     100     </span><span class="comment">/* Delay between each register access retry. (us) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;rt2x00_register_read(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, u32 *value) {</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    *value = readl((<span class="keywordtype">void</span>*)(rt2x00pci-&gt;csr_addr + offset));</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;}</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;rt2x00_register_multiread(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, u32 *value, <span class="keyword">const</span> u16 length) {</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    memcpy_fromio((<span class="keywordtype">void</span>*)value, (<span class="keywordtype">void</span>*)(rt2x00pci-&gt;csr_addr + offset), length);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;rt2x00_register_write(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keyword">const</span> u32 value) {</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    writel(value, (<span class="keywordtype">void</span>*)(rt2x00pci-&gt;csr_addr + offset));</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;}</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;rt2x00_register_multiwrite(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, u32 *value, <span class="keyword">const</span> u16 length) {</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    memcpy_toio((<span class="keywordtype">void</span>*)(rt2x00pci-&gt;csr_addr + offset), (<span class="keywordtype">void</span>*)value, length);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;}</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> </div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;rt2x00_bbp_regwrite(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> u8 reg_id, <span class="keyword">const</span> u8 value) {</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    u32         reg = 0x00000000;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    u8          counter = 0x00;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keywordflow">for</span>(counter = 0x00; counter &lt; REGISTER_BUSY_COUNT; counter++){</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        rt2x00_register_read(rt2x00pci, BBPCSR, &amp;reg);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        <span class="keywordflow">if</span>(!rt2x00_get_field32(reg, BBPCSR_BUSY))</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;            <span class="keywordflow">goto</span> bbp_write;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        udelay(REGISTER_BUSY_DELAY);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    }</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    ERROR(<span class="stringliteral">&quot;BBPCSR register busy. Write failed\n&quot;</span>);</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  bbp_write:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    reg = 0x00000000;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    rt2x00_set_field32(&amp;reg, BBPCSR_VALUE, value);</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    rt2x00_set_field32(&amp;reg, BBPCSR_REGNUM, reg_id);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    rt2x00_set_field32(&amp;reg, BBPCSR_BUSY, 1);</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    rt2x00_set_field32(&amp;reg, BBPCSR_WRITE_CONTROL, 1);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    rt2x00_register_write(rt2x00pci, BBPCSR, reg);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;}</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;rt2x00_bbp_regread(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> u8 reg_id, u8 *value) {</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    u32         reg = 0x00000000;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    u8          counter = 0x00;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">     * We first have to acquire the requested BBP register,</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">     * so we write the register id into the BBP register first.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    rt2x00_set_field32(&amp;reg, BBPCSR_REGNUM, reg_id);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    rt2x00_set_field32(&amp;reg, BBPCSR_BUSY, 1);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    rt2x00_set_field32(&amp;reg, BBPCSR_WRITE_CONTROL, 0);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    rt2x00_register_write(rt2x00pci, BBPCSR, reg);</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">for</span>(counter = 0x00; counter &lt; REGISTER_BUSY_COUNT; counter++){</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;        rt2x00_register_read(rt2x00pci, BBPCSR, &amp;reg);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        <span class="keywordflow">if</span>(!rt2x00_get_field32(reg, BBPCSR_BUSY)){</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;            *value = rt2x00_get_field32(reg, BBPCSR_VALUE);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;        }</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        udelay(REGISTER_BUSY_DELAY);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    }</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    ERROR(<span class="stringliteral">&quot;BBPCSR register busy. Read failed\n&quot;</span>);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    *value = 0xff;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;}</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> rt2x00_rf_regwrite(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> u32 value) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    u32         reg = 0x00000000;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    u8          counter = 0x00;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">for</span>(counter = 0x00; counter &lt; REGISTER_BUSY_COUNT; counter++){</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        rt2x00_register_read(rt2x00pci, RFCSR, &amp;reg);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        <span class="keywordflow">if</span>(!rt2x00_get_field32(reg, RFCSR_BUSY))</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;            <span class="keywordflow">goto</span> rf_write;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        udelay(REGISTER_BUSY_DELAY);</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    }</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    ERROR(<span class="stringliteral">&quot;RFCSR register busy. Write failed\n&quot;</span>);</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  rf_write:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    reg = value;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    rt2x00_set_field32(&amp;reg, RFCSR_NUMBER_OF_BITS, 20);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    rt2x00_set_field32(&amp;reg, RFCSR_IF_SELECT, 0);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    rt2x00_set_field32(&amp;reg, RFCSR_BUSY, 1);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="comment">//  printk(KERN_INFO &quot;DEBUG: %s:%d: reg=%x\n&quot;, __FILE__, __LINE__, reg);</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    rt2x00_register_write(rt2x00pci, RFCSR, reg);</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"> * EEPROM access.</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"> * The EEPROM is being accessed by word index.</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"> * rt2x00_eeprom_read_word is the main access function that can be called by</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"> * the rest of the module. It will take the index number of the eeprom word</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"> * and the bus width.</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;rt2x00_eeprom_pulse_high(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, u32 *flags) {</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    rt2x00_set_field32(flags, CSR21_EEPROM_DATA_CLOCK, 1);</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    rt2x00_register_write(rt2x00pci, CSR21, *flags);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    udelay(1);</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;}</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;rt2x00_eeprom_pulse_low(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, u32 *flags) {</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    rt2x00_set_field32(flags, CSR21_EEPROM_DATA_CLOCK, 0);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    rt2x00_register_write(rt2x00pci, CSR21, *flags);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    udelay(1);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;}</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;rt2x00_eeprom_shift_out_bits(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> u16 data, <span class="keyword">const</span> u16 count) {</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    u32 flags = 0x00000000;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    u32 mask =  0x0001 &lt;&lt; (count - 1);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    rt2x00_register_read(rt2x00pci, CSR21, &amp;flags);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">     * Clear data flags.</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_IN, 0);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_OUT, 0);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">     * Start writing all bits. </span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordflow">do</span>{</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">         * Only set the data_in flag when we are at the correct bit.</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_IN, (data &amp; mask) ? 1 : 0);</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        rt2x00_register_write(rt2x00pci, CSR21, flags);</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;        rt2x00_eeprom_pulse_high(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;        rt2x00_eeprom_pulse_low(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">         * Shift to next bit.</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;        mask &gt;&gt;= 1;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    } <span class="keywordflow">while</span>(mask);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_IN, 0);</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    rt2x00_register_write(rt2x00pci, CSR21, flags);</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;}</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;rt2x00_eeprom_shift_in_bits(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, u16 *data) {</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    u32 flags = 0x00000000;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    u8  counter = 0x00;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    rt2x00_register_read(rt2x00pci, CSR21, &amp;flags);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">     * Clear data flags.</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_IN, 0);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_OUT, 0);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">     * Start reading all 16 bits.</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">for</span>(counter = 0; counter &lt; 16; counter++){</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">         * Shift to the next bit.</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;        *data &lt;&lt;= 1;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;        rt2x00_eeprom_pulse_high(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;        rt2x00_register_read(rt2x00pci, CSR21, &amp;flags);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">         * Clear data_in flag and set the data bit to 1 when the data_out flag is set.</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;        rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_IN, 0);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        <span class="keywordflow">if</span>(rt2x00_get_field32(flags, CSR21_EEPROM_DATA_OUT))</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;            *data |= 1;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;        </div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;        rt2x00_eeprom_pulse_low(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;}</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="keyword">static</span> u16</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;rt2x00_eeprom_read_word(<span class="keyword">const</span> <span class="keyword">struct</span> _rt2x00_pci *rt2x00pci, <span class="keyword">const</span> u8 word) {</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    u32 flags = 0x00000000;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    u16 data = 0x0000;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">     * Clear all flags, and enable chip select.</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    rt2x00_register_read(rt2x00pci, CSR21, &amp;flags);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_IN, 0);</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_OUT, 0);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_CLOCK, 0);</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_CHIP_SELECT, 1);</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    rt2x00_register_write(rt2x00pci, CSR21, flags);</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">     * kick a pulse.</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    rt2x00_eeprom_pulse_high(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    rt2x00_eeprom_pulse_low(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">     * Select the read opcode and bus_width.</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    rt2x00_eeprom_shift_out_bits(rt2x00pci, EEPROM_READ_OPCODE, 3);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    rt2x00_eeprom_shift_out_bits(rt2x00pci, word, rt2x00pci-&gt;eeprom_width);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    rt2x00_eeprom_shift_in_bits(rt2x00pci, &amp;data);</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">     * Clear chip_select and data_in flags.</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    rt2x00_register_read(rt2x00pci, CSR21, &amp;flags);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_DATA_IN, 0);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    rt2x00_set_field32(&amp;flags, CSR21_EEPROM_CHIP_SELECT, 0);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    rt2x00_register_write(rt2x00pci, CSR21, flags);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">     * kick a pulse.</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    rt2x00_eeprom_pulse_high(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    rt2x00_eeprom_pulse_low(rt2x00pci, &amp;flags);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keywordflow">return</span> data;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;}</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RT2500PCI_H */</span><span class="preprocessor"></span></div><div class="ttc" id="group__rtdm__sync__spinlock_html_gacbc89e880b42154cb65aa8317195dc03"><div class="ttname"><a href="group__rtdm__sync__spinlock.html#gacbc89e880b42154cb65aa8317195dc03">rtdm_lock_t</a></div><div class="ttdeci">ipipe_spinlock_t rtdm_lock_t</div><div class="ttdoc">Lock variable. </div><div class="ttdef"><b>Definition:</b> driver.h:551</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_0de1d64efa6df97eacc8f5b0f9da3e59.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8faba7cfaeef8234fe60b782e3350bd8.html">net</a></li><li class="navelem"><a class="el" href="dir_b40c2ec8bd1b55402825a7a72dd0f8ab.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8341dc431fa84438cf7fad930fafb465.html">experimental</a></li><li class="navelem"><a class="el" href="dir_470d62d3164b9923705a18964779c8b0.html">rt2500</a></li><li class="navelem"><b>rt2500pci.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
