#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  4 15:47:51 2019
# Process ID: 22775
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog
# Command line: wbtcv -mode batch -source /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/xsim.dir/hls_macc/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/webtalk.log
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/xsim.dir/hls_macc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/xsim.dir/hls_macc/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jan  4 15:47:55 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jan  4 15:47:55 2019...
