

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Sat Dec 23 20:35:39 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6997121|  6997121|  84.217 ms|  84.217 ms|  6997121|  6997121|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_67_1_VITIS_LOOP_70_2_VITIS_LOOP_73_3   |  6997120|  6997120|        65|          -|          -|  107648|        no|
        | + VITIS_LOOP_78_4_VITIS_LOOP_81_5_VITIS_LOOP_84_6  |       41|       41|        10|          4|          1|       9|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    689|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     214|    161|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    299|    -|
|Register         |        -|    -|     371|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     585|   1181|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_6ns_7ns_12_1_1_U74          |mul_6ns_7ns_12_1_1          |        0|   0|    0|   30|    0|
    |mul_6ns_7ns_12_1_1_U75          |mul_6ns_7ns_12_1_1          |        0|   0|    0|   30|    0|
    |urem_17ns_12ns_17_21_seq_1_U76  |urem_17ns_12ns_17_21_seq_1  |        0|   0|  214|  101|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                           |                            |        0|   0|  214|  161|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_17ns_19ns_35_4_1_U77  |mul_mul_17ns_19ns_35_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_2_bias_U     |conv2d_2_layer_2_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_2_weights_U  |conv2d_2_layer_2_weights  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                          |        2|  0|   0|    0|   320|   64|     2|        10240|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_1941_p2               |         +|   0|  0|  24|          17|          17|
    |add_ln67_1_fu_1429_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln67_fu_1373_p2                |         +|   0|  0|  24|          17|           1|
    |add_ln70_1_fu_2087_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln70_fu_1485_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln73_fu_2082_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln78_fu_1601_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln81_1_fu_1924_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln81_fu_1852_p2                |         +|   0|  0|   7|          12|          12|
    |add_ln88_1_fu_1879_p2              |         +|   0|  0|   7|          12|          12|
    |add_ln88_fu_1869_p2                |         +|   0|  0|   9|           2|           2|
    |add_ln92_fu_1914_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln93_1_fu_1894_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln93_2_fu_1900_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln93_fu_1930_p2                |         +|   0|  0|  10|           3|           1|
    |empty_68_fu_1611_p2                |         +|   0|  0|  13|           6|           6|
    |indvars_iv_next37_dup_fu_1753_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_fu_1616_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_mid1_fu_1782_p2  |         +|   0|  0|  10|           3|           2|
    |mul4811_fu_1403_p2                 |         +|   0|  0|  19|          12|          12|
    |mul4811_mid171_fu_1453_p2          |         +|   0|  0|  19|          12|           7|
    |mul4811_mid1_fu_1527_p2            |         +|   0|  0|  19|          12|          12|
    |p_mid116_fu_1570_p2                |         +|   0|  0|  13|           6|           2|
    |p_mid1_fu_1777_p2                  |         +|   0|  0|  13|           6|           6|
    |tmp_fu_1393_p2                     |         +|   0|  0|  14|           7|           7|
    |tmp_mid1_fu_1517_p2                |         +|   0|  0|  14|           7|           7|
    |empty_69_fu_1646_p2                |         -|   0|  0|  19|          12|          12|
    |p_mid132_fu_1595_p2                |         -|   0|  0|  19|          12|          12|
    |p_mid13_fu_1812_p2                 |         -|   0|  0|  19|          12|          12|
    |sub_ln92_1_fu_1830_p2              |         -|   0|  0|  12|           4|           4|
    |sub_ln92_fu_1664_p2                |         -|   0|  0|  12|           4|           4|
    |and_ln49_fu_2000_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln67_fu_1471_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln78_fu_1747_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_4_fu_1988_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_1982_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln67_fu_1409_p2               |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln70_fu_1415_p2               |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln73_fu_1465_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln78_fu_1670_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln81_fu_1676_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln84_fu_1741_p2               |      icmp|   0|  0|   8|           3|           2|
    |empty_75_fu_1491_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_1994_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln81_fu_1759_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_76_fu_1541_p3                |    select|   0|  0|  12|           1|          12|
    |ii_cast6_mid2_fu_1505_p3           |    select|   0|  0|   6|           1|           6|
    |iii_mid2_fu_1497_p3                |    select|   0|  0|   6|           1|           1|
    |output_sum_1_fu_2006_p3            |    select|   0|  0|  32|           1|           1|
    |select_ln67_1_fu_1445_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln67_2_fu_1477_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln67_3_fu_1533_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln67_fu_1421_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln70_fu_2093_p3             |    select|   0|  0|  12|           1|           1|
    |select_ln78_1_fu_1696_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln78_2_fu_1708_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln78_3_fu_1720_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln78_4_fu_1728_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln78_fu_1682_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln81_1_fu_1836_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln81_2_fu_1844_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln81_3_fu_1857_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln81_4_fu_1935_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln81_fu_1765_p3             |    select|   0|  0|   3|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_fu_1459_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln78_fu_1735_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_fu_1690_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 689|         345|         327|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |add4115_reg_1346                            |    9|          2|   32|         64|
    |ap_NS_fsm                                   |  137|         29|    1|         29|
    |ap_enable_reg_pp0_iter2                     |    9|          2|    1|          2|
    |ap_phi_mux_add4115_phi_fu_1349_p4           |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten42_phi_fu_1295_p4  |    9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_1317_p4    |    9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_1306_p4                |    9|          2|    1|          2|
    |ap_phi_mux_v_phi_fu_1328_p4                 |    9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_1339_p4                |    9|          2|    3|          6|
    |i_reg_1246                                  |    9|          2|    6|         12|
    |ii_reg_1269                                 |    9|          2|    6|         12|
    |iii_reg_1280                                |    9|          2|    6|         12|
    |indvar_flatten42_reg_1291                   |    9|          2|    4|          8|
    |indvar_flatten50_reg_1257                   |    9|          2|   12|         24|
    |indvar_flatten79_reg_1235                   |    9|          2|   17|         34|
    |indvar_flatten_reg_1313                     |    9|          2|    4|          8|
    |iv_reg_1302                                 |    9|          2|    1|          2|
    |v_reg_1324                                  |    9|          2|    3|          6|
    |vi_reg_1335                                 |    9|          2|    3|          6|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  299|         65|  143|        313|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add4115_reg_1346             |  32|   0|   32|          0|
    |add52_mid2_reg_2156          |  12|   0|   17|          5|
    |add_ln67_reg_2107            |  17|   0|   17|          0|
    |add_ln78_reg_2181            |   4|   0|    4|          0|
    |add_ln81_1_reg_2220          |   4|   0|    4|          0|
    |add_ln93_reg_2235            |   3|   0|    3|          0|
    |ap_CS_fsm                    |  28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |empty_76_reg_2141            |  12|   0|   12|          0|
    |i_reg_1246                   |   6|   0|    6|          0|
    |icmp_ln70_reg_2115           |   1|   0|    1|          0|
    |icmp_ln78_reg_2186           |   1|   0|    1|          0|
    |icmp_ln81_reg_2190           |   1|   0|    1|          0|
    |ii_cast6_mid2_cast_reg_2151  |   6|   0|   12|          6|
    |ii_cast6_mid2_reg_2135       |   6|   0|    6|          0|
    |ii_reg_1269                  |   6|   0|    6|          0|
    |iii_mid2_reg_2128            |   6|   0|    6|          0|
    |iii_reg_1280                 |   6|   0|    6|          0|
    |indvar_flatten42_reg_1291    |   4|   0|    4|          0|
    |indvar_flatten50_reg_1257    |  12|   0|   12|          0|
    |indvar_flatten79_reg_1235    |  17|   0|   17|          0|
    |indvar_flatten_reg_1313      |   4|   0|    4|          0|
    |iv_reg_1302                  |   1|   0|    1|          0|
    |mul_reg_2245                 |  32|   0|   32|          0|
    |output_sum_1_reg_2269        |  32|   0|   32|          0|
    |p_mid132_reg_2176            |  10|   0|   12|          2|
    |select_ln67_2_reg_2120       |   6|   0|    6|          0|
    |select_ln78_1_reg_2195       |   1|   0|    1|          0|
    |select_ln81_3_reg_2205       |   3|   0|    3|          0|
    |select_ln81_4_reg_2240       |   4|   0|    4|          0|
    |select_ln81_reg_2200         |   3|   0|    3|          0|
    |trunc_ln7_reg_2265           |   6|   0|    6|          0|
    |v_reg_1324                   |   3|   0|    3|          0|
    |vi_reg_1335                  |   3|   0|    3|          0|
    |zext_ln73_1_reg_2161         |   6|   0|    9|          3|
    |zext_ln73_2_reg_2166         |   6|   0|   17|         11|
    |icmp_ln78_reg_2186           |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 371|  32|  335|         27|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3337_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3337_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3337_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3337_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3337_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3341_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3341_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3341_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_3341_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_4439_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_4439_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_4439_p_opcode  |  out|    5|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_4439_p_dout0   |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_4439_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|input_r_address0      |  out|   12|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_0_address0     |  out|   11|   ap_memory|      output_0|         array|
|output_0_ce0          |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0          |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0           |  out|   32|   ap_memory|      output_0|         array|
|output_1_address0     |  out|   11|   ap_memory|      output_1|         array|
|output_1_ce0          |  out|    1|   ap_memory|      output_1|         array|
|output_1_we0          |  out|    1|   ap_memory|      output_1|         array|
|output_1_d0           |  out|   32|   ap_memory|      output_1|         array|
|output_2_address0     |  out|   11|   ap_memory|      output_2|         array|
|output_2_ce0          |  out|    1|   ap_memory|      output_2|         array|
|output_2_we0          |  out|    1|   ap_memory|      output_2|         array|
|output_2_d0           |  out|   32|   ap_memory|      output_2|         array|
|output_3_address0     |  out|   11|   ap_memory|      output_3|         array|
|output_3_ce0          |  out|    1|   ap_memory|      output_3|         array|
|output_3_we0          |  out|    1|   ap_memory|      output_3|         array|
|output_3_d0           |  out|   32|   ap_memory|      output_3|         array|
|output_4_address0     |  out|   11|   ap_memory|      output_4|         array|
|output_4_ce0          |  out|    1|   ap_memory|      output_4|         array|
|output_4_we0          |  out|    1|   ap_memory|      output_4|         array|
|output_4_d0           |  out|   32|   ap_memory|      output_4|         array|
|output_5_address0     |  out|   11|   ap_memory|      output_5|         array|
|output_5_ce0          |  out|    1|   ap_memory|      output_5|         array|
|output_5_we0          |  out|    1|   ap_memory|      output_5|         array|
|output_5_d0           |  out|   32|   ap_memory|      output_5|         array|
|output_6_address0     |  out|   11|   ap_memory|      output_6|         array|
|output_6_ce0          |  out|    1|   ap_memory|      output_6|         array|
|output_6_we0          |  out|    1|   ap_memory|      output_6|         array|
|output_6_d0           |  out|   32|   ap_memory|      output_6|         array|
|output_7_address0     |  out|   11|   ap_memory|      output_7|         array|
|output_7_ce0          |  out|    1|   ap_memory|      output_7|         array|
|output_7_we0          |  out|    1|   ap_memory|      output_7|         array|
|output_7_d0           |  out|   32|   ap_memory|      output_7|         array|
|output_8_address0     |  out|   11|   ap_memory|      output_8|         array|
|output_8_ce0          |  out|    1|   ap_memory|      output_8|         array|
|output_8_we0          |  out|    1|   ap_memory|      output_8|         array|
|output_8_d0           |  out|   32|   ap_memory|      output_8|         array|
|output_9_address0     |  out|   11|   ap_memory|      output_9|         array|
|output_9_ce0          |  out|    1|   ap_memory|      output_9|         array|
|output_9_we0          |  out|    1|   ap_memory|      output_9|         array|
|output_9_d0           |  out|   32|   ap_memory|      output_9|         array|
|output_10_address0    |  out|   11|   ap_memory|     output_10|         array|
|output_10_ce0         |  out|    1|   ap_memory|     output_10|         array|
|output_10_we0         |  out|    1|   ap_memory|     output_10|         array|
|output_10_d0          |  out|   32|   ap_memory|     output_10|         array|
|output_11_address0    |  out|   11|   ap_memory|     output_11|         array|
|output_11_ce0         |  out|    1|   ap_memory|     output_11|         array|
|output_11_we0         |  out|    1|   ap_memory|     output_11|         array|
|output_11_d0          |  out|   32|   ap_memory|     output_11|         array|
|output_12_address0    |  out|   11|   ap_memory|     output_12|         array|
|output_12_ce0         |  out|    1|   ap_memory|     output_12|         array|
|output_12_we0         |  out|    1|   ap_memory|     output_12|         array|
|output_12_d0          |  out|   32|   ap_memory|     output_12|         array|
|output_13_address0    |  out|   11|   ap_memory|     output_13|         array|
|output_13_ce0         |  out|    1|   ap_memory|     output_13|         array|
|output_13_we0         |  out|    1|   ap_memory|     output_13|         array|
|output_13_d0          |  out|   32|   ap_memory|     output_13|         array|
|output_14_address0    |  out|   11|   ap_memory|     output_14|         array|
|output_14_ce0         |  out|    1|   ap_memory|     output_14|         array|
|output_14_we0         |  out|    1|   ap_memory|     output_14|         array|
|output_14_d0          |  out|   32|   ap_memory|     output_14|         array|
|output_15_address0    |  out|   11|   ap_memory|     output_15|         array|
|output_15_ce0         |  out|    1|   ap_memory|     output_15|         array|
|output_15_we0         |  out|    1|   ap_memory|     output_15|         array|
|output_15_d0          |  out|   32|   ap_memory|     output_15|         array|
|output_16_address0    |  out|   11|   ap_memory|     output_16|         array|
|output_16_ce0         |  out|    1|   ap_memory|     output_16|         array|
|output_16_we0         |  out|    1|   ap_memory|     output_16|         array|
|output_16_d0          |  out|   32|   ap_memory|     output_16|         array|
|output_17_address0    |  out|   11|   ap_memory|     output_17|         array|
|output_17_ce0         |  out|    1|   ap_memory|     output_17|         array|
|output_17_we0         |  out|    1|   ap_memory|     output_17|         array|
|output_17_d0          |  out|   32|   ap_memory|     output_17|         array|
|output_18_address0    |  out|   11|   ap_memory|     output_18|         array|
|output_18_ce0         |  out|    1|   ap_memory|     output_18|         array|
|output_18_we0         |  out|    1|   ap_memory|     output_18|         array|
|output_18_d0          |  out|   32|   ap_memory|     output_18|         array|
|output_19_address0    |  out|   11|   ap_memory|     output_19|         array|
|output_19_ce0         |  out|    1|   ap_memory|     output_19|         array|
|output_19_we0         |  out|    1|   ap_memory|     output_19|         array|
|output_19_d0          |  out|   32|   ap_memory|     output_19|         array|
|output_20_address0    |  out|   11|   ap_memory|     output_20|         array|
|output_20_ce0         |  out|    1|   ap_memory|     output_20|         array|
|output_20_we0         |  out|    1|   ap_memory|     output_20|         array|
|output_20_d0          |  out|   32|   ap_memory|     output_20|         array|
|output_21_address0    |  out|   11|   ap_memory|     output_21|         array|
|output_21_ce0         |  out|    1|   ap_memory|     output_21|         array|
|output_21_we0         |  out|    1|   ap_memory|     output_21|         array|
|output_21_d0          |  out|   32|   ap_memory|     output_21|         array|
|output_22_address0    |  out|   11|   ap_memory|     output_22|         array|
|output_22_ce0         |  out|    1|   ap_memory|     output_22|         array|
|output_22_we0         |  out|    1|   ap_memory|     output_22|         array|
|output_22_d0          |  out|   32|   ap_memory|     output_22|         array|
|output_23_address0    |  out|   11|   ap_memory|     output_23|         array|
|output_23_ce0         |  out|    1|   ap_memory|     output_23|         array|
|output_23_we0         |  out|    1|   ap_memory|     output_23|         array|
|output_23_d0          |  out|   32|   ap_memory|     output_23|         array|
|output_24_address0    |  out|   11|   ap_memory|     output_24|         array|
|output_24_ce0         |  out|    1|   ap_memory|     output_24|         array|
|output_24_we0         |  out|    1|   ap_memory|     output_24|         array|
|output_24_d0          |  out|   32|   ap_memory|     output_24|         array|
|output_25_address0    |  out|   11|   ap_memory|     output_25|         array|
|output_25_ce0         |  out|    1|   ap_memory|     output_25|         array|
|output_25_we0         |  out|    1|   ap_memory|     output_25|         array|
|output_25_d0          |  out|   32|   ap_memory|     output_25|         array|
|output_26_address0    |  out|   11|   ap_memory|     output_26|         array|
|output_26_ce0         |  out|    1|   ap_memory|     output_26|         array|
|output_26_we0         |  out|    1|   ap_memory|     output_26|         array|
|output_26_d0          |  out|   32|   ap_memory|     output_26|         array|
|output_27_address0    |  out|   11|   ap_memory|     output_27|         array|
|output_27_ce0         |  out|    1|   ap_memory|     output_27|         array|
|output_27_we0         |  out|    1|   ap_memory|     output_27|         array|
|output_27_d0          |  out|   32|   ap_memory|     output_27|         array|
|output_28_address0    |  out|   11|   ap_memory|     output_28|         array|
|output_28_ce0         |  out|    1|   ap_memory|     output_28|         array|
|output_28_we0         |  out|    1|   ap_memory|     output_28|         array|
|output_28_d0          |  out|   32|   ap_memory|     output_28|         array|
|output_29_address0    |  out|   11|   ap_memory|     output_29|         array|
|output_29_ce0         |  out|    1|   ap_memory|     output_29|         array|
|output_29_we0         |  out|    1|   ap_memory|     output_29|         array|
|output_29_d0          |  out|   32|   ap_memory|     output_29|         array|
|output_30_address0    |  out|   11|   ap_memory|     output_30|         array|
|output_30_ce0         |  out|    1|   ap_memory|     output_30|         array|
|output_30_we0         |  out|    1|   ap_memory|     output_30|         array|
|output_30_d0          |  out|   32|   ap_memory|     output_30|         array|
|output_31_address0    |  out|   11|   ap_memory|     output_31|         array|
|output_31_ce0         |  out|    1|   ap_memory|     output_31|         array|
|output_31_we0         |  out|    1|   ap_memory|     output_31|         array|
|output_31_d0          |  out|   32|   ap_memory|     output_31|         array|
|output_32_address0    |  out|   11|   ap_memory|     output_32|         array|
|output_32_ce0         |  out|    1|   ap_memory|     output_32|         array|
|output_32_we0         |  out|    1|   ap_memory|     output_32|         array|
|output_32_d0          |  out|   32|   ap_memory|     output_32|         array|
|output_33_address0    |  out|   11|   ap_memory|     output_33|         array|
|output_33_ce0         |  out|    1|   ap_memory|     output_33|         array|
|output_33_we0         |  out|    1|   ap_memory|     output_33|         array|
|output_33_d0          |  out|   32|   ap_memory|     output_33|         array|
|output_34_address0    |  out|   11|   ap_memory|     output_34|         array|
|output_34_ce0         |  out|    1|   ap_memory|     output_34|         array|
|output_34_we0         |  out|    1|   ap_memory|     output_34|         array|
|output_34_d0          |  out|   32|   ap_memory|     output_34|         array|
|output_35_address0    |  out|   11|   ap_memory|     output_35|         array|
|output_35_ce0         |  out|    1|   ap_memory|     output_35|         array|
|output_35_we0         |  out|    1|   ap_memory|     output_35|         array|
|output_35_d0          |  out|   32|   ap_memory|     output_35|         array|
|output_36_address0    |  out|   11|   ap_memory|     output_36|         array|
|output_36_ce0         |  out|    1|   ap_memory|     output_36|         array|
|output_36_we0         |  out|    1|   ap_memory|     output_36|         array|
|output_36_d0          |  out|   32|   ap_memory|     output_36|         array|
|output_37_address0    |  out|   11|   ap_memory|     output_37|         array|
|output_37_ce0         |  out|    1|   ap_memory|     output_37|         array|
|output_37_we0         |  out|    1|   ap_memory|     output_37|         array|
|output_37_d0          |  out|   32|   ap_memory|     output_37|         array|
|output_38_address0    |  out|   11|   ap_memory|     output_38|         array|
|output_38_ce0         |  out|    1|   ap_memory|     output_38|         array|
|output_38_we0         |  out|    1|   ap_memory|     output_38|         array|
|output_38_d0          |  out|   32|   ap_memory|     output_38|         array|
|output_39_address0    |  out|   11|   ap_memory|     output_39|         array|
|output_39_ce0         |  out|    1|   ap_memory|     output_39|         array|
|output_39_we0         |  out|    1|   ap_memory|     output_39|         array|
|output_39_d0          |  out|   32|   ap_memory|     output_39|         array|
|output_40_address0    |  out|   11|   ap_memory|     output_40|         array|
|output_40_ce0         |  out|    1|   ap_memory|     output_40|         array|
|output_40_we0         |  out|    1|   ap_memory|     output_40|         array|
|output_40_d0          |  out|   32|   ap_memory|     output_40|         array|
|output_41_address0    |  out|   11|   ap_memory|     output_41|         array|
|output_41_ce0         |  out|    1|   ap_memory|     output_41|         array|
|output_41_we0         |  out|    1|   ap_memory|     output_41|         array|
|output_41_d0          |  out|   32|   ap_memory|     output_41|         array|
|output_42_address0    |  out|   11|   ap_memory|     output_42|         array|
|output_42_ce0         |  out|    1|   ap_memory|     output_42|         array|
|output_42_we0         |  out|    1|   ap_memory|     output_42|         array|
|output_42_d0          |  out|   32|   ap_memory|     output_42|         array|
|output_43_address0    |  out|   11|   ap_memory|     output_43|         array|
|output_43_ce0         |  out|    1|   ap_memory|     output_43|         array|
|output_43_we0         |  out|    1|   ap_memory|     output_43|         array|
|output_43_d0          |  out|   32|   ap_memory|     output_43|         array|
|output_44_address0    |  out|   11|   ap_memory|     output_44|         array|
|output_44_ce0         |  out|    1|   ap_memory|     output_44|         array|
|output_44_we0         |  out|    1|   ap_memory|     output_44|         array|
|output_44_d0          |  out|   32|   ap_memory|     output_44|         array|
|output_45_address0    |  out|   11|   ap_memory|     output_45|         array|
|output_45_ce0         |  out|    1|   ap_memory|     output_45|         array|
|output_45_we0         |  out|    1|   ap_memory|     output_45|         array|
|output_45_d0          |  out|   32|   ap_memory|     output_45|         array|
|output_46_address0    |  out|   11|   ap_memory|     output_46|         array|
|output_46_ce0         |  out|    1|   ap_memory|     output_46|         array|
|output_46_we0         |  out|    1|   ap_memory|     output_46|         array|
|output_46_d0          |  out|   32|   ap_memory|     output_46|         array|
|output_47_address0    |  out|   11|   ap_memory|     output_47|         array|
|output_47_ce0         |  out|    1|   ap_memory|     output_47|         array|
|output_47_we0         |  out|    1|   ap_memory|     output_47|         array|
|output_47_d0          |  out|   32|   ap_memory|     output_47|         array|
|output_48_address0    |  out|   11|   ap_memory|     output_48|         array|
|output_48_ce0         |  out|    1|   ap_memory|     output_48|         array|
|output_48_we0         |  out|    1|   ap_memory|     output_48|         array|
|output_48_d0          |  out|   32|   ap_memory|     output_48|         array|
|output_49_address0    |  out|   11|   ap_memory|     output_49|         array|
|output_49_ce0         |  out|    1|   ap_memory|     output_49|         array|
|output_49_we0         |  out|    1|   ap_memory|     output_49|         array|
|output_49_d0          |  out|   32|   ap_memory|     output_49|         array|
|output_50_address0    |  out|   11|   ap_memory|     output_50|         array|
|output_50_ce0         |  out|    1|   ap_memory|     output_50|         array|
|output_50_we0         |  out|    1|   ap_memory|     output_50|         array|
|output_50_d0          |  out|   32|   ap_memory|     output_50|         array|
|output_51_address0    |  out|   11|   ap_memory|     output_51|         array|
|output_51_ce0         |  out|    1|   ap_memory|     output_51|         array|
|output_51_we0         |  out|    1|   ap_memory|     output_51|         array|
|output_51_d0          |  out|   32|   ap_memory|     output_51|         array|
|output_52_address0    |  out|   11|   ap_memory|     output_52|         array|
|output_52_ce0         |  out|    1|   ap_memory|     output_52|         array|
|output_52_we0         |  out|    1|   ap_memory|     output_52|         array|
|output_52_d0          |  out|   32|   ap_memory|     output_52|         array|
|output_53_address0    |  out|   11|   ap_memory|     output_53|         array|
|output_53_ce0         |  out|    1|   ap_memory|     output_53|         array|
|output_53_we0         |  out|    1|   ap_memory|     output_53|         array|
|output_53_d0          |  out|   32|   ap_memory|     output_53|         array|
|output_54_address0    |  out|   11|   ap_memory|     output_54|         array|
|output_54_ce0         |  out|    1|   ap_memory|     output_54|         array|
|output_54_we0         |  out|    1|   ap_memory|     output_54|         array|
|output_54_d0          |  out|   32|   ap_memory|     output_54|         array|
|output_55_address0    |  out|   11|   ap_memory|     output_55|         array|
|output_55_ce0         |  out|    1|   ap_memory|     output_55|         array|
|output_55_we0         |  out|    1|   ap_memory|     output_55|         array|
|output_55_d0          |  out|   32|   ap_memory|     output_55|         array|
|output_56_address0    |  out|   11|   ap_memory|     output_56|         array|
|output_56_ce0         |  out|    1|   ap_memory|     output_56|         array|
|output_56_we0         |  out|    1|   ap_memory|     output_56|         array|
|output_56_d0          |  out|   32|   ap_memory|     output_56|         array|
|output_57_address0    |  out|   11|   ap_memory|     output_57|         array|
|output_57_ce0         |  out|    1|   ap_memory|     output_57|         array|
|output_57_we0         |  out|    1|   ap_memory|     output_57|         array|
|output_57_d0          |  out|   32|   ap_memory|     output_57|         array|
|output_58_address0    |  out|   11|   ap_memory|     output_58|         array|
|output_58_ce0         |  out|    1|   ap_memory|     output_58|         array|
|output_58_we0         |  out|    1|   ap_memory|     output_58|         array|
|output_58_d0          |  out|   32|   ap_memory|     output_58|         array|
|output_59_address0    |  out|   11|   ap_memory|     output_59|         array|
|output_59_ce0         |  out|    1|   ap_memory|     output_59|         array|
|output_59_we0         |  out|    1|   ap_memory|     output_59|         array|
|output_59_d0          |  out|   32|   ap_memory|     output_59|         array|
|output_60_address0    |  out|   11|   ap_memory|     output_60|         array|
|output_60_ce0         |  out|    1|   ap_memory|     output_60|         array|
|output_60_we0         |  out|    1|   ap_memory|     output_60|         array|
|output_60_d0          |  out|   32|   ap_memory|     output_60|         array|
|output_61_address0    |  out|   11|   ap_memory|     output_61|         array|
|output_61_ce0         |  out|    1|   ap_memory|     output_61|         array|
|output_61_we0         |  out|    1|   ap_memory|     output_61|         array|
|output_61_d0          |  out|   32|   ap_memory|     output_61|         array|
|output_62_address0    |  out|   11|   ap_memory|     output_62|         array|
|output_62_ce0         |  out|    1|   ap_memory|     output_62|         array|
|output_62_we0         |  out|    1|   ap_memory|     output_62|         array|
|output_62_d0          |  out|   32|   ap_memory|     output_62|         array|
|output_63_address0    |  out|   11|   ap_memory|     output_63|         array|
|output_63_ce0         |  out|    1|   ap_memory|     output_63|         array|
|output_63_we0         |  out|    1|   ap_memory|     output_63|         array|
|output_63_d0          |  out|   32|   ap_memory|     output_63|         array|
+----------------------+-----+-----+------------+--------------+--------------+

