Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 15:56:07 2023
| Host         : pc3401e running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demo_pmod_ad1_timing_summary_routed.rpt -pb demo_pmod_ad1_timing_summary_routed.pb -rpx demo_pmod_ad1_timing_summary_routed.rpx -warn_on_violation
| Design       : demo_pmod_ad1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.307        0.000                      0                  163        0.152        0.000                      0                  163        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.307        0.000                      0                  163        0.152        0.000                      0                  163        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 dut/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_update_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.773ns (22.642%)  route 2.641ns (77.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X64Y88         FDCE                                         r  dut/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.478     5.622 f  dut/FSM_sequential_current_state_reg[2]/Q
                         net (fo=16, routed)          0.689     6.311    dut/current_state[2]
    SLICE_X65Y88         LUT4 (Prop_lut4_I0_O)        0.295     6.606 r  dut/reg2[11]_i_1/O
                         net (fo=25, routed)          1.952     8.558    reg_update0
    SLICE_X65Y61         FDPE                                         r  reg_update_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reg_update_reg/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y61         FDPE (Setup_fdpe_C_CE)      -0.205    14.865    reg_update_reg
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.704ns (22.985%)  route 2.359ns (77.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.828     8.207    dut/cmd_MISO
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.899    dut/data_out_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.704ns (22.985%)  route 2.359ns (77.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.828     8.207    dut/cmd_MISO
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.899    dut/data_out_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.704ns (22.985%)  route 2.359ns (77.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.828     8.207    dut/cmd_MISO
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[3]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.899    dut/data_out_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.704ns (22.985%)  route 2.359ns (77.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.828     8.207    dut/cmd_MISO
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[4]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.899    dut/data_out_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.704ns (22.985%)  route 2.359ns (77.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.828     8.207    dut/cmd_MISO
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X60Y87         FDCE                                         r  dut/data_out_2_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.899    dut/data_out_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_2_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.704ns (24.293%)  route 2.194ns (75.707%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.663     8.042    dut/cmd_MISO
    SLICE_X63Y86         FDCE                                         r  dut/data_out_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X63Y86         FDCE                                         r  dut/data_out_2_reg[8]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.877    dut/data_out_2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_2_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.704ns (24.293%)  route 2.194ns (75.707%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.663     8.042    dut/cmd_MISO
    SLICE_X63Y86         FDCE                                         r  dut/data_out_2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X63Y86         FDCE                                         r  dut/data_out_2_reg[9]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.877    dut/data_out_2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.704ns (24.293%)  route 2.194ns (75.707%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.663     8.042    dut/cmd_MISO
    SLICE_X63Y86         FDCE                                         r  dut/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X63Y86         FDCE                                         r  dut/data_out_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.877    dut/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 dut/ctr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.704ns (24.293%)  route 2.194ns (75.707%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623     5.144    dut/CLK
    SLICE_X65Y88         FDCE                                         r  dut/ctr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  dut/ctr_data_reg[2]/Q
                         net (fo=5, routed)           1.026     6.626    dut/ctr_data[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.750 r  dut/data_out_2[11]_i_2/O
                         net (fo=1, routed)           0.505     7.255    dut/data_out_2[11]_i_2_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  dut/data_out_2[11]_i_1/O
                         net (fo=24, routed)          0.663     8.042    dut/cmd_MISO
    SLICE_X63Y86         FDCE                                         r  dut/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    dut/CLK
    SLICE_X63Y86         FDCE                                         r  dut/data_out_reg[3]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.877    dut/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dut/data_2_srt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X61Y87         FDCE                                         r  dut/data_2_srt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/data_2_srt_reg[2]/Q
                         net (fo=1, routed)           0.120     1.733    data_2_srt[2]
    SLICE_X62Y87         FDCE                                         r  reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.987    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg2_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.072     1.581    reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dut/data_2_srt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X62Y85         FDCE                                         r  dut/data_2_srt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  dut/data_2_srt_reg[8]/Q
                         net (fo=1, routed)           0.062     1.662    data_2_srt[8]
    SLICE_X63Y85         FDCE                                         r  reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg2_reg[8]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.018     1.503    reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dut/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_1_srt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.473    dut/CLK
    SLICE_X63Y87         FDCE                                         r  dut/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  dut/data_out_reg[4]/Q
                         net (fo=2, routed)           0.129     1.743    dut/data_out[4]
    SLICE_X61Y87         FDCE                                         r  dut/data_1_srt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    dut/CLK
    SLICE_X61Y87         FDCE                                         r  dut/data_1_srt_reg[4]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X61Y87         FDCE (Hold_fdce_C_D)         0.066     1.573    dut/data_1_srt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dut/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_1_srt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.997%)  route 0.125ns (47.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X62Y86         FDCE                                         r  dut/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/data_out_reg[8]/Q
                         net (fo=2, routed)           0.125     1.738    dut/data_out[8]
    SLICE_X62Y85         FDCE                                         r  dut/data_1_srt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    dut/CLK
    SLICE_X62Y85         FDCE                                         r  dut/data_1_srt_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.076     1.563    dut/data_1_srt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dut/data_1_srt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X61Y87         FDCE                                         r  dut/data_1_srt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/data_1_srt_reg[3]/Q
                         net (fo=1, routed)           0.118     1.732    data_1_srt[3]
    SLICE_X62Y87         FDCE                                         r  reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.987    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg1_reg[3]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.047     1.556    reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/data_1_srt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X62Y85         FDCE                                         r  dut/data_1_srt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/data_1_srt_reg[2]/Q
                         net (fo=1, routed)           0.124     1.737    data_1_srt[2]
    SLICE_X62Y87         FDCE                                         r  reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.987    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg1_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.070     1.558    reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_1_srt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.215%)  route 0.124ns (46.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X62Y86         FDCE                                         r  dut/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/data_out_reg[7]/Q
                         net (fo=2, routed)           0.124     1.737    dut/data_out[7]
    SLICE_X62Y85         FDCE                                         r  dut/data_1_srt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    dut/CLK
    SLICE_X62Y85         FDCE                                         r  dut/data_1_srt_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.071     1.558    dut/data_1_srt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/data_out_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_2_srt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.780%)  route 0.131ns (48.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X63Y86         FDCE                                         r  dut/data_out_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/data_out_2_reg[8]/Q
                         net (fo=2, routed)           0.131     1.745    dut/data_out_2[8]
    SLICE_X62Y85         FDCE                                         r  dut/data_2_srt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    dut/CLK
    SLICE_X62Y85         FDCE                                         r  dut/data_2_srt_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.078     1.565    dut/data_2_srt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dut/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.473    dut/CLK
    SLICE_X63Y87         FDCE                                         r  dut/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  dut/data_out_reg[1]/Q
                         net (fo=2, routed)           0.124     1.738    dut/data_out[1]
    SLICE_X63Y86         FDCE                                         r  dut/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    dut/CLK
    SLICE_X63Y86         FDCE                                         r  dut/data_out_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.070     1.557    dut/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dut/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    dut/CLK
    SLICE_X63Y86         FDCE                                         r  dut/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/data_out_reg[3]/Q
                         net (fo=2, routed)           0.122     1.735    dut/data_out[3]
    SLICE_X63Y87         FDCE                                         r  dut/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.987    dut/CLK
    SLICE_X63Y87         FDCE                                         r  dut/data_out_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X63Y87         FDCE (Hold_fdce_C_D)         0.066     1.554    dut/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   old_ready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   reg1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   reg1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   reg1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   reg1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   reg1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   reg1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   reg1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   reg1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   old_ready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   old_ready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   old_ready_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   old_ready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   reg1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   reg1_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.043ns  (logic 5.328ns (31.260%)  route 11.715ns (68.740%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.603     7.056    sw_IBUF[0]
    SLICE_X60Y85         LUT3 (Prop_lut3_I1_O)        0.150     7.206 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.112    13.318    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725    17.043 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.043    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.597ns  (logic 5.083ns (30.627%)  route 11.514ns (69.373%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.603     7.056    sw_IBUF[0]
    SLICE_X60Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.911    13.090    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.597 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.597    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.474ns  (logic 5.310ns (32.229%)  route 11.165ns (67.771%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.208     6.661    sw_IBUF[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.150     6.811 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.957    12.768    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    16.474 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.474    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.189ns  (logic 5.287ns (32.659%)  route 10.902ns (67.341%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.960     6.412    sw_IBUF[0]
    SLICE_X60Y85         LUT3 (Prop_lut3_I1_O)        0.116     6.528 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.942    12.471    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.718    16.189 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.189    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.124ns  (logic 5.282ns (32.758%)  route 10.842ns (67.242%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.280     6.733    sw_IBUF[0]
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.118     6.851 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.562    12.413    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    16.124 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.124    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.015ns  (logic 5.081ns (31.727%)  route 10.934ns (68.273%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.135     6.588    sw_IBUF[0]
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.712 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.799    12.511    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.015 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.015    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.014ns  (logic 5.078ns (31.709%)  route 10.936ns (68.291%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.280     6.733    sw_IBUF[0]
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.656    12.513    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    16.014 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.014    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.360ns  (logic 5.085ns (33.108%)  route 10.275ns (66.892%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          4.960     6.412    sw_IBUF[0]
    SLICE_X60Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.536 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.315    11.851    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.360 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.360    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.001ns  (logic 5.107ns (34.042%)  route 9.894ns (65.958%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.208     6.661    sw_IBUF[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.785 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.686    11.471    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.001 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.001    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.513ns  (logic 5.311ns (36.593%)  route 9.202ns (63.407%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          5.661     7.113    sw_IBUF[0]
    SLICE_X65Y85         LUT3 (Prop_lut3_I1_O)        0.152     7.265 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.541    10.807    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    14.513 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.513    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.961ns  (logic 1.538ns (31.005%)  route 3.423ns (68.995%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.381     2.602    sw_IBUF[0]
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.046     2.648 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.042     3.690    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.271     4.961 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.961    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.128ns  (logic 1.492ns (29.101%)  route 3.636ns (70.899%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.587     2.808    sw_IBUF[0]
    SLICE_X65Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.853 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.049     3.902    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     5.128 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.128    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.266ns  (logic 1.532ns (29.090%)  route 3.734ns (70.910%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.587     2.808    sw_IBUF[0]
    SLICE_X65Y85         LUT3 (Prop_lut3_I1_O)        0.044     2.852 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.147     3.999    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.267     5.266 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.266    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.683ns  (logic 1.497ns (26.335%)  route 4.186ns (73.665%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.415     2.636    sw_IBUF[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.681 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.771     4.452    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     5.683 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.683    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.929ns  (logic 1.476ns (24.888%)  route 4.454ns (75.112%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.304     2.525    sw_IBUF[0]
    SLICE_X60Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.570 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.150     4.720    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     5.929 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.929    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.167ns  (logic 1.471ns (23.856%)  route 4.696ns (76.144%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.381     2.602    sw_IBUF[0]
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.647 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.315     4.962    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     6.167 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.167    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.181ns  (logic 1.541ns (24.932%)  route 4.640ns (75.068%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.473     2.694    sw_IBUF[0]
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.048     2.742 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.167     4.909    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     6.181 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.181    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.226ns  (logic 1.468ns (23.580%)  route 4.758ns (76.420%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.473     2.694    sw_IBUF[0]
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.045     2.739 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.285     5.024    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     6.226 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.226    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.257ns  (logic 1.550ns (24.778%)  route 4.707ns (75.222%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.304     2.525    sw_IBUF[0]
    SLICE_X60Y85         LUT3 (Prop_lut3_I1_O)        0.048     2.573 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.403     4.976    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.282     6.257 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.257    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.374ns  (logic 1.531ns (24.019%)  route 4.843ns (75.981%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          2.415     2.636    sw_IBUF[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I1_O)        0.042     2.678 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.428     5.106    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     6.374 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.374    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.252ns  (logic 4.455ns (39.599%)  route 6.796ns (60.401%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  reg2_reg[5]/Q
                         net (fo=1, routed)           0.854     6.414    reg2[5]
    SLICE_X60Y85         LUT3 (Prop_lut3_I0_O)        0.318     6.732 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.942    12.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.718    16.393 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.393    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.239ns  (logic 4.471ns (39.777%)  route 6.769ns (60.223%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  reg2_reg[7]/Q
                         net (fo=1, routed)           0.656     6.216    reg2[7]
    SLICE_X60Y85         LUT3 (Prop_lut3_I0_O)        0.327     6.543 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.112    12.655    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725    16.380 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.380    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.946ns  (logic 4.315ns (39.418%)  route 6.631ns (60.582%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  reg2_reg[0]/Q
                         net (fo=1, routed)           0.674     6.272    reg2[0]
    SLICE_X62Y85         LUT3 (Prop_lut3_I0_O)        0.152     6.424 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.957    12.381    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    16.088 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.088    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.698ns  (logic 4.454ns (41.634%)  route 6.244ns (58.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  reg2_reg[3]/Q
                         net (fo=1, routed)           0.682     6.244    reg2[3]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.324     6.568 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.562    12.130    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    15.841 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.841    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.686ns  (logic 4.219ns (39.481%)  route 6.467ns (60.519%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  reg2_reg[8]/Q
                         net (fo=1, routed)           0.669     6.229    reg2[8]
    SLICE_X63Y85         LUT3 (Prop_lut3_I0_O)        0.296     6.525 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.799    12.324    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.828 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.828    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 4.222ns (39.626%)  route 6.433ns (60.374%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  reg2_reg[6]/Q
                         net (fo=1, routed)           0.522     6.082    reg2[6]
    SLICE_X60Y85         LUT3 (Prop_lut3_I0_O)        0.297     6.379 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.911    12.290    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.796 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.796    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.562ns  (logic 4.081ns (38.637%)  route 6.481ns (61.363%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  reg2_reg[2]/Q
                         net (fo=1, routed)           0.826     6.424    reg2[2]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.548 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.656    12.204    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.705 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.705    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.400ns  (logic 4.089ns (39.315%)  route 6.311ns (60.685%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  reg1_reg[4]/Q
                         net (fo=1, routed)           0.996     6.595    reg1[4]
    SLICE_X60Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.719 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.315    12.034    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.543 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.543    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.740ns  (logic 4.248ns (43.612%)  route 5.492ns (56.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  reg2_reg[1]/Q
                         net (fo=1, routed)           0.806     6.366    reg2[1]
    SLICE_X62Y85         LUT3 (Prop_lut3_I0_O)        0.299     6.665 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.686    11.351    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.881 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.881    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 4.314ns (50.683%)  route 4.198ns (49.317%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X65Y85         FDCE                                         r  reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  reg1_reg[11]/Q
                         net (fo=1, routed)           0.656     6.254    reg1[11]
    SLICE_X65Y85         LUT3 (Prop_lut3_I2_O)        0.152     6.406 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.541     9.947    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    13.653 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.653    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_update_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.357ns (79.810%)  route 0.343ns (20.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reg_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  reg_update_reg/Q
                         net (fo=2, routed)           0.343     1.959    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.175 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.175    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sclk_wire_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.372ns (72.201%)  route 0.528ns (27.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.592     1.475    dut/CLK
    SLICE_X64Y90         FDPE                                         r  dut/sclk_wire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDPE (Prop_fdpe_C_Q)         0.164     1.639 r  dut/sclk_wire_reg/Q
                         net (fo=4, routed)           0.528     2.168    sclk_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.208     3.376 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.376    sclk
    G3                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.502ns (71.255%)  route 0.606ns (28.745%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.474    dut/CLK
    SLICE_X64Y88         FDCE                                         r  dut/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  dut/FSM_sequential_current_state_reg[0]/Q
                         net (fo=17, routed)          0.261     1.899    dut/current_state[0]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.051     1.950 r  dut/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.345     2.295    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.287     3.583 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.583    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.415ns (67.062%)  route 0.695ns (32.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.474    dut/CLK
    SLICE_X64Y88         FDCE                                         r  dut/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  dut/FSM_sequential_current_state_reg[0]/Q
                         net (fo=17, routed)          0.282     1.921    dut/current_state[0]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  dut/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     2.378    cs_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.584 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.584    cs
    H1                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.412ns (53.959%)  route 1.205ns (46.041%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y85         FDCE                                         r  reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  reg1_reg[10]/Q
                         net (fo=1, routed)           0.156     1.769    reg1[10]
    SLICE_X65Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.049     2.863    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.090 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.090    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.500ns (57.094%)  route 1.127ns (42.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  reg2_reg[9]/Q
                         net (fo=1, routed)           0.085     1.685    reg2[9]
    SLICE_X63Y85         LUT3 (Prop_lut3_I0_O)        0.101     1.786 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.042     2.829    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.271     4.100 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.100    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.454ns (52.064%)  route 1.339ns (47.936%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y85         FDCE                                         r  reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  reg2_reg[11]/Q
                         net (fo=1, routed)           0.191     1.804    reg2[11]
    SLICE_X65Y85         LUT3 (Prop_lut3_I0_O)        0.046     1.850 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.147     2.998    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.267     4.265 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.265    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.395ns  (logic 1.417ns (41.726%)  route 1.978ns (58.274%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  reg1_reg[1]/Q
                         net (fo=1, routed)           0.207     1.819    reg1[1]
    SLICE_X62Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.864 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.771     3.636    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.866 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.866    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.845ns  (logic 1.457ns (37.898%)  route 2.388ns (62.102%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  reg1_reg[3]/Q
                         net (fo=1, routed)           0.221     1.835    reg1[3]
    SLICE_X62Y87         LUT3 (Prop_lut3_I2_O)        0.044     1.879 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.167     4.046    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     5.318 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.318    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.845ns  (logic 1.388ns (36.098%)  route 2.457ns (63.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  reg1_reg[2]/Q
                         net (fo=1, routed)           0.173     1.787    reg1[2]
    SLICE_X62Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.285     4.117    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     5.319 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.319    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/ctr_tempo_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.441ns (17.534%)  route 6.779ns (82.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.779     8.220    dut/btnc_IBUF
    SLICE_X64Y90         FDCE                                         f  dut/ctr_tempo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    dut/CLK
    SLICE_X64Y90         FDCE                                         r  dut/ctr_tempo_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/ctr_tempo_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.441ns (17.534%)  route 6.779ns (82.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.779     8.220    dut/btnc_IBUF
    SLICE_X64Y90         FDCE                                         f  dut/ctr_tempo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    dut/CLK
    SLICE_X64Y90         FDCE                                         r  dut/ctr_tempo_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/ctr_tempo_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.441ns (17.534%)  route 6.779ns (82.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.779     8.220    dut/btnc_IBUF
    SLICE_X64Y90         FDCE                                         f  dut/ctr_tempo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    dut/CLK
    SLICE_X64Y90         FDCE                                         r  dut/ctr_tempo_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/sclk_wire_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.441ns (17.534%)  route 6.779ns (82.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.779     8.220    dut/btnc_IBUF
    SLICE_X64Y90         FDPE                                         f  dut/sclk_wire_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    dut/CLK
    SLICE_X64Y90         FDPE                                         r  dut/sclk_wire_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/ctr_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.929ns  (logic 1.441ns (18.177%)  route 6.488ns (81.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.488     7.929    dut/btnc_IBUF
    SLICE_X65Y89         FDCE                                         f  dut/ctr_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    dut/CLK
    SLICE_X65Y89         FDCE                                         r  dut/ctr_data_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/ctr_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.929ns  (logic 1.441ns (18.177%)  route 6.488ns (81.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.488     7.929    dut/btnc_IBUF
    SLICE_X65Y89         FDCE                                         f  dut/ctr_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    dut/CLK
    SLICE_X65Y89         FDCE                                         r  dut/ctr_data_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.929ns  (logic 1.441ns (18.177%)  route 6.488ns (81.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.488     7.929    dut/btnc_IBUF
    SLICE_X64Y89         FDCE                                         f  dut/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    dut/CLK
    SLICE_X64Y89         FDCE                                         r  dut/data_out_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_start_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.893ns  (logic 1.441ns (18.261%)  route 6.452ns (81.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.452     7.893    btnc_IBUF
    SLICE_X64Y83         FDPE                                         f  reg_start_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502     4.843    clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reg_start_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.774ns  (logic 1.441ns (18.541%)  route 6.332ns (81.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.332     7.774    dut/btnc_IBUF
    SLICE_X64Y88         FDCE                                         f  dut/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.847    dut/CLK
    SLICE_X64Y88         FDCE                                         r  dut/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.774ns  (logic 1.441ns (18.541%)  route 6.332ns (81.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          6.332     7.774    dut/btnc_IBUF
    SLICE_X64Y88         FDCE                                         f  dut/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.847    dut/CLK
    SLICE_X64Y88         FDCE                                         r  dut/FSM_sequential_current_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            dut/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.220ns (38.630%)  route 0.350ns (61.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sdata1_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.570    dut/data_out_reg[0]_0[0]
    SLICE_X64Y89         FDCE                                         r  dut/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.861     1.989    dut/CLK
    SLICE_X64Y89         FDCE                                         r  dut/data_out_reg[0]/C

Slack:                    inf
  Source:                 sdata2
                            (input port)
  Destination:            dut/data_out_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.222ns (32.722%)  route 0.457ns (67.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  sdata2 (IN)
                         net (fo=0)                   0.000     0.000    sdata2
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sdata2_IBUF_inst/O
                         net (fo=1, routed)           0.457     0.679    dut/D[0]
    SLICE_X65Y87         FDCE                                         r  dut/data_out_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.987    dut/CLK
    SLICE_X65Y87         FDCE                                         r  dut/data_out_2_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_update_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.210ns (10.105%)  route 1.864ns (89.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          1.864     2.073    btnc_IBUF
    SLICE_X65Y61         FDPE                                         f  reg_update_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reg_update_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.210ns (8.644%)  route 2.214ns (91.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          2.214     2.424    btnc_IBUF
    SLICE_X63Y85         FDCE                                         f  reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg1_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg1_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.210ns (8.644%)  route 2.214ns (91.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          2.214     2.424    btnc_IBUF
    SLICE_X63Y85         FDCE                                         f  reg1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg1_reg[8]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg1_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.210ns (8.644%)  route 2.214ns (91.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          2.214     2.424    btnc_IBUF
    SLICE_X63Y85         FDCE                                         f  reg1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg1_reg[9]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.210ns (8.644%)  route 2.214ns (91.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          2.214     2.424    btnc_IBUF
    SLICE_X63Y85         FDCE                                         f  reg2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg2_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg2_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.210ns (8.644%)  route 2.214ns (91.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          2.214     2.424    btnc_IBUF
    SLICE_X63Y85         FDCE                                         f  reg2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg2_reg[8]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg2_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.210ns (8.644%)  route 2.214ns (91.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          2.214     2.424    btnc_IBUF
    SLICE_X63Y85         FDCE                                         f  reg2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  reg2_reg[9]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            dut/data_1_srt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.428ns  (logic 0.210ns (8.629%)  route 2.219ns (91.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=88, routed)          2.219     2.428    dut/btnc_IBUF
    SLICE_X62Y85         FDCE                                         f  dut/data_1_srt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.986    dut/CLK
    SLICE_X62Y85         FDCE                                         r  dut/data_1_srt_reg[1]/C





