// Seed: 1354985629
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    input tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wor id_11,
    input wand id_12,
    output supply0 id_13,
    input wor id_14,
    input wor id_15,
    output wire id_16,
    output tri1 id_17,
    output supply0 id_18,
    output tri id_19,
    input tri0 id_20,
    output supply0 id_21,
    input supply1 id_22
);
  assign id_19 = id_15 - id_22 ^ {1'h0, 1, id_12, id_12};
  wire id_24;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3,
    output supply1 id_4,
    output tri id_5,
    input supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_0,
      id_6,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
endmodule
