; ModuleID = 'C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f80:128:128-v64:64:64-v128:128:128-a0:0:64-f80:32:32-n8:16:32-S32"
target triple = "i686-pc-mingw32"

@y_OC_V_OC_channel_st = internal unnamed_addr constant [12 x i8] c"y.V.channel\00"
@y_OC_V_str = internal unnamed_addr constant [4 x i8] c"y.V\00"
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@goertzel_algorithm_s = internal unnamed_addr constant [27 x i8] c"goertzel_algorithm_simpler\00"
@bufIn_LF_0_NF_OC_V_s = internal unnamed_addr constant [19 x i8] c"bufIn[0].V.channel\00"
@aux_array_OC_V_OC_ch = internal unnamed_addr constant [20 x i8] c"aux_array.V.channel\00"
@aux_array_OC_V_str = internal unnamed_addr constant [12 x i8] c"aux_array.V\00"
@arrayAuxiliar_V = internal unnamed_addr global [2048 x i32] zeroinitializer
@ap_fifo_str = internal unnamed_addr constant [8 x i8] c"ap_fifo\00"
@REAL_PARTE_W_V_old37 = constant [8 x i33] [i33 -1648476, i33 -2194647, i33 -3065096, i33 -4578322, i33 -7566935, i33 -14824949, i33 -41117596, i33 -363134115]
@REAL_PARTE_W_V_old = constant [8 x i64] [i64 8588286116, i64 8587739945, i64 8586869496, i64 8585356270, i64 8582367657, i64 8575109643, i64 8548816996, i64 8226800477]
@REAL_PARTE_W_V = constant [8 x i30] [i30 -1648476, i30 -2194647, i30 -3065096, i30 -4578322, i30 -7566935, i30 -14824949, i30 -41117596, i30 -363134115]
@IMAGINARIO_W_V_old = constant [8 x i64] [i64 84139586, i64 97081058, i64 114726357, i64 140208776, i64 180237123, i64 252225543, i64 419733325, i64 1235589960]
@IMAGINARIO_W_V = constant [8 x i31] [i31 84139586, i31 97081058, i31 114726357, i31 140208776, i31 180237123, i31 252225543, i31 419733325, i31 -911893688]
@p_str99 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str98 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str97 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str96 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str95 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str93 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str92 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str91 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str90 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str9 = private unnamed_addr constant [5 x i8] c"both\00", align 1
@p_str89 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str88 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str87 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str86 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str85 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str84 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str83 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str82 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str80 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str8 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str79 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str78 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str77 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str76 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str75 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str74 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str73 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str72 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str71 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str70 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str7 = private unnamed_addr constant [12 x i8] c"CONTROL_BUS\00", align 1
@p_str69 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str67 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str66 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str65 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str64 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str63 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str62 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str6 = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1
@p_str59 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str58 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str57 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str56 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str55 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str54 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str53 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str51 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str50 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str5 = private unnamed_addr constant [4 x i8] c"lg1\00", align 1
@p_str49 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str48 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str47 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str46 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str45 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str44 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str43 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str42 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str41 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str40 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str4 = private unnamed_addr constant [4 x i8] c"mul\00", align 1
@p_str39 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str38 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str3 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str12 = private unnamed_addr constant [17 x i8] c"RD_Loop_Into_Buf\00", align 1
@p_str114 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str113 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str112 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str111 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str110 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str11 = private unnamed_addr constant [12 x i8] c"hls_label_0\00", align 1
@p_str109 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str108 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str107 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str106 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str105 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str104 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str103 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str102 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str101 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str100 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str10 = private unnamed_addr constant [3 x i8] c"g1\00", align 1
@p_str = private unnamed_addr constant [4 x i8] c"lp3\00", align 1

define internal fastcc void @read_data(i32* %input_data_V, i4* %input_keep_V, i4* %input_strb_V, i4* %input_user_V, i1* %input_last_V, i5* %input_id_V, i5* %input_dest_V, i32* %buf_0_V) {
.critedge:
  call void (...)* @_ssdm_op_SpecInterface(i32* %buf_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str62, i32 0, i32 0, [1 x i8]* @p_str63, [1 x i8]* @p_str64, [1 x i8]* @p_str65, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str66, [1 x i8]* @p_str67)
  call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i4* %input_keep_V, i4* %input_strb_V, i4* %input_user_V, i1* %input_last_V, i5* %input_id_V, i5* %input_dest_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)
  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str12) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str12)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind
  %empty = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %input_data_V, i4* %input_keep_V, i4* %input_strb_V, i4* %input_user_V, i1* %input_last_V, i5* %input_id_V, i5* %input_dest_V)
  %p_Val2_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty, 0
  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %buf_0_V, i32 %p_Val2_s)
  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str12, i32 %tmp)
  ret void
}

declare i98 @llvm.part.select.i98(i98, i32, i32) nounwind readnone

declare i97 @llvm.part.select.i97(i97, i32, i32) nounwind readnone

declare i95 @llvm.part.select.i95(i95, i32, i32) nounwind readnone

declare i64 @llvm.part.select.i64(i64, i32, i32) nounwind readnone

declare i32 @llvm.part.select.i32(i32, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define void @goertzel_algorithm_simpler(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V) {
arrayctor.loop1.preheader:
  %bufIn_0_V = alloca i32, align 4
  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str3) nounwind
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALG_data_V), !map !129
  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_keep_V), !map !133
  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_strb_V), !map !137
  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_user_V), !map !141
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALG_last_V), !map !145
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_id_V), !map !149
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_dest_V), !map !153
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALG_data_V), !map !157
  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_keep_V), !map !163
  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_strb_V), !map !167
  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_user_V), !map !171
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALG_last_V), !map !175
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_id_V), !map !179
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_dest_V), !map !183
  call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @goertzel_algorithm_s) nounwind
  %aux_array_V = alloca i32, align 4
  %empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @aux_array_OC_V_OC_ch, i32 1, [1 x i8]* @p_str108, [1 x i8]* @p_str108, i32 4, i32 2048, i32* %aux_array_V, i32* %aux_array_V)
  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)
  %y_V = alloca i32, align 4
  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @y_OC_V_OC_channel_st, i32 1, [1 x i8]* @p_str101, [1 x i8]* @p_str101, i32 4, i32 16, i32* %y_V, i32* %y_V)
  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str102, i32 0, i32 0, [1 x i8]* @p_str103, [1 x i8]* @p_str104, [1 x i8]* @p_str105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str106, [1 x i8]* @p_str107)
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str7, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)
  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)
  call fastcc void @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, i32* %bufIn_0_V)
  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @bufIn_LF_0_NF_OC_V_s, i32 1, [1 x i8]* @p_str38, [1 x i8]* @p_str38, i32 4, i32 0, i32* %bufIn_0_V, i32* %bufIn_0_V)
  call void (...)* @_ssdm_op_SpecInterface(i32* %bufIn_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str40, [1 x i8]* @p_str41, [1 x i8]* @p_str42, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str43, [1 x i8]* @p_str44)
  call fastcc void @devuelveAuxArray(i32* %aux_array_V, i32* %bufIn_0_V)
  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @aux_array_OC_V_str, i32 1, [1 x i8]* @p_str45, [1 x i8]* @p_str45, i32 4, i32 2048, i32* %aux_array_V, i32* %aux_array_V)
  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str46, i32 0, i32 0, [1 x i8]* @p_str47, [1 x i8]* @p_str48, [1 x i8]* @p_str49, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str50, [1 x i8]* @p_str51)
  call fastcc void @Loop_g1_proc(i32* %aux_array_V, i32* %y_V)
  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @y_OC_V_str, i32 1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, i32 4, i32 16, i32* %y_V, i32* %y_V)
  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str54, i32 0, i32 0, [1 x i8]* @p_str55, [1 x i8]* @p_str56, [1 x i8]* @p_str57, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str58, [1 x i8]* @p_str59)
  call fastcc void @Loop_2_proc(i32* %y_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)
  ret void
}

define internal fastcc { i32, i32 } @goertzelInterno_simp(i4 %indiceK, i32* %aux_array_V) {
  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)
  %indiceK_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %indiceK)
  %indiceK_cast1 = zext i4 %indiceK_read to i32
  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str4, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind
  %REAL_PARTE_W_V_addr = getelementptr [8 x i30]* @REAL_PARTE_W_V, i32 0, i32 %indiceK_cast1
  %REAL_PARTE_W_V_load = load i30* %REAL_PARTE_W_V_addr, align 4
  %REAL_PARTE_W_V_load_s = sext i30 %REAL_PARTE_W_V_load to i33
  %OP1_V_1_cast = zext i33 %REAL_PARTE_W_V_load_s to i97
  br label %1

; <label>:1                                       ; preds = %"ap_fixed_base<130, 66, true, 5, 3, 0>.exit", %0
  %p_Val2_6 = phi i64 [ 0, %0 ], [ %d2_V, %"ap_fixed_base<130, 66, true, 5, 3, 0>.exit" ]
  %d2_V = phi i64 [ 0, %0 ], [ %p_Val2_20, %"ap_fixed_base<130, 66, true, 5, 3, 0>.exit" ]
  %i = phi i11 [ 0, %0 ], [ %i_1, %"ap_fixed_base<130, 66, true, 5, 3, 0>.exit" ]
  %exitcond = icmp eq i11 %i, -1
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2047, i64 2047, i64 2047)
  %i_1 = add i11 %i, 1
  br i1 %exitcond, label %"ap_fixed_base<128, 64, true, 5, 3, 0>.exit", label %"ap_fixed_base<130, 66, true, 5, 3, 0>.exit"

"ap_fixed_base<130, 66, true, 5, 3, 0>.exit":     ; preds = %1
  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind
  %p_Val2_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %aux_array_V)
  %OP2_V_1_cast = sext i64 %d2_V to i97
  %p_Val2_4 = mul i97 %OP2_V_1_cast, %OP1_V_1_cast
  %tmp_2 = call i96 @_ssdm_op_BitConcatenate.i96.i32.i64(i32 %p_Val2_18, i64 0)
  %tmp_2_cast = sext i96 %tmp_2 to i98
  %tmp_8_cast = sext i97 %p_Val2_4 to i98
  %p_Val2_5 = add i98 %tmp_8_cast, %tmp_2_cast
  %tmp_12 = call i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64 %p_Val2_6, i32 0)
  %tmp_12_cast = sext i96 %tmp_12 to i98
  %p_Val2_7 = sub i98 %p_Val2_5, %tmp_12_cast
  %signbit_5 = call i1 @_ssdm_op_BitSelect.i1.i98.i32(i98 %p_Val2_7, i32 97)
  %p_Val2_8 = call i64 @_ssdm_op_PartSelect.i64.i98.i32.i32(i98 %p_Val2_7, i32 32, i32 95)
  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i98.i32(i98 %p_Val2_7, i32 31)
  %tmp_51 = trunc i98 %p_Val2_7 to i1
  %tmp_36 = or i1 %tmp_51, %tmp_50
  %tmp_37 = call i30 @_ssdm_op_PartSelect.i30.i98.i32.i32(i98 %p_Val2_7, i32 1, i32 30)
  %tmp_38 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %tmp_37, i1 %tmp_36)
  %tmp_18 = icmp ne i31 %tmp_38, 0
  %qb_assign_1 = and i1 %tmp_18, %signbit_5
  %tmp_19 = zext i1 %qb_assign_1 to i64
  %p_Val2_20 = add nsw i64 %p_Val2_8, %tmp_19
  br label %1

"ap_fixed_base<128, 64, true, 5, 3, 0>.exit":     ; preds = %1
  %OP2_V_cast3 = sext i64 %d2_V to i97
  %OP2_V_cast = sext i64 %d2_V to i95
  %p_Val2_s = mul i97 %OP1_V_1_cast, %OP2_V_cast3
  %signbit = call i1 @_ssdm_op_BitSelect.i1.i97.i32(i97 %p_Val2_s, i32 96)
  %p_Val2_1 = call i64 @_ssdm_op_PartSelect.i64.i97.i32.i32(i97 %p_Val2_s, i32 32, i32 95)
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i97.i32(i97 %p_Val2_s, i32 31)
  %tmp_8 = trunc i97 %p_Val2_s to i1
  %tmp_3 = or i1 %tmp_8, %tmp
  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i97.i32.i32(i97 %p_Val2_s, i32 1, i32 30)
  %tmp_5 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %tmp_4, i1 %tmp_3)
  %tmp_6 = icmp ne i31 %tmp_5, 0
  %qb_assign = and i1 %tmp_6, %signbit
  %tmp_7 = zext i1 %qb_assign to i64
  %p_Val2_2 = add nsw i64 %tmp_7, %p_Val2_1
  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 63)
  %p_Val2_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_2, i32 32, i32 63)
  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 31)
  %tmp_31 = trunc i64 %p_Val2_2 to i1
  %tmp_s = or i1 %tmp_31, %tmp_25
  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %p_Val2_2, i32 1, i32 30)
  %tmp_9 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %tmp_1, i1 %tmp_s)
  %tmp_10 = icmp ne i31 %tmp_9, 0
  %qb_assign_2 = and i1 %tmp_10, %signbit_1
  %tmp_11 = zext i1 %qb_assign_2 to i32
  %p_Val2_9 = add nsw i32 %tmp_11, %p_Val2_3
  %tmp_13 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_Val2_9, i32 1, i32 31)
  %tmp_14 = call i63 @_ssdm_op_BitConcatenate.i63.i31.i32(i31 %tmp_13, i32 0)
  %tmp_15 = sext i63 %tmp_14 to i64
  %p_Val2_10 = sub i64 %tmp_15, %p_Val2_6
  %signbit_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_10, i32 63)
  %p_Val2_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_10, i32 32, i32 63)
  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_10, i32 31)
  %tmp_42 = trunc i64 %p_Val2_10 to i1
  %tmp_16 = or i1 %tmp_42, %tmp_41
  %tmp_17 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %p_Val2_10, i32 1, i32 30)
  %tmp_20 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %tmp_17, i1 %tmp_16)
  %tmp_21 = icmp ne i31 %tmp_20, 0
  %qb_assign_3 = and i1 %tmp_21, %signbit_2
  %tmp_22 = zext i1 %qb_assign_3 to i32
  %p_Val2_12 = add nsw i32 %tmp_22, %p_Val2_11
  %IMAGINARIO_W_V_addr = getelementptr [8 x i31]* @IMAGINARIO_W_V, i32 0, i32 %indiceK_cast1
  %IMAGINARIO_W_V_load = load i31* %IMAGINARIO_W_V_addr, align 4
  %OP1_V_2_cast = zext i31 %IMAGINARIO_W_V_load to i95
  %p_Val2_13 = mul i95 %OP1_V_2_cast, %OP2_V_cast
  %signbit_3 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %p_Val2_13, i32 94)
  %tmp_23 = call i63 @_ssdm_op_PartSelect.i63.i95.i32.i32(i95 %p_Val2_13, i32 32, i32 94)
  %p_Val2_14 = sext i63 %tmp_23 to i64
  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %p_Val2_13, i32 31)
  %tmp_45 = trunc i95 %p_Val2_13 to i1
  %tmp_24 = or i1 %tmp_45, %tmp_44
  %tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i95.i32.i32(i95 %p_Val2_13, i32 1, i32 30)
  %tmp_27 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %tmp_26, i1 %tmp_24)
  %tmp_28 = icmp ne i31 %tmp_27, 0
  %qb_assign_4 = and i1 %tmp_28, %signbit_3
  %tmp_29 = zext i1 %qb_assign_4 to i64
  %p_Val2_15 = add nsw i64 %tmp_29, %p_Val2_14
  %signbit_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_15, i32 63)
  %p_Val2_16 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_15, i32 32, i32 63)
  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_15, i32 31)
  %tmp_48 = trunc i64 %p_Val2_15 to i1
  %tmp_30 = or i1 %tmp_48, %tmp_47
  %tmp_32 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %p_Val2_15, i32 1, i32 30)
  %tmp_33 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %tmp_32, i1 %tmp_30)
  %tmp_34 = icmp ne i31 %tmp_33, 0
  %qb_assign_5 = and i1 %tmp_34, %signbit_4
  %tmp_35 = zext i1 %qb_assign_5 to i32
  %p_Val2_17 = add nsw i32 %tmp_35, %p_Val2_16
  %mrv = insertvalue { i32, i32 } undef, i32 %p_Val2_12, 0
  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %p_Val2_17, 1
  ret { i32, i32 } %mrv_1
}

define internal fastcc void @devuelveAuxArray(i32* %aux_array_V, i32* %bufIn_0_V) {
.preheader.preheader:
  call void (...)* @_ssdm_op_SpecInterface(i32* %bufIn_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [1 x i8]* @p_str80)
  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)
  br label %0

; <label>:0                                       ; preds = %1, %.preheader.preheader
  %i = phi i11 [ 0, %.preheader.preheader ], [ %i_2, %1 ]
  %exitcond = icmp eq i11 %i, -1
  %i_2 = add i11 %i, 1
  br i1 %exitcond, label %2, label %1

; <label>:1                                       ; preds = %0
  %i_cast2 = zext i11 %i to i32
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2047, i64 2047, i64 2047)
  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind
  %i_2_cast = zext i11 %i_2 to i32
  %arrayAuxiliar_V_addr = getelementptr [2048 x i32]* @arrayAuxiliar_V, i32 0, i32 %i_2_cast
  %arrayAuxiliar_V_load = load i32* %arrayAuxiliar_V_addr, align 4
  %arrayAuxiliar_V_addr_1 = getelementptr [2048 x i32]* @arrayAuxiliar_V, i32 0, i32 %i_cast2
  store i32 %arrayAuxiliar_V_load, i32* %arrayAuxiliar_V_addr_1, align 4
  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %aux_array_V, i32 %arrayAuxiliar_V_load)
  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp)
  br label %0

; <label>:2                                       ; preds = %0
  %bufIn_0_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %bufIn_0_V)
  store i32 %bufIn_0_V_read, i32* getelementptr inbounds ([2048 x i32]* @arrayAuxiliar_V, i32 0, i32 2047), align 4
  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %aux_array_V, i32 %bufIn_0_V_read)
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5*, i5*, i1*, i4*, i4*, i4*, i32*, i5, i5, i1, i4, i4, i4, i32) {
entry:
  store i5 %7, i5* %0
  store i5 %8, i5* %1
  store i1 %9, i1* %2
  store i4 %10, i4* %3
  store i4 %11, i4* %4
  store i4 %12, i4* %5
  store i32 %13, i32* %6
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32*, i32) {
entry:
  %empty = call i32 @_autotb_FifoWrite_i32(i32* %0, i32 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.i32P(i32*, i32) {
entry:
  %empty = call i32 @_autotb_FifoWrite_i32(i32* %0, i32 %1)
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecResourceLimit(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecRegionEnd(...) {
entry:
  ret i32 0
}

define weak i32 @_ssdm_op_SpecRegionBegin(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecLoopTripCount(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecLoopName(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecDataflowPipeline(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecChannel(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32*, i4*, i4*, i4*, i1*, i5*, i5*) {
entry:
  %empty = load i32* %0
  %empty_20 = load i4* %1
  %empty_21 = load i4* %2
  %empty_22 = load i4* %3
  %empty_23 = load i1* %4
  %empty_24 = load i5* %5
  %empty_25 = load i5* %6
  %mrv_0 = insertvalue { i32, i4, i4, i4, i1, i5, i5 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i4, i4, i4, i1, i5, i5 } %mrv_0, i4 %empty_20, 1
  %mrv2 = insertvalue { i32, i4, i4, i4, i1, i5, i5 } %mrv1, i4 %empty_21, 2
  %mrv3 = insertvalue { i32, i4, i4, i4, i1, i5, i5 } %mrv2, i4 %empty_22, 3
  %mrv4 = insertvalue { i32, i4, i4, i4, i1, i5, i5 } %mrv3, i1 %empty_23, 4
  %mrv5 = insertvalue { i32, i4, i4, i4, i1, i5, i5 } %mrv4, i5 %empty_24, 5
  %mrv6 = insertvalue { i32, i4, i4, i4, i1, i5, i5 } %mrv5, i5 %empty_25, 6
  ret { i32, i4, i4, i4, i1, i5, i5 } %mrv6
}

define weak i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32*) {
entry:
  %empty = call i32 @_autotb_FifoRead_i32(i32* %0)
  ret i32 %empty
}

define weak i32 @_ssdm_op_Read.ap_fifo.i32P(i32*) {
entry:
  %empty = call i32 @_autotb_FifoRead_i32(i32* %0)
  ret i32 %empty
}

define weak i4 @_ssdm_op_Read.ap_auto.i4(i4) {
entry:
  ret i4 %0
}

define weak i64 @_ssdm_op_PartSelect.i64.i98.i32.i32(i98, i32, i32) nounwind readnone {
entry:
  %empty = call i98 @llvm.part.select.i98(i98 %0, i32 %1, i32 %2)
  %empty_26 = trunc i98 %empty to i64
  ret i64 %empty_26
}

define weak i64 @_ssdm_op_PartSelect.i64.i97.i32.i32(i97, i32, i32) nounwind readnone {
entry:
  %empty = call i97 @llvm.part.select.i97(i97 %0, i32 %1, i32 %2)
  %empty_27 = trunc i97 %empty to i64
  ret i64 %empty_27
}

define weak i63 @_ssdm_op_PartSelect.i63.i95.i32.i32(i95, i32, i32) nounwind readnone {
entry:
  %empty = call i95 @llvm.part.select.i95(i95 %0, i32 %1, i32 %2)
  %empty_28 = trunc i95 %empty to i63
  ret i63 %empty_28
}

define weak i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64, i32, i32) nounwind readnone {
entry:
  %empty = call i64 @llvm.part.select.i64(i64 %0, i32 %1, i32 %2)
  %empty_29 = trunc i64 %empty to i32
  ret i32 %empty_29
}

define weak i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_30 = trunc i32 %empty to i31
  ret i31 %empty_30
}

define weak i30 @_ssdm_op_PartSelect.i30.i98.i32.i32(i98, i32, i32) nounwind readnone {
entry:
  %empty = call i98 @llvm.part.select.i98(i98 %0, i32 %1, i32 %2)
  %empty_31 = trunc i98 %empty to i30
  ret i30 %empty_31
}

define weak i30 @_ssdm_op_PartSelect.i30.i97.i32.i32(i97, i32, i32) nounwind readnone {
entry:
  %empty = call i97 @llvm.part.select.i97(i97 %0, i32 %1, i32 %2)
  %empty_32 = trunc i97 %empty to i30
  ret i30 %empty_32
}

define weak i30 @_ssdm_op_PartSelect.i30.i95.i32.i32(i95, i32, i32) nounwind readnone {
entry:
  %empty = call i95 @llvm.part.select.i95(i95 %0, i32 %1, i32 %2)
  %empty_33 = trunc i95 %empty to i30
  ret i30 %empty_33
}

define weak i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64, i32, i32) nounwind readnone {
entry:
  %empty = call i64 @llvm.part.select.i64(i64 %0, i32 %1, i32 %2)
  %empty_34 = trunc i64 %empty to i30
  ret i30 %empty_34
}

declare i1 @_ssdm_op_PartSelect.i1.i98.i32.i32(i98, i32, i32) nounwind readnone

declare i1 @_ssdm_op_PartSelect.i1.i97.i32.i32(i97, i32, i32) nounwind readnone

declare i1 @_ssdm_op_PartSelect.i1.i95.i32.i32(i95, i32, i32) nounwind readnone

declare i1 @_ssdm_op_PartSelect.i1.i64.i32.i32(i64, i32, i32) nounwind readnone

define weak i1 @_ssdm_op_BitSelect.i1.i98.i32(i98, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i98
  %empty_35 = shl i98 1, %empty
  %empty_36 = and i98 %0, %empty_35
  %empty_37 = icmp ne i98 %empty_36, 0
  ret i1 %empty_37
}

define weak i1 @_ssdm_op_BitSelect.i1.i97.i32(i97, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i97
  %empty_38 = shl i97 1, %empty
  %empty_39 = and i97 %0, %empty_38
  %empty_40 = icmp ne i97 %empty_39, 0
  ret i1 %empty_40
}

define weak i1 @_ssdm_op_BitSelect.i1.i95.i32(i95, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i95
  %empty_41 = shl i95 1, %empty
  %empty_42 = and i95 %0, %empty_41
  %empty_43 = icmp ne i95 %empty_42, 0
  ret i1 %empty_43
}

define weak i1 @_ssdm_op_BitSelect.i1.i64.i32(i64, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i64
  %empty_44 = shl i64 1, %empty
  %empty_45 = and i64 %0, %empty_44
  %empty_46 = icmp ne i64 %empty_45, 0
  ret i1 %empty_46
}

define weak i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64, i32) nounwind readnone {
entry:
  %empty = zext i64 %0 to i96
  %empty_47 = zext i32 %1 to i96
  %empty_48 = shl i96 %empty, 32
  %empty_49 = or i96 %empty_48, %empty_47
  ret i96 %empty_49
}

define weak i96 @_ssdm_op_BitConcatenate.i96.i32.i64(i32, i64) nounwind readnone {
entry:
  %empty = zext i32 %0 to i96
  %empty_50 = zext i64 %1 to i96
  %empty_51 = shl i96 %empty, 64
  %empty_52 = or i96 %empty_51, %empty_50
  ret i96 %empty_52
}

define weak i63 @_ssdm_op_BitConcatenate.i63.i31.i32(i31, i32) nounwind readnone {
entry:
  %empty = zext i31 %0 to i63
  %empty_53 = zext i32 %1 to i63
  %empty_54 = shl i63 %empty, 32
  %empty_55 = or i63 %empty_54, %empty_53
  ret i63 %empty_55
}

define weak i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30, i1) nounwind readnone {
entry:
  %empty = zext i30 %0 to i31
  %empty_56 = zext i1 %1 to i31
  %empty_57 = shl i31 %empty, 1
  %empty_58 = or i31 %empty_57, %empty_56
  ret i31 %empty_58
}

declare i32 @_autotb_FifoWrite_i32(i32*, i32)

declare i32 @_autotb_FifoRead_i32(i32*)

declare void @_GLOBAL__I_a() nounwind

define internal fastcc void @Loop_g1_proc(i32* %aux_array_V, i32* %y_V) {
newFuncRoot:
  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str88, i32 0, i32 0, [1 x i8]* @p_str89, [1 x i8]* @p_str90, [1 x i8]* @p_str91, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str92, [1 x i8]* @p_str93)
  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)
  br label %0

.preheader.exitStub:                              ; preds = %0
  ret void

; <label>:0                                       ; preds = %1, %newFuncRoot
  %j = phi i4 [ 0, %newFuncRoot ], [ %j_1, %1 ]
  %exitcond1 = icmp eq i4 %j, -8
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)
  %j_1 = add i4 %j, 1
  br i1 %exitcond1, label %.preheader.exitStub, label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind
  %call_ret1 = call fastcc { i32, i32 } @goertzelInterno_simp(i4 %j, i32* %aux_array_V)
  %vectorAuxiliar_0_V = extractvalue { i32, i32 } %call_ret1, 0
  %vectorAuxiliar_1_V = extractvalue { i32, i32 } %call_ret1, 1
  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %y_V, i32 %vectorAuxiliar_0_V)
  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %y_V, i32 %vectorAuxiliar_1_V)
  br label %0
}

define internal fastcc void @Loop_2_proc(i32* %y_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V) {
newFuncRoot:
  call void (...)* @_ssdm_op_SpecInterface(i5* %output_AX_ALG_dest_V, i5* %output_AX_ALG_id_V, i1* %output_AX_ALG_last_V, i4* %output_AX_ALG_user_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_keep_V, i32* %output_AX_ALG_data_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)
  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str95, i32 0, i32 0, [1 x i8]* @p_str96, [1 x i8]* @p_str97, [1 x i8]* @p_str98, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str99, [1 x i8]* @p_str100)
  br label %.preheader

.exitStub:                                        ; preds = %.preheader
  ret void

.preheader:                                       ; preds = %0, %newFuncRoot
  %k = phi i5 [ %k_1, %0 ], [ 0, %newFuncRoot ]
  %exitcond = icmp eq i5 %k, -16
  %k_1 = add i5 %k, 1
  br i1 %exitcond, label %.exitStub, label %0

; <label>:0                                       ; preds = %.preheader
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind
  %last_assign = icmp eq i5 %k, 15
  %p_Val2_s = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %y_V)
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %output_AX_ALG_dest_V, i5* %output_AX_ALG_id_V, i1* %output_AX_ALG_last_V, i4* %output_AX_ALG_user_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_keep_V, i32* %output_AX_ALG_data_V, i5 0, i5 0, i1 %last_assign, i4 0, i4 -1, i4 -1, i32 %p_Val2_s)
  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)
  br label %.preheader
}

!opencl.kernels = !{!0, !7, !13, !16, !20, !20, !26, !26, !32, !20, !20, !26, !26, !35, !20, !20, !26, !26, !37, !20, !20, !26, !26, !39, !26, !26, !26, !41, !44, !44, !26, !26, !26, !26, !26, !26, !26, !26, !26, !26, !26, !46, !49, !52, !52, !54, !56, !56, !58, !58, !60, !26, !62, !62, !62, !26, !64, !66, !66, !26, !60, !60, !26, !26, !67, !67, !67, !69, !72, !72, !74, !76, !76, !26, !60, !60, !26, !26, !77, !26, !26, !79, !79, !66, !81, !85, !85, !85, !81, !87, !87, !87, !64, !66, !66, !26, !89, !89, !26, !26, !91, !85, !85, !26, !66, !66, !26, !26, !64, !26, !26, !26, !26, !26, !92, !92, !60, !52, !52, !54, !58, !58, !66, !79, !26, !26, !26, !92, !26, !26, !94, !94, !96, !26, !44, !44, !98, !26, !26, !26, !101, !101, !103, !103, !105, !26, !26, !26, !107, !109, !26, !26, !111, !111, !113, !113, !115, !26, !26, !26, !26, !26, !26, !117, !26, !26, !26, !119}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!122}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"dataW32_apt*", metadata !"dataW32_apt*"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"aux_array", metadata !"bufIn"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 1}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"dataW32_apt*", metadata !"uint", metadata !"dataW32_apt*"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"y_vector", metadata !"indiceK", metadata !"aux_array"}
!13 = metadata !{null, metadata !1, metadata !2, metadata !14, metadata !4, metadata !15, metadata !6}
!14 = metadata !{metadata !"kernel_arg_type", metadata !"AXI_VAL*", metadata !"AXI_VAL*"}
!15 = metadata !{metadata !"kernel_arg_name", metadata !"input_AX_ALG", metadata !"output_AX_ALG"}
!16 = metadata !{null, metadata !17, metadata !2, metadata !18, metadata !4, metadata !19, metadata !6}
!17 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!18 = metadata !{metadata !"kernel_arg_type", metadata !"const struct ap_fixed<32, 32, 6, 3, 0> &", metadata !"_Bool"}
!19 = metadata !{metadata !"kernel_arg_name", metadata !"v", metadata !"last"}
!20 = metadata !{null, metadata !21, metadata !22, metadata !23, metadata !24, metadata !25, metadata !6}
!21 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!22 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!23 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!24 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!25 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!26 = metadata !{null, metadata !27, metadata !28, metadata !29, metadata !30, metadata !31, metadata !6}
!27 = metadata !{metadata !"kernel_arg_addr_space"}
!28 = metadata !{metadata !"kernel_arg_access_qual"}
!29 = metadata !{metadata !"kernel_arg_type"}
!30 = metadata !{metadata !"kernel_arg_type_qual"}
!31 = metadata !{metadata !"kernel_arg_name"}
!32 = metadata !{null, metadata !21, metadata !22, metadata !33, metadata !24, metadata !34, metadata !6}
!33 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<5> &"}
!34 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!35 = metadata !{null, metadata !21, metadata !22, metadata !36, metadata !24, metadata !34, metadata !6}
!36 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!37 = metadata !{null, metadata !21, metadata !22, metadata !38, metadata !24, metadata !34, metadata !6}
!38 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<4> &"}
!39 = metadata !{null, metadata !21, metadata !22, metadata !40, metadata !24, metadata !34, metadata !6}
!40 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<32> &"}
!41 = metadata !{null, metadata !21, metadata !22, metadata !42, metadata !24, metadata !43, metadata !6}
!42 = metadata !{metadata !"kernel_arg_type", metadata !"_Bool"}
!43 = metadata !{metadata !"kernel_arg_name", metadata !"Cnative"}
!44 = metadata !{null, metadata !21, metadata !22, metadata !23, metadata !24, metadata !45, metadata !6}
!45 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!46 = metadata !{null, metadata !1, metadata !2, metadata !47, metadata !4, metadata !48, metadata !6}
!47 = metadata !{metadata !"kernel_arg_type", metadata !"AXI_VAL*", metadata !"struct ap_fixed<32, 32, 6, 3, 0>*"}
!48 = metadata !{metadata !"kernel_arg_name", metadata !"input", metadata !"buf"}
!49 = metadata !{null, metadata !21, metadata !22, metadata !50, metadata !24, metadata !51, metadata !6}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_axiu<sizeof(int) * 8, 4, 5, 5> &"}
!51 = metadata !{metadata !"kernel_arg_name", metadata !"e"}
!52 = metadata !{null, metadata !21, metadata !22, metadata !23, metadata !24, metadata !53, metadata !6}
!53 = metadata !{metadata !"kernel_arg_name", metadata !"v"}
!54 = metadata !{null, metadata !21, metadata !22, metadata !23, metadata !24, metadata !55, metadata !6}
!55 = metadata !{metadata !"kernel_arg_name", metadata !"b"}
!56 = metadata !{null, metadata !21, metadata !22, metadata !23, metadata !24, metadata !57, metadata !6}
!57 = metadata !{metadata !"kernel_arg_name", metadata !"i_op"}
!58 = metadata !{null, metadata !21, metadata !22, metadata !59, metadata !24, metadata !45, metadata !6}
!59 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!60 = metadata !{null, metadata !21, metadata !22, metadata !61, metadata !24, metadata !45, metadata !6}
!61 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, true, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!62 = metadata !{null, metadata !21, metadata !22, metadata !63, metadata !24, metadata !45, metadata !6}
!63 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<65, 33, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!64 = metadata !{null, metadata !21, metadata !22, metadata !65, metadata !24, metadata !34, metadata !6}
!65 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<64, 32, true, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!66 = metadata !{null, metadata !21, metadata !22, metadata !65, metadata !24, metadata !45, metadata !6}
!67 = metadata !{null, metadata !21, metadata !22, metadata !68, metadata !24, metadata !45, metadata !6}
!68 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<33, 33, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!69 = metadata !{null, metadata !17, metadata !2, metadata !70, metadata !4, metadata !71, metadata !6}
!70 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, true, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &", metadata !"uint"}
!71 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!72 = metadata !{null, metadata !21, metadata !22, metadata !73, metadata !24, metadata !57, metadata !6}
!73 = metadata !{metadata !"kernel_arg_type", metadata !"uint"}
!74 = metadata !{null, metadata !21, metadata !22, metadata !75, metadata !24, metadata !34, metadata !6}
!75 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!76 = metadata !{null, metadata !21, metadata !22, metadata !75, metadata !24, metadata !45, metadata !6}
!77 = metadata !{null, metadata !21, metadata !22, metadata !23, metadata !24, metadata !78, metadata !6}
!78 = metadata !{metadata !"kernel_arg_name", metadata !"sh"}
!79 = metadata !{null, metadata !21, metadata !22, metadata !80, metadata !24, metadata !45, metadata !6}
!80 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<64, 32, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!81 = metadata !{null, metadata !82, metadata !9, metadata !83, metadata !11, metadata !84, metadata !6}
!82 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0}
!83 = metadata !{metadata !"kernel_arg_type", metadata !"_Bool", metadata !"_Bool", metadata !"_Bool"}
!84 = metadata !{metadata !"kernel_arg_name", metadata !"qb", metadata !"r", metadata !"s"}
!85 = metadata !{null, metadata !21, metadata !22, metadata !86, metadata !24, metadata !45, metadata !6}
!86 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<128, 64, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!87 = metadata !{null, metadata !21, metadata !22, metadata !88, metadata !24, metadata !45, metadata !6}
!88 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<130, 66, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!89 = metadata !{null, metadata !21, metadata !22, metadata !90, metadata !24, metadata !45, metadata !6}
!90 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<129, 65, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!91 = metadata !{null, metadata !21, metadata !22, metadata !86, metadata !24, metadata !34, metadata !6}
!92 = metadata !{null, metadata !21, metadata !22, metadata !93, metadata !24, metadata !45, metadata !6}
!93 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<32, 32, (enum ap_q_mode)6, (enum ap_o_mode)3, 0> &"}
!94 = metadata !{null, metadata !21, metadata !22, metadata !95, metadata !24, metadata !53, metadata !6}
!95 = metadata !{metadata !"kernel_arg_type", metadata !"double"}
!96 = metadata !{null, metadata !21, metadata !22, metadata !95, metadata !24, metadata !97, metadata !6}
!97 = metadata !{metadata !"kernel_arg_name", metadata !"d"}
!98 = metadata !{null, metadata !17, metadata !2, metadata !99, metadata !4, metadata !100, metadata !6}
!99 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"const ap_int_base<54, true> &"}
!100 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!101 = metadata !{null, metadata !21, metadata !22, metadata !102, metadata !24, metadata !45, metadata !6}
!102 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<54, true> &"}
!103 = metadata !{null, metadata !21, metadata !22, metadata !104, metadata !24, metadata !45, metadata !6}
!104 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &"}
!105 = metadata !{null, metadata !21, metadata !22, metadata !106, metadata !24, metadata !34, metadata !6}
!106 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<55, true> &"}
!107 = metadata !{null, metadata !17, metadata !2, metadata !108, metadata !4, metadata !71, metadata !6}
!108 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &", metadata !"int"}
!109 = metadata !{null, metadata !17, metadata !2, metadata !110, metadata !4, metadata !100, metadata !6}
!110 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &", metadata !"const ap_int_base<32, true> &"}
!111 = metadata !{null, metadata !21, metadata !22, metadata !112, metadata !24, metadata !45, metadata !6}
!112 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!113 = metadata !{null, metadata !21, metadata !22, metadata !114, metadata !24, metadata !45, metadata !6}
!114 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &"}
!115 = metadata !{null, metadata !21, metadata !22, metadata !116, metadata !24, metadata !34, metadata !6}
!116 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!117 = metadata !{null, metadata !21, metadata !22, metadata !95, metadata !24, metadata !118, metadata !6}
!118 = metadata !{metadata !"kernel_arg_name", metadata !"pf"}
!119 = metadata !{null, metadata !21, metadata !22, metadata !120, metadata !24, metadata !121, metadata !6}
!120 = metadata !{metadata !"kernel_arg_type", metadata !"const struct ap_axiu<32, 4, 5, 5> &"}
!121 = metadata !{metadata !"kernel_arg_name", metadata !""}
!122 = metadata !{metadata !123, [1 x i32]* @llvm_global_ctors_0}
!123 = metadata !{metadata !124}
!124 = metadata !{i32 0, i32 31, metadata !125}
!125 = metadata !{metadata !126}
!126 = metadata !{metadata !"llvm.global_ctors.0", metadata !127, metadata !"", i32 0, i32 31}
!127 = metadata !{metadata !128}
!128 = metadata !{i32 0, i32 0, i32 1}
!129 = metadata !{metadata !130}
!130 = metadata !{i32 0, i32 31, metadata !131}
!131 = metadata !{metadata !132}
!132 = metadata !{metadata !"input_AX_ALG.data.V", metadata !127, metadata !"uint32", i32 0, i32 31}
!133 = metadata !{metadata !134}
!134 = metadata !{i32 0, i32 3, metadata !135}
!135 = metadata !{metadata !136}
!136 = metadata !{metadata !"input_AX_ALG.keep.V", metadata !127, metadata !"uint4", i32 0, i32 3}
!137 = metadata !{metadata !138}
!138 = metadata !{i32 0, i32 3, metadata !139}
!139 = metadata !{metadata !140}
!140 = metadata !{metadata !"input_AX_ALG.strb.V", metadata !127, metadata !"uint4", i32 0, i32 3}
!141 = metadata !{metadata !142}
!142 = metadata !{i32 0, i32 3, metadata !143}
!143 = metadata !{metadata !144}
!144 = metadata !{metadata !"input_AX_ALG.user.V", metadata !127, metadata !"uint4", i32 0, i32 3}
!145 = metadata !{metadata !146}
!146 = metadata !{i32 0, i32 0, metadata !147}
!147 = metadata !{metadata !148}
!148 = metadata !{metadata !"input_AX_ALG.last.V", metadata !127, metadata !"uint1", i32 0, i32 0}
!149 = metadata !{metadata !150}
!150 = metadata !{i32 0, i32 4, metadata !151}
!151 = metadata !{metadata !152}
!152 = metadata !{metadata !"input_AX_ALG.id.V", metadata !127, metadata !"uint5", i32 0, i32 4}
!153 = metadata !{metadata !154}
!154 = metadata !{i32 0, i32 4, metadata !155}
!155 = metadata !{metadata !156}
!156 = metadata !{metadata !"input_AX_ALG.dest.V", metadata !127, metadata !"uint5", i32 0, i32 4}
!157 = metadata !{metadata !158}
!158 = metadata !{i32 0, i32 31, metadata !159}
!159 = metadata !{metadata !160}
!160 = metadata !{metadata !"output_AX_ALG.data.V", metadata !161, metadata !"uint32", i32 0, i32 31}
!161 = metadata !{metadata !162}
!162 = metadata !{i32 0, i32 15, i32 1}
!163 = metadata !{metadata !164}
!164 = metadata !{i32 0, i32 3, metadata !165}
!165 = metadata !{metadata !166}
!166 = metadata !{metadata !"output_AX_ALG.keep.V", metadata !161, metadata !"uint4", i32 0, i32 3}
!167 = metadata !{metadata !168}
!168 = metadata !{i32 0, i32 3, metadata !169}
!169 = metadata !{metadata !170}
!170 = metadata !{metadata !"output_AX_ALG.strb.V", metadata !161, metadata !"uint4", i32 0, i32 3}
!171 = metadata !{metadata !172}
!172 = metadata !{i32 0, i32 3, metadata !173}
!173 = metadata !{metadata !174}
!174 = metadata !{metadata !"output_AX_ALG.user.V", metadata !161, metadata !"uint4", i32 0, i32 3}
!175 = metadata !{metadata !176}
!176 = metadata !{i32 0, i32 0, metadata !177}
!177 = metadata !{metadata !178}
!178 = metadata !{metadata !"output_AX_ALG.last.V", metadata !161, metadata !"uint1", i32 0, i32 0}
!179 = metadata !{metadata !180}
!180 = metadata !{i32 0, i32 4, metadata !181}
!181 = metadata !{metadata !182}
!182 = metadata !{metadata !"output_AX_ALG.id.V", metadata !161, metadata !"uint5", i32 0, i32 4}
!183 = metadata !{metadata !184}
!184 = metadata !{i32 0, i32 4, metadata !185}
!185 = metadata !{metadata !186}
!186 = metadata !{metadata !"output_AX_ALG.dest.V", metadata !161, metadata !"uint5", i32 0, i32 4}
