{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:mB3voiENLucC", "title": "ReVAMP: ReRAM based VLIW architecture for in-memory computing", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["D Bhattacharjee", "R Devadoss", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4245487075702088371", "cited_by": 94.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:vV6vV6tmYwMC", "title": "SIMPLER MAGIC: Synthesis and mapping of in-memory logic executed in a single row to improve throughput", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2019", "authors": ["R Ben-Hur", "R Ronen", "A Haj-Ali", "D Bhattacharjee", "A Eliahu", "N Peled", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18264100927770254864", "cited_by": 73.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:-f6ydRqryjwC", "title": "Depth-optimal quantum circuit placement for arbitrary topologies", "published_by": "arXiv preprint arXiv:1703.08540, 2017", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5621870616375201887", "cited_by": 64.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:g5m5HwL7SMYC", "title": "MUQUT: Multi-constraint quantum circuit mapping on NISQ computers", "published_by": "2019 IEEE/ACM international conference on computer-aided design (ICCAD), 1-7, 2019", "authors": ["D Bhattacharjee", "AA Saki", "M Alam", "A Chattopadhyay", "S Ghosh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=488644141325875017", "cited_by": 53.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:D03iK_w7-QYC", "title": "DIANA: An end-to-end energy-efficient digital and analog hybrid neural network SoC", "published_by": "2022 IEEE International Solid-State Circuits Conference (ISSCC) 65, 1-3, 2022", "authors": ["K Ueyoshi", "IA Papistas", "P Houshmand", "GM Sarda", "V Jain", "M Shi", "Q Zheng", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7746832987852675422", "cited_by": 39.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:bEWYMUwI8FkC", "title": "Multi-valued and fuzzy logic realization using TaOx memristive devices", "published_by": "Scientific reports 8 (1), 8, 2018", "authors": ["D Bhattacharjee", "W Kim", "A Chattopadhyay", "R Waser", "V Rana"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=835078923427068186", "cited_by": 38.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:RGFaLdJalmkC", "title": "Techniques for fault-tolerant decomposition of a multicontrolled Toffoli gate", "published_by": "Physical Review A 100 (6), 062326, 2019", "authors": ["L Biswal", "D Bhattacharjee", "A Chattopadhyay", "H Rahaman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11496130417647130219", "cited_by": 24.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:u_35RYKgDlwC", "title": "Opportunities and limitations of emerging analog in-memory compute DNN architectures", "published_by": "2020 IEEE International Electron Devices Meeting (IEDM), 29.1. 1-29.1. 4, 2020", "authors": ["P Houshmand", "S Cosemans", "L Mei", "I Papistas", "D Bhattacharjee", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1309072705120812495", "cited_by": 20.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:M3NEmzRMIkIC", "title": "Quantum circuits for Toom-Cook multiplication", "published_by": "Physical Review A 98 (1), 012311, 2018", "authors": ["S Dutta", "D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16004659607143467433", "cited_by": 20.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:Wp0gIr-vW9MC", "title": "Delay-optimal technology mapping for in-memory computing using ReRAM devices", "published_by": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2016", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13272233948812373961", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:hC7cP41nSMkC", "title": "Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays", "published_by": "2016 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2016", "authors": ["D Bhattacharjee", "F Merchant", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3828790470087145043", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:b0M2c_1WBrUC", "title": "Diana: An end-to-end hybrid digital and analog neural network soc for the edge", "published_by": "IEEE Journal of Solid-State Circuits 58 (1), 203-215, 2022", "authors": ["P Houshmand", "GM Sarda", "V Jain", "K Ueyoshi", "IA Papistas", "M Shi", "Q Zheng", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15322002519925682679", "cited_by": 17.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:35N4QoGY0k4C", "title": "Sklansky tree adder realization in 1S1R resistive switching memory architecture", "published_by": "The European Physical Journal Special Topics 228, 2269-2285, 2019", "authors": ["A Siemon", "S Menzel", "D Bhattacharjee", "R Waser", "A Chattopadhyay", "E Linn"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1836277192326439259", "cited_by": 17.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:R3hNpaxXUhUC", "title": "Efficient complementary resistive switch-based crossbar array booth multiplier", "published_by": "Microelectronics Journal 64, 78-85, 2017", "authors": ["D Bhattacharjee", "A Siemon", "E Linn", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4598907863902690300", "cited_by": 16.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:NaGl4SEjCO4C", "title": "SAID: A supergate-aided logic synthesis flow for memristive crossbars", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 372-377, 2019", "authors": ["V Tenace", "RG Rizzo", "D Bhattacharjee", "A Chattopadhyay", "A Calimera"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4749949971569991274", "cited_by": 15.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:maZDTaKrznsC", "title": "Technology-aware logic synthesis for ReRAM based in-memory computing", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2018", "authors": ["D Bhattacharjee", "L Ama\u0155u", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8670800854897416506", "cited_by": 13.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:HDshCWvjkbEC", "title": "SHA-3 implementation using ReRAM based in-memory computing architecture", "published_by": "2017 18th International Symposium on Quality Electronic Design (ISQED), 325-330, 2017", "authors": ["D Bhattacharjee", "V Pudi", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12905485149261438088", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:NMxIlDl6LWMC", "title": "Crossbar-constrained technology mapping for ReRAM based in-memory computing", "published_by": "IEEE Transactions on Computers 69 (5), 734-748, 2020", "authors": ["D Bhattacharjee", "Y Tavva", "A Easwaran", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10757513249406560312", "cited_by": 12.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:IWHjjKOFINEC", "title": "Area-constrained technology mapping for in-memory computing using ReRAM devices", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 69-74, 2017", "authors": ["D Bhattacharjee", "A Easwaran", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=736087186045781617", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&citation_for_view=A9_fFPkAAAAJ:3s1wT3WcHBgC", "title": "Contra: area-constrained technology mapping framework for memristive memory processing unit", "published_by": "Proceedings of the 39th International Conference on Computer-Aided Design, 1-9, 2020", "authors": ["D Bhattacharjee", "A Chattopadhyay", "S Dutta", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8308403656822871715", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:hFOr9nPyWt4C", "title": "Efficient binary basic linear algebra operations on reram crossbar arrays", "published_by": "2017 30th international conference on VLSI design and 2017 16th\u00a0\u2026, 2017", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6529229819022935322", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:ldfaerwXgEUC", "title": "Muqut: Multi-constraint quantum circuit mapping on noisy intermediate-scale quantum computers", "published_by": "arXiv preprint arXiv:1911.08559, 2019", "authors": ["D Bhattacharjee", "AA Saki", "M Alam", "A Chattopadhyay", "S Ghosh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9476506588705560724", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:u5HHmVD_uO8C", "title": "Evodeb: Debugging evolving hardware designs", "published_by": "2015 28th International Conference on VLSI Design, 481-486, 2015", "authors": ["D Bhattacharjee", "A Banerjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=990556584761522835", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:dfsIfKJdRG4C", "title": "Design-technology space exploration for energy efficient AiMC-based inference acceleration", "published_by": "2021 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2021", "authors": ["D Bhattacharjee", "N Laubeuf", "S Cosemans", "I Papistas", "A Maliik", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10276472219726901693", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:rO6llkc54NcC", "title": "Perspectives on emerging computation-in-memory paradigms", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["S Rai", "M Liu", "A Gebregiorgis", "D Bhattacharjee", "K Chakrabarty", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15240560169761186328", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:MXK_kJrjxJIC", "title": "Efficient hardware accelerator for AEGIS-128 authenticated encryption", "published_by": "International Conference on Information Security and Cryptology, 385-402, 2014", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9140955912607049839", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:RYcK_YlVTxYC", "title": "Reversible pebble games for reducing qubits in hierarchical quantum circuit synthesis", "published_by": "2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 102-107, 2019", "authors": ["D Bhattacharjee", "M Soeken", "S Dutta", "A Chattopadhyay", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=270205833745142699", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:JV2RwH3_ST0C", "title": "Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 14 (2), 1-14, 2018", "authors": ["D Bhattacharjee", "A Siemon", "E Linn", "S Menzel", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17485147407552175203", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:aqlVkmm33-oC", "title": "Ensemble Classifier based approach for Code-Mixed Cross-Script Question Classification", "published_by": "Working notes of {FIRE} 2016 - Forum for Information Retrieval Evaluation\u00a0\u2026, 2016", "authors": ["D Bhattacharjee", "P Bhattacharya"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5308014123844514700,2918811965675034168", "cited_by": 6.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:1sJd4Hv_s6UC", "title": "Muqut: Multi-constraint quantum circuit mapping on nisq computers. In 2019 IEEE", "published_by": "ACM International Conference on Computer-Aided Design (ICCAD), 1-7, 0", "authors": ["D Bhattacharjee", "AA Saki", "M Alam", "A Chattopadhyay", "S Ghosh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5504130344157294662", "cited_by": 6.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:SeFeTyx0c_EC", "title": "Efficient quantum circuits for square-root and inverse square-root", "published_by": "2020 33rd International conference on vlsi design and 2020 19th\u00a0\u2026, 2020", "authors": ["S Dutta", "Y Tavva", "D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10905287055024021680", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:blknAaTinKkC", "title": "Synthesis of multi-valued literal using Lukasiewicz logic", "published_by": "2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 204-209, 2018", "authors": ["AP Surhonne", "D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16930919535173418030", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:abG-DnoFyZgC", "title": "Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation", "published_by": "2022 IEEE International Symposium on Circuits and Systems (ISCAS), 1823-1827, 2022", "authors": ["M Caselli", "D Bhattacharjee", "A Mallik", "P Debacker", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7898875957016166025", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:k_IJM867U9cC", "title": "Floating point multiplication mapping on reram based in-memory computing architecture", "published_by": "2018 31st International Conference on VLSI Design and 2018 17th\u00a0\u2026, 2018", "authors": ["T Vatwani", "A Dutt", "D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8573588097489596033", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:yD5IFk8b50cC", "title": "Dynamic quantization range control for analog-in-memory neural networks acceleration", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 27 (5\u00a0\u2026, 2022", "authors": ["N Laubeuf", "J Doevenspeck", "IA Papistas", "M Caselli", "S Cosemans", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=592245992735559006", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:TQgYirikUcIC", "title": "In-memory data compression using ReRAMs", "published_by": "Emerging Technology and Architecture for Big-data Analytics, 275-291, 2017", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3831566949744727351", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:f2IySw72cVMC", "title": "AERO: Design Space Exploration Framework for Resource-Constrained CNN Mapping on Tile-Based Accelerators", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 (2\u00a0\u2026, 2022", "authors": ["S Yang", "D Bhattacharjee", "VBY Kumar", "S Chatterjee", "S De", "P Debacker", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13689038408122093079", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:pqnbT2bcN3wC", "title": "Accelerating Binary-Matrix Multiplication on FPGA", "published_by": "2019 32nd IEEE International System-on-Chip Conference (SOCC), 254-259, 2019", "authors": ["D Bhattacharjee", "A Chattopadhyay", "RJ Liwongan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10543389016652636802", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:YFjsv_pBGBYC", "title": "Mami: Majority and multi-input logic on memristive crossbar array", "published_by": "2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 435-438, 2018", "authors": ["D Bhattacharjee", "A Dutt", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12921640344092356627", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:e5wmG9Sq2KIC", "title": "Fast comparator implementation using 1S1R reram crossbar arrays", "published_by": "APCCAS, 16, 0", "authors": ["D Bhattacharjee", "A Siemon", "E Linn", "S Menzel", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5008492572116398083", "cited_by": 2.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:CHSYGLWDkRkC", "title": "Improved Linear Decomposition of Majority and Threshold Boolean Functions", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023", "authors": ["A Chattopadhyay", "D Bhattacharjee", "S Maitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7726602638230584690", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:a0OBvERweLwC", "title": "Novel memory devices tailored to analog in-memory computing for neural network inference", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12623752321237107357", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:ns9cj8rnVeAC", "title": "ReRAM-based in-memory computation of galois field arithmetic", "published_by": "2018 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2018", "authors": ["S Mandal", "D Bhattacharjee", "Y Tavva", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13185655604299006630", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:hMod-77fHWUC", "title": "Synthesis, Technology Mapping and Optimization for Emerging Technologies", "published_by": "2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 369-374, 2018", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5789585756998360943", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:qUcmZB5y_30C", "title": "Efficient implementation of multiplexer and priority multiplexer using 1S1R ReRAM crossbar arrays", "published_by": "2016 IEEE 59th International Midwest Symposium on Circuits and Systems\u00a0\u2026, 2016", "authors": ["D Bhattacharjee", "A Siemon", "E Linn", "S Menzel", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=379658701530411957", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:_kc_bZDykSQC", "title": "EAST: efficient assertion simulation techniques", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2016", "authors": ["D Bhattacharjee", "S Chattopadhyay", "A Banerjee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11145913001012495537", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:4TOpqqG69KYC", "title": "Hardware Accelerator for Stream Cipher Spritz", "published_by": "Proceedings of the 13th International Joint Conference on e-Business and\u00a0\u2026, 2016", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16375692404508937079", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:P5F9QuxV20EC", "title": "AIMC Modeling and Parameter Tuning for Layer-Wise Optimal Operating Point in DNN Inference", "published_by": "Ieee Access, 2023", "authors": ["I Dadras", "GM Sarda", "N Laubeuf", "D Bhattacharjee", "A Mallik"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:_xSYboBqXhAC", "title": "Synthesis and Technology Mapping for In-Memory Computing", "published_by": "Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von\u00a0\u2026, 2022", "authors": ["D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:pyW8ca7W8N0C", "title": "Dynamic uantization Range Control for Analog-in-Memory Neural Networks Acceleration", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:cFHS6HbyZ2cC", "title": "In-memory realization of SHA-2 using ReVAMP architecture", "published_by": "2021 34th International Conference on VLSI Design and 2021 20th\u00a0\u2026, 2021", "authors": ["D Bhattacharjee", "A Majumder", "A Chattopadhyay"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:fPk4N6BV_jEC", "title": "Assessment and optimization of Analog-in-Memory-Compute architectures for DNN processing", "published_by": "IEEE International Electron Devices Meeting 2020, 2020", "authors": ["P Houshmand", "S Cosemans", "L Mei", "I Papistas", "D Bhattacharjee", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:J_g5lzvAfSwC", "title": "ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code", "published_by": "VLSI-SoC: Design and Engineering of Electronics Systems Based on New\u00a0\u2026, 2019", "authors": ["S Mandal", "Y Tavva", "D Bhattacharjee", "A Chattopadhyay"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:bFI3QPDXJZMC", "title": "Architectures and automation for beyond-CMOS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:BqipwSGYUEgC", "title": "Architectures and automation for beyond-CMOS technologies", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:kNdYIx-mwKoC", "title": "Comparison Between an HVS Inspired Linear Filter and the Bilateral Filter in Performing \"Vision at a Glance\" through Smoothing with Edge Preservation", "published_by": "International Journal of Image and Graphics 15 (04), 1550015, 2015", "authors": ["D Bhattacharjee", "A Bakshi", "K Ghosh"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:Zph67rFs4hoC", "title": "New Advances in Verification and Debugging of Hardware Systems", "published_by": "Indian Statistical Institute, Kolkata, 2015", "authors": ["D Bhattacharjee"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:2P1L_qKh6hAC", "title": "SURVEY OF CAESAR SUBMISSION HARDWARE AND SOFTWARE IMPLEMENTATIONS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:xtRiw3GOFMkC", "title": "Logo IFIP VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms", "published_by": "Energy 79, 106, 0", "authors": ["N Bombieri", "G Pravadelli", "M Fujita", "T Austin", "R Reis", "N Ojima", "T Nakura", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:NhqRSupF_l8C", "title": "Recherche experte (SolR)", "published_by": "Energy 79, 106, 0", "authors": ["N Bombieri", "G Pravadelli", "M Fujita", "T Austin", "R Reis", "N Ojima", "T Nakura", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:4OULZ7Gr8RgC", "title": "2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)| 978-1-6654-4087-5/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:lSLTfruPkqcC", "title": "Schmitt, Bruno 13", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=A9_fFPkAAAAJ&cstart=20&pagesize=80&citation_for_view=A9_fFPkAAAAJ:GnPB-g6toBAC", "title": "Panel Session", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["695", "15", "21"], "Since 2018": ["648", "13", "19"]}, "chart": {}}, "co_authors": [{"link": "https://scholar.google.com/citations?hl=en&user=TIt4ggwAAAAJ", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=hP44pwEAAAAJ", "name": "Peter Debacker", "ext": "Principal Member of Technical Staff, imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=q_RNkPUAAAAJ", "name": "Arindam Mallik", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=fa9SE3MAAAAJ", "name": "Marian Verhelst", "ext": "Micas - ESAT - KU Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=Sd82LwQAAAAJ", "name": "Eike Linn", "ext": "IWE II, RWTH Aachen University"}, {"link": "https://scholar.google.com/citations?hl=en&user=RJ1JOgMAAAAJ", "name": "Swaroop Ghosh", "ext": "Pennsylvania State University"}, {"link": "https://scholar.google.com/citations?hl=en&user=b0OrC3sAAAAJ", "name": "Abdullah Ash Saki", "ext": "Researcher @ IBM Quantum"}, {"link": "https://scholar.google.com/citations?hl=en&user=Y5AG9r4AAAAJ", "name": "Srijit Dutta", "ext": "Indian Institute of Technology, Bombay"}, {"link": "https://scholar.google.com/citations?hl=en&user=DdgLjsoAAAAJ", "name": "Ronny Ronen", "ext": "Technion, Haifa, Israel; EE department"}, {"link": "https://scholar.google.com/citations?hl=en&user=6KHkduEAAAAJ", "name": "Shahar Kvatinsky", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=CGIhKE8AAAAJ", "name": "Yaswanth Tavva", "ext": "National University of Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=M7QDpw8AAAAJ", "name": "Stephan Menzel", "ext": "Senior Scientist, Forschungszentrum Juelich"}, {"link": "https://scholar.google.com/citations?hl=en&user=nT_D8NAAAAAJ", "name": "Rainer Waser", "ext": "Professur Elektronische Materialien, RWTH Aachen University"}, {"link": "https://scholar.google.com/citations?hl=en&user=WjwWcwoAAAAJ", "name": "Rotem Ben-Hur", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=5eqP0xMAAAAJ", "name": "Adi Eliahu", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=jJBqJxwAAAAJ", "name": "Ameer Haj-Ali", "ext": "Engineering manager @ Anyscale, Ph.D., Electrical Engineering and Computer Science\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=B_ouhTgAAAAJ", "name": "Arvind Easwaran", "ext": "Nanyang Technological University (NTU)"}, {"link": "https://scholar.google.com/citations?hl=en&user=DFSLQcoAAAAJ", "name": "WONJOO KIM", "ext": "Senior Technologist in Western Digital"}, {"link": "https://scholar.google.com/citations?hl=en&user=s73BsKIAAAAJ", "name": "Hafizur Rahaman", "ext": "Indian Institute of Engineering Science and Technology, Shibpur"}, {"link": "https://scholar.google.com/citations?hl=en&user=rGFo1TQAAAAJ", "name": "Ansuman Banerjee", "ext": "Professor, Indian Statistical Institute"}, {"link": "https://scholar.google.com/citations?hl=en&user=wmBOgjwAAAAJ", "name": "Farhad Merchant", "ext": "Lecturer (Assistant Professor), Newcastle University"}, {"link": "https://scholar.google.com/citations?hl=en&user=-hVb6LMAAAAJ", "name": "Roberto Giorgio Rizzo", "ext": "Politecnico di Torino"}, {"link": "https://scholar.google.com/citations?hl=en&user=JZMnhfQAAAAJ", "name": "Valerio Tenace", "ext": "University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=Gz9yzh4AAAAJ", "name": "Vikramkumar Pudi", "ext": "IIT Tirupati"}, {"link": "https://scholar.google.com/citations?hl=en&user=qCzxYPUAAAAJ", "name": "Swagata Mandal", "ext": "Jalpaiguri Government Engg. College"}, {"link": "https://scholar.google.com/citations?hl=en&user=La560wQAAAAJ", "name": "Said Hamdioui", "ext": "Delft University of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=_J9JPrAAAAAJ", "name": "Mathias Soeken", "ext": "Microsoft"}, {"link": "https://scholar.google.com/citations?hl=en&user=Fzs4qrAAAAAJ", "name": "Paheli Bhattacharya", "ext": "Bosch Research, India"}, {"link": "https://scholar.google.com/citations?hl=en&user=xzc0850AAAAJ", "name": "Anmol Prakash Surhonne", "ext": "Technical University of Munich"}, {"link": "https://scholar.google.com/citations?hl=en&user=ZDT_hSAAAAAJ", "name": "Tarun Vatwani", "ext": "Microsoft"}, {"link": "https://scholar.google.com/citations?hl=en&user=BgU17cEAAAAJ", "name": "Soumi Chattopadhyay", "ext": "Indian Institute of Technology Indore"}, {"link": "https://scholar.google.com/citations?hl=en&user=_ZvzkwIAAAAJ", "name": "Kuntal Ghosh", "ext": "Machine Intelligence Unit, Indian Statistical Institute"}, {"link": "https://scholar.google.com/citations?hl=en&user=n4qg824AAAAJ", "name": "Rajeswari Devadoss", "ext": ""}, {"link": "https://scholar.google.com/citations?hl=en&user=dfDsvdQAAAAJ", "name": "Arko Dutt", "ext": "NTU Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=KRtNeKkAAAAJ", "name": "Vikas Rana", "ext": "Professor of Hotel Management,NIMS University"}], "interests": ["Computer Architecture", "HPC", "Machine Learning", "EDA"], "link": "https://scholar.google.com/citations?hl=en&user=A9_fFPkAAAAJ", "name": "Debjyoti Bhattacharjee", "affiliates": [{"name": "imec", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=5167748389288045847"}]}